TimeQuest Timing Analyzer report for a2dv2
Tue Aug 29 02:17:15 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Setup: 'ADB_DCO'
 17. Slow 1200mV 85C Model Setup: 'ADA_DCO'
 18. Slow 1200mV 85C Model Setup: 'GPIO[8]'
 19. Slow 1200mV 85C Model Hold: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Hold: 'GPIO[8]'
 22. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 23. Slow 1200mV 85C Model Hold: 'ADA_DCO'
 24. Slow 1200mV 85C Model Hold: 'ADB_DCO'
 25. Slow 1200mV 85C Model Recovery: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Recovery: 'ADA_DCO'
 27. Slow 1200mV 85C Model Recovery: 'ADB_DCO'
 28. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 29. Slow 1200mV 85C Model Removal: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 31. Slow 1200mV 85C Model Removal: 'ADB_DCO'
 32. Slow 1200mV 85C Model Removal: 'ADA_DCO'
 33. Slow 1200mV 85C Model Metastability Summary
 34. Slow 1200mV 0C Model Fmax Summary
 35. Slow 1200mV 0C Model Setup Summary
 36. Slow 1200mV 0C Model Hold Summary
 37. Slow 1200mV 0C Model Recovery Summary
 38. Slow 1200mV 0C Model Removal Summary
 39. Slow 1200mV 0C Model Minimum Pulse Width Summary
 40. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 41. Slow 1200mV 0C Model Setup: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 43. Slow 1200mV 0C Model Setup: 'ADB_DCO'
 44. Slow 1200mV 0C Model Setup: 'ADA_DCO'
 45. Slow 1200mV 0C Model Setup: 'GPIO[8]'
 46. Slow 1200mV 0C Model Hold: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 47. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 48. Slow 1200mV 0C Model Hold: 'GPIO[8]'
 49. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 50. Slow 1200mV 0C Model Hold: 'ADA_DCO'
 51. Slow 1200mV 0C Model Hold: 'ADB_DCO'
 52. Slow 1200mV 0C Model Recovery: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 53. Slow 1200mV 0C Model Recovery: 'ADA_DCO'
 54. Slow 1200mV 0C Model Recovery: 'ADB_DCO'
 55. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 56. Slow 1200mV 0C Model Removal: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 57. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 58. Slow 1200mV 0C Model Removal: 'ADB_DCO'
 59. Slow 1200mV 0C Model Removal: 'ADA_DCO'
 60. Slow 1200mV 0C Model Metastability Summary
 61. Fast 1200mV 0C Model Setup Summary
 62. Fast 1200mV 0C Model Hold Summary
 63. Fast 1200mV 0C Model Recovery Summary
 64. Fast 1200mV 0C Model Removal Summary
 65. Fast 1200mV 0C Model Minimum Pulse Width Summary
 66. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 67. Fast 1200mV 0C Model Setup: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 68. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 69. Fast 1200mV 0C Model Setup: 'ADB_DCO'
 70. Fast 1200mV 0C Model Setup: 'ADA_DCO'
 71. Fast 1200mV 0C Model Setup: 'GPIO[8]'
 72. Fast 1200mV 0C Model Hold: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 73. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 74. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 75. Fast 1200mV 0C Model Hold: 'GPIO[8]'
 76. Fast 1200mV 0C Model Hold: 'ADA_DCO'
 77. Fast 1200mV 0C Model Hold: 'ADB_DCO'
 78. Fast 1200mV 0C Model Recovery: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 79. Fast 1200mV 0C Model Recovery: 'ADA_DCO'
 80. Fast 1200mV 0C Model Recovery: 'ADB_DCO'
 81. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 82. Fast 1200mV 0C Model Removal: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'
 83. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 84. Fast 1200mV 0C Model Removal: 'ADB_DCO'
 85. Fast 1200mV 0C Model Removal: 'ADA_DCO'
 86. Fast 1200mV 0C Model Metastability Summary
 87. Multicorner Timing Analysis Summary
 88. Board Trace Model Assignments
 89. Input Transition Times
 90. Signal Integrity Metrics (Slow 1200mv 0c Model)
 91. Signal Integrity Metrics (Slow 1200mv 85c Model)
 92. Signal Integrity Metrics (Fast 1200mv 0c Model)
 93. Setup Transfers
 94. Hold Transfers
 95. Recovery Transfers
 96. Removal Transfers
 97. Report TCCS
 98. Report RSKM
 99. Unconstrained Paths Summary
100. Clock Status Summary
101. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; a2dv2                                               ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.70        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  28.0%      ;
;     Processor 3            ;  23.4%      ;
;     Processor 4            ;  18.6%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                            ;
+----------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                        ; Status ; Read at                  ;
+----------------------------------------------------------------------+--------+--------------------------+
; sram_access/synthesis/submodules/altera_reset_controller.sdc         ; OK     ; Tue Aug 29 02:17:06 2017 ;
; sram_access/synthesis/submodules/altera_avalon_st_jtag_interface.sdc ; OK     ; Tue Aug 29 02:17:06 2017 ;
; a2dv2.SDC                                                            ; OK     ; Tue Aug 29 02:17:06 2017 ;
+----------------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------------+-----------------------------------------------------------------+
; Clock Name                                                  ; Type      ; Period  ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                        ; Targets                                                         ;
+-------------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------------+-----------------------------------------------------------------+
; ADA_DCO                                                     ; Base      ; 50.000  ; 20.0 MHz  ; 0.000 ; 25.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                               ; { ADA_DCO }                                                     ;
; ADB_DCO                                                     ; Base      ; 50.000  ; 20.0 MHz  ; 0.000 ; 25.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                               ; { ADB_DCO }                                                     ;
; altera_reserved_tck                                         ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                               ; { altera_reserved_tck }                                         ;
; CLOCK2_50                                                   ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                               ; { CLOCK2_50 }                                                   ;
; CLOCK3_50                                                   ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                               ; { CLOCK3_50 }                                                   ;
; CLOCK_50                                                    ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                               ; { CLOCK_50 }                                                    ;
; FPGA_CLK_A_N                                                ; Base      ; 50.000  ; 20.0 MHz  ; 0.000 ; 25.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                               ; { FPGA_CLK_A_N }                                                ;
; FPGA_CLK_A_P                                                ; Base      ; 50.000  ; 20.0 MHz  ; 0.000 ; 25.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                               ; { FPGA_CLK_A_P }                                                ;
; GPIO[8]                                                     ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                               ; { GPIO[8] }                                                     ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 250.000 ; 4.0 MHz   ; 0.000 ; 125.000 ; 50.00      ; 25        ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                ;
+------------+-----------------+-------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note ;
+------------+-----------------+-------------------------------------------------------------+------+
; 15.81 MHz  ; 15.81 MHz       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 33.9 MHz   ; 33.9 MHz        ; altera_reserved_tck                                         ;      ;
; 57.97 MHz  ; 57.97 MHz       ; GPIO[8]                                                     ;      ;
; 163.72 MHz ; 163.72 MHz      ; ADB_DCO                                                     ;      ;
; 181.75 MHz ; 181.75 MHz      ; ADA_DCO                                                     ;      ;
+------------+-----------------+-------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                  ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                    ; 1.191  ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.880  ; 0.000         ;
; altera_reserved_tck                                         ; 35.251 ; 0.000         ;
; ADB_DCO                                                     ; 43.892 ; 0.000         ;
; ADA_DCO                                                     ; 44.498 ; 0.000         ;
; GPIO[8]                                                     ; 82.750 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                  ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.249 ; 0.000         ;
; altera_reserved_tck                                         ; 0.344 ; 0.000         ;
; GPIO[8]                                                     ; 0.440 ; 0.000         ;
; CLOCK_50                                                    ; 1.265 ; 0.000         ;
; ADA_DCO                                                     ; 2.051 ; 0.000         ;
; ADB_DCO                                                     ; 2.168 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                               ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.507  ; 0.000         ;
; ADA_DCO                                                     ; 3.634  ; 0.000         ;
; ADB_DCO                                                     ; 3.730  ; 0.000         ;
; altera_reserved_tck                                         ; 91.992 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                               ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.027 ; 0.000         ;
; altera_reserved_tck                                         ; 1.208 ; 0.000         ;
; ADB_DCO                                                     ; 2.879 ; 0.000         ;
; ADA_DCO                                                     ; 2.960 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                     ;
+-------------------------------------------------------------+---------+---------------+
; Clock                                                       ; Slack   ; End Point TNS ;
+-------------------------------------------------------------+---------+---------------+
; CLOCK_50                                                    ; 9.819   ; 0.000         ;
; CLOCK2_50                                                   ; 16.000  ; 0.000         ;
; CLOCK3_50                                                   ; 16.000  ; 0.000         ;
; ADA_DCO                                                     ; 24.762  ; 0.000         ;
; ADB_DCO                                                     ; 24.763  ; 0.000         ;
; FPGA_CLK_A_N                                                ; 45.790  ; 0.000         ;
; FPGA_CLK_A_P                                                ; 45.790  ; 0.000         ;
; altera_reserved_tck                                         ; 49.498  ; 0.000         ;
; GPIO[8]                                                     ; 49.669  ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 124.611 ; 0.000         ;
+-------------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                            ;
+-------+--------------------------------------------------------------+------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.191 ; ADB_OR                                                       ; LEDG[4]                ; ADB_DCO                                                     ; CLOCK_50    ; 10.000       ; 0.000      ; 6.779      ;
; 1.237 ; ADA_OR                                                       ; LEDG[3]                ; ADA_DCO                                                     ; CLOCK_50    ; 10.000       ; 0.000      ; 6.733      ;
; 1.680 ; adaptive_fir:adaptive_fir_inst|y_out[24]                     ; adaptive_out_data[24]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.176     ; 7.134      ;
; 1.810 ; adaptive_fir:adaptive_fir_inst|y_out[38]                     ; adaptive_out_data[38]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.182     ; 6.998      ;
; 2.154 ; adaptive_fir:adaptive_fir_inst|y_out[11]                     ; adaptive_out_data[11]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.169     ; 6.667      ;
; 2.206 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]  ; FPGA_CLK_A_N           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 4.158      ; 6.942      ;
; 2.209 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]  ; FPGA_CLK_B_N           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 4.158      ; 6.939      ;
; 2.216 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]  ; FPGA_CLK_A_P           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 4.158      ; 6.932      ;
; 2.219 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]  ; FPGA_CLK_B_P           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 4.158      ; 6.929      ;
; 2.294 ; adaptive_fir:adaptive_fir_inst|e_out[15]                     ; error_adaptive_out[15] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.226     ; 6.470      ;
; 2.294 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[15]     ; SRAM_ADDR[15]          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.216     ; 7.480      ;
; 2.330 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[9]      ; SRAM_ADDR[9]           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.227     ; 7.433      ;
; 2.386 ; adaptive_fir:adaptive_fir_inst|e_out[27]                     ; error_adaptive_out[27] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.231     ; 6.373      ;
; 2.418 ; adaptive_fir:adaptive_fir_inst|y_out[37]                     ; adaptive_out_data[37]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.182     ; 6.390      ;
; 2.424 ; adaptive_fir:adaptive_fir_inst|y_out[5]                      ; adaptive_out_data[5]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.169     ; 6.397      ;
; 2.430 ; adaptive_fir:adaptive_fir_inst|e_out[9]                      ; error_adaptive_out[9]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.226     ; 6.334      ;
; 2.503 ; adaptive_fir:adaptive_fir_inst|e_out[17]                     ; error_adaptive_out[17] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.226     ; 6.261      ;
; 2.518 ; adaptive_fir:adaptive_fir_inst|y_out[9]                      ; adaptive_out_data[9]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.169     ; 6.303      ;
; 2.622 ; adaptive_fir:adaptive_fir_inst|y_out[3]                      ; adaptive_out_data[3]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.169     ; 6.199      ;
; 2.719 ; adaptive_fir:adaptive_fir_inst|e_out[3]                      ; error_adaptive_out[3]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.220     ; 6.051      ;
; 2.724 ; adaptive_fir:adaptive_fir_inst|y_out[35]                     ; adaptive_out_data[35]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.182     ; 6.084      ;
; 2.743 ; adaptive_fir:adaptive_fir_inst|y_out[41]                     ; adaptive_out_data[41]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.182     ; 6.065      ;
; 2.782 ; adaptive_fir:adaptive_fir_inst|y_out[32]                     ; adaptive_out_data[32]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.182     ; 6.026      ;
; 2.788 ; adaptive_fir:adaptive_fir_inst|y_out[0]                      ; adaptive_out_data[0]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.169     ; 6.033      ;
; 2.811 ; adaptive_fir:adaptive_fir_inst|e_out[19]                     ; error_adaptive_out[19] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.226     ; 5.953      ;
; 2.837 ; adaptive_fir:adaptive_fir_inst|e_out[5]                      ; error_adaptive_out[5]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.220     ; 5.933      ;
; 2.856 ; adaptive_fir:adaptive_fir_inst|y_out[13]                     ; adaptive_out_data[13]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.176     ; 5.958      ;
; 2.861 ; adaptive_fir:adaptive_fir_inst|e_out[12]                     ; error_adaptive_out[12] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.226     ; 5.903      ;
; 2.872 ; adaptive_fir:adaptive_fir_inst|y_out[21]                     ; adaptive_out_data[21]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.176     ; 5.942      ;
; 2.949 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[12]     ; SRAM_ADDR[12]          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.227     ; 6.814      ;
; 2.983 ; adaptive_fir:adaptive_fir_inst|y_out[6]                      ; adaptive_out_data[6]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.169     ; 5.838      ;
; 2.995 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[19]     ; SRAM_ADDR[19]          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.222     ; 6.773      ;
; 3.035 ; adaptive_fir:adaptive_fir_inst|emu_out[10]                   ; emu[10]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.268     ; 5.687      ;
; 3.077 ; adaptive_fir:adaptive_fir_inst|e_out[28]                     ; error_adaptive_out[28] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.231     ; 5.682      ;
; 3.116 ; adaptive_fir:adaptive_fir_inst|e_out[31]                     ; error_adaptive_out[31] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.231     ; 5.643      ;
; 3.132 ; adaptive_fir:adaptive_fir_inst|e_out[7]                      ; error_adaptive_out[7]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.220     ; 5.638      ;
; 3.164 ; adaptive_fir:adaptive_fir_inst|y_out[36]                     ; adaptive_out_data[36]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.182     ; 5.644      ;
; 3.174 ; adaptive_fir:adaptive_fir_inst|e_out[14]                     ; error_adaptive_out[14] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.226     ; 5.590      ;
; 3.174 ; adaptive_fir:adaptive_fir_inst|y_out[16]                     ; adaptive_out_data[16]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.176     ; 5.640      ;
; 3.196 ; adaptive_fir:adaptive_fir_inst|y_out[26]                     ; adaptive_out_data[26]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.176     ; 5.618      ;
; 3.211 ; adaptive_fir:adaptive_fir_inst|e_out[18]                     ; error_adaptive_out[18] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.226     ; 5.553      ;
; 3.246 ; adaptive_fir:adaptive_fir_inst|y_out[17]                     ; adaptive_out_data[17]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.176     ; 5.568      ;
; 3.261 ; adaptive_fir:adaptive_fir_inst|y_out[8]                      ; adaptive_out_data[8]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.169     ; 5.560      ;
; 3.296 ; adaptive_fir:adaptive_fir_inst|y_out[1]                      ; adaptive_out_data[1]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.169     ; 5.525      ;
; 3.297 ; adaptive_fir:adaptive_fir_inst|y_out[27]                     ; adaptive_out_data[27]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.176     ; 5.517      ;
; 3.330 ; adaptive_fir:adaptive_fir_inst|y_out[40]                     ; adaptive_out_data[40]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.182     ; 5.478      ;
; 3.331 ; adaptive_fir:adaptive_fir_inst|y_out[19]                     ; adaptive_out_data[19]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.176     ; 5.483      ;
; 3.335 ; adaptive_fir:adaptive_fir_inst|y_out[33]                     ; adaptive_out_data[33]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.182     ; 5.473      ;
; 3.339 ; o_sine_p[10]                                                 ; DA[5]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.271     ; 5.380      ;
; 3.344 ; adaptive_fir:adaptive_fir_inst|y_out[18]                     ; adaptive_out_data[18]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.176     ; 5.470      ;
; 3.349 ; o_sine_p[10]                                                 ; DA[4]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.271     ; 5.370      ;
; 3.351 ; adaptive_fir:adaptive_fir_inst|y_out[7]                      ; adaptive_out_data[7]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.169     ; 5.470      ;
; 3.363 ; adaptive_fir:adaptive_fir_inst|e_out[2]                      ; error_adaptive_out[2]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.220     ; 5.407      ;
; 3.380 ; adaptive_fir:adaptive_fir_inst|e_out[10]                     ; error_adaptive_out[10] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.226     ; 5.384      ;
; 3.410 ; adaptive_fir:adaptive_fir_inst|e_out[29]                     ; error_adaptive_out[29] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.231     ; 5.349      ;
; 3.416 ; adaptive_fir:adaptive_fir_inst|y_out[42]                     ; adaptive_out_data[42]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.182     ; 5.392      ;
; 3.419 ; adaptive_fir:adaptive_fir_inst|e_out[22]                     ; error_adaptive_out[22] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.226     ; 5.345      ;
; 3.429 ; adaptive_fir:adaptive_fir_inst|e_out[1]                      ; error_adaptive_out[1]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.220     ; 5.341      ;
; 3.457 ; adaptive_fir:adaptive_fir_inst|e_out[21]                     ; error_adaptive_out[21] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.226     ; 5.307      ;
; 3.462 ; adaptive_fir:adaptive_fir_inst|y_out[29]                     ; adaptive_out_data[29]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.182     ; 5.346      ;
; 3.466 ; adaptive_fir:adaptive_fir_inst|e_out[24]                     ; error_adaptive_out[24] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.231     ; 5.293      ;
; 3.472 ; adaptive_fir:adaptive_fir_inst|y_out[28]                     ; adaptive_out_data[28]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.176     ; 5.342      ;
; 3.477 ; adaptive_fir:adaptive_fir_inst|y_out[34]                     ; adaptive_out_data[34]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.182     ; 5.331      ;
; 3.478 ; adaptive_fir:adaptive_fir_inst|emu_out[3]                    ; emu[3]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.257     ; 5.255      ;
; 3.487 ; adaptive_fir:adaptive_fir_inst|e_out[25]                     ; error_adaptive_out[25] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.231     ; 5.272      ;
; 3.496 ; adaptive_fir:adaptive_fir_inst|e_out[20]                     ; error_adaptive_out[20] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.226     ; 5.268      ;
; 3.504 ; adaptive_fir:adaptive_fir_inst|y_out[30]                     ; adaptive_out_data[30]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.182     ; 5.304      ;
; 3.514 ; adaptive_fir:adaptive_fir_inst|e_out[16]                     ; error_adaptive_out[16] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.226     ; 5.250      ;
; 3.541 ; adaptive_fir:adaptive_fir_inst|y_out[12]                     ; adaptive_out_data[12]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.169     ; 5.280      ;
; 3.546 ; adaptive_fir:adaptive_fir_inst|y_out[39]                     ; adaptive_out_data[39]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.182     ; 5.262      ;
; 3.564 ; adaptive_fir:adaptive_fir_inst|y_out[22]                     ; adaptive_out_data[22]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.176     ; 5.250      ;
; 3.565 ; adaptive_fir:adaptive_fir_inst|e_out[26]                     ; error_adaptive_out[26] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.231     ; 5.194      ;
; 3.571 ; adaptive_fir:adaptive_fir_inst|y_out[15]                     ; adaptive_out_data[15]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.176     ; 5.243      ;
; 3.580 ; adaptive_fir:adaptive_fir_inst|y_out[2]                      ; adaptive_out_data[2]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.169     ; 5.241      ;
; 3.623 ; adaptive_fir:adaptive_fir_inst|y_out[4]                      ; adaptive_out_data[4]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.169     ; 5.198      ;
; 3.631 ; adaptive_fir:adaptive_fir_inst|e_out[30]                     ; error_adaptive_out[30] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.231     ; 5.128      ;
; 3.633 ; adaptive_fir:adaptive_fir_inst|y_out[23]                     ; adaptive_out_data[23]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.176     ; 5.181      ;
; 3.640 ; adaptive_fir:adaptive_fir_inst|y_out[25]                     ; adaptive_out_data[25]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.176     ; 5.174      ;
; 3.651 ; o_sine_p[10]                                                 ; DA[1]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.271     ; 5.068      ;
; 3.720 ; adaptive_fir:adaptive_fir_inst|y_out[31]                     ; adaptive_out_data[31]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.182     ; 5.088      ;
; 3.745 ; adaptive_fir:adaptive_fir_inst|y_out[14]                     ; adaptive_out_data[14]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.176     ; 5.069      ;
; 3.756 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[12] ; SRAM_DQ[12]            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.208     ; 6.026      ;
; 3.779 ; adaptive_fir:adaptive_fir_inst|e_out[23]                     ; error_adaptive_out[23] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.226     ; 4.985      ;
; 3.792 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[1]  ; SRAM_DQ[1]             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.215     ; 5.983      ;
; 3.817 ; adaptive_fir:adaptive_fir_inst|e_out[32]                     ; error_adaptive_out[32] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.231     ; 4.942      ;
; 3.819 ; adaptive_fir:adaptive_fir_inst|y_out[20]                     ; adaptive_out_data[20]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.176     ; 4.995      ;
; 3.855 ; adaptive_fir:adaptive_fir_inst|e_out[13]                     ; error_adaptive_out[13] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.226     ; 4.909      ;
; 3.920 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[2]  ; SRAM_DQ[2]             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.229     ; 5.841      ;
; 3.976 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[8]      ; SRAM_ADDR[8]           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.216     ; 5.798      ;
; 3.979 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[6]  ; SRAM_DQ[6]             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.208     ; 5.803      ;
; 3.992 ; o_sine_p[10]                                                 ; DA[9]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.271     ; 4.727      ;
; 4.007 ; adaptive_fir:adaptive_fir_inst|e_out[4]                      ; error_adaptive_out[4]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.220     ; 4.763      ;
; 4.007 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[13] ; SRAM_DQ[13]            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.216     ; 5.767      ;
; 4.010 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[0]  ; SRAM_DQ[0]             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.216     ; 5.764      ;
; 4.012 ; o_sine_p[10]                                                 ; DA[8]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.271     ; 4.707      ;
; 4.020 ; sram_access:sram_abc|sram_access_sram:sram|is_write          ; SRAM_DQ[15]            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.233     ; 5.737      ;
; 4.020 ; sram_access:sram_abc|sram_access_sram:sram|is_write          ; SRAM_DQ[13]            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.233     ; 5.737      ;
; 4.020 ; sram_access:sram_abc|sram_access_sram:sram|is_write          ; SRAM_DQ[0]             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.233     ; 5.737      ;
; 4.057 ; adaptive_fir:adaptive_fir_inst|e_out[8]                      ; error_adaptive_out[8]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.226     ; 4.707      ;
; 4.057 ; o_sine_p[11]                                                 ; DA[11]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.257     ; 4.676      ;
+-------+--------------------------------------------------------------+------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                        ;
+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node  ; To Node                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 1.880 ; SW[16]     ; FIFO_random_seq[0][8]                                                                                                                                                                                                                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.231     ; 6.897      ;
; 1.884 ; SW[16]     ; FIFO_random_seq[0][4]                                                                                                                                                                                                                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.231     ; 6.893      ;
; 2.067 ; SW[16]     ; FIFO_random_seq[0][3]                                                                                                                                                                                                                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.231     ; 6.710      ;
; 2.068 ; SW[16]     ; FIFO_random_seq[0][10]                                                                                                                                                                                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.231     ; 6.709      ;
; 2.069 ; SW[16]     ; FIFO_random_seq[0][0]                                                                                                                                                                                                                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.231     ; 6.708      ;
; 2.072 ; SW[16]     ; FIFO_random_seq[0][1]                                                                                                                                                                                                                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.231     ; 6.705      ;
; 2.078 ; SW[16]     ; FIFO_random_seq[0][6]                                                                                                                                                                                                                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.231     ; 6.699      ;
; 2.079 ; SW[16]     ; FIFO_random_seq[0][9]                                                                                                                                                                                                                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.231     ; 6.698      ;
; 2.081 ; SW[16]     ; FIFO_random_seq[0][7]                                                                                                                                                                                                                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.231     ; 6.696      ;
; 2.083 ; SW[16]     ; FIFO_random_seq[0][5]                                                                                                                                                                                                                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.231     ; 6.694      ;
; 2.804 ; KEY[3]     ; adaptive_fir:adaptive_fir_inst|emu_out[23]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.218     ; 5.986      ;
; 2.814 ; KEY[3]     ; adaptive_fir:adaptive_fir_inst|e_out[0]                                                                                                                                                                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.218     ; 5.976      ;
; 2.814 ; KEY[3]     ; adaptive_fir:adaptive_fir_inst|emu_out[39]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.218     ; 5.976      ;
; 2.917 ; KEY[3]     ; adaptive_fir:adaptive_fir_inst|emu_out[22]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 5.870      ;
; 2.917 ; KEY[3]     ; adaptive_fir:adaptive_fir_inst|emu_out[34]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.221     ; 5.870      ;
; 2.983 ; SW[16]     ; FIFO_random_seq[0][11]                                                                                                                                                                                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.229     ; 5.796      ;
; 3.157 ; SW[16]     ; FIFO_random_seq[0][2]                                                                                                                                                                                                                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.229     ; 5.622      ;
; 3.269 ; KEY[3]     ; adaptive_fir:adaptive_fir_inst|emu_out[1]                                                                                                                                                                                              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 5.529      ;
; 3.269 ; KEY[3]     ; adaptive_fir:adaptive_fir_inst|emu_out[4]                                                                                                                                                                                              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.210     ; 5.529      ;
; 3.323 ; KEY[3]     ; adaptive_fir:adaptive_fir_inst|emu_out[6]                                                                                                                                                                                              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.227     ; 5.458      ;
; 3.328 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.212     ; 5.468      ;
; 3.328 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.212     ; 5.468      ;
; 3.328 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.212     ; 5.468      ;
; 3.328 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.212     ; 5.468      ;
; 3.328 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.212     ; 5.468      ;
; 3.328 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.212     ; 5.468      ;
; 3.328 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.212     ; 5.468      ;
; 3.328 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.212     ; 5.468      ;
; 3.328 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.212     ; 5.468      ;
; 3.328 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.212     ; 5.468      ;
; 3.328 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.212     ; 5.468      ;
; 3.328 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.212     ; 5.468      ;
; 3.328 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.212     ; 5.468      ;
; 3.328 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.212     ; 5.468      ;
; 3.328 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.212     ; 5.468      ;
; 3.328 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.212     ; 5.468      ;
; 3.328 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.212     ; 5.468      ;
; 3.328 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.212     ; 5.468      ;
; 3.328 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.212     ; 5.468      ;
; 3.328 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.212     ; 5.468      ;
; 3.328 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.212     ; 5.468      ;
; 3.328 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.212     ; 5.468      ;
; 3.441 ; KEY[3]     ; adaptive_fir:adaptive_fir_inst|emu_out[5]                                                                                                                                                                                              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.211     ; 5.356      ;
; 3.441 ; KEY[3]     ; adaptive_fir:adaptive_fir_inst|emu_out[9]                                                                                                                                                                                              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.211     ; 5.356      ;
; 3.445 ; KEY[3]     ; adaptive_fir:adaptive_fir_inst|emu_out[14]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.237     ; 5.326      ;
; 3.445 ; KEY[3]     ; adaptive_fir:adaptive_fir_inst|emu_out[20]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.237     ; 5.326      ;
; 3.445 ; KEY[3]     ; adaptive_fir:adaptive_fir_inst|emu_out[24]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.237     ; 5.326      ;
; 3.445 ; KEY[3]     ; adaptive_fir:adaptive_fir_inst|emu_out[25]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.237     ; 5.326      ;
; 3.445 ; KEY[3]     ; adaptive_fir:adaptive_fir_inst|emu_out[30]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.237     ; 5.326      ;
; 3.445 ; KEY[3]     ; adaptive_fir:adaptive_fir_inst|emu_out[32]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.237     ; 5.326      ;
; 3.445 ; KEY[3]     ; adaptive_fir:adaptive_fir_inst|emu_out[33]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.237     ; 5.326      ;
; 3.445 ; KEY[3]     ; adaptive_fir:adaptive_fir_inst|emu_out[37]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.237     ; 5.326      ;
; 3.445 ; KEY[3]     ; adaptive_fir:adaptive_fir_inst|emu_out[40]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.237     ; 5.326      ;
; 3.445 ; KEY[3]     ; adaptive_fir:adaptive_fir_inst|emu_out[41]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.237     ; 5.326      ;
; 3.457 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[16]                                                                                                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.240     ; 5.311      ;
; 3.457 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][8]                                                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.240     ; 5.311      ;
; 3.457 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[15][9]                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.240     ; 5.311      ;
; 3.457 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[15][10]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.240     ; 5.311      ;
; 3.457 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[15][14]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.240     ; 5.311      ;
; 3.457 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[14][14]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.240     ; 5.311      ;
; 3.457 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[15][15]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.240     ; 5.311      ;
; 3.457 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][16]                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.240     ; 5.311      ;
; 3.457 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[15]                                                                                                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.240     ; 5.311      ;
; 3.457 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[14]                                                                                                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.240     ; 5.311      ;
; 3.457 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[13]                                                                                                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.240     ; 5.311      ;
; 3.457 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[12]                                                                                                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.240     ; 5.311      ;
; 3.457 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[11]                                                                                                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.240     ; 5.311      ;
; 3.457 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[10]                                                                                                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.240     ; 5.311      ;
; 3.457 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[9]                                                                                                    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.240     ; 5.311      ;
; 3.457 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[8]                                                                                                    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.240     ; 5.311      ;
; 3.457 ; SRAM_DQ[1] ; sram_access:sram_abc|sram_access_sram:sram|readdata[1]                                                                                                                                                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.243     ; 5.308      ;
; 3.459 ; SRAM_DQ[0] ; sram_access:sram_abc|sram_access_sram:sram|readdata[0]                                                                                                                                                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.245     ; 5.304      ;
; 3.488 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][1]                                                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.238     ; 5.282      ;
; 3.488 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][2]                                                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.238     ; 5.282      ;
; 3.488 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[15][3]                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.238     ; 5.282      ;
; 3.488 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[15][7]                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.238     ; 5.282      ;
; 3.488 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[7]                                                                                                    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.238     ; 5.282      ;
; 3.488 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[6]                                                                                                    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.238     ; 5.282      ;
; 3.488 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[5]                                                                                                    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.238     ; 5.282      ;
; 3.488 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[4]                                                                                                    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.238     ; 5.282      ;
; 3.488 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[3]                                                                                                    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.238     ; 5.282      ;
; 3.488 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[2]                                                                                                    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.238     ; 5.282      ;
; 3.488 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[1]                                                                                                    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.238     ; 5.282      ;
; 3.491 ; SRAM_DQ[7] ; sram_access:sram_abc|sram_access_sram:sram|readdata[7]                                                                                                                                                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.246     ; 5.271      ;
; 3.497 ; KEY[3]     ; adaptive_fir:adaptive_fir_inst|emu_out[10]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.219     ; 5.292      ;
; 3.543 ; SRAM_DQ[9] ; sram_access:sram_abc|sram_access_sram:sram|readdata[9]                                                                                                                                                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.239     ; 5.226      ;
; 3.622 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|channel_out_int[3]                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.227     ; 5.159      ;
; 3.622 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|channel_out_int[0]                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.227     ; 5.159      ;
; 3.622 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|channel_out_int[1]                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.227     ; 5.159      ;
; 3.622 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|channel_out_int[2]                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.227     ; 5.159      ;
; 3.655 ; SRAM_DQ[4] ; sram_access:sram_abc|sram_access_sram:sram|readdata[4]                                                                                                                                                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.246     ; 5.107      ;
; 3.668 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[3] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.242     ; 5.098      ;
; 3.668 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[0] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.242     ; 5.098      ;
; 3.668 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[1] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.242     ; 5.098      ;
; 3.668 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[2] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.242     ; 5.098      ;
; 3.672 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.220     ; 5.116      ;
; 3.672 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.220     ; 5.116      ;
; 3.672 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.220     ; 5.116      ;
; 3.672 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.220     ; 5.116      ;
; 3.672 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]    ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.220     ; 5.116      ;
+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 35.251 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tdo                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -4.496     ; 9.233      ;
; 41.856 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 8.291      ;
; 41.991 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 8.165      ;
; 42.156 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 7.981      ;
; 42.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 7.957      ;
; 42.217 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 7.930      ;
; 42.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.172      ; 7.927      ;
; 42.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 7.773      ;
; 42.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 7.736      ;
; 42.650 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_5[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 7.507      ;
; 42.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 7.452      ;
; 42.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 7.344      ;
; 42.984 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 7.225      ;
; 43.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 7.040      ;
; 43.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_8[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 7.021      ;
; 43.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 6.960      ;
; 43.270 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 6.877      ;
; 43.281 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 6.852      ;
; 43.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_7[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.159      ; 6.802      ;
; 43.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 6.785      ;
; 43.372 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 6.772      ;
; 43.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 6.730      ;
; 43.430 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.158      ; 6.726      ;
; 43.446 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 6.699      ;
; 43.459 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 6.738      ;
; 43.519 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 6.613      ;
; 43.537 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 6.607      ;
; 43.629 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 6.503      ;
; 43.686 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 6.448      ;
; 43.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 6.451      ;
; 43.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 6.400      ;
; 43.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 6.394      ;
; 43.761 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 6.380      ;
; 43.806 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 6.341      ;
; 43.842 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 6.305      ;
; 43.875 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 6.277      ;
; 43.898 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.127      ; 6.227      ;
; 43.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 6.243      ;
; 43.920 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 6.224      ;
; 43.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 6.213      ;
; 44.007 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 6.148      ;
; 44.103 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 6.063      ;
; 44.116 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 6.048      ;
; 44.119 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.206      ; 6.085      ;
; 44.231 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 5.921      ;
; 44.320 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 5.845      ;
; 44.358 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 5.776      ;
; 44.378 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 5.787      ;
; 44.421 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 5.743      ;
; 44.476 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 5.668      ;
; 44.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 5.520      ;
; 44.677 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 5.456      ;
; 44.684 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.143      ; 5.457      ;
; 44.777 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 5.414      ;
; 44.808 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.168      ; 5.358      ;
; 44.809 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.183      ; 5.372      ;
; 44.811 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.166      ; 5.353      ;
; 44.845 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[13]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 5.307      ;
; 44.865 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 5.277      ;
; 44.940 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 5.249      ;
; 45.062 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.181      ; 5.117      ;
; 45.182 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 4.951      ;
; 45.236 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 4.906      ;
; 45.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 4.856      ;
; 45.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 4.809      ;
; 45.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 4.804      ;
; 45.389 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 4.747      ;
; 45.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 4.670      ;
; 45.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 4.646      ;
; 45.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 4.628      ;
; 45.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.170      ; 4.625      ;
; 45.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 4.573      ;
; 45.593 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.175      ; 4.580      ;
; 45.636 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.173      ; 4.535      ;
; 45.713 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 4.430      ;
; 45.718 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 4.420      ;
; 45.735 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.171      ; 4.434      ;
; 45.894 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 4.249      ;
; 45.896 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 4.264      ;
; 45.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 4.195      ;
; 45.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 4.172      ;
; 46.055 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[0]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 4.093      ;
; 46.067 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.171      ; 4.102      ;
; 46.097 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 4.042      ;
; 46.310 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 3.826      ;
; 46.335 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 3.803      ;
; 46.486 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.171      ; 3.683      ;
; 46.487 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 3.662      ;
; 46.556 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 3.609      ;
; 46.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 3.530      ;
; 46.825 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.167      ; 3.340      ;
; 46.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 3.305      ;
; 46.842 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 3.301      ;
; 46.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 3.260      ;
; 46.878 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 3.270      ;
; 46.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 3.253      ;
; 47.055 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 3.088      ;
; 47.157 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 2.986      ;
; 47.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 2.263      ;
; 81.347 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_7[3]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 4.090      ; 21.741     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ADB_DCO'                                                                    ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 43.892 ; ADB_D[3]  ; per_a2db_d[3]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.893      ; 7.999      ;
; 44.147 ; ADB_D[6]  ; per_a2db_d[6]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.938      ; 7.789      ;
; 44.577 ; ADB_D[7]  ; per_a2db_d[7]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.938      ; 7.359      ;
; 44.579 ; ADB_D[1]  ; per_a2db_d[1]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.924      ; 7.343      ;
; 44.586 ; ADB_D[5]  ; per_a2db_d[5]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.930      ; 7.342      ;
; 44.604 ; ADB_D[10] ; per_a2db_d[10] ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.930      ; 7.324      ;
; 44.608 ; ADB_D[8]  ; per_a2db_d[8]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.945      ; 7.335      ;
; 44.626 ; ADB_D[9]  ; per_a2db_d[9]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.945      ; 7.317      ;
; 44.710 ; ADB_D[4]  ; per_a2db_d[4]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.924      ; 7.212      ;
; 44.714 ; ADB_D[11] ; per_a2db_d[11] ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.906      ; 7.190      ;
; 44.715 ; ADB_D[0]  ; per_a2db_d[0]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.949      ; 7.232      ;
; 44.810 ; ADB_D[2]  ; per_a2db_d[2]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.893      ; 7.081      ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ADA_DCO'                                                                    ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 44.498 ; ADA_D[1]  ; per_a2da_d[1]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.921      ; 7.421      ;
; 44.562 ; ADA_D[3]  ; per_a2da_d[3]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.894      ; 7.330      ;
; 44.568 ; ADA_D[12] ; per_a2da_d[12] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.916      ; 7.346      ;
; 44.619 ; ADA_D[2]  ; per_a2da_d[2]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.921      ; 7.300      ;
; 44.620 ; ADA_D[6]  ; per_a2da_d[6]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.900      ; 7.278      ;
; 44.671 ; ADA_D[13] ; per_a2da_d[13] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.914      ; 7.241      ;
; 44.709 ; ADA_D[9]  ; per_a2da_d[9]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.914      ; 7.203      ;
; 44.721 ; ADA_D[10] ; per_a2da_d[10] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.900      ; 7.177      ;
; 44.724 ; ADA_D[5]  ; per_a2da_d[5]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.916      ; 7.190      ;
; 44.746 ; ADA_D[7]  ; per_a2da_d[7]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.914      ; 7.166      ;
; 44.757 ; ADA_D[8]  ; per_a2da_d[8]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.921      ; 7.162      ;
; 44.821 ; ADA_D[0]  ; per_a2da_d[0]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.919      ; 7.096      ;
; 44.834 ; ADA_D[4]  ; per_a2da_d[4]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.921      ; 7.085      ;
; 44.906 ; ADA_D[11] ; per_a2da_d[11] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.916      ; 7.008      ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'GPIO[8]'                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 82.750 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.010     ; 17.258     ;
; 83.513 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[1] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.233      ; 16.738     ;
; 83.646 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.041     ; 16.331     ;
; 83.670 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.010     ; 16.338     ;
; 83.674 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.335     ; 16.009     ;
; 83.787 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.010     ; 16.221     ;
; 83.859 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[2] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.233      ; 16.392     ;
; 83.961 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.057     ; 16.000     ;
; 84.201 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.017     ; 15.800     ;
; 84.222 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.335     ; 15.461     ;
; 84.277 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.017     ; 15.724     ;
; 84.306 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.010     ; 15.702     ;
; 84.409 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[1] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.202      ; 15.811     ;
; 84.433 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[1] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.096     ; 15.489     ;
; 84.509 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.335     ; 15.174     ;
; 84.559 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[0] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.233      ; 15.692     ;
; 84.566 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.041     ; 15.411     ;
; 84.594 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.335     ; 15.089     ;
; 84.606 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[4] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.010     ; 15.402     ;
; 84.702 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.041     ; 15.275     ;
; 84.721 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.335     ; 14.962     ;
; 84.724 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[1] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.186      ; 15.480     ;
; 84.779 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[2] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.202      ; 15.441     ;
; 84.789 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.335     ; 14.894     ;
; 84.789 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[2] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.096     ; 15.133     ;
; 84.881 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.057     ; 15.080     ;
; 85.012 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.041     ; 14.965     ;
; 85.016 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.057     ; 14.945     ;
; 85.088 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[2] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.186      ; 15.116     ;
; 85.130 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[3] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.233      ; 15.121     ;
; 85.181 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[1] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.096     ; 14.741     ;
; 85.230 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.335     ; 14.453     ;
; 85.258 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[0] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.096     ; 14.664     ;
; 85.335 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.057     ; 14.626     ;
; 85.404 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[2] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.096     ; 14.518     ;
; 85.419 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 14.555     ;
; 85.453 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 14.521     ;
; 85.454 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.017     ; 14.547     ;
; 85.455 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[0] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.202      ; 14.765     ;
; 85.479 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[0] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.096     ; 14.443     ;
; 85.521 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.335     ; 14.162     ;
; 85.526 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[4] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.041     ; 14.451     ;
; 85.540 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[4] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.335     ; 14.143     ;
; 85.581 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 14.393     ;
; 85.614 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.017     ; 14.387     ;
; 85.676 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[4] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.335     ; 14.007     ;
; 85.706 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 14.268     ;
; 85.770 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[0] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.186      ; 14.434     ;
; 85.835 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[4] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.057     ; 14.126     ;
; 85.892 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[1] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.226      ; 14.352     ;
; 85.912 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[2] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.226      ; 14.332     ;
; 85.986 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 13.988     ;
; 86.026 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[3] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.202      ; 14.194     ;
; 86.050 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[3] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.096     ; 13.872     ;
; 86.341 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[3] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.186      ; 13.863     ;
; 86.378 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[0] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.226      ; 13.866     ;
; 86.382 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[1] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.199      ; 13.835     ;
; 86.393 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.057     ; 13.568     ;
; 86.456 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.057     ; 13.505     ;
; 86.459 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[0] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.199      ; 13.758     ;
; 86.468 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[4] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.017     ; 13.533     ;
; 86.605 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[2] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.199      ; 13.612     ;
; 86.637 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.057     ; 13.324     ;
; 86.718 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 13.256     ;
; 86.758 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 13.216     ;
; 86.802 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[3] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.226      ; 13.442     ;
; 86.870 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 13.104     ;
; 86.873 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[4] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 13.101     ;
; 86.944 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.057     ; 13.017     ;
; 86.944 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.022     ; 13.052     ;
; 87.123 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[1] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.199      ; 13.094     ;
; 87.125 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.022     ; 12.871     ;
; 87.154 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[5] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.022     ; 12.842     ;
; 87.166 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.057     ; 12.795     ;
; 87.216 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[2] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.199      ; 13.001     ;
; 87.319 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[3] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.096     ; 12.603     ;
; 87.391 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.057     ; 12.570     ;
; 87.530 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[1] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.186      ; 12.674     ;
; 87.536 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.057     ; 12.425     ;
; 87.606 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[4] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.057     ; 12.355     ;
; 87.609 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[0] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.199      ; 12.608     ;
; 87.638 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.057     ; 12.323     ;
; 87.705 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[5] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.022     ; 12.291     ;
; 87.772 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[4] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 12.202     ;
; 87.812 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[2] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.186      ; 12.392     ;
; 87.879 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.022     ; 12.117     ;
; 87.927 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[5] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.022     ; 12.069     ;
; 88.018 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[1] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.221      ; 12.221     ;
; 88.094 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[4] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.022     ; 11.902     ;
; 88.106 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[3] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.199      ; 12.111     ;
; 88.126 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.022     ; 11.870     ;
; 88.297 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[5] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.022     ; 11.699     ;
; 88.300 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[2] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.221      ; 11.939     ;
; 88.355 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[0] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.186      ; 11.849     ;
; 88.378 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[4] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.057     ; 11.583     ;
; 88.412 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.057     ; 11.549     ;
; 88.518 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.057     ; 11.443     ;
; 88.520 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[3] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.199      ; 11.697     ;
; 88.579 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[1] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.186      ; 11.625     ;
; 88.843 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[0] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.221      ; 11.396     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                  ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.249 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                            ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.460      ; 0.931      ;
; 0.282 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 0.962      ;
; 0.284 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.460      ; 0.966      ;
; 0.285 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 0.962      ;
; 0.286 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 0.966      ;
; 0.319 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 0.996      ;
; 0.321 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 0.998      ;
; 0.327 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                             ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a0~porta_datain_reg0                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 0.999      ;
; 0.328 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                             ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a0~porta_datain_reg0                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.000      ;
; 0.332 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]        ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.002      ;
; 0.332 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a36~porta_datain_reg0                                           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.006      ;
; 0.334 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                             ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~porta_datain_reg0                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.005      ;
; 0.334 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                            ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~porta_datain_reg0                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.008      ;
; 0.335 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.012      ;
; 0.335 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                             ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a0~porta_datain_reg0                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.007      ;
; 0.337 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]        ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.007      ;
; 0.337 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                            ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~porta_datain_reg0                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.008      ;
; 0.338 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                             ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a0~porta_datain_reg0                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.010      ;
; 0.338 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.014      ;
; 0.339 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]        ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.009      ;
; 0.340 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[10].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.010      ;
; 0.340 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                            ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a18~porta_datain_reg0                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.011      ;
; 0.340 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                            ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~porta_datain_reg0                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.011      ;
; 0.340 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.016      ;
; 0.343 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.016      ;
; 0.344 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.016      ;
; 0.345 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.023      ;
; 0.345 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                             ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a0~porta_datain_reg0                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.017      ;
; 0.345 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.010      ;
; 0.345 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.017      ;
; 0.346 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.023      ;
; 0.347 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.021      ;
; 0.347 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.024      ;
; 0.347 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.024      ;
; 0.347 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.024      ;
; 0.348 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.021      ;
; 0.349 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.027      ;
; 0.349 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.025      ;
; 0.350 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 1.030      ;
; 0.350 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.024      ;
; 0.350 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[10].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.020      ;
; 0.351 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.029      ;
; 0.351 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.015      ;
; 0.351 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[10].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.021      ;
; 0.351 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.024      ;
; 0.352 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.022      ;
; 0.353 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                       ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a36~porta_address_reg0                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.021      ;
; 0.353 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                       ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a36~porta_address_reg0                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.023      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.012      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.030      ;
; 0.353 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                             ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a0~porta_datain_reg0                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.025      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]        ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.024      ;
; 0.354 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                       ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a36~porta_address_reg0                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.024      ;
; 0.354 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.031      ;
; 0.354 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.013      ;
; 0.354 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.027      ;
; 0.354 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.019      ;
; 0.355 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.013      ;
; 0.355 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.031      ;
; 0.356 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.018      ;
; 0.356 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.033      ;
; 0.356 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.033      ;
; 0.356 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.021      ;
; 0.356 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.032      ;
; 0.357 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.035      ;
; 0.357 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.034      ;
; 0.357 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.027      ;
; 0.357 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.023      ;
; 0.357 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.033      ;
; 0.358 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.032      ;
; 0.358 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.023      ;
; 0.358 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.023      ;
; 0.358 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.016      ;
; 0.358 ; adaptive_fir:adaptive_fir_inst|f_10[12]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a11~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.027      ;
; 0.359 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.021      ;
; 0.359 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.022      ;
; 0.359 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[10].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.029      ;
; 0.360 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]        ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.030      ;
; 0.360 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|channel_out_int[2]                                                                                                                                            ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_6i71:auto_generated|a_dpfifo_3qv:dpfifo|altsyncram_5ah1:FIFOram|ram_block1a0~porta_datain_reg0                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 1.043      ;
; 0.360 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.019      ;
; 0.360 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.037      ;
; 0.360 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.019      ;
; 0.360 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[10].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.030      ;
; 0.361 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[13].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.025      ;
; 0.361 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.035      ;
; 0.361 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.024      ;
; 0.361 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.037      ;
; 0.361 ; adaptive_fir:adaptive_fir_inst|f_11[14]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.025      ;
; 0.362 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]        ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 1.032      ;
; 0.362 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 1.040      ;
; 0.362 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 1.039      ;
; 0.362 ; adaptive_fir:adaptive_fir_inst|f_0[11]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a11~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.031      ;
; 0.363 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.028      ;
; 0.363 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                            ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~porta_datain_reg0                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 1.034      ;
; 0.363 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 1.039      ;
; 0.363 ; adaptive_fir:adaptive_fir_inst|f_0[13]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a11~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.032      ;
; 0.363 ; adaptive_fir:adaptive_fir_inst|f_0[15]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a11~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.032      ;
; 0.363 ; adaptive_fir:adaptive_fir_inst|f_7[6]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.027      ;
; 0.363 ; adaptive_fir:adaptive_fir_inst|f_1[12]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.027      ;
; 0.364 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 1.029      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.344 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.391      ; 0.957      ;
; 0.354 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.391      ; 0.967      ;
; 0.359 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.391      ; 0.972      ;
; 0.361 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.391      ; 0.974      ;
; 0.375 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.391      ; 0.988      ;
; 0.390 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.391      ; 1.003      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                                                ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                         ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                        ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                         ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                  ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                                                ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                      ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                           ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                  ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                                                        ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                                        ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                     ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                           ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                       ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                        ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.408 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                                                                                                                  ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                                 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                                                                                                                  ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]                                                                                        ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.674      ;
; 0.415 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                     ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|altsyncram_36d2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.385      ; 1.022      ;
; 0.417 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.391      ; 1.030      ;
; 0.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.687      ;
; 0.426 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.694      ;
; 0.426 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.694      ;
; 0.427 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.693      ;
; 0.427 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                        ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.695      ;
; 0.427 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                           ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.695      ;
; 0.427 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.695      ;
; 0.428 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                     ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|altsyncram_36d2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.385      ; 1.035      ;
; 0.428 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                             ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                               ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                              ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                              ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                              ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.696      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'GPIO[8]'                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.440 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.669      ;
; 0.454 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0            ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.046      ; 0.686      ;
; 0.673 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1            ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.046      ; 0.905      ;
; 0.675 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 0.908      ;
; 0.686 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdptr_g[5]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.040      ; 0.912      ;
; 0.693 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.922      ;
; 0.701 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[4] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.023      ; 0.910      ;
; 0.702 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[3] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.023      ; 0.911      ;
; 0.703 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdptr_g[2]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.023      ; 0.912      ;
; 0.703 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdptr_g[1]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.023      ; 0.912      ;
; 0.711 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.046      ; 0.943      ;
; 0.714 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.049      ; 0.949      ;
; 0.714 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.046      ; 0.946      ;
; 0.716 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.049      ; 0.951      ;
; 0.732 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdptr_g[1]                                           ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.092      ; 1.010      ;
; 0.770 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.049      ; 1.005      ;
; 0.788 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 1.021      ;
; 0.797 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.109      ; 1.092      ;
; 0.837 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.093      ; 1.116      ;
; 0.878 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[8] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.040      ; 1.104      ;
; 0.886 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.049      ; 1.121      ;
; 0.888 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.049      ; 1.123      ;
; 0.889 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 1.122      ;
; 0.908 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.031      ; 1.125      ;
; 0.986 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.031      ; 1.203      ;
; 1.010 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.049      ; 1.245      ;
; 1.029 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.049      ; 1.264      ;
; 1.051 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdptr_g[0]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.074      ; 1.311      ;
; 1.061 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.109      ; 1.356      ;
; 1.073 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[6] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.040      ; 1.299      ;
; 1.076 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdptr_g[4]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.040      ; 1.302      ;
; 1.076 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdptr_g[5]                                           ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.138      ; 1.400      ;
; 1.078 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdptr_g[2]                                           ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.092      ; 1.356      ;
; 1.092 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[5] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.023      ; 1.301      ;
; 1.092 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdptr_g[3]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.023      ; 1.301      ;
; 1.114 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.047      ; 1.347      ;
; 1.123 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[7] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.074      ; 1.383      ;
; 1.126 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.031      ; 1.343      ;
; 1.128 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.093      ; 1.407      ;
; 1.128 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[8] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.040      ; 1.354      ;
; 1.178 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.093      ; 1.457      ;
; 1.241 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.093      ; 1.520      ;
; 1.292 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdptr_g[3]                                           ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.092      ; 1.570      ;
; 1.315 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.049      ; 1.550      ;
; 1.349 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.049      ; 1.584      ;
; 1.355 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.049      ; 1.590      ;
; 1.356 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.049      ; 1.591      ;
; 1.366 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.109      ; 1.661      ;
; 1.366 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.131      ; 1.683      ;
; 1.367 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.049      ; 1.602      ;
; 1.370 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.169      ; 1.725      ;
; 1.371 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.087      ; 1.644      ;
; 1.375 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.169      ; 1.730      ;
; 1.406 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[1] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; -0.212     ; 1.380      ;
; 1.415 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdptr_g[6]                                           ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.138      ; 1.739      ;
; 1.427 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.093      ; 1.706      ;
; 1.438 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.093      ; 1.717      ;
; 1.442 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[7] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.099      ; 1.727      ;
; 1.446 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.109      ; 1.741      ;
; 1.486 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.087      ; 1.759      ;
; 1.491 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[2] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.134      ; 1.811      ;
; 1.491 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.131      ; 1.808      ;
; 1.507 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.093      ; 1.786      ;
; 1.507 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.049      ; 1.742      ;
; 1.524 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.109      ; 1.819      ;
; 1.545 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[7] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[4]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.099      ; 1.830      ;
; 1.581 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.109      ; 1.876      ;
; 1.598 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.049      ; 1.833      ;
; 1.603 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.049      ; 1.838      ;
; 1.615 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.169      ; 1.970      ;
; 1.641 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdptr_g[7]                                           ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.138      ; 1.965      ;
; 1.660 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[0] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; -0.246     ; 1.600      ;
; 1.672 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.124      ; 1.982      ;
; 1.677 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.124      ; 1.987      ;
; 1.680 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[7] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.099      ; 1.965      ;
; 1.682 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[7] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.099      ; 1.967      ;
; 1.692 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdptr_g[0]                                           ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.092      ; 1.970      ;
; 1.697 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[7] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[1]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.352      ; 2.235      ;
; 1.704 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.049      ; 1.939      ;
; 1.706 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.131      ; 2.023      ;
; 1.711 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[4]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.169      ; 2.066      ;
; 1.754 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.109      ; 2.049      ;
; 1.759 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.093      ; 2.038      ;
; 1.761 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.093      ; 2.040      ;
; 1.798 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.131      ; 2.115      ;
; 1.800 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[8] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.169      ; 2.155      ;
; 1.816 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[7] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.099      ; 2.101      ;
; 1.882 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.169      ; 2.237      ;
; 1.917 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.124      ; 2.227      ;
; 1.921 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.093      ; 2.200      ;
; 1.929 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[7] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[3]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.352      ; 2.467      ;
; 1.936 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[7] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[0]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.352      ; 2.474      ;
; 1.940 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.102      ; 2.228      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                             ;
+-------+--------------------------------------------------------------+------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.265 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]  ; FPGA_CLK_A_P           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 4.449      ; 6.724      ;
; 1.266 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]  ; FPGA_CLK_B_P           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 4.449      ; 6.725      ;
; 1.275 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]  ; FPGA_CLK_A_N           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 4.449      ; 6.734      ;
; 1.276 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]  ; FPGA_CLK_B_N           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 4.449      ; 6.735      ;
; 2.390 ; adaptive_fir:adaptive_fir_inst|emu_out[39]                   ; emu[39]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.218      ; 3.618      ;
; 2.401 ; adaptive_fir:adaptive_fir_inst|emu_out[1]                    ; emu[1]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.210      ; 3.621      ;
; 2.403 ; adaptive_fir:adaptive_fir_inst|emu_out[23]                   ; emu[23]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.218      ; 3.631      ;
; 2.437 ; adaptive_fir:adaptive_fir_inst|e_out[0]                      ; error_adaptive_out[0]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.218      ; 3.665      ;
; 2.439 ; adaptive_fir:adaptive_fir_inst|emu_out[9]                    ; emu[9]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.211      ; 3.660      ;
; 2.443 ; adaptive_fir:adaptive_fir_inst|emu_out[19]                   ; emu[19]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.210      ; 3.663      ;
; 2.444 ; adaptive_fir:adaptive_fir_inst|emu_out[16]                   ; emu[16]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.210      ; 3.664      ;
; 2.463 ; adaptive_fir:adaptive_fir_inst|emu_out[0]                    ; emu[0]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.188      ; 3.661      ;
; 2.471 ; adaptive_fir:adaptive_fir_inst|emu_out[28]                   ; emu[28]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.210      ; 3.691      ;
; 2.480 ; adaptive_fir:adaptive_fir_inst|emu_out[32]                   ; emu[32]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.237      ; 3.727      ;
; 2.488 ; adaptive_fir:adaptive_fir_inst|emu_out[8]                    ; emu[8]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.217      ; 3.715      ;
; 2.489 ; adaptive_fir:adaptive_fir_inst|emu_out[18]                   ; emu[18]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.210      ; 3.709      ;
; 2.494 ; adaptive_fir:adaptive_fir_inst|emu_out[36]                   ; emu[36]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.210      ; 3.714      ;
; 2.503 ; adaptive_fir:adaptive_fir_inst|emu_out[27]                   ; emu[27]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.210      ; 3.723      ;
; 2.504 ; adaptive_fir:adaptive_fir_inst|emu_out[33]                   ; emu[33]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.237      ; 3.751      ;
; 2.504 ; adaptive_fir:adaptive_fir_inst|emu_out[14]                   ; emu[14]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.237      ; 3.751      ;
; 2.514 ; adaptive_fir:adaptive_fir_inst|emu_out[30]                   ; emu[30]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.237      ; 3.761      ;
; 2.519 ; adaptive_fir:adaptive_fir_inst|emu_out[40]                   ; emu[40]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.237      ; 3.766      ;
; 2.525 ; adaptive_fir:adaptive_fir_inst|emu_out[41]                   ; emu[41]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.237      ; 3.772      ;
; 2.531 ; adaptive_fir:adaptive_fir_inst|emu_out[15]                   ; emu[15]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.210      ; 3.751      ;
; 2.557 ; adaptive_fir:adaptive_fir_inst|emu_out[7]                    ; emu[7]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.241      ; 3.808      ;
; 2.559 ; adaptive_fir:adaptive_fir_inst|emu_out[37]                   ; emu[37]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.237      ; 3.806      ;
; 2.560 ; adaptive_fir:adaptive_fir_inst|emu_out[6]                    ; emu[6]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.227      ; 3.797      ;
; 2.569 ; adaptive_fir:adaptive_fir_inst|emu_out[31]                   ; emu[31]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.210      ; 3.789      ;
; 2.570 ; adaptive_fir:adaptive_fir_inst|emu_out[34]                   ; emu[34]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.221      ; 3.801      ;
; 2.573 ; adaptive_fir:adaptive_fir_inst|emu_out[38]                   ; emu[38]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.210      ; 3.793      ;
; 2.573 ; adaptive_fir:adaptive_fir_inst|emu_out[12]                   ; emu[12]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.217      ; 3.800      ;
; 2.580 ; adaptive_fir:adaptive_fir_inst|emu_out[25]                   ; emu[25]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.237      ; 3.827      ;
; 2.586 ; adaptive_fir:adaptive_fir_inst|emu_out[5]                    ; emu[5]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.211      ; 3.807      ;
; 2.587 ; adaptive_fir:adaptive_fir_inst|emu_out[11]                   ; emu[11]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.234      ; 3.831      ;
; 2.588 ; adaptive_fir:adaptive_fir_inst|emu_out[17]                   ; emu[17]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.210      ; 3.808      ;
; 2.589 ; adaptive_fir:adaptive_fir_inst|emu_out[13]                   ; emu[13]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.210      ; 3.809      ;
; 2.593 ; adaptive_fir:adaptive_fir_inst|emu_out[2]                    ; emu[2]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.241      ; 3.844      ;
; 2.597 ; adaptive_fir:adaptive_fir_inst|emu_out[22]                   ; emu[22]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.221      ; 3.828      ;
; 2.611 ; adaptive_fir:adaptive_fir_inst|emu_out[4]                    ; emu[4]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.210      ; 3.831      ;
; 2.620 ; adaptive_fir:adaptive_fir_inst|emu_out[21]                   ; emu[21]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.210      ; 3.840      ;
; 2.639 ; adaptive_fir:adaptive_fir_inst|emu_out[26]                   ; emu[26]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.210      ; 3.859      ;
; 2.641 ; adaptive_fir:adaptive_fir_inst|emu_out[35]                   ; emu[35]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.210      ; 3.861      ;
; 2.650 ; adaptive_fir:adaptive_fir_inst|emu_out[29]                   ; emu[29]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.210      ; 3.870      ;
; 2.670 ; adaptive_fir:adaptive_fir_inst|emu_out[42]                   ; emu[42]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.210      ; 3.890      ;
; 2.674 ; adaptive_fir:adaptive_fir_inst|emu_out[24]                   ; emu[24]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.237      ; 3.921      ;
; 2.677 ; o_sine_p[10]                                                 ; DA[10]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.216      ; 3.903      ;
; 2.696 ; adaptive_fir:adaptive_fir_inst|e_out[11]                     ; error_adaptive_out[11] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.259      ; 3.965      ;
; 2.721 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_OE_N         ; SRAM_OE_N              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.210      ; 3.941      ;
; 2.810 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_LB_N         ; SRAM_LB_N              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.252      ; 4.072      ;
; 2.819 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_WE_N         ; SRAM_WE_N              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.232      ; 4.061      ;
; 2.876 ; o_sine_p[0]                                                  ; DA[0]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.209      ; 4.095      ;
; 2.916 ; o_sine_p[12]                                                 ; DA[12]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.239      ; 4.165      ;
; 2.917 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[5]  ; SRAM_DQ[5]             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.260      ; 4.187      ;
; 2.954 ; o_sine_p[13]                                                 ; DA[13]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.239      ; 4.203      ;
; 2.973 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[5]      ; SRAM_ADDR[5]           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.269      ; 4.252      ;
; 2.983 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[3]      ; SRAM_ADDR[3]           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.269      ; 4.262      ;
; 2.987 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[3]  ; SRAM_DQ[3]             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.269      ; 4.266      ;
; 2.989 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[0]      ; SRAM_ADDR[0]           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.259      ; 4.258      ;
; 3.016 ; o_sine_p[10]                                                 ; DA[3]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.216      ; 4.242      ;
; 3.018 ; o_sine_p[10]                                                 ; DA[6]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.216      ; 4.244      ;
; 3.019 ; o_sine_p[10]                                                 ; DA[7]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.216      ; 4.245      ;
; 3.026 ; o_sine_p[10]                                                 ; DA[2]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.216      ; 4.252      ;
; 3.043 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[17]     ; SRAM_ADDR[17]          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.270      ; 4.323      ;
; 3.053 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[14]     ; SRAM_ADDR[14]          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.259      ; 4.322      ;
; 3.136 ; adaptive_fir:adaptive_fir_inst|e_out[6]                      ; error_adaptive_out[6]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.265      ; 4.411      ;
; 3.193 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[2]      ; SRAM_ADDR[2]           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.270      ; 4.473      ;
; 3.194 ; adaptive_fir:adaptive_fir_inst|emu_out[20]                   ; emu[20]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.237      ; 4.441      ;
; 3.205 ; adaptive_fir:adaptive_fir_inst|y_out[10]                     ; adaptive_out_data[10]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.314      ; 4.529      ;
; 3.209 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[10] ; SRAM_DQ[10]            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.277      ; 4.496      ;
; 3.224 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[11] ; SRAM_DQ[11]            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.269      ; 4.503      ;
; 3.230 ; sram_access:sram_abc|sram_access_sram:sram|is_write          ; SRAM_DQ[10]            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.252      ; 4.492      ;
; 3.233 ; o_sine_p[11]                                                 ; DA[11]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.229      ; 4.472      ;
; 3.246 ; adaptive_fir:adaptive_fir_inst|e_out[8]                      ; error_adaptive_out[8]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.259      ; 4.515      ;
; 3.261 ; sram_access:sram_abc|sram_access_sram:sram|is_write          ; SRAM_DQ[11]            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.252      ; 4.523      ;
; 3.279 ; adaptive_fir:adaptive_fir_inst|e_out[4]                      ; error_adaptive_out[4]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.265      ; 4.554      ;
; 3.292 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[16]     ; SRAM_ADDR[16]          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.270      ; 4.572      ;
; 3.300 ; o_sine_p[10]                                                 ; DA[8]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.216      ; 4.526      ;
; 3.306 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[13]     ; SRAM_ADDR[13]          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.259      ; 4.575      ;
; 3.310 ; sram_access:sram_abc|sram_access_sram:sram|is_write          ; SRAM_DQ[6]             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.252      ; 4.572      ;
; 3.310 ; sram_access:sram_abc|sram_access_sram:sram|is_write          ; SRAM_DQ[5]             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.252      ; 4.572      ;
; 3.317 ; sram_access:sram_abc|sram_access_sram:sram|is_write          ; SRAM_DQ[2]             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.252      ; 4.579      ;
; 3.317 ; sram_access:sram_abc|sram_access_sram:sram|is_write          ; SRAM_DQ[3]             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.252      ; 4.579      ;
; 3.320 ; o_sine_p[10]                                                 ; DA[9]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.216      ; 4.546      ;
; 3.372 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[11]     ; SRAM_ADDR[11]          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.257      ; 4.639      ;
; 3.386 ; adaptive_fir:adaptive_fir_inst|e_out[32]                     ; error_adaptive_out[32] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.254      ; 4.650      ;
; 3.391 ; adaptive_fir:adaptive_fir_inst|e_out[13]                     ; error_adaptive_out[13] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.259      ; 4.660      ;
; 3.410 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[7]  ; SRAM_DQ[7]             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.274      ; 4.694      ;
; 3.421 ; adaptive_fir:adaptive_fir_inst|y_out[20]                     ; adaptive_out_data[20]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.308      ; 4.739      ;
; 3.424 ; adaptive_fir:adaptive_fir_inst|e_out[23]                     ; error_adaptive_out[23] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.259      ; 4.693      ;
; 3.466 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[1]      ; SRAM_ADDR[1]           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.256      ; 4.732      ;
; 3.490 ; sram_access:sram_abc|sram_access_sram:sram|is_write          ; SRAM_DQ[14]            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.252      ; 4.752      ;
; 3.490 ; sram_access:sram_abc|sram_access_sram:sram|is_write          ; SRAM_DQ[4]             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.252      ; 4.752      ;
; 3.509 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[8]  ; SRAM_DQ[8]             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.269      ; 4.788      ;
; 3.517 ; sram_access:sram_abc|sram_access_sram:sram|is_write          ; SRAM_DQ[12]            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.252      ; 4.779      ;
; 3.520 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[9]  ; SRAM_DQ[9]             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.255      ; 4.785      ;
; 3.546 ; adaptive_fir:adaptive_fir_inst|y_out[14]                     ; adaptive_out_data[14]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.308      ; 4.864      ;
; 3.557 ; adaptive_fir:adaptive_fir_inst|y_out[23]                     ; adaptive_out_data[23]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.308      ; 4.875      ;
; 3.566 ; sram_access:sram_abc|sram_access_sram:sram|is_write          ; SRAM_DQ[8]             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.252      ; 4.828      ;
; 3.570 ; adaptive_fir:adaptive_fir_inst|y_out[31]                     ; adaptive_out_data[31]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.301      ; 4.881      ;
; 3.580 ; adaptive_fir:adaptive_fir_inst|y_out[4]                      ; adaptive_out_data[4]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.314      ; 4.904      ;
+-------+--------------------------------------------------------------+------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ADA_DCO'                                                                    ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 2.051 ; ADA_D[0]  ; per_a2da_d[0]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.031      ; 6.268      ;
; 2.056 ; ADA_D[11] ; per_a2da_d[11] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.027      ; 6.269      ;
; 2.113 ; ADA_D[7]  ; per_a2da_d[7]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.025      ; 6.324      ;
; 2.122 ; ADA_D[13] ; per_a2da_d[13] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.025      ; 6.333      ;
; 2.128 ; ADA_D[8]  ; per_a2da_d[8]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.032      ; 6.346      ;
; 2.140 ; ADA_D[4]  ; per_a2da_d[4]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.032      ; 6.358      ;
; 2.163 ; ADA_D[9]  ; per_a2da_d[9]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.025      ; 6.374      ;
; 2.259 ; ADA_D[5]  ; per_a2da_d[5]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.027      ; 6.472      ;
; 2.271 ; ADA_D[3]  ; per_a2da_d[3]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.004      ; 6.461      ;
; 2.287 ; ADA_D[12] ; per_a2da_d[12] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.027      ; 6.500      ;
; 2.290 ; ADA_D[10] ; per_a2da_d[10] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.010      ; 6.486      ;
; 2.315 ; ADA_D[6]  ; per_a2da_d[6]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.010      ; 6.511      ;
; 2.331 ; ADA_D[1]  ; per_a2da_d[1]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.032      ; 6.549      ;
; 2.406 ; ADA_D[2]  ; per_a2da_d[2]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 3.032      ; 6.624      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ADB_DCO'                                                                    ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 2.168 ; ADB_D[9]  ; per_a2db_d[9]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.056      ; 6.410      ;
; 2.179 ; ADB_D[4]  ; per_a2db_d[4]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.035      ; 6.400      ;
; 2.182 ; ADB_D[11] ; per_a2db_d[11] ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.016      ; 6.384      ;
; 2.186 ; ADB_D[8]  ; per_a2db_d[8]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.056      ; 6.428      ;
; 2.217 ; ADB_D[2]  ; per_a2db_d[2]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.003      ; 6.406      ;
; 2.276 ; ADB_D[7]  ; per_a2db_d[7]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.050      ; 6.512      ;
; 2.294 ; ADB_D[0]  ; per_a2db_d[0]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.061      ; 6.541      ;
; 2.295 ; ADB_D[10] ; per_a2db_d[10] ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.041      ; 6.522      ;
; 2.336 ; ADB_D[5]  ; per_a2db_d[5]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.041      ; 6.563      ;
; 2.384 ; ADB_D[1]  ; per_a2db_d[1]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.035      ; 6.605      ;
; 2.732 ; ADB_D[6]  ; per_a2db_d[6]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.050      ; 6.968      ;
; 3.009 ; ADB_D[3]  ; per_a2db_d[3]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 3.003      ; 7.198      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                   ;
+-------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.507 ; KEY[3]    ; a2da_data[10]                                         ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.247     ; 8.254      ;
; 0.507 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][4]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.247     ; 8.254      ;
; 0.507 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][4]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.247     ; 8.254      ;
; 0.507 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[9][4]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.247     ; 8.254      ;
; 0.507 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][4]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.247     ; 8.254      ;
; 0.507 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][4]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.247     ; 8.254      ;
; 0.507 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][4]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.247     ; 8.254      ;
; 0.507 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][4]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.247     ; 8.254      ;
; 0.507 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[10]                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.247     ; 8.254      ;
; 0.577 ; KEY[3]    ; a2da_data[0]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.235     ; 8.196      ;
; 0.577 ; KEY[3]    ; a2da_data[11]                                         ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.235     ; 8.196      ;
; 0.577 ; KEY[3]    ; a2db_data[6]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.235     ; 8.196      ;
; 0.577 ; KEY[3]    ; a2db_data[7]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.235     ; 8.196      ;
; 0.577 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[11]                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.235     ; 8.196      ;
; 0.577 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[0]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.235     ; 8.196      ;
; 0.633 ; KEY[3]    ; a2db_data[5]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.231     ; 8.144      ;
; 0.633 ; KEY[3]    ; a2db_data[8]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.231     ; 8.144      ;
; 0.633 ; KEY[3]    ; a2db_data[9]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.231     ; 8.144      ;
; 0.633 ; KEY[3]    ; a2db_data[10]                                         ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.231     ; 8.144      ;
; 0.767 ; KEY[3]    ; a2da_data[2]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.238     ; 8.003      ;
; 0.767 ; KEY[3]    ; a2da_data[4]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.238     ; 8.003      ;
; 0.767 ; KEY[3]    ; a2da_data[8]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.238     ; 8.003      ;
; 0.767 ; KEY[3]    ; a2da_data[1]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.238     ; 8.003      ;
; 0.767 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[8]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.238     ; 8.003      ;
; 0.767 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[4]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.238     ; 8.003      ;
; 0.807 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][0]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.253     ; 7.948      ;
; 0.807 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][0]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.253     ; 7.948      ;
; 0.807 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][0]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.253     ; 7.948      ;
; 0.807 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][0]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.253     ; 7.948      ;
; 0.807 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][0]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.253     ; 7.948      ;
; 0.807 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][0]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.253     ; 7.948      ;
; 0.807 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][0]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.253     ; 7.948      ;
; 0.807 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[9][0]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.253     ; 7.948      ;
; 0.807 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][0]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.253     ; 7.948      ;
; 0.807 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][0]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.253     ; 7.948      ;
; 0.807 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][0]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.253     ; 7.948      ;
; 0.807 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][0]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.253     ; 7.948      ;
; 0.858 ; KEY[3]    ; a2da_data[7]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.245     ; 7.905      ;
; 0.858 ; KEY[3]    ; a2da_data[9]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.245     ; 7.905      ;
; 0.858 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[7]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.245     ; 7.905      ;
; 0.858 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[9]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.245     ; 7.905      ;
; 0.858 ; KEY[3]    ; a2da_data[13]                                         ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.245     ; 7.905      ;
; 0.858 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[13]                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.245     ; 7.905      ;
; 0.865 ; KEY[3]    ; a2db_data[4]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.235     ; 7.908      ;
; 0.865 ; KEY[3]    ; a2db_data[1]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.235     ; 7.908      ;
; 0.865 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][10]~_Duplicate_3 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.235     ; 7.908      ;
; 0.865 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[1]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.235     ; 7.908      ;
; 0.865 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[7]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.235     ; 7.908      ;
; 0.882 ; KEY[3]    ; a2da_data[5]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.233     ; 7.893      ;
; 0.882 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[5]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.233     ; 7.893      ;
; 0.882 ; KEY[3]    ; a2da_data[12]                                         ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.233     ; 7.893      ;
; 0.882 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[12]                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.233     ; 7.893      ;
; 0.882 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[10]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.233     ; 7.893      ;
; 0.882 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[4]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.233     ; 7.893      ;
; 0.882 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_12[7]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.233     ; 7.893      ;
; 0.882 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_12[6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.233     ; 7.893      ;
; 0.930 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][8]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.230     ; 7.848      ;
; 0.930 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][8]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.230     ; 7.848      ;
; 0.930 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][8]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.230     ; 7.848      ;
; 0.930 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][8]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.230     ; 7.848      ;
; 0.930 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][8]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.230     ; 7.848      ;
; 0.930 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][8]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.230     ; 7.848      ;
; 0.930 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][8]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.230     ; 7.848      ;
; 0.930 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[9][8]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.230     ; 7.848      ;
; 0.930 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][8]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.230     ; 7.848      ;
; 0.930 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][8]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.230     ; 7.848      ;
; 0.930 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][8]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.230     ; 7.848      ;
; 0.965 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][10]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.253     ; 7.790      ;
; 0.965 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][10]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.253     ; 7.790      ;
; 0.965 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][10]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.253     ; 7.790      ;
; 0.965 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][10]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.253     ; 7.790      ;
; 0.965 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][10]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.253     ; 7.790      ;
; 0.965 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][10]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.253     ; 7.790      ;
; 0.965 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][10]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.253     ; 7.790      ;
; 0.965 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[9][10]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.253     ; 7.790      ;
; 0.965 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][10]~_Duplicate_3 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.253     ; 7.790      ;
; 0.965 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][10]~_Duplicate_3 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.253     ; 7.790      ;
; 0.965 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][10]~_Duplicate_3 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.253     ; 7.790      ;
; 1.004 ; KEY[3]    ; a2db_data[2]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.264     ; 7.740      ;
; 1.004 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][2]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.264     ; 7.740      ;
; 1.004 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][2]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.264     ; 7.740      ;
; 1.004 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][2]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.264     ; 7.740      ;
; 1.004 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][2]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.264     ; 7.740      ;
; 1.004 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][2]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.264     ; 7.740      ;
; 1.004 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][2]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.264     ; 7.740      ;
; 1.004 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[9][2]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.264     ; 7.740      ;
; 1.004 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_10[7]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.264     ; 7.740      ;
; 1.004 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_10[4]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.264     ; 7.740      ;
; 1.077 ; KEY[3]    ; a2da_data[6]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.229     ; 7.702      ;
; 1.077 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][9]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.229     ; 7.702      ;
; 1.077 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][9]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.229     ; 7.702      ;
; 1.077 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][9]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.229     ; 7.702      ;
; 1.077 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][9]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.229     ; 7.702      ;
; 1.077 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[9][9]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.229     ; 7.702      ;
; 1.077 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][9]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.229     ; 7.702      ;
; 1.077 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][9]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.229     ; 7.702      ;
; 1.077 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][9]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.229     ; 7.702      ;
; 1.077 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][9]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.229     ; 7.702      ;
; 1.077 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[14][9]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.229     ; 7.702      ;
; 1.077 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[6]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.229     ; 7.702      ;
+-------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ADA_DCO'                                                                ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 3.634 ; KEY[3]    ; per_a2da_d[10] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.900      ; 8.254      ;
; 3.634 ; KEY[3]    ; per_a2da_d[6]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.900      ; 8.254      ;
; 3.906 ; KEY[3]    ; per_a2da_d[2]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.921      ; 8.003      ;
; 3.906 ; KEY[3]    ; per_a2da_d[4]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.921      ; 8.003      ;
; 3.906 ; KEY[3]    ; per_a2da_d[8]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.921      ; 8.003      ;
; 3.906 ; KEY[3]    ; per_a2da_d[1]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.921      ; 8.003      ;
; 3.997 ; KEY[3]    ; per_a2da_d[7]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.914      ; 7.905      ;
; 3.997 ; KEY[3]    ; per_a2da_d[9]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.914      ; 7.905      ;
; 3.997 ; KEY[3]    ; per_a2da_d[13] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.914      ; 7.905      ;
; 4.011 ; KEY[3]    ; per_a2da_d[5]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.916      ; 7.893      ;
; 4.011 ; KEY[3]    ; per_a2da_d[11] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.916      ; 7.893      ;
; 4.011 ; KEY[3]    ; per_a2da_d[12] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.916      ; 7.893      ;
; 4.059 ; KEY[3]    ; per_a2da_d[0]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.919      ; 7.848      ;
; 4.092 ; KEY[3]    ; per_a2da_d[3]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.894      ; 7.790      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ADB_DCO'                                                                ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 3.730 ; KEY[3]    ; per_a2db_d[6]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.938      ; 8.196      ;
; 3.730 ; KEY[3]    ; per_a2db_d[7]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.938      ; 8.196      ;
; 3.789 ; KEY[3]    ; per_a2db_d[8]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.945      ; 8.144      ;
; 3.789 ; KEY[3]    ; per_a2db_d[9]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.945      ; 8.144      ;
; 3.946 ; KEY[3]    ; per_a2db_d[11] ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.906      ; 7.948      ;
; 4.004 ; KEY[3]    ; per_a2db_d[4]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.924      ; 7.908      ;
; 4.004 ; KEY[3]    ; per_a2db_d[1]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.924      ; 7.908      ;
; 4.066 ; KEY[3]    ; per_a2db_d[0]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.949      ; 7.871      ;
; 4.141 ; KEY[3]    ; per_a2db_d[3]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.893      ; 7.740      ;
; 4.141 ; KEY[3]    ; per_a2db_d[2]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.893      ; 7.740      ;
; 4.216 ; KEY[3]    ; per_a2db_d[5]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.930      ; 7.702      ;
; 4.216 ; KEY[3]    ; per_a2db_d[10] ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.930      ; 7.702      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 91.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_6[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.930      ;
; 91.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.930      ;
; 91.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.930      ;
; 91.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.930      ;
; 91.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.930      ;
; 91.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 7.930      ;
; 91.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 7.917      ;
; 91.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.931      ;
; 91.993 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 7.916      ;
; 91.993 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 7.916      ;
; 92.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.927      ;
; 92.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.927      ;
; 92.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.927      ;
; 92.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.929      ;
; 92.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.929      ;
; 92.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.929      ;
; 92.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.929      ;
; 92.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.929      ;
; 92.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.926      ;
; 92.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.929      ;
; 92.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.926      ;
; 92.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.929      ;
; 92.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.926      ;
; 92.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.926      ;
; 92.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.929      ;
; 92.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.929      ;
; 92.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[9][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.926      ;
; 92.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[9][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.926      ;
; 92.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[9][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.926      ;
; 92.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[9][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.926      ;
; 92.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[9][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.926      ;
; 92.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[9][8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.926      ;
; 92.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.927      ;
; 92.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 7.931      ;
; 92.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 7.931      ;
; 92.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.927      ;
; 92.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 7.931      ;
; 92.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.927      ;
; 92.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.927      ;
; 92.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 7.931      ;
; 92.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 7.931      ;
; 92.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 7.931      ;
; 92.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.927      ;
; 92.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.927      ;
; 92.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 7.931      ;
; 92.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 7.931      ;
; 92.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 7.931      ;
; 92.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.927      ;
; 92.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.927      ;
; 92.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 7.931      ;
; 92.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 7.931      ;
; 92.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 7.931      ;
; 92.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 7.927      ;
; 92.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.927      ;
; 92.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_4[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.915      ;
; 92.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_7[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.915      ;
; 92.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_8[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.915      ;
; 92.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_5[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.915      ;
; 92.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.928      ;
; 92.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.928      ;
; 92.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[9][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.925      ;
; 92.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[9][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.925      ;
; 92.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[9][9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.925      ;
; 92.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[9][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.925      ;
; 92.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.929      ;
; 92.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.929      ;
; 92.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.929      ;
; 92.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.925      ;
; 92.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.925      ;
; 92.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.925      ;
; 92.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.925      ;
; 92.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.925      ;
; 92.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.925      ;
; 92.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.925      ;
; 92.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.925      ;
; 92.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.925      ;
; 92.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.925      ;
; 92.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.928      ;
; 92.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.928      ;
; 92.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.927      ;
; 92.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.927      ;
; 92.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.927      ;
; 92.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.927      ;
; 92.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.927      ;
; 92.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.927      ;
; 92.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.928      ;
; 92.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.928      ;
; 92.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.928      ;
; 92.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.928      ;
; 92.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.928      ;
; 92.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.928      ;
; 92.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.928      ;
; 92.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.928      ;
; 92.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.928      ;
; 92.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.928      ;
; 92.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.928      ;
; 92.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.928      ;
; 92.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.928      ;
; 92.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.928      ;
; 92.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 7.928      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                       ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 1.027 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.293      ;
; 1.151 ; KEY[3]                                                                                                                                                                                                                                                                            ; o_sine_p[0]                                                                                                                                                                                                                   ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 2.625      ;
; 1.372 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_10[12]                                                                                                                                                                                       ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.263      ; 2.831      ;
; 1.372 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_10[11]                                                                                                                                                                                       ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.263      ; 2.831      ;
; 1.372 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_8[11]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.263      ; 2.831      ;
; 1.372 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_0[15]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.263      ; 2.831      ;
; 1.372 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_0[14]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.263      ; 2.831      ;
; 1.372 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_0[13]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.263      ; 2.831      ;
; 1.372 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_0[12]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.263      ; 2.831      ;
; 1.372 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_0[11]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.263      ; 2.831      ;
; 1.468 ; KEY[3]                                                                                                                                                                                                                                                                            ; o_sine_p[10]                                                                                                                                                                                                                  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 2.935      ;
; 1.630 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][11]~_Duplicate_1                                                                                                                                                                          ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.600      ;
; 1.630 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][10]~_Duplicate_1                                                                                                                                                                          ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.600      ;
; 1.630 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][9]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.600      ;
; 1.630 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][8]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.600      ;
; 1.630 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][7]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.600      ;
; 1.630 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][6]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.600      ;
; 1.630 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][5]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.600      ;
; 1.630 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][4]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.600      ;
; 1.630 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][3]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.600      ;
; 1.630 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][2]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.600      ;
; 1.630 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][1]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.600      ;
; 1.630 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][0]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.600      ;
; 1.723 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_10[15]                                                                                                                                                                                       ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 3.155      ;
; 1.723 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_10[14]                                                                                                                                                                                       ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 3.155      ;
; 1.736 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_10[13]                                                                                                                                                                                       ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.244      ; 3.176      ;
; 1.737 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[0][9]~_Duplicate_3                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.287      ; 3.220      ;
; 1.737 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[0][8]~_Duplicate_3                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.287      ; 3.220      ;
; 1.777 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_8[12]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 3.213      ;
; 1.790 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_12[10]                                                                                                                                                                                       ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 3.257      ;
; 1.790 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_0[10]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 3.257      ;
; 1.790 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_0[9]                                                                                                                                                                                         ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 3.257      ;
; 1.790 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_0[8]                                                                                                                                                                                         ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 3.257      ;
; 1.814 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][0]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 3.282      ;
; 1.814 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][1]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 3.282      ;
; 1.814 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][2]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 3.282      ;
; 1.814 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][3]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 3.282      ;
; 1.814 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][4]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 3.282      ;
; 1.814 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][5]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 3.282      ;
; 1.814 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][6]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 3.282      ;
; 1.814 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][7]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 3.282      ;
; 1.814 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][8]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 3.282      ;
; 1.814 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][9]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 3.282      ;
; 1.814 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][10]~_Duplicate_1                                                                                                                                                                          ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 3.282      ;
; 1.814 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][11]~_Duplicate_1                                                                                                                                                                          ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 3.282      ;
; 1.814 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][12]~_Duplicate_1                                                                                                                                                                          ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 3.282      ;
; 1.814 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][13]~_Duplicate_1                                                                                                                                                                          ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 3.282      ;
; 1.814 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][14]~_Duplicate_1                                                                                                                                                                          ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 3.282      ;
; 1.814 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][15]~_Duplicate_1                                                                                                                                                                          ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.272      ; 3.282      ;
; 1.814 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_4[9]                                                                                                                                                                                         ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.270      ; 3.280      ;
; 1.814 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_1[4]                                                                                                                                                                                         ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.270      ; 3.280      ;
; 1.882 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[2][1]~_Duplicate_3                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 3.323      ;
; 1.911 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[2][11]~_Duplicate_3                                                                                                                                                                          ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.247      ; 3.354      ;
; 1.981 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][11]~_Duplicate_2                                                                                                                                                                          ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.951      ;
; 1.981 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][10]~_Duplicate_2                                                                                                                                                                          ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.951      ;
; 1.981 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][9]~_Duplicate_2                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.951      ;
; 1.981 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][8]~_Duplicate_2                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.951      ;
; 1.981 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][7]~_Duplicate_2                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.951      ;
; 1.981 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][6]~_Duplicate_2                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.951      ;
; 1.981 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][5]~_Duplicate_2                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.951      ;
; 1.981 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][4]~_Duplicate_2                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.951      ;
; 1.981 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][3]~_Duplicate_2                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.951      ;
; 1.981 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][2]~_Duplicate_2                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.951      ;
; 1.981 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][1]~_Duplicate_2                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.951      ;
; 1.981 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][0]~_Duplicate_2                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.161      ; 2.951      ;
; 2.010 ; KEY[3]                                                                                                                                                                                                                                                                            ; o_sine_p[11]                                                                                                                                                                                                                  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 3.463      ;
; 2.012 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[0][10]~_Duplicate_3                                                                                                                                                                          ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.275      ; 3.483      ;
; 2.012 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[0][0]~_Duplicate_3                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.275      ; 3.483      ;
; 2.020 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[9][11]~_Duplicate_1                                                                                                                                                                          ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 2.976      ;
; 2.020 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[9][10]~_Duplicate_1                                                                                                                                                                          ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 2.976      ;
; 2.020 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[9][9]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 2.976      ;
; 2.020 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[9][8]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 2.976      ;
; 2.020 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[9][7]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 2.976      ;
; 2.020 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[9][6]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 2.976      ;
; 2.020 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[9][5]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 2.976      ;
; 2.020 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[9][4]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 2.976      ;
; 2.020 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[9][3]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 2.976      ;
; 2.020 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[9][2]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 2.976      ;
; 2.020 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[9][1]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 2.976      ;
; 2.020 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[9][0]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.147      ; 2.976      ;
; 2.031 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[4][3]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 2.986      ;
; 2.031 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[4][2]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 2.986      ;
; 2.031 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[4][1]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 2.986      ;
; 2.031 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[4][0]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 2.986      ;
; 2.031 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[4][11]                                                                                                                                                                                       ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 2.986      ;
; 2.031 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[4][10]                                                                                                                                                                                       ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 2.986      ;
; 2.031 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[4][9]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 2.986      ;
; 2.031 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[4][8]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 2.986      ;
; 2.031 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[4][7]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 2.986      ;
; 2.031 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[4][6]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 2.986      ;
; 2.031 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[4][5]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 2.986      ;
; 2.031 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[4][4]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 2.986      ;
; 2.031 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[4][3]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 2.986      ;
; 2.031 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[4][2]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 2.986      ;
; 2.031 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[4][1]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 2.986      ;
; 2.031 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[4][0]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 2.986      ;
; 2.031 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[4][15]                                                                                                                                                                                       ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 2.986      ;
; 2.031 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[4][14]                                                                                                                                                                                       ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 2.986      ;
; 2.031 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[4][13]                                                                                                                                                                                       ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 2.986      ;
; 2.031 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[4][12]                                                                                                                                                                                       ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.146      ; 2.986      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.208 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.474      ;
; 1.208 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.474      ;
; 1.208 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.474      ;
; 1.208 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.474      ;
; 1.208 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.474      ;
; 1.208 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.474      ;
; 1.208 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.474      ;
; 1.208 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.474      ;
; 1.208 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.474      ;
; 1.208 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[4]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.474      ;
; 1.208 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[6]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.474      ;
; 1.208 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[5]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.474      ;
; 1.208 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.474      ;
; 1.414 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.679      ;
; 1.414 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.679      ;
; 1.414 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.679      ;
; 1.414 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.679      ;
; 1.414 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.679      ;
; 1.414 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.679      ;
; 1.414 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.679      ;
; 1.414 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.679      ;
; 1.414 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[3]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.679      ;
; 1.414 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.679      ;
; 1.414 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[1]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.679      ;
; 1.414 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.679      ;
; 1.414 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[4]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.679      ;
; 1.414 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.679      ;
; 1.414 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.679      ;
; 1.414 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.679      ;
; 1.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.721      ;
; 1.463 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.717      ;
; 1.552 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.809      ;
; 1.552 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[7]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.809      ;
; 1.552 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[6]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.809      ;
; 1.552 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.809      ;
; 1.552 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.809      ;
; 1.552 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.809      ;
; 1.552 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.809      ;
; 1.552 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.809      ;
; 1.739 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.006      ;
; 1.739 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[7]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.006      ;
; 1.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.011      ;
; 1.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.011      ;
; 1.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.011      ;
; 1.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.011      ;
; 1.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.011      ;
; 1.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.011      ;
; 1.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.011      ;
; 1.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.011      ;
; 1.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.011      ;
; 1.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.011      ;
; 1.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.011      ;
; 1.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.011      ;
; 1.762 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.017      ;
; 1.762 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_valid_buffer                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.017      ;
; 1.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.161      ;
; 1.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.161      ;
; 1.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.161      ;
; 1.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][3]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.217      ;
; 1.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][3]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.217      ;
; 1.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][3]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.217      ;
; 1.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.289      ;
; 2.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.271      ;
; 2.006 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.272      ;
; 2.111 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_6[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 2.360      ;
; 2.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.428      ;
; 2.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.460      ;
; 2.215 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.481      ;
; 2.215 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.481      ;
; 2.215 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.481      ;
; 2.215 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.481      ;
; 2.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][4]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.569      ;
; 2.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.615      ;
; 2.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.615      ;
; 2.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.615      ;
; 2.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.632      ;
; 2.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.632      ;
; 2.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.632      ;
; 2.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[4]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.632      ;
; 2.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[5]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.632      ;
; 2.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[6]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.632      ;
; 2.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[7]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.632      ;
; 2.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[8]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.632      ;
; 2.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[9]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.632      ;
; 2.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[10]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.632      ;
; 2.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[11]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.632      ;
; 2.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.632      ;
; 2.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.643      ;
; 2.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.643      ;
; 2.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.643      ;
; 2.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.643      ;
; 2.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.643      ;
; 2.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.643      ;
; 2.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.736      ;
; 2.773 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.052      ;
; 2.773 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.052      ;
; 3.057 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 3.346      ;
; 3.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.574      ;
; 3.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[2]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.574      ;
; 3.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.104      ; 3.574      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ADB_DCO'                                                                 ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 2.879 ; KEY[3]    ; per_a2db_d[5]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.041      ; 7.136      ;
; 2.879 ; KEY[3]    ; per_a2db_d[10] ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.041      ; 7.136      ;
; 2.960 ; KEY[3]    ; per_a2db_d[3]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.003      ; 7.179      ;
; 2.960 ; KEY[3]    ; per_a2db_d[2]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.003      ; 7.179      ;
; 3.045 ; KEY[3]    ; per_a2db_d[4]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.035      ; 7.296      ;
; 3.045 ; KEY[3]    ; per_a2db_d[1]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.035      ; 7.296      ;
; 3.095 ; KEY[3]    ; per_a2db_d[0]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.061      ; 7.372      ;
; 3.109 ; KEY[3]    ; per_a2db_d[8]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.056      ; 7.381      ;
; 3.109 ; KEY[3]    ; per_a2db_d[9]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.056      ; 7.381      ;
; 3.136 ; KEY[3]    ; per_a2db_d[11] ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.016      ; 7.368      ;
; 3.214 ; KEY[3]    ; per_a2db_d[6]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.050      ; 7.480      ;
; 3.214 ; KEY[3]    ; per_a2db_d[7]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 3.050      ; 7.480      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ADA_DCO'                                                                 ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 2.960 ; KEY[3]    ; per_a2da_d[0]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.031      ; 7.207      ;
; 2.974 ; KEY[3]    ; per_a2da_d[3]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.004      ; 7.194      ;
; 3.012 ; KEY[3]    ; per_a2da_d[5]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.027      ; 7.255      ;
; 3.012 ; KEY[3]    ; per_a2da_d[11] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.027      ; 7.255      ;
; 3.012 ; KEY[3]    ; per_a2da_d[12] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.027      ; 7.255      ;
; 3.147 ; KEY[3]    ; per_a2da_d[7]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.025      ; 7.388      ;
; 3.147 ; KEY[3]    ; per_a2da_d[9]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.025      ; 7.388      ;
; 3.147 ; KEY[3]    ; per_a2da_d[13] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.025      ; 7.388      ;
; 3.162 ; KEY[3]    ; per_a2da_d[10] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.010      ; 7.388      ;
; 3.162 ; KEY[3]    ; per_a2da_d[6]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.010      ; 7.388      ;
; 3.225 ; KEY[3]    ; per_a2da_d[2]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.032      ; 7.473      ;
; 3.225 ; KEY[3]    ; per_a2da_d[4]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.032      ; 7.473      ;
; 3.225 ; KEY[3]    ; per_a2da_d[8]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.032      ; 7.473      ;
; 3.225 ; KEY[3]    ; per_a2da_d[1]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 3.032      ; 7.473      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 80
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.900
Worst Case Available Settling Time: 198.261 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                 ;
+------------+-----------------+-------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note ;
+------------+-----------------+-------------------------------------------------------------+------+
; 17.33 MHz  ; 17.33 MHz       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 36.61 MHz  ; 36.61 MHz       ; altera_reserved_tck                                         ;      ;
; 63.02 MHz  ; 63.02 MHz       ; GPIO[8]                                                     ;      ;
; 183.22 MHz ; 183.22 MHz      ; ADB_DCO                                                     ;      ;
; 204.42 MHz ; 204.42 MHz      ; ADA_DCO                                                     ;      ;
+------------+-----------------+-------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                   ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                    ; 1.901  ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.828  ; 0.000         ;
; altera_reserved_tck                                         ; 36.343 ; 0.000         ;
; ADB_DCO                                                     ; 44.542 ; 0.000         ;
; ADA_DCO                                                     ; 45.108 ; 0.000         ;
; GPIO[8]                                                     ; 84.131 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                   ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.252 ; 0.000         ;
; altera_reserved_tck                                         ; 0.341 ; 0.000         ;
; GPIO[8]                                                     ; 0.387 ; 0.000         ;
; CLOCK_50                                                    ; 1.090 ; 0.000         ;
; ADA_DCO                                                     ; 1.767 ; 0.000         ;
; ADB_DCO                                                     ; 1.865 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.459  ; 0.000         ;
; ADA_DCO                                                     ; 4.194  ; 0.000         ;
; ADB_DCO                                                     ; 4.266  ; 0.000         ;
; altera_reserved_tck                                         ; 92.655 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.918 ; 0.000         ;
; altera_reserved_tck                                         ; 1.106 ; 0.000         ;
; ADB_DCO                                                     ; 2.586 ; 0.000         ;
; ADA_DCO                                                     ; 2.668 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+-------------------------------------------------------------+---------+---------------+
; Clock                                                       ; Slack   ; End Point TNS ;
+-------------------------------------------------------------+---------+---------------+
; CLOCK_50                                                    ; 9.799   ; 0.000         ;
; CLOCK2_50                                                   ; 16.000  ; 0.000         ;
; CLOCK3_50                                                   ; 16.000  ; 0.000         ;
; ADA_DCO                                                     ; 24.782  ; 0.000         ;
; ADB_DCO                                                     ; 24.783  ; 0.000         ;
; FPGA_CLK_A_N                                                ; 45.790  ; 0.000         ;
; FPGA_CLK_A_P                                                ; 45.790  ; 0.000         ;
; altera_reserved_tck                                         ; 49.414  ; 0.000         ;
; GPIO[8]                                                     ; 49.729  ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 124.630 ; 0.000         ;
+-------------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                             ;
+-------+--------------------------------------------------------------+------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.901 ; ADB_OR                                                       ; LEDG[4]                ; ADB_DCO                                                     ; CLOCK_50    ; 10.000       ; 0.000      ; 6.069      ;
; 1.993 ; ADA_OR                                                       ; LEDG[3]                ; ADA_DCO                                                     ; CLOCK_50    ; 10.000       ; 0.000      ; 5.977      ;
; 2.322 ; adaptive_fir:adaptive_fir_inst|y_out[24]                     ; adaptive_out_data[24]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.245     ; 6.423      ;
; 2.410 ; adaptive_fir:adaptive_fir_inst|y_out[38]                     ; adaptive_out_data[38]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.252     ; 6.328      ;
; 2.444 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]  ; FPGA_CLK_A_N           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 3.568      ; 6.114      ;
; 2.446 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]  ; FPGA_CLK_B_N           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 3.568      ; 6.112      ;
; 2.454 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]  ; FPGA_CLK_A_P           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 3.568      ; 6.104      ;
; 2.456 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]  ; FPGA_CLK_B_P           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 3.568      ; 6.102      ;
; 2.748 ; adaptive_fir:adaptive_fir_inst|y_out[11]                     ; adaptive_out_data[11]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.237     ; 6.005      ;
; 2.801 ; adaptive_fir:adaptive_fir_inst|e_out[15]                     ; error_adaptive_out[15] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.295     ; 5.894      ;
; 2.879 ; adaptive_fir:adaptive_fir_inst|e_out[27]                     ; error_adaptive_out[27] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.301     ; 5.810      ;
; 2.884 ; adaptive_fir:adaptive_fir_inst|e_out[9]                      ; error_adaptive_out[9]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.295     ; 5.811      ;
; 2.888 ; adaptive_fir:adaptive_fir_inst|y_out[5]                      ; adaptive_out_data[5]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.237     ; 5.865      ;
; 2.902 ; adaptive_fir:adaptive_fir_inst|y_out[37]                     ; adaptive_out_data[37]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.252     ; 5.836      ;
; 2.938 ; adaptive_fir:adaptive_fir_inst|y_out[9]                      ; adaptive_out_data[9]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.237     ; 5.815      ;
; 2.947 ; adaptive_fir:adaptive_fir_inst|e_out[17]                     ; error_adaptive_out[17] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.295     ; 5.748      ;
; 2.950 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[15]     ; SRAM_ADDR[15]          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.284     ; 6.756      ;
; 2.958 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[9]      ; SRAM_ADDR[9]           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.295     ; 6.737      ;
; 3.073 ; adaptive_fir:adaptive_fir_inst|y_out[3]                      ; adaptive_out_data[3]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.237     ; 5.680      ;
; 3.147 ; adaptive_fir:adaptive_fir_inst|y_out[35]                     ; adaptive_out_data[35]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.252     ; 5.591      ;
; 3.181 ; adaptive_fir:adaptive_fir_inst|e_out[3]                      ; error_adaptive_out[3]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.290     ; 5.519      ;
; 3.197 ; adaptive_fir:adaptive_fir_inst|y_out[32]                     ; adaptive_out_data[32]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.252     ; 5.541      ;
; 3.203 ; adaptive_fir:adaptive_fir_inst|y_out[0]                      ; adaptive_out_data[0]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.237     ; 5.550      ;
; 3.210 ; adaptive_fir:adaptive_fir_inst|y_out[41]                     ; adaptive_out_data[41]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.252     ; 5.528      ;
; 3.234 ; adaptive_fir:adaptive_fir_inst|e_out[19]                     ; error_adaptive_out[19] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.295     ; 5.461      ;
; 3.259 ; adaptive_fir:adaptive_fir_inst|e_out[5]                      ; error_adaptive_out[5]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.290     ; 5.441      ;
; 3.282 ; adaptive_fir:adaptive_fir_inst|e_out[12]                     ; error_adaptive_out[12] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.295     ; 5.413      ;
; 3.314 ; adaptive_fir:adaptive_fir_inst|y_out[13]                     ; adaptive_out_data[13]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.245     ; 5.431      ;
; 3.319 ; adaptive_fir:adaptive_fir_inst|y_out[21]                     ; adaptive_out_data[21]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.245     ; 5.426      ;
; 3.419 ; adaptive_fir:adaptive_fir_inst|y_out[6]                      ; adaptive_out_data[6]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.237     ; 5.334      ;
; 3.489 ; adaptive_fir:adaptive_fir_inst|e_out[28]                     ; error_adaptive_out[28] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.301     ; 5.200      ;
; 3.517 ; adaptive_fir:adaptive_fir_inst|e_out[31]                     ; error_adaptive_out[31] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.301     ; 5.172      ;
; 3.533 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[12]     ; SRAM_ADDR[12]          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.295     ; 6.162      ;
; 3.535 ; adaptive_fir:adaptive_fir_inst|e_out[7]                      ; error_adaptive_out[7]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.290     ; 5.165      ;
; 3.569 ; adaptive_fir:adaptive_fir_inst|emu_out[10]                   ; emu[10]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.339     ; 5.082      ;
; 3.577 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[19]     ; SRAM_ADDR[19]          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.290     ; 6.123      ;
; 3.578 ; adaptive_fir:adaptive_fir_inst|e_out[14]                     ; error_adaptive_out[14] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.295     ; 5.117      ;
; 3.586 ; adaptive_fir:adaptive_fir_inst|y_out[16]                     ; adaptive_out_data[16]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.245     ; 5.159      ;
; 3.587 ; adaptive_fir:adaptive_fir_inst|y_out[36]                     ; adaptive_out_data[36]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.252     ; 5.151      ;
; 3.627 ; adaptive_fir:adaptive_fir_inst|y_out[26]                     ; adaptive_out_data[26]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.245     ; 5.118      ;
; 3.645 ; adaptive_fir:adaptive_fir_inst|y_out[17]                     ; adaptive_out_data[17]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.245     ; 5.100      ;
; 3.647 ; adaptive_fir:adaptive_fir_inst|e_out[18]                     ; error_adaptive_out[18] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.295     ; 5.048      ;
; 3.659 ; adaptive_fir:adaptive_fir_inst|y_out[8]                      ; adaptive_out_data[8]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.237     ; 5.094      ;
; 3.682 ; adaptive_fir:adaptive_fir_inst|y_out[27]                     ; adaptive_out_data[27]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.245     ; 5.063      ;
; 3.697 ; adaptive_fir:adaptive_fir_inst|y_out[1]                      ; adaptive_out_data[1]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.237     ; 5.056      ;
; 3.708 ; adaptive_fir:adaptive_fir_inst|y_out[19]                     ; adaptive_out_data[19]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.245     ; 5.037      ;
; 3.709 ; adaptive_fir:adaptive_fir_inst|y_out[33]                     ; adaptive_out_data[33]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.252     ; 5.029      ;
; 3.718 ; adaptive_fir:adaptive_fir_inst|y_out[18]                     ; adaptive_out_data[18]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.245     ; 5.027      ;
; 3.723 ; adaptive_fir:adaptive_fir_inst|y_out[40]                     ; adaptive_out_data[40]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.252     ; 5.015      ;
; 3.749 ; o_sine_p[10]                                                 ; DA[5]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.342     ; 4.899      ;
; 3.752 ; adaptive_fir:adaptive_fir_inst|e_out[2]                      ; error_adaptive_out[2]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.290     ; 4.948      ;
; 3.759 ; o_sine_p[10]                                                 ; DA[4]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.342     ; 4.889      ;
; 3.772 ; adaptive_fir:adaptive_fir_inst|e_out[10]                     ; error_adaptive_out[10] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.295     ; 4.923      ;
; 3.785 ; adaptive_fir:adaptive_fir_inst|y_out[7]                      ; adaptive_out_data[7]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.237     ; 4.968      ;
; 3.796 ; adaptive_fir:adaptive_fir_inst|e_out[29]                     ; error_adaptive_out[29] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.301     ; 4.893      ;
; 3.805 ; adaptive_fir:adaptive_fir_inst|e_out[22]                     ; error_adaptive_out[22] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.295     ; 4.890      ;
; 3.811 ; adaptive_fir:adaptive_fir_inst|e_out[1]                      ; error_adaptive_out[1]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.290     ; 4.889      ;
; 3.818 ; adaptive_fir:adaptive_fir_inst|y_out[42]                     ; adaptive_out_data[42]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.252     ; 4.920      ;
; 3.839 ; adaptive_fir:adaptive_fir_inst|e_out[21]                     ; error_adaptive_out[21] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.295     ; 4.856      ;
; 3.847 ; adaptive_fir:adaptive_fir_inst|y_out[34]                     ; adaptive_out_data[34]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.252     ; 4.891      ;
; 3.852 ; adaptive_fir:adaptive_fir_inst|e_out[24]                     ; error_adaptive_out[24] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.301     ; 4.837      ;
; 3.858 ; adaptive_fir:adaptive_fir_inst|y_out[28]                     ; adaptive_out_data[28]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.245     ; 4.887      ;
; 3.860 ; adaptive_fir:adaptive_fir_inst|e_out[25]                     ; error_adaptive_out[25] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.301     ; 4.829      ;
; 3.863 ; adaptive_fir:adaptive_fir_inst|emu_out[3]                    ; emu[3]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.327     ; 4.800      ;
; 3.872 ; adaptive_fir:adaptive_fir_inst|y_out[29]                     ; adaptive_out_data[29]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.252     ; 4.866      ;
; 3.880 ; adaptive_fir:adaptive_fir_inst|e_out[20]                     ; error_adaptive_out[20] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.295     ; 4.815      ;
; 3.889 ; adaptive_fir:adaptive_fir_inst|y_out[30]                     ; adaptive_out_data[30]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.252     ; 4.849      ;
; 3.920 ; adaptive_fir:adaptive_fir_inst|y_out[12]                     ; adaptive_out_data[12]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.237     ; 4.833      ;
; 3.932 ; adaptive_fir:adaptive_fir_inst|y_out[39]                     ; adaptive_out_data[39]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.252     ; 4.806      ;
; 3.941 ; adaptive_fir:adaptive_fir_inst|e_out[16]                     ; error_adaptive_out[16] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.295     ; 4.754      ;
; 3.950 ; adaptive_fir:adaptive_fir_inst|y_out[22]                     ; adaptive_out_data[22]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.245     ; 4.795      ;
; 3.954 ; adaptive_fir:adaptive_fir_inst|y_out[15]                     ; adaptive_out_data[15]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.245     ; 4.791      ;
; 3.970 ; adaptive_fir:adaptive_fir_inst|y_out[2]                      ; adaptive_out_data[2]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.237     ; 4.783      ;
; 3.985 ; adaptive_fir:adaptive_fir_inst|e_out[26]                     ; error_adaptive_out[26] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.301     ; 4.704      ;
; 3.987 ; adaptive_fir:adaptive_fir_inst|y_out[4]                      ; adaptive_out_data[4]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.237     ; 4.766      ;
; 4.012 ; adaptive_fir:adaptive_fir_inst|y_out[23]                     ; adaptive_out_data[23]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.245     ; 4.733      ;
; 4.026 ; adaptive_fir:adaptive_fir_inst|y_out[25]                     ; adaptive_out_data[25]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.245     ; 4.719      ;
; 4.028 ; adaptive_fir:adaptive_fir_inst|e_out[30]                     ; error_adaptive_out[30] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.301     ; 4.661      ;
; 4.042 ; o_sine_p[10]                                                 ; DA[1]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.342     ; 4.606      ;
; 4.107 ; adaptive_fir:adaptive_fir_inst|y_out[14]                     ; adaptive_out_data[14]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.245     ; 4.638      ;
; 4.116 ; adaptive_fir:adaptive_fir_inst|y_out[31]                     ; adaptive_out_data[31]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.252     ; 4.622      ;
; 4.139 ; adaptive_fir:adaptive_fir_inst|e_out[23]                     ; error_adaptive_out[23] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.295     ; 4.556      ;
; 4.172 ; adaptive_fir:adaptive_fir_inst|y_out[20]                     ; adaptive_out_data[20]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.245     ; 4.573      ;
; 4.174 ; adaptive_fir:adaptive_fir_inst|e_out[32]                     ; error_adaptive_out[32] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.301     ; 4.515      ;
; 4.187 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[12] ; SRAM_DQ[12]            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.275     ; 5.528      ;
; 4.194 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[1]  ; SRAM_DQ[1]             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.284     ; 5.512      ;
; 4.235 ; adaptive_fir:adaptive_fir_inst|e_out[13]                     ; error_adaptive_out[13] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.295     ; 4.460      ;
; 4.325 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[2]  ; SRAM_DQ[2]             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.297     ; 5.368      ;
; 4.358 ; o_sine_p[10]                                                 ; DA[9]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.342     ; 4.290      ;
; 4.378 ; o_sine_p[10]                                                 ; DA[8]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.342     ; 4.270      ;
; 4.379 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[8]      ; SRAM_ADDR[8]           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.284     ; 5.327      ;
; 4.383 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[6]  ; SRAM_DQ[6]             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.275     ; 5.332      ;
; 4.391 ; adaptive_fir:adaptive_fir_inst|e_out[4]                      ; error_adaptive_out[4]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.290     ; 4.309      ;
; 4.398 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[13] ; SRAM_DQ[13]            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.284     ; 5.308      ;
; 4.398 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[0]  ; SRAM_DQ[0]             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.284     ; 5.308      ;
; 4.420 ; o_sine_p[11]                                                 ; DA[11]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.328     ; 4.242      ;
; 4.421 ; adaptive_fir:adaptive_fir_inst|emu_out[20]                   ; emu[20]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.321     ; 4.248      ;
; 4.429 ; sram_access:sram_abc|sram_access_sram:sram|is_write          ; SRAM_DQ[0]             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.302     ; 5.259      ;
; 4.431 ; sram_access:sram_abc|sram_access_sram:sram|is_write          ; SRAM_DQ[15]            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.302     ; 5.257      ;
; 4.431 ; sram_access:sram_abc|sram_access_sram:sram|is_write          ; SRAM_DQ[13]            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.302     ; 5.257      ;
+-------+--------------------------------------------------------------+------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                        ;
+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node  ; To Node                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 2.828 ; SW[16]     ; FIFO_random_seq[0][8]                                                                                                                                                                                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 6.077      ;
; 2.832 ; SW[16]     ; FIFO_random_seq[0][4]                                                                                                                                                                                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 6.073      ;
; 2.993 ; SW[16]     ; FIFO_random_seq[0][3]                                                                                                                                                                                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.912      ;
; 2.994 ; SW[16]     ; FIFO_random_seq[0][10]                                                                                                                                                                                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.911      ;
; 2.995 ; SW[16]     ; FIFO_random_seq[0][0]                                                                                                                                                                                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.910      ;
; 2.998 ; SW[16]     ; FIFO_random_seq[0][1]                                                                                                                                                                                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.907      ;
; 3.003 ; SW[16]     ; FIFO_random_seq[0][6]                                                                                                                                                                                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.902      ;
; 3.004 ; SW[16]     ; FIFO_random_seq[0][9]                                                                                                                                                                                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.901      ;
; 3.006 ; SW[16]     ; FIFO_random_seq[0][7]                                                                                                                                                                                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.899      ;
; 3.008 ; SW[16]     ; FIFO_random_seq[0][5]                                                                                                                                                                                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.897      ;
; 3.497 ; KEY[3]     ; adaptive_fir:adaptive_fir_inst|emu_out[23]                                                                                                                                                                                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 5.420      ;
; 3.506 ; KEY[3]     ; adaptive_fir:adaptive_fir_inst|e_out[0]                                                                                                                                                                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 5.410      ;
; 3.506 ; KEY[3]     ; adaptive_fir:adaptive_fir_inst|emu_out[39]                                                                                                                                                                                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 5.410      ;
; 3.598 ; KEY[3]     ; adaptive_fir:adaptive_fir_inst|emu_out[22]                                                                                                                                                                                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 5.316      ;
; 3.598 ; KEY[3]     ; adaptive_fir:adaptive_fir_inst|emu_out[34]                                                                                                                                                                                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 5.316      ;
; 3.812 ; SW[16]     ; FIFO_random_seq[0][11]                                                                                                                                                                                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 5.094      ;
; 3.885 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 5.039      ;
; 3.885 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 5.039      ;
; 3.885 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 5.039      ;
; 3.885 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 5.039      ;
; 3.885 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 5.039      ;
; 3.885 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 5.039      ;
; 3.885 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 5.039      ;
; 3.885 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 5.039      ;
; 3.885 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 5.039      ;
; 3.885 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 5.039      ;
; 3.885 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 5.039      ;
; 3.886 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.037      ;
; 3.886 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.037      ;
; 3.886 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.037      ;
; 3.886 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.037      ;
; 3.886 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.037      ;
; 3.886 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.037      ;
; 3.886 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.037      ;
; 3.886 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.037      ;
; 3.886 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.037      ;
; 3.886 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.037      ;
; 3.886 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[14].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.037      ;
; 3.903 ; KEY[3]     ; adaptive_fir:adaptive_fir_inst|emu_out[1]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 5.022      ;
; 3.903 ; KEY[3]     ; adaptive_fir:adaptive_fir_inst|emu_out[4]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 5.022      ;
; 3.960 ; KEY[3]     ; adaptive_fir:adaptive_fir_inst|emu_out[6]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 4.948      ;
; 3.966 ; SW[16]     ; FIFO_random_seq[0][2]                                                                                                                                                                                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 4.940      ;
; 4.017 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[16]                                                                                                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 4.876      ;
; 4.017 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][8]                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 4.876      ;
; 4.017 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[15][9]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 4.876      ;
; 4.017 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[15][10]                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 4.876      ;
; 4.017 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[15][14]                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 4.876      ;
; 4.017 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[14][14]                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 4.876      ;
; 4.017 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[15][15]                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 4.876      ;
; 4.017 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][16]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 4.876      ;
; 4.017 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[15]                                                                                                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 4.876      ;
; 4.017 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[14]                                                                                                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 4.876      ;
; 4.017 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[13]                                                                                                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 4.876      ;
; 4.017 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[12]                                                                                                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 4.876      ;
; 4.017 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[11]                                                                                                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 4.876      ;
; 4.017 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[10]                                                                                                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 4.876      ;
; 4.017 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[9]                                                                                                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 4.876      ;
; 4.017 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[8]                                                                                                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 4.876      ;
; 4.050 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][1]                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 4.846      ;
; 4.050 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][2]                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 4.846      ;
; 4.050 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[15][3]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 4.846      ;
; 4.050 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[15][7]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 4.846      ;
; 4.050 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[7]                                                                                                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 4.846      ;
; 4.050 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[6]                                                                                                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 4.846      ;
; 4.050 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[5]                                                                                                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 4.846      ;
; 4.050 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[4]                                                                                                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 4.846      ;
; 4.050 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[3]                                                                                                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 4.846      ;
; 4.050 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[2]                                                                                                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 4.846      ;
; 4.050 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[1]                                                                                                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 4.846      ;
; 4.059 ; KEY[3]     ; adaptive_fir:adaptive_fir_inst|emu_out[5]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.866      ;
; 4.059 ; KEY[3]     ; adaptive_fir:adaptive_fir_inst|emu_out[9]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 4.866      ;
; 4.063 ; KEY[3]     ; adaptive_fir:adaptive_fir_inst|emu_out[14]                                                                                                                                                                                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 4.837      ;
; 4.063 ; KEY[3]     ; adaptive_fir:adaptive_fir_inst|emu_out[20]                                                                                                                                                                                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 4.837      ;
; 4.063 ; KEY[3]     ; adaptive_fir:adaptive_fir_inst|emu_out[24]                                                                                                                                                                                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 4.837      ;
; 4.063 ; KEY[3]     ; adaptive_fir:adaptive_fir_inst|emu_out[25]                                                                                                                                                                                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 4.837      ;
; 4.063 ; KEY[3]     ; adaptive_fir:adaptive_fir_inst|emu_out[30]                                                                                                                                                                                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 4.837      ;
; 4.063 ; KEY[3]     ; adaptive_fir:adaptive_fir_inst|emu_out[32]                                                                                                                                                                                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 4.837      ;
; 4.063 ; KEY[3]     ; adaptive_fir:adaptive_fir_inst|emu_out[33]                                                                                                                                                                                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 4.837      ;
; 4.063 ; KEY[3]     ; adaptive_fir:adaptive_fir_inst|emu_out[37]                                                                                                                                                                                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 4.837      ;
; 4.063 ; KEY[3]     ; adaptive_fir:adaptive_fir_inst|emu_out[40]                                                                                                                                                                                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 4.837      ;
; 4.063 ; KEY[3]     ; adaptive_fir:adaptive_fir_inst|emu_out[41]                                                                                                                                                                                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 4.837      ;
; 4.109 ; KEY[3]     ; adaptive_fir:adaptive_fir_inst|emu_out[10]                                                                                                                                                                                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 4.808      ;
; 4.180 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|channel_out_int[3]                                                                                                                                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 4.727      ;
; 4.180 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|channel_out_int[0]                                                                                                                                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 4.727      ;
; 4.180 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|channel_out_int[1]                                                                                                                                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 4.727      ;
; 4.180 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|channel_out_int[2]                                                                                                                                            ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 4.727      ;
; 4.201 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.714      ;
; 4.201 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.714      ;
; 4.201 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.714      ;
; 4.201 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.714      ;
; 4.201 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.714      ;
; 4.201 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.714      ;
; 4.201 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.714      ;
; 4.201 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.714      ;
; 4.201 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.714      ;
; 4.201 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.714      ;
; 4.201 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[9].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 4.714      ;
; 4.204 ; SRAM_DQ[1] ; sram_access:sram_abc|sram_access_sram:sram|readdata[1]                                                                                                                                                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.117     ; 4.688      ;
; 4.210 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 4.693      ;
; 4.210 ; KEY[3]     ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 4.693      ;
+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 36.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tdo                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -4.149     ; 8.488      ;
; 42.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 7.651      ;
; 42.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 7.537      ;
; 42.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 7.394      ;
; 42.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 7.380      ;
; 42.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.221      ; 7.350      ;
; 42.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 7.341      ;
; 42.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 7.280      ;
; 43.007 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 7.223      ;
; 43.241 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 6.980      ;
; 43.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_5[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 6.920      ;
; 43.483 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 6.754      ;
; 43.554 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.293      ; 6.738      ;
; 43.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 6.498      ;
; 43.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_8[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 6.462      ;
; 43.812 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 6.403      ;
; 43.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 6.416      ;
; 43.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_7[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 6.357      ;
; 43.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 6.341      ;
; 43.894 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 6.336      ;
; 43.942 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 6.285      ;
; 43.961 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 6.266      ;
; 44.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 6.199      ;
; 44.030 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 6.208      ;
; 44.041 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 6.240      ;
; 44.097 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.215      ; 6.117      ;
; 44.107 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 6.120      ;
; 44.166 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 6.050      ;
; 44.226 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 5.989      ;
; 44.251 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 5.976      ;
; 44.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 5.907      ;
; 44.317 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 5.904      ;
; 44.344 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 5.885      ;
; 44.368 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.206      ; 5.837      ;
; 44.374 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 5.856      ;
; 44.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 5.806      ;
; 44.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 5.782      ;
; 44.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 5.763      ;
; 44.469 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 5.758      ;
; 44.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 5.759      ;
; 44.539 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 5.702      ;
; 44.607 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 5.680      ;
; 44.636 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 5.612      ;
; 44.683 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 5.566      ;
; 44.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 5.442      ;
; 44.847 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.215      ; 5.367      ;
; 44.859 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 5.388      ;
; 44.880 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 5.367      ;
; 44.963 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 5.285      ;
; 45.019 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 5.208      ;
; 45.111 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.218      ; 5.106      ;
; 45.139 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.224      ; 5.084      ;
; 45.189 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.223      ; 5.033      ;
; 45.268 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 5.004      ;
; 45.280 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[13]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 4.953      ;
; 45.286 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 4.978      ;
; 45.326 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 4.923      ;
; 45.326 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 4.922      ;
; 45.389 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 4.881      ;
; 45.435 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 4.790      ;
; 45.542 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 4.720      ;
; 45.597 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.218      ; 4.620      ;
; 45.631 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 4.593      ;
; 45.800 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 4.425      ;
; 45.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 4.412      ;
; 45.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.220      ; 4.350      ;
; 45.895 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 4.326      ;
; 45.895 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.220      ; 4.324      ;
; 45.963 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 4.261      ;
; 46.000 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 4.225      ;
; 46.057 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 4.194      ;
; 46.058 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 4.197      ;
; 46.079 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.220      ; 4.140      ;
; 46.111 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 4.110      ;
; 46.124 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 4.129      ;
; 46.178 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 4.046      ;
; 46.260 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 3.991      ;
; 46.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 3.886      ;
; 46.347 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 3.898      ;
; 46.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.220      ; 3.802      ;
; 46.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 3.780      ;
; 46.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.224      ; 3.778      ;
; 46.534 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 3.717      ;
; 46.537 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[0]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 3.692      ;
; 46.628 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.216      ; 3.587      ;
; 46.713 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.221      ; 3.507      ;
; 46.885 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 3.366      ;
; 46.948 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 3.283      ;
; 46.999 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 3.248      ;
; 47.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.221      ; 3.169      ;
; 47.147 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 3.077      ;
; 47.218 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 3.008      ;
; 47.230 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.221      ; 2.990      ;
; 47.254 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 2.993      ;
; 47.299 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 2.931      ;
; 47.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 2.920      ;
; 47.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 2.814      ;
; 47.498 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 2.726      ;
; 48.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 2.028      ;
; 82.186 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_7[3]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 3.686      ; 20.499     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ADB_DCO'                                                                     ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 44.542 ; ADB_D[3]  ; per_a2db_d[3]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.629      ; 7.086      ;
; 44.773 ; ADB_D[6]  ; per_a2db_d[6]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.674      ; 6.900      ;
; 45.170 ; ADB_D[7]  ; per_a2db_d[7]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.674      ; 6.503      ;
; 45.171 ; ADB_D[1]  ; per_a2db_d[1]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.659      ; 6.487      ;
; 45.181 ; ADB_D[5]  ; per_a2db_d[5]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.664      ; 6.482      ;
; 45.194 ; ADB_D[10] ; per_a2db_d[10] ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.664      ; 6.469      ;
; 45.195 ; ADB_D[8]  ; per_a2db_d[8]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.679      ; 6.483      ;
; 45.210 ; ADB_D[9]  ; per_a2db_d[9]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.679      ; 6.468      ;
; 45.286 ; ADB_D[4]  ; per_a2db_d[4]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.659      ; 6.372      ;
; 45.292 ; ADB_D[0]  ; per_a2db_d[0]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.684      ; 6.391      ;
; 45.311 ; ADB_D[11] ; per_a2db_d[11] ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.640      ; 6.328      ;
; 45.378 ; ADB_D[2]  ; per_a2db_d[2]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 2.629      ; 6.250      ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ADA_DCO'                                                                     ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 45.108 ; ADA_D[1]  ; per_a2da_d[1]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.656      ; 6.547      ;
; 45.161 ; ADA_D[12] ; per_a2da_d[12] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.650      ; 6.488      ;
; 45.166 ; ADA_D[3]  ; per_a2da_d[3]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.630      ; 6.463      ;
; 45.184 ; ADA_D[2]  ; per_a2da_d[2]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.656      ; 6.471      ;
; 45.211 ; ADA_D[6]  ; per_a2da_d[6]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.634      ; 6.422      ;
; 45.257 ; ADA_D[13] ; per_a2da_d[13] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.649      ; 6.391      ;
; 45.286 ; ADA_D[10] ; per_a2da_d[10] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.634      ; 6.347      ;
; 45.289 ; ADA_D[9]  ; per_a2da_d[9]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.649      ; 6.359      ;
; 45.299 ; ADA_D[5]  ; per_a2da_d[5]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.650      ; 6.350      ;
; 45.329 ; ADA_D[7]  ; per_a2da_d[7]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.649      ; 6.319      ;
; 45.333 ; ADA_D[8]  ; per_a2da_d[8]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.656      ; 6.322      ;
; 45.399 ; ADA_D[4]  ; per_a2da_d[4]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.656      ; 6.256      ;
; 45.404 ; ADA_D[0]  ; per_a2da_d[0]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.656      ; 6.251      ;
; 45.463 ; ADA_D[11] ; per_a2da_d[11] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 2.650      ; 6.186      ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'GPIO[8]'                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 84.131 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.004     ; 15.884     ;
; 84.696 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[1] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.231      ; 15.554     ;
; 84.886 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.004     ; 15.129     ;
; 84.908 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.318     ; 14.793     ;
; 84.914 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.042     ; 15.063     ;
; 85.074 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[2] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.231      ; 15.176     ;
; 85.175 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.004     ; 14.840     ;
; 85.216 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.056     ; 14.747     ;
; 85.277 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.017     ; 14.725     ;
; 85.498 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.318     ; 14.203     ;
; 85.554 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.017     ; 14.448     ;
; 85.587 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.004     ; 14.428     ;
; 85.587 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[1] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.086     ; 14.346     ;
; 85.603 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[1] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.193      ; 14.609     ;
; 85.686 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[4] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.004     ; 14.329     ;
; 85.715 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.318     ; 13.986     ;
; 85.764 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.318     ; 13.937     ;
; 85.770 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.042     ; 14.207     ;
; 85.822 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[0] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.231      ; 14.428     ;
; 85.877 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[1] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.179      ; 14.321     ;
; 85.937 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.318     ; 13.764     ;
; 85.943 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.042     ; 14.034     ;
; 85.965 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[2] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.086     ; 13.968     ;
; 85.981 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[2] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.193      ; 14.231     ;
; 86.067 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.056     ; 13.896     ;
; 86.148 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.318     ; 13.553     ;
; 86.245 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.056     ; 13.718     ;
; 86.255 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[2] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.179      ; 13.943     ;
; 86.304 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[3] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.231      ; 13.946     ;
; 86.353 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[1] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.086     ; 13.580     ;
; 86.366 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.042     ; 13.611     ;
; 86.437 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 13.538     ;
; 86.445 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[0] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.086     ; 13.488     ;
; 86.481 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.318     ; 13.220     ;
; 86.507 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.017     ; 13.495     ;
; 86.575 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 13.400     ;
; 86.580 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[4] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.318     ; 13.121     ;
; 86.593 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[4] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.042     ; 13.384     ;
; 86.594 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[2] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.086     ; 13.339     ;
; 86.611 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.056     ; 13.352     ;
; 86.613 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[0] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.086     ; 13.320     ;
; 86.622 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[0] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.193      ; 13.590     ;
; 86.684 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.318     ; 13.017     ;
; 86.719 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 13.256     ;
; 86.797 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 13.178     ;
; 86.829 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[4] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.318     ; 12.872     ;
; 86.853 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.017     ; 13.149     ;
; 86.867 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[4] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.056     ; 13.096     ;
; 86.911 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[0] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.179      ; 13.287     ;
; 86.973 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[2] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.218      ; 13.264     ;
; 87.107 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[1] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.218      ; 13.130     ;
; 87.195 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[3] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.086     ; 12.738     ;
; 87.197 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 12.778     ;
; 87.211 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[3] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.193      ; 13.001     ;
; 87.300 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[0] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.218      ; 12.937     ;
; 87.447 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[1] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.191      ; 12.763     ;
; 87.485 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[3] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.179      ; 12.713     ;
; 87.497 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[0] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.191      ; 12.713     ;
; 87.507 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[4] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.017     ; 12.495     ;
; 87.528 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.056     ; 12.435     ;
; 87.590 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.056     ; 12.373     ;
; 87.646 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[2] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.191      ; 12.564     ;
; 87.667 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 12.308     ;
; 87.733 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 12.242     ;
; 87.800 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.056     ; 12.163     ;
; 87.846 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.056     ; 12.117     ;
; 87.883 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[4] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 12.092     ;
; 87.913 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[3] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.218      ; 12.324     ;
; 87.927 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.021     ; 12.071     ;
; 88.018 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 11.957     ;
; 88.022 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.056     ; 11.941     ;
; 88.133 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[2] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.191      ; 12.077     ;
; 88.137 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.021     ; 11.861     ;
; 88.254 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[5] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.021     ; 11.744     ;
; 88.272 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[1] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.191      ; 11.938     ;
; 88.381 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[3] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.086     ; 11.552     ;
; 88.420 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.056     ; 11.543     ;
; 88.460 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[0] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.191      ; 11.750     ;
; 88.535 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.056     ; 11.428     ;
; 88.547 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[1] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.179      ; 11.651     ;
; 88.572 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[5] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.021     ; 11.426     ;
; 88.667 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[4] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.056     ; 11.296     ;
; 88.667 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[4] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.044     ; 11.308     ;
; 88.731 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.056     ; 11.232     ;
; 88.748 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[5] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.021     ; 11.250     ;
; 88.861 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[2] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.179      ; 11.337     ;
; 88.872 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.021     ; 11.126     ;
; 88.985 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[1] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.214      ; 11.248     ;
; 89.004 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[4] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.021     ; 10.994     ;
; 89.068 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.021     ; 10.930     ;
; 89.078 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[3] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.191      ; 11.132     ;
; 89.146 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[5] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.021     ; 10.852     ;
; 89.191 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[4] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.056     ; 10.772     ;
; 89.198 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[2] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.214      ; 11.035     ;
; 89.310 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[0] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.179      ; 10.888     ;
; 89.385 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.056     ; 10.578     ;
; 89.407 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[1] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.179      ; 10.791     ;
; 89.433 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[3] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.191      ; 10.777     ;
; 89.457 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.056     ; 10.506     ;
; 89.647 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[0] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.214      ; 10.586     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                  ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.252 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                            ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.865      ;
; 0.279 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 0.892      ;
; 0.280 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 0.891      ;
; 0.282 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 0.893      ;
; 0.294 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 0.904      ;
; 0.319 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 0.929      ;
; 0.321 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 0.931      ;
; 0.329 ; adaptive_fir:adaptive_fir_inst|f_10[12]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a11~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.930      ;
; 0.332 ; adaptive_fir:adaptive_fir_inst|f_0[11]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a11~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.933      ;
; 0.334 ; adaptive_fir:adaptive_fir_inst|f_0[13]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a11~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.935      ;
; 0.334 ; adaptive_fir:adaptive_fir_inst|f_0[15]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a11~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.935      ;
; 0.334 ; adaptive_fir:adaptive_fir_inst|f_11[14]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.928      ;
; 0.335 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a36~porta_datain_reg0                                           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 0.941      ;
; 0.335 ; adaptive_fir:adaptive_fir_inst|f_0[14]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a11~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.936      ;
; 0.335 ; adaptive_fir:adaptive_fir_inst|f_3[4]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.930      ;
; 0.335 ; adaptive_fir:adaptive_fir_inst|f_7[6]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.930      ;
; 0.336 ; adaptive_fir:adaptive_fir_inst|f_15[7]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.931      ;
; 0.336 ; adaptive_fir:adaptive_fir_inst|f_0[6]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.930      ;
; 0.336 ; adaptive_fir:adaptive_fir_inst|f_14[13]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.930      ;
; 0.336 ; adaptive_fir:adaptive_fir_inst|f_1[11]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.930      ;
; 0.336 ; adaptive_fir:adaptive_fir_inst|f_1[12]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.930      ;
; 0.336 ; adaptive_fir:adaptive_fir_inst|f_15[13]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.930      ;
; 0.337 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                             ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a0~porta_datain_reg0                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.939      ;
; 0.337 ; adaptive_fir:adaptive_fir_inst|f_14[15]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.931      ;
; 0.337 ; adaptive_fir:adaptive_fir_inst|f_7[13]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.931      ;
; 0.338 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]        ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.940      ;
; 0.338 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                            ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a18~porta_datain_reg0                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.940      ;
; 0.338 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                            ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~porta_datain_reg0                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.940      ;
; 0.338 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                             ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a0~porta_datain_reg0                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.940      ;
; 0.338 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                             ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a0~porta_datain_reg0                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.940      ;
; 0.338 ; adaptive_fir:adaptive_fir_inst|f_15[10]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.933      ;
; 0.339 ; adaptive_fir:adaptive_fir_inst|f_1[14]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.933      ;
; 0.339 ; adaptive_fir:adaptive_fir_inst|f_13[12]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.933      ;
; 0.339 ; adaptive_fir:adaptive_fir_inst|f_15[15]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.933      ;
; 0.340 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 0.950      ;
; 0.340 ; adaptive_fir:adaptive_fir_inst|f_3[8]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.935      ;
; 0.340 ; adaptive_fir:adaptive_fir_inst|f_13[9]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.935      ;
; 0.340 ; adaptive_fir:adaptive_fir_inst|f_15[5]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.935      ;
; 0.340 ; adaptive_fir:adaptive_fir_inst|f_15[8]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.935      ;
; 0.341 ; adaptive_fir:adaptive_fir_inst|f_7[7]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.936      ;
; 0.341 ; adaptive_fir:adaptive_fir_inst|f_0[5]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.935      ;
; 0.341 ; adaptive_fir:adaptive_fir_inst|f_0[7]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.935      ;
; 0.341 ; adaptive_fir:adaptive_fir_inst|f_3[11]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.935      ;
; 0.341 ; adaptive_fir:adaptive_fir_inst|f_3[13]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.935      ;
; 0.341 ; adaptive_fir:adaptive_fir_inst|f_15[12]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.935      ;
; 0.342 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]        ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.944      ;
; 0.342 ; adaptive_fir:adaptive_fir_inst|f_15[9]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a52~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.937      ;
; 0.342 ; adaptive_fir:adaptive_fir_inst|f_1[13]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.936      ;
; 0.343 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.952      ;
; 0.343 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[10].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.944      ;
; 0.343 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                             ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~porta_datain_reg0                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.945      ;
; 0.343 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                             ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a0~porta_datain_reg0                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.945      ;
; 0.343 ; adaptive_fir:adaptive_fir_inst|f_0[4]                                                                                                                                                                                                 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.937      ;
; 0.343 ; adaptive_fir:adaptive_fir_inst|f_15[14]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.937      ;
; 0.344 ; adaptive_fir:adaptive_fir_inst|f_12[15]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.938      ;
; 0.344 ; adaptive_fir:adaptive_fir_inst|f_7[11]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.938      ;
; 0.344 ; adaptive_fir:adaptive_fir_inst|f_7[15]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a27~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.938      ;
; 0.345 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 0.955      ;
; 0.345 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.954      ;
; 0.345 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                            ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~porta_datain_reg0                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 0.950      ;
; 0.345 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.954      ;
; 0.346 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]        ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.948      ;
; 0.346 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                            ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~porta_datain_reg0                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.948      ;
; 0.346 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                             ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a0~porta_datain_reg0                             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.948      ;
; 0.346 ; adaptive_fir:adaptive_fir_inst|f_12[12]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a4~porta_datain_reg0                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.940      ;
; 0.347 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.956      ;
; 0.348 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 0.958      ;
; 0.348 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                       ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a36~porta_address_reg0                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.951      ;
; 0.348 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                       ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a36~porta_address_reg0                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 0.951      ;
; 0.348 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 0.958      ;
; 0.349 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]        ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_0qg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 0.951      ;
; 0.349 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.958      ;
; 0.350 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]   ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 0.956      ;
; 0.350 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 0.956      ;
; 0.350 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]    ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 0.956      ;
; 0.350 ; adaptive_fir:adaptive_fir_inst|f_8[11]                                                                                                                                                                                                ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a11~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.951      ;
; 0.351 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 0.961      ;
; 0.351 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                       ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a36~porta_address_reg0                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.952      ;
; 0.352 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[10].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.953      ;
; 0.352 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed           ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; adaptive_fir:adaptive_fir_inst|f_10[11]                                                                                                                                                                                               ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a11~porta_datain_reg0                                        ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 0.953      ;
; 0.353 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                         ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                    ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                       ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                                           ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.410      ; 0.964      ;
; 0.353 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                             ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                        ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                           ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|full_dff                              ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|full_dff                                                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[1]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[1]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[2]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[2]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[3]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[3]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[4]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[4]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|full_dff                              ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|full_dff                                                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[2]                       ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[2]                                          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.962      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]  ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_datain_reg0   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.962      ;
; 0.353 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.341 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.347      ; 0.889      ;
; 0.349 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.347      ; 0.897      ;
; 0.353 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                                                ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                  ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.347      ; 0.902      ;
; 0.354 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                  ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                                                ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                           ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                                                        ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                                        ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                         ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                        ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                         ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                      ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                     ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                           ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                       ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                        ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.359 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.347      ; 0.907      ;
; 0.364 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                                                                                                                  ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.608      ;
; 0.365 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                                                                                                                  ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]                                                                                        ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                                 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.367 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.347      ; 0.915      ;
; 0.381 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.347      ; 0.929      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.623      ;
; 0.387 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                                                                                                                ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.629      ;
; 0.387 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                        ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.630      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.630      ;
; 0.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.630      ;
; 0.389 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.631      ;
; 0.389 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                                       ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.630      ;
; 0.394 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                             ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.638      ;
; 0.394 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[3]                                                                                                                       ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.638      ;
; 0.394 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                       ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.635      ;
; 0.394 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.638      ;
; 0.394 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                           ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.638      ;
; 0.394 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                            ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.638      ;
; 0.394 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.638      ;
; 0.395 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[3]                                                                                                                       ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                               ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                              ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'GPIO[8]'                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.387 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.039      ; 0.597      ;
; 0.410 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0            ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.042      ; 0.623      ;
; 0.613 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1            ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.042      ; 0.826      ;
; 0.625 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.040      ; 0.836      ;
; 0.633 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.039      ; 0.843      ;
; 0.637 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdptr_g[5]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.027      ; 0.835      ;
; 0.643 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[3] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.017      ; 0.831      ;
; 0.644 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdptr_g[1]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.017      ; 0.832      ;
; 0.645 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[4] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.017      ; 0.833      ;
; 0.646 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdptr_g[2]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.017      ; 0.834      ;
; 0.646 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.042      ; 0.859      ;
; 0.651 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.042      ; 0.864      ;
; 0.653 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 0.868      ;
; 0.654 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 0.869      ;
; 0.654 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdptr_g[1]                                           ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.086      ; 0.911      ;
; 0.701 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 0.916      ;
; 0.712 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.102      ; 0.985      ;
; 0.733 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.040      ; 0.944      ;
; 0.763 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.081      ; 1.015      ;
; 0.796 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.011      ;
; 0.797 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.012      ;
; 0.819 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.026      ; 1.016      ;
; 0.821 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[8] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.027      ; 1.019      ;
; 0.826 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.040      ; 1.037      ;
; 0.900 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.026      ; 1.097      ;
; 0.917 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.132      ;
; 0.935 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.150      ;
; 0.947 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdptr_g[5]                                           ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.131      ; 1.249      ;
; 0.968 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdptr_g[2]                                           ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.086      ; 1.225      ;
; 0.974 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdptr_g[0]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.067      ; 1.212      ;
; 0.983 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.102      ; 1.256      ;
; 1.005 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdptr_g[3]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.017      ; 1.193      ;
; 1.006 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[5] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.017      ; 1.194      ;
; 1.006 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[6] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.027      ; 1.204      ;
; 1.009 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdptr_g[4]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.027      ; 1.207      ;
; 1.014 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.040      ; 1.225      ;
; 1.019 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[8] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.027      ; 1.217      ;
; 1.040 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.026      ; 1.237      ;
; 1.043 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[7] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.067      ; 1.281      ;
; 1.054 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.081      ; 1.306      ;
; 1.088 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.081      ; 1.340      ;
; 1.149 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.081      ; 1.401      ;
; 1.167 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdptr_g[3]                                           ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.086      ; 1.424      ;
; 1.201 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.416      ;
; 1.213 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.156      ; 1.540      ;
; 1.217 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.102      ; 1.490      ;
; 1.218 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.156      ; 1.545      ;
; 1.227 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.442      ;
; 1.234 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.449      ;
; 1.247 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.462      ;
; 1.248 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.463      ;
; 1.251 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdptr_g[6]                                           ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.131      ; 1.553      ;
; 1.253 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.079      ; 1.503      ;
; 1.262 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.118      ; 1.551      ;
; 1.294 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.102      ; 1.567      ;
; 1.295 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[7] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.088      ; 1.554      ;
; 1.298 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.081      ; 1.550      ;
; 1.311 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.081      ; 1.563      ;
; 1.311 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[1] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; -0.201     ; 1.281      ;
; 1.348 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.118      ; 1.637      ;
; 1.359 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.081      ; 1.611      ;
; 1.363 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[2] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.120      ; 1.654      ;
; 1.370 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.079      ; 1.620      ;
; 1.372 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[7] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[4]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.088      ; 1.631      ;
; 1.385 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.600      ;
; 1.410 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.102      ; 1.683      ;
; 1.429 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.156      ; 1.756      ;
; 1.444 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.659      ;
; 1.461 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.676      ;
; 1.463 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.102      ; 1.736      ;
; 1.471 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdptr_g[7]                                           ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.131      ; 1.773      ;
; 1.506 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[7] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.088      ; 1.765      ;
; 1.508 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[7] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.088      ; 1.767      ;
; 1.518 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.106      ; 1.795      ;
; 1.521 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[0] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; -0.241     ; 1.451      ;
; 1.523 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[4]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.156      ; 1.850      ;
; 1.523 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.106      ; 1.800      ;
; 1.532 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[7] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[1]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.332      ; 2.035      ;
; 1.550 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdptr_g[0]                                           ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.086      ; 1.807      ;
; 1.554 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 1.769      ;
; 1.576 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.118      ; 1.865      ;
; 1.579 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.081      ; 1.831      ;
; 1.596 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.081      ; 1.848      ;
; 1.606 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.102      ; 1.879      ;
; 1.619 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.118      ; 1.908      ;
; 1.628 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[7] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.088      ; 1.887      ;
; 1.648 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[8] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.156      ; 1.975      ;
; 1.673 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.156      ; 2.000      ;
; 1.704 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[7] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[3]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.332      ; 2.207      ;
; 1.719 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[7] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[0]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.332      ; 2.222      ;
; 1.732 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[7] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[2]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.332      ; 2.235      ;
; 1.734 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.106      ; 2.011      ;
; 1.764 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.081      ; 2.016      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                              ;
+-------+--------------------------------------------------------------+------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.090 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]  ; FPGA_CLK_B_P           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.826      ; 5.926      ;
; 1.091 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]  ; FPGA_CLK_A_P           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.826      ; 5.927      ;
; 1.100 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]  ; FPGA_CLK_B_N           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.826      ; 5.936      ;
; 1.101 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]  ; FPGA_CLK_A_N           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.826      ; 5.937      ;
; 2.114 ; adaptive_fir:adaptive_fir_inst|emu_out[19]                   ; emu[19]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.085      ; 3.209      ;
; 2.114 ; adaptive_fir:adaptive_fir_inst|emu_out[16]                   ; emu[16]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.085      ; 3.209      ;
; 2.122 ; adaptive_fir:adaptive_fir_inst|emu_out[39]                   ; emu[39]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.093      ; 3.225      ;
; 2.125 ; adaptive_fir:adaptive_fir_inst|emu_out[0]                    ; emu[0]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.062      ; 3.197      ;
; 2.133 ; adaptive_fir:adaptive_fir_inst|emu_out[23]                   ; emu[23]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.092      ; 3.235      ;
; 2.134 ; adaptive_fir:adaptive_fir_inst|emu_out[1]                    ; emu[1]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.084      ; 3.228      ;
; 2.138 ; adaptive_fir:adaptive_fir_inst|emu_out[28]                   ; emu[28]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.085      ; 3.233      ;
; 2.150 ; adaptive_fir:adaptive_fir_inst|emu_out[18]                   ; emu[18]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.085      ; 3.245      ;
; 2.162 ; adaptive_fir:adaptive_fir_inst|emu_out[36]                   ; emu[36]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.085      ; 3.257      ;
; 2.163 ; adaptive_fir:adaptive_fir_inst|emu_out[27]                   ; emu[27]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.085      ; 3.258      ;
; 2.163 ; adaptive_fir:adaptive_fir_inst|e_out[0]                      ; error_adaptive_out[0]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.093      ; 3.266      ;
; 2.166 ; adaptive_fir:adaptive_fir_inst|emu_out[9]                    ; emu[9]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.084      ; 3.260      ;
; 2.189 ; adaptive_fir:adaptive_fir_inst|emu_out[15]                   ; emu[15]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.085      ; 3.284      ;
; 2.207 ; adaptive_fir:adaptive_fir_inst|emu_out[32]                   ; emu[32]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.109      ; 3.326      ;
; 2.215 ; adaptive_fir:adaptive_fir_inst|emu_out[8]                    ; emu[8]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.091      ; 3.316      ;
; 2.223 ; adaptive_fir:adaptive_fir_inst|emu_out[33]                   ; emu[33]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.109      ; 3.342      ;
; 2.223 ; adaptive_fir:adaptive_fir_inst|emu_out[31]                   ; emu[31]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.085      ; 3.318      ;
; 2.225 ; adaptive_fir:adaptive_fir_inst|emu_out[38]                   ; emu[38]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.085      ; 3.320      ;
; 2.226 ; adaptive_fir:adaptive_fir_inst|emu_out[14]                   ; emu[14]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.109      ; 3.345      ;
; 2.232 ; adaptive_fir:adaptive_fir_inst|emu_out[30]                   ; emu[30]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.109      ; 3.351      ;
; 2.237 ; adaptive_fir:adaptive_fir_inst|emu_out[17]                   ; emu[17]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.085      ; 3.332      ;
; 2.242 ; adaptive_fir:adaptive_fir_inst|emu_out[41]                   ; emu[41]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.109      ; 3.361      ;
; 2.242 ; adaptive_fir:adaptive_fir_inst|emu_out[13]                   ; emu[13]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.085      ; 3.337      ;
; 2.243 ; adaptive_fir:adaptive_fir_inst|emu_out[40]                   ; emu[40]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.109      ; 3.362      ;
; 2.265 ; adaptive_fir:adaptive_fir_inst|emu_out[6]                    ; emu[6]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.101      ; 3.376      ;
; 2.271 ; adaptive_fir:adaptive_fir_inst|emu_out[21]                   ; emu[21]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.085      ; 3.366      ;
; 2.274 ; adaptive_fir:adaptive_fir_inst|emu_out[7]                    ; emu[7]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.114      ; 3.398      ;
; 2.279 ; adaptive_fir:adaptive_fir_inst|emu_out[37]                   ; emu[37]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.109      ; 3.398      ;
; 2.287 ; adaptive_fir:adaptive_fir_inst|emu_out[26]                   ; emu[26]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.085      ; 3.382      ;
; 2.288 ; adaptive_fir:adaptive_fir_inst|emu_out[35]                   ; emu[35]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.085      ; 3.383      ;
; 2.288 ; adaptive_fir:adaptive_fir_inst|emu_out[34]                   ; emu[34]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.095      ; 3.393      ;
; 2.290 ; adaptive_fir:adaptive_fir_inst|emu_out[12]                   ; emu[12]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.091      ; 3.391      ;
; 2.299 ; adaptive_fir:adaptive_fir_inst|emu_out[29]                   ; emu[29]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.085      ; 3.394      ;
; 2.300 ; adaptive_fir:adaptive_fir_inst|emu_out[25]                   ; emu[25]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.109      ; 3.419      ;
; 2.300 ; adaptive_fir:adaptive_fir_inst|emu_out[22]                   ; emu[22]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.095      ; 3.405      ;
; 2.305 ; adaptive_fir:adaptive_fir_inst|emu_out[5]                    ; emu[5]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.084      ; 3.399      ;
; 2.306 ; adaptive_fir:adaptive_fir_inst|emu_out[11]                   ; emu[11]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.107      ; 3.423      ;
; 2.311 ; adaptive_fir:adaptive_fir_inst|emu_out[2]                    ; emu[2]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.114      ; 3.435      ;
; 2.323 ; adaptive_fir:adaptive_fir_inst|emu_out[42]                   ; emu[42]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.085      ; 3.418      ;
; 2.328 ; adaptive_fir:adaptive_fir_inst|emu_out[4]                    ; emu[4]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.084      ; 3.422      ;
; 2.330 ; adaptive_fir:adaptive_fir_inst|e_out[11]                     ; error_adaptive_out[11] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.134      ; 3.474      ;
; 2.365 ; o_sine_p[10]                                                 ; DA[10]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.089      ; 3.464      ;
; 2.375 ; adaptive_fir:adaptive_fir_inst|emu_out[24]                   ; emu[24]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.109      ; 3.494      ;
; 2.417 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_OE_N         ; SRAM_OE_N              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.086      ; 3.513      ;
; 2.489 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_LB_N         ; SRAM_LB_N              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.128      ; 3.627      ;
; 2.512 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_WE_N         ; SRAM_WE_N              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.107      ; 3.629      ;
; 2.533 ; o_sine_p[0]                                                  ; DA[0]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.084      ; 3.627      ;
; 2.568 ; o_sine_p[12]                                                 ; DA[12]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.113      ; 3.691      ;
; 2.590 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[5]  ; SRAM_DQ[5]             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.135      ; 3.735      ;
; 2.602 ; o_sine_p[13]                                                 ; DA[13]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.113      ; 3.725      ;
; 2.637 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[5]      ; SRAM_ADDR[5]           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.145      ; 3.792      ;
; 2.645 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[3]      ; SRAM_ADDR[3]           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.145      ; 3.800      ;
; 2.651 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[14]     ; SRAM_ADDR[14]          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.135      ; 3.796      ;
; 2.653 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[3]  ; SRAM_DQ[3]             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.145      ; 3.808      ;
; 2.658 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[0]      ; SRAM_ADDR[0]           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.135      ; 3.803      ;
; 2.667 ; o_sine_p[10]                                                 ; DA[3]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.089      ; 3.766      ;
; 2.672 ; o_sine_p[10]                                                 ; DA[6]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.089      ; 3.771      ;
; 2.673 ; o_sine_p[10]                                                 ; DA[7]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.089      ; 3.772      ;
; 2.677 ; o_sine_p[10]                                                 ; DA[2]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.089      ; 3.776      ;
; 2.693 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[17]     ; SRAM_ADDR[17]          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.146      ; 3.849      ;
; 2.783 ; adaptive_fir:adaptive_fir_inst|e_out[6]                      ; error_adaptive_out[6]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.139      ; 3.932      ;
; 2.784 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[10] ; SRAM_DQ[10]            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.155      ; 3.949      ;
; 2.796 ; sram_access:sram_abc|sram_access_sram:sram|is_write          ; SRAM_DQ[10]            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.128      ; 3.934      ;
; 2.801 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[11] ; SRAM_DQ[11]            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.145      ; 3.956      ;
; 2.822 ; adaptive_fir:adaptive_fir_inst|e_out[8]                      ; error_adaptive_out[8]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.134      ; 3.966      ;
; 2.824 ; sram_access:sram_abc|sram_access_sram:sram|is_write          ; SRAM_DQ[11]            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.128      ; 3.962      ;
; 2.841 ; adaptive_fir:adaptive_fir_inst|y_out[10]                     ; adaptive_out_data[10]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.190      ; 4.041      ;
; 2.845 ; adaptive_fir:adaptive_fir_inst|emu_out[20]                   ; emu[20]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.109      ; 3.964      ;
; 2.849 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[2]      ; SRAM_ADDR[2]           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.146      ; 4.005      ;
; 2.854 ; o_sine_p[11]                                                 ; DA[11]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.103      ; 3.967      ;
; 2.857 ; adaptive_fir:adaptive_fir_inst|e_out[4]                      ; error_adaptive_out[4]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.139      ; 4.006      ;
; 2.881 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[13]     ; SRAM_ADDR[13]          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.135      ; 4.026      ;
; 2.925 ; o_sine_p[10]                                                 ; DA[8]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.089      ; 4.024      ;
; 2.929 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[16]     ; SRAM_ADDR[16]          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.146      ; 4.085      ;
; 2.934 ; sram_access:sram_abc|sram_access_sram:sram|is_write          ; SRAM_DQ[6]             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.128      ; 4.072      ;
; 2.934 ; sram_access:sram_abc|sram_access_sram:sram|is_write          ; SRAM_DQ[5]             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.128      ; 4.072      ;
; 2.939 ; adaptive_fir:adaptive_fir_inst|e_out[32]                     ; error_adaptive_out[32] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.129      ; 4.078      ;
; 2.940 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[11]     ; SRAM_ADDR[11]          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.132      ; 4.082      ;
; 2.941 ; sram_access:sram_abc|sram_access_sram:sram|is_write          ; SRAM_DQ[2]             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.128      ; 4.079      ;
; 2.941 ; sram_access:sram_abc|sram_access_sram:sram|is_write          ; SRAM_DQ[3]             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.128      ; 4.079      ;
; 2.945 ; o_sine_p[10]                                                 ; DA[9]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.089      ; 4.044      ;
; 2.953 ; adaptive_fir:adaptive_fir_inst|e_out[13]                     ; error_adaptive_out[13] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.134      ; 4.097      ;
; 2.976 ; adaptive_fir:adaptive_fir_inst|e_out[23]                     ; error_adaptive_out[23] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.134      ; 4.120      ;
; 3.039 ; adaptive_fir:adaptive_fir_inst|y_out[20]                     ; adaptive_out_data[20]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.182      ; 4.231      ;
; 3.042 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[7]  ; SRAM_DQ[7]             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.150      ; 4.202      ;
; 3.056 ; sram_access:sram_abc|sram_access_sram:sram|is_write          ; SRAM_DQ[12]            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.128      ; 4.194      ;
; 3.056 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[8]  ; SRAM_DQ[8]             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.145      ; 4.211      ;
; 3.066 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[9]  ; SRAM_DQ[9]             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.131      ; 4.207      ;
; 3.085 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[1]      ; SRAM_ADDR[1]           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.131      ; 4.226      ;
; 3.093 ; sram_access:sram_abc|sram_access_sram:sram|is_write          ; SRAM_DQ[14]            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.128      ; 4.231      ;
; 3.093 ; sram_access:sram_abc|sram_access_sram:sram|is_write          ; SRAM_DQ[4]             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.128      ; 4.231      ;
; 3.103 ; sram_access:sram_abc|sram_access_sram:sram|is_write          ; SRAM_DQ[8]             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.128      ; 4.241      ;
; 3.106 ; adaptive_fir:adaptive_fir_inst|y_out[31]                     ; adaptive_out_data[31]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.176      ; 4.292      ;
; 3.152 ; adaptive_fir:adaptive_fir_inst|y_out[14]                     ; adaptive_out_data[14]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.182      ; 4.344      ;
; 3.161 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[4]      ; SRAM_ADDR[4]           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.140      ; 4.311      ;
; 3.170 ; adaptive_fir:adaptive_fir_inst|y_out[23]                     ; adaptive_out_data[23]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.182      ; 4.362      ;
+-------+--------------------------------------------------------------+------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ADA_DCO'                                                                     ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 1.767 ; ADA_D[0]  ; per_a2da_d[0]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.755      ; 5.693      ;
; 1.776 ; ADA_D[11] ; per_a2da_d[11] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.749      ; 5.696      ;
; 1.832 ; ADA_D[13] ; per_a2da_d[13] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.747      ; 5.750      ;
; 1.836 ; ADA_D[7]  ; per_a2da_d[7]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.747      ; 5.754      ;
; 1.843 ; ADA_D[8]  ; per_a2da_d[8]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.755      ; 5.769      ;
; 1.867 ; ADA_D[4]  ; per_a2da_d[4]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.755      ; 5.793      ;
; 1.888 ; ADA_D[9]  ; per_a2da_d[9]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.747      ; 5.806      ;
; 1.964 ; ADA_D[5]  ; per_a2da_d[5]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.749      ; 5.884      ;
; 1.972 ; ADA_D[3]  ; per_a2da_d[3]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.728      ; 5.871      ;
; 1.989 ; ADA_D[12] ; per_a2da_d[12] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.749      ; 5.909      ;
; 2.014 ; ADA_D[10] ; per_a2da_d[10] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.732      ; 5.917      ;
; 2.025 ; ADA_D[1]  ; per_a2da_d[1]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.755      ; 5.951      ;
; 2.034 ; ADA_D[6]  ; per_a2da_d[6]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.732      ; 5.937      ;
; 2.093 ; ADA_D[2]  ; per_a2da_d[2]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 2.755      ; 6.019      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ADB_DCO'                                                                     ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 1.865 ; ADB_D[9]  ; per_a2db_d[9]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.779      ; 5.815      ;
; 1.881 ; ADB_D[4]  ; per_a2db_d[4]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.757      ; 5.809      ;
; 1.882 ; ADB_D[8]  ; per_a2db_d[8]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.779      ; 5.832      ;
; 1.898 ; ADB_D[11] ; per_a2db_d[11] ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.738      ; 5.807      ;
; 1.929 ; ADB_D[2]  ; per_a2db_d[2]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.727      ; 5.827      ;
; 1.972 ; ADB_D[7]  ; per_a2db_d[7]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.773      ; 5.916      ;
; 1.987 ; ADB_D[0]  ; per_a2db_d[0]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.783      ; 5.941      ;
; 1.995 ; ADB_D[10] ; per_a2db_d[10] ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.763      ; 5.929      ;
; 2.034 ; ADB_D[5]  ; per_a2db_d[5]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.763      ; 5.968      ;
; 2.067 ; ADB_D[1]  ; per_a2db_d[1]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.757      ; 5.995      ;
; 2.396 ; ADB_D[6]  ; per_a2db_d[6]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.773      ; 6.340      ;
; 2.653 ; ADB_D[3]  ; per_a2db_d[3]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 2.727      ; 6.551      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                    ;
+-------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 1.459 ; KEY[3]    ; a2da_data[10]                                         ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 7.429      ;
; 1.459 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][4]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 7.429      ;
; 1.459 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][4]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 7.429      ;
; 1.459 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[9][4]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 7.429      ;
; 1.459 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][4]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 7.429      ;
; 1.459 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][4]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 7.429      ;
; 1.459 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][4]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 7.429      ;
; 1.459 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][4]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 7.429      ;
; 1.459 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[10]                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 7.429      ;
; 1.505 ; KEY[3]    ; a2da_data[0]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 7.397      ;
; 1.505 ; KEY[3]    ; a2da_data[11]                                         ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 7.397      ;
; 1.505 ; KEY[3]    ; a2db_data[6]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 7.397      ;
; 1.505 ; KEY[3]    ; a2db_data[7]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 7.397      ;
; 1.505 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[11]                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 7.397      ;
; 1.505 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[0]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 7.397      ;
; 1.577 ; KEY[3]    ; a2db_data[5]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 7.328      ;
; 1.577 ; KEY[3]    ; a2db_data[8]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 7.328      ;
; 1.577 ; KEY[3]    ; a2db_data[9]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 7.328      ;
; 1.577 ; KEY[3]    ; a2db_data[10]                                         ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 7.328      ;
; 1.594 ; KEY[3]    ; a2da_data[2]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 7.303      ;
; 1.594 ; KEY[3]    ; a2da_data[4]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 7.303      ;
; 1.594 ; KEY[3]    ; a2da_data[8]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 7.303      ;
; 1.594 ; KEY[3]    ; a2da_data[1]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 7.303      ;
; 1.594 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[8]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 7.303      ;
; 1.594 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[4]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 7.303      ;
; 1.664 ; KEY[3]    ; a2da_data[7]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 7.225      ;
; 1.664 ; KEY[3]    ; a2da_data[9]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 7.225      ;
; 1.664 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[7]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 7.225      ;
; 1.664 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[9]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 7.225      ;
; 1.664 ; KEY[3]    ; a2da_data[13]                                         ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 7.225      ;
; 1.664 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[13]                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 7.225      ;
; 1.803 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][0]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 7.078      ;
; 1.803 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][0]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 7.078      ;
; 1.803 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][0]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 7.078      ;
; 1.803 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][0]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 7.078      ;
; 1.803 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][0]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 7.078      ;
; 1.803 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][0]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 7.078      ;
; 1.803 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][0]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 7.078      ;
; 1.803 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[9][0]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 7.078      ;
; 1.803 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][0]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 7.078      ;
; 1.803 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][0]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 7.078      ;
; 1.803 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][0]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 7.078      ;
; 1.803 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][0]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 7.078      ;
; 1.860 ; KEY[3]    ; a2db_data[4]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 7.041      ;
; 1.860 ; KEY[3]    ; a2db_data[1]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 7.041      ;
; 1.860 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][10]~_Duplicate_3 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 7.041      ;
; 1.860 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[1]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 7.041      ;
; 1.860 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[7]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.108     ; 7.041      ;
; 1.883 ; KEY[3]    ; a2da_data[5]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 7.020      ;
; 1.883 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[5]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 7.020      ;
; 1.883 ; KEY[3]    ; a2da_data[12]                                         ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 7.020      ;
; 1.883 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[12]                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 7.020      ;
; 1.883 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[10]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 7.020      ;
; 1.883 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[4]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 7.020      ;
; 1.883 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_12[7]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 7.020      ;
; 1.883 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_12[6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 7.020      ;
; 1.927 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][8]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.979      ;
; 1.927 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][8]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.979      ;
; 1.927 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][8]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.979      ;
; 1.927 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][8]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.979      ;
; 1.927 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][8]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.979      ;
; 1.927 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][8]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.979      ;
; 1.927 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][8]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.979      ;
; 1.927 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[9][8]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.979      ;
; 1.927 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][8]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.979      ;
; 1.927 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][8]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.979      ;
; 1.927 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][8]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.979      ;
; 1.943 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][10]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 6.938      ;
; 1.943 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][10]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 6.938      ;
; 1.943 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][10]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 6.938      ;
; 1.943 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][10]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 6.938      ;
; 1.943 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][10]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 6.938      ;
; 1.943 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][10]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 6.938      ;
; 1.943 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][10]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 6.938      ;
; 1.943 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[9][10]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 6.938      ;
; 1.943 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][10]~_Duplicate_3 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 6.938      ;
; 1.943 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][10]~_Duplicate_3 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 6.938      ;
; 1.943 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][10]~_Duplicate_3 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 6.938      ;
; 1.971 ; KEY[3]    ; a2db_data[2]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 6.899      ;
; 1.971 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][2]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 6.899      ;
; 1.971 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][2]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 6.899      ;
; 1.971 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][2]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 6.899      ;
; 1.971 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][2]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 6.899      ;
; 1.971 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][2]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 6.899      ;
; 1.971 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][2]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 6.899      ;
; 1.971 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[9][2]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 6.899      ;
; 1.971 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_10[7]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 6.899      ;
; 1.971 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_10[4]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 6.899      ;
; 2.025 ; KEY[3]    ; a2da_data[6]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.881      ;
; 2.025 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][9]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.881      ;
; 2.025 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][9]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.881      ;
; 2.025 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][9]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.881      ;
; 2.025 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][9]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.881      ;
; 2.025 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[9][9]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.881      ;
; 2.025 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][9]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.881      ;
; 2.025 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][9]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.881      ;
; 2.025 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][9]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.881      ;
; 2.025 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][9]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.881      ;
; 2.025 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[14][9]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.881      ;
; 2.025 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[6]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.881      ;
+-------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ADA_DCO'                                                                 ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 4.194 ; KEY[3]    ; per_a2da_d[10] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.634      ; 7.429      ;
; 4.194 ; KEY[3]    ; per_a2da_d[6]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.634      ; 7.429      ;
; 4.342 ; KEY[3]    ; per_a2da_d[2]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.656      ; 7.303      ;
; 4.342 ; KEY[3]    ; per_a2da_d[4]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.656      ; 7.303      ;
; 4.342 ; KEY[3]    ; per_a2da_d[8]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.656      ; 7.303      ;
; 4.342 ; KEY[3]    ; per_a2da_d[1]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.656      ; 7.303      ;
; 4.413 ; KEY[3]    ; per_a2da_d[7]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.649      ; 7.225      ;
; 4.413 ; KEY[3]    ; per_a2da_d[9]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.649      ; 7.225      ;
; 4.413 ; KEY[3]    ; per_a2da_d[13] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.649      ; 7.225      ;
; 4.619 ; KEY[3]    ; per_a2da_d[5]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.650      ; 7.020      ;
; 4.619 ; KEY[3]    ; per_a2da_d[11] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.650      ; 7.020      ;
; 4.619 ; KEY[3]    ; per_a2da_d[12] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.650      ; 7.020      ;
; 4.666 ; KEY[3]    ; per_a2da_d[0]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.656      ; 6.979      ;
; 4.681 ; KEY[3]    ; per_a2da_d[3]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 2.630      ; 6.938      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ADB_DCO'                                                                 ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 4.266 ; KEY[3]    ; per_a2db_d[6]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.674      ; 7.397      ;
; 4.266 ; KEY[3]    ; per_a2db_d[7]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.674      ; 7.397      ;
; 4.340 ; KEY[3]    ; per_a2db_d[8]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.679      ; 7.328      ;
; 4.340 ; KEY[3]    ; per_a2db_d[9]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.679      ; 7.328      ;
; 4.551 ; KEY[3]    ; per_a2db_d[11] ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.640      ; 7.078      ;
; 4.587 ; KEY[3]    ; per_a2db_d[0]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.684      ; 7.086      ;
; 4.607 ; KEY[3]    ; per_a2db_d[4]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.659      ; 7.041      ;
; 4.607 ; KEY[3]    ; per_a2db_d[1]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.659      ; 7.041      ;
; 4.719 ; KEY[3]    ; per_a2db_d[3]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.629      ; 6.899      ;
; 4.719 ; KEY[3]    ; per_a2db_d[2]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.629      ; 6.899      ;
; 4.772 ; KEY[3]    ; per_a2db_d[5]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.664      ; 6.881      ;
; 4.772 ; KEY[3]    ; per_a2db_d[10] ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 2.664      ; 6.881      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 92.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_6[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.280      ;
; 92.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.280      ;
; 92.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.280      ;
; 92.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.280      ;
; 92.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.280      ;
; 92.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 7.280      ;
; 92.656 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.264      ;
; 92.656 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 7.266      ;
; 92.656 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.264      ;
; 92.656 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 7.281      ;
; 92.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.278      ;
; 92.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.278      ;
; 92.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.278      ;
; 92.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.278      ;
; 92.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.278      ;
; 92.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.278      ;
; 92.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.278      ;
; 92.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.278      ;
; 92.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.278      ;
; 92.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.279      ;
; 92.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.279      ;
; 92.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.279      ;
; 92.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 7.277      ;
; 92.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 7.277      ;
; 92.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 7.277      ;
; 92.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 7.277      ;
; 92.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 7.277      ;
; 92.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 7.277      ;
; 92.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.275      ;
; 92.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.275      ;
; 92.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.275      ;
; 92.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[9][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 7.273      ;
; 92.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[9][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 7.273      ;
; 92.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[9][9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 7.273      ;
; 92.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[9][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 7.273      ;
; 92.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 7.273      ;
; 92.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 7.273      ;
; 92.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 7.273      ;
; 92.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 7.273      ;
; 92.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 7.273      ;
; 92.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 7.273      ;
; 92.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 7.273      ;
; 92.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 7.273      ;
; 92.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 7.273      ;
; 92.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 7.273      ;
; 92.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.275      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.278      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.278      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.278      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.278      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.278      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.278      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 7.279      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 7.279      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 7.279      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 7.279      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 7.283      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 7.283      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 7.283      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 7.283      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.274      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.274      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.274      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 7.276      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.274      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.278      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.278      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.278      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.278      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.278      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.277      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 7.277      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[9][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.274      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[9][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.274      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[9][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.274      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[9][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.274      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[9][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.274      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[9][8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 7.274      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 7.275      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 7.281      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 7.281      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 7.275      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 7.281      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 7.275      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 7.275      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 7.281      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 7.281      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 7.281      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 7.281      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 7.281      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.278      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.278      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.278      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.278      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.278      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 7.275      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 7.275      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 7.281      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 7.281      ;
; 92.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 7.281      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                       ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.918 ; KEY[3]                                                                                                                                                                                                                                                                            ; o_sine_p[0]                                                                                                                                                                                                                   ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 2.447      ;
; 0.939 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.181      ;
; 1.126 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_10[12]                                                                                                                                                                                       ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 2.642      ;
; 1.126 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_10[11]                                                                                                                                                                                       ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 2.642      ;
; 1.126 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_8[11]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 2.642      ;
; 1.126 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_0[15]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 2.642      ;
; 1.126 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_0[14]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 2.642      ;
; 1.126 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_0[13]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 2.642      ;
; 1.126 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_0[12]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 2.642      ;
; 1.126 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_0[11]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.335      ; 2.642      ;
; 1.187 ; KEY[3]                                                                                                                                                                                                                                                                            ; o_sine_p[10]                                                                                                                                                                                                                  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 2.710      ;
; 1.356 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][11]~_Duplicate_1                                                                                                                                                                          ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 2.410      ;
; 1.356 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][10]~_Duplicate_1                                                                                                                                                                          ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 2.410      ;
; 1.356 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][9]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 2.410      ;
; 1.356 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][8]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 2.410      ;
; 1.356 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][7]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 2.410      ;
; 1.356 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][6]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 2.410      ;
; 1.356 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][5]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 2.410      ;
; 1.356 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][4]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 2.410      ;
; 1.356 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][3]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 2.410      ;
; 1.356 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][2]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 2.410      ;
; 1.356 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][1]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 2.410      ;
; 1.356 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][0]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 2.410      ;
; 1.452 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_10[15]                                                                                                                                                                                       ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.307      ; 2.940      ;
; 1.452 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_10[14]                                                                                                                                                                                       ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.307      ; 2.940      ;
; 1.467 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[0][9]~_Duplicate_3                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 3.005      ;
; 1.467 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[0][8]~_Duplicate_3                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.357      ; 3.005      ;
; 1.467 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_10[13]                                                                                                                                                                                       ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.315      ; 2.963      ;
; 1.510 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_8[12]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.311      ; 3.002      ;
; 1.517 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_12[10]                                                                                                                                                                                       ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 3.040      ;
; 1.517 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_0[10]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 3.040      ;
; 1.517 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_0[9]                                                                                                                                                                                         ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 3.040      ;
; 1.517 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_0[8]                                                                                                                                                                                         ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 3.040      ;
; 1.536 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_4[9]                                                                                                                                                                                         ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 3.058      ;
; 1.536 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_1[4]                                                                                                                                                                                         ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 3.058      ;
; 1.538 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][0]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 3.062      ;
; 1.538 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][1]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 3.062      ;
; 1.538 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][2]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 3.062      ;
; 1.538 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][3]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 3.062      ;
; 1.538 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][4]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 3.062      ;
; 1.538 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][5]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 3.062      ;
; 1.538 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][6]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 3.062      ;
; 1.538 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][7]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 3.062      ;
; 1.538 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][8]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 3.062      ;
; 1.538 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][9]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 3.062      ;
; 1.538 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][10]~_Duplicate_1                                                                                                                                                                          ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 3.062      ;
; 1.538 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][11]~_Duplicate_1                                                                                                                                                                          ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 3.062      ;
; 1.538 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][12]~_Duplicate_1                                                                                                                                                                          ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 3.062      ;
; 1.538 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][13]~_Duplicate_1                                                                                                                                                                          ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 3.062      ;
; 1.538 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][14]~_Duplicate_1                                                                                                                                                                          ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 3.062      ;
; 1.538 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][15]~_Duplicate_1                                                                                                                                                                          ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 3.062      ;
; 1.617 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[2][1]~_Duplicate_3                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.314      ; 3.112      ;
; 1.641 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[2][11]~_Duplicate_3                                                                                                                                                                          ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.316      ; 3.138      ;
; 1.678 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][11]~_Duplicate_2                                                                                                                                                                          ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 2.732      ;
; 1.678 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][10]~_Duplicate_2                                                                                                                                                                          ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 2.732      ;
; 1.678 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][9]~_Duplicate_2                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 2.732      ;
; 1.678 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][8]~_Duplicate_2                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 2.732      ;
; 1.678 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][7]~_Duplicate_2                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 2.732      ;
; 1.678 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][6]~_Duplicate_2                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 2.732      ;
; 1.678 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][5]~_Duplicate_2                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 2.732      ;
; 1.678 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][4]~_Duplicate_2                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 2.732      ;
; 1.678 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][3]~_Duplicate_2                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 2.732      ;
; 1.678 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][2]~_Duplicate_2                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 2.732      ;
; 1.678 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][1]~_Duplicate_2                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 2.732      ;
; 1.678 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][0]~_Duplicate_2                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 2.732      ;
; 1.718 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[9][11]~_Duplicate_1                                                                                                                                                                          ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 2.758      ;
; 1.718 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[9][10]~_Duplicate_1                                                                                                                                                                          ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 2.758      ;
; 1.718 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[9][9]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 2.758      ;
; 1.718 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[9][8]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 2.758      ;
; 1.718 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[9][7]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 2.758      ;
; 1.718 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[9][6]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 2.758      ;
; 1.718 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[9][5]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 2.758      ;
; 1.718 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[9][4]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 2.758      ;
; 1.718 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[9][3]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 2.758      ;
; 1.718 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[9][2]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 2.758      ;
; 1.718 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[9][1]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 2.758      ;
; 1.718 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[9][0]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 2.758      ;
; 1.721 ; KEY[3]                                                                                                                                                                                                                                                                            ; o_sine_p[11]                                                                                                                                                                                                                  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.328      ; 3.230      ;
; 1.727 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[4][3]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 2.767      ;
; 1.727 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[4][2]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 2.767      ;
; 1.727 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[4][1]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 2.767      ;
; 1.727 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[4][0]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 2.767      ;
; 1.727 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[4][11]                                                                                                                                                                                       ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 2.767      ;
; 1.727 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[4][10]                                                                                                                                                                                       ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 2.767      ;
; 1.727 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[4][9]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 2.767      ;
; 1.727 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[4][8]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 2.767      ;
; 1.727 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[4][7]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 2.767      ;
; 1.727 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[4][6]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 2.767      ;
; 1.727 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[4][5]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 2.767      ;
; 1.727 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[4][4]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 2.767      ;
; 1.727 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[4][3]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 2.767      ;
; 1.727 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[4][2]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 2.767      ;
; 1.727 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[4][1]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 2.767      ;
; 1.727 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[4][0]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 2.767      ;
; 1.727 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[4][15]                                                                                                                                                                                       ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 2.767      ;
; 1.727 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[4][14]                                                                                                                                                                                       ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 2.767      ;
; 1.727 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[4][13]                                                                                                                                                                                       ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 2.767      ;
; 1.727 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[4][12]                                                                                                                                                                                       ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 2.767      ;
; 1.727 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[4][11]                                                                                                                                                                                       ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 2.767      ;
; 1.727 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[4][10]                                                                                                                                                                                       ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 2.767      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.106 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.349      ;
; 1.106 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.349      ;
; 1.106 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.349      ;
; 1.106 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.349      ;
; 1.106 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.349      ;
; 1.106 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.349      ;
; 1.106 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.349      ;
; 1.106 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.349      ;
; 1.106 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.349      ;
; 1.106 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[4]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.349      ;
; 1.106 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[6]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.349      ;
; 1.106 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[5]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.349      ;
; 1.106 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.349      ;
; 1.274 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.514      ;
; 1.274 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.514      ;
; 1.274 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.514      ;
; 1.274 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.514      ;
; 1.274 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.514      ;
; 1.274 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.514      ;
; 1.274 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.514      ;
; 1.274 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.514      ;
; 1.274 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[3]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.514      ;
; 1.274 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.514      ;
; 1.274 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[1]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.514      ;
; 1.274 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.514      ;
; 1.274 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[4]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.514      ;
; 1.274 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.514      ;
; 1.274 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.514      ;
; 1.274 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.514      ;
; 1.331 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.575      ;
; 1.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.570      ;
; 1.415 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.646      ;
; 1.415 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[7]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.646      ;
; 1.415 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[6]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.646      ;
; 1.415 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.646      ;
; 1.415 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.646      ;
; 1.415 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.646      ;
; 1.415 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.646      ;
; 1.415 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.646      ;
; 1.574 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.816      ;
; 1.574 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[7]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.816      ;
; 1.585 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.814      ;
; 1.585 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_valid_buffer                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.814      ;
; 1.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.825      ;
; 1.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.825      ;
; 1.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.825      ;
; 1.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.825      ;
; 1.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.825      ;
; 1.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.825      ;
; 1.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.825      ;
; 1.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.825      ;
; 1.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.825      ;
; 1.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.825      ;
; 1.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.825      ;
; 1.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.825      ;
; 1.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.986      ;
; 1.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.986      ;
; 1.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.986      ;
; 1.786 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 2.060      ;
; 1.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][3]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.029      ;
; 1.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][3]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.029      ;
; 1.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][3]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.029      ;
; 1.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.071      ;
; 1.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.077      ;
; 1.907 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_6[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 2.132      ;
; 1.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.222      ;
; 1.986 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.228      ;
; 1.986 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.228      ;
; 1.986 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.228      ;
; 1.986 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.228      ;
; 2.009 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.241      ;
; 2.103 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][4]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.347      ;
; 2.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.386      ;
; 2.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.386      ;
; 2.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.386      ;
; 2.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.399      ;
; 2.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.399      ;
; 2.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.399      ;
; 2.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[4]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.399      ;
; 2.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[5]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.399      ;
; 2.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[6]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.399      ;
; 2.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[7]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.399      ;
; 2.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[8]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.399      ;
; 2.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[9]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.399      ;
; 2.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[10]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.399      ;
; 2.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[11]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.399      ;
; 2.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.399      ;
; 2.162 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.404      ;
; 2.162 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.404      ;
; 2.162 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.404      ;
; 2.162 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.404      ;
; 2.162 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.404      ;
; 2.162 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.404      ;
; 2.245 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 2.477      ;
; 2.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.779      ;
; 2.520 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.779      ;
; 2.781 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 3.047      ;
; 2.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 3.250      ;
; 2.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[2]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 3.250      ;
; 2.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 3.250      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ADB_DCO'                                                                  ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 2.586 ; KEY[3]    ; per_a2db_d[5]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.763      ; 6.550      ;
; 2.586 ; KEY[3]    ; per_a2db_d[10] ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.763      ; 6.550      ;
; 2.670 ; KEY[3]    ; per_a2db_d[3]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.727      ; 6.598      ;
; 2.670 ; KEY[3]    ; per_a2db_d[2]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.727      ; 6.598      ;
; 2.725 ; KEY[3]    ; per_a2db_d[0]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.783      ; 6.709      ;
; 2.745 ; KEY[3]    ; per_a2db_d[4]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.757      ; 6.703      ;
; 2.745 ; KEY[3]    ; per_a2db_d[1]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.757      ; 6.703      ;
; 2.826 ; KEY[3]    ; per_a2db_d[11] ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.738      ; 6.765      ;
; 2.923 ; KEY[3]    ; per_a2db_d[8]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.779      ; 6.903      ;
; 2.923 ; KEY[3]    ; per_a2db_d[9]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.779      ; 6.903      ;
; 3.017 ; KEY[3]    ; per_a2db_d[6]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.773      ; 6.991      ;
; 3.017 ; KEY[3]    ; per_a2db_d[7]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 2.773      ; 6.991      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ADA_DCO'                                                                  ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 2.668 ; KEY[3]    ; per_a2da_d[0]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.755      ; 6.624      ;
; 2.677 ; KEY[3]    ; per_a2da_d[3]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.728      ; 6.606      ;
; 2.720 ; KEY[3]    ; per_a2da_d[5]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.749      ; 6.670      ;
; 2.720 ; KEY[3]    ; per_a2da_d[11] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.749      ; 6.670      ;
; 2.720 ; KEY[3]    ; per_a2da_d[12] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.749      ; 6.670      ;
; 2.887 ; KEY[3]    ; per_a2da_d[7]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.747      ; 6.835      ;
; 2.887 ; KEY[3]    ; per_a2da_d[9]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.747      ; 6.835      ;
; 2.887 ; KEY[3]    ; per_a2da_d[13] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.747      ; 6.835      ;
; 2.971 ; KEY[3]    ; per_a2da_d[2]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.755      ; 6.927      ;
; 2.971 ; KEY[3]    ; per_a2da_d[4]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.755      ; 6.927      ;
; 2.971 ; KEY[3]    ; per_a2da_d[8]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.755      ; 6.927      ;
; 2.971 ; KEY[3]    ; per_a2da_d[10] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.732      ; 6.904      ;
; 2.971 ; KEY[3]    ; per_a2da_d[6]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.732      ; 6.904      ;
; 2.971 ; KEY[3]    ; per_a2da_d[1]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 2.755      ; 6.927      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 80
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.900
Worst Case Available Settling Time: 198.437 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                   ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                    ; 3.477  ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.728  ; 0.000         ;
; altera_reserved_tck                                         ; 41.371 ; 0.000         ;
; ADB_DCO                                                     ; 45.866 ; 0.000         ;
; ADA_DCO                                                     ; 46.215 ; 0.000         ;
; GPIO[8]                                                     ; 90.933 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                   ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.031 ; 0.000         ;
; altera_reserved_tck                                         ; 0.130 ; 0.000         ;
; CLOCK_50                                                    ; 0.151 ; 0.000         ;
; GPIO[8]                                                     ; 0.201 ; 0.000         ;
; ADA_DCO                                                     ; 0.472 ; 0.000         ;
; ADB_DCO                                                     ; 0.524 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.876  ; 0.000         ;
; ADA_DCO                                                     ; 5.650  ; 0.000         ;
; ADB_DCO                                                     ; 5.689  ; 0.000         ;
; altera_reserved_tck                                         ; 95.638 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.120 ; 0.000         ;
; altera_reserved_tck                                         ; 0.561 ; 0.000         ;
; ADB_DCO                                                     ; 0.781 ; 0.000         ;
; ADA_DCO                                                     ; 0.853 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+-------------------------------------------------------------+---------+---------------+
; Clock                                                       ; Slack   ; End Point TNS ;
+-------------------------------------------------------------+---------+---------------+
; CLOCK_50                                                    ; 9.400   ; 0.000         ;
; CLOCK2_50                                                   ; 16.000  ; 0.000         ;
; CLOCK3_50                                                   ; 16.000  ; 0.000         ;
; ADA_DCO                                                     ; 24.441  ; 0.000         ;
; ADB_DCO                                                     ; 24.443  ; 0.000         ;
; FPGA_CLK_A_N                                                ; 46.000  ; 0.000         ;
; FPGA_CLK_A_P                                                ; 46.000  ; 0.000         ;
; GPIO[8]                                                     ; 49.193  ; 0.000         ;
; altera_reserved_tck                                         ; 49.285  ; 0.000         ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 124.749 ; 0.000         ;
+-------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                            ;
+-------+-------------------------------------------------------------+------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; 3.477 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CLK_A_N           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.371      ; 3.884      ;
; 3.486 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CLK_B_N           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.371      ; 3.875      ;
; 3.487 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CLK_A_P           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.371      ; 3.874      ;
; 3.496 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; FPGA_CLK_B_P           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 5.000        ; 2.371      ; 3.865      ;
; 3.944 ; ADB_OR                                                      ; LEDG[4]                ; ADB_DCO                                                     ; CLOCK_50    ; 10.000       ; 0.000      ; 4.026      ;
; 3.982 ; ADA_OR                                                      ; LEDG[3]                ; ADA_DCO                                                     ; CLOCK_50    ; 10.000       ; 0.000      ; 3.988      ;
; 4.826 ; adaptive_fir:adaptive_fir_inst|y_out[24]                    ; adaptive_out_data[24]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.072      ; 4.236      ;
; 4.907 ; adaptive_fir:adaptive_fir_inst|y_out[38]                    ; adaptive_out_data[38]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.064      ; 4.147      ;
; 5.074 ; adaptive_fir:adaptive_fir_inst|y_out[11]                    ; adaptive_out_data[11]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.078      ; 3.994      ;
; 5.403 ; adaptive_fir:adaptive_fir_inst|e_out[15]                    ; error_adaptive_out[15] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.027      ; 3.614      ;
; 5.456 ; adaptive_fir:adaptive_fir_inst|e_out[27]                    ; error_adaptive_out[27] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.023      ; 3.557      ;
; 5.458 ; adaptive_fir:adaptive_fir_inst|emu_out[10]                  ; emu[10]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.021     ; 3.511      ;
; 5.466 ; adaptive_fir:adaptive_fir_inst|y_out[5]                     ; adaptive_out_data[5]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.078      ; 3.602      ;
; 5.478 ; adaptive_fir:adaptive_fir_inst|y_out[37]                    ; adaptive_out_data[37]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.064      ; 3.576      ;
; 5.542 ; adaptive_fir:adaptive_fir_inst|y_out[3]                     ; adaptive_out_data[3]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.078      ; 3.526      ;
; 5.547 ; adaptive_fir:adaptive_fir_inst|e_out[9]                     ; error_adaptive_out[9]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.027      ; 3.470      ;
; 5.571 ; adaptive_fir:adaptive_fir_inst|e_out[17]                    ; error_adaptive_out[17] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.027      ; 3.446      ;
; 5.583 ; adaptive_fir:adaptive_fir_inst|y_out[9]                     ; adaptive_out_data[9]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.078      ; 3.485      ;
; 5.642 ; adaptive_fir:adaptive_fir_inst|e_out[3]                     ; error_adaptive_out[3]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.034      ; 3.382      ;
; 5.652 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[15]    ; SRAM_ADDR[15]          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.043      ; 4.381      ;
; 5.672 ; adaptive_fir:adaptive_fir_inst|y_out[41]                    ; adaptive_out_data[41]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.064      ; 3.382      ;
; 5.681 ; adaptive_fir:adaptive_fir_inst|e_out[19]                    ; error_adaptive_out[19] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.027      ; 3.336      ;
; 5.681 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[9]     ; SRAM_ADDR[9]           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.029      ; 4.338      ;
; 5.690 ; adaptive_fir:adaptive_fir_inst|y_out[35]                    ; adaptive_out_data[35]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.064      ; 3.364      ;
; 5.706 ; adaptive_fir:adaptive_fir_inst|e_out[12]                    ; error_adaptive_out[12] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.027      ; 3.311      ;
; 5.712 ; adaptive_fir:adaptive_fir_inst|y_out[0]                     ; adaptive_out_data[0]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.078      ; 3.356      ;
; 5.722 ; adaptive_fir:adaptive_fir_inst|y_out[32]                    ; adaptive_out_data[32]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.064      ; 3.332      ;
; 5.752 ; adaptive_fir:adaptive_fir_inst|y_out[13]                    ; adaptive_out_data[13]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.072      ; 3.310      ;
; 5.754 ; adaptive_fir:adaptive_fir_inst|y_out[21]                    ; adaptive_out_data[21]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.072      ; 3.308      ;
; 5.763 ; adaptive_fir:adaptive_fir_inst|y_out[6]                     ; adaptive_out_data[6]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.078      ; 3.305      ;
; 5.770 ; adaptive_fir:adaptive_fir_inst|e_out[5]                     ; error_adaptive_out[5]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.034      ; 3.254      ;
; 5.879 ; adaptive_fir:adaptive_fir_inst|y_out[17]                    ; adaptive_out_data[17]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.072      ; 3.183      ;
; 5.901 ; adaptive_fir:adaptive_fir_inst|e_out[18]                    ; error_adaptive_out[18] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.027      ; 3.116      ;
; 5.905 ; adaptive_fir:adaptive_fir_inst|y_out[36]                    ; adaptive_out_data[36]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.064      ; 3.149      ;
; 5.907 ; adaptive_fir:adaptive_fir_inst|y_out[16]                    ; adaptive_out_data[16]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.072      ; 3.155      ;
; 5.909 ; adaptive_fir:adaptive_fir_inst|e_out[14]                    ; error_adaptive_out[14] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.027      ; 3.108      ;
; 5.911 ; adaptive_fir:adaptive_fir_inst|e_out[28]                    ; error_adaptive_out[28] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.023      ; 3.102      ;
; 5.929 ; adaptive_fir:adaptive_fir_inst|e_out[31]                    ; error_adaptive_out[31] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.023      ; 3.084      ;
; 5.946 ; adaptive_fir:adaptive_fir_inst|e_out[7]                     ; error_adaptive_out[7]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.034      ; 3.078      ;
; 5.951 ; adaptive_fir:adaptive_fir_inst|y_out[26]                    ; adaptive_out_data[26]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.072      ; 3.111      ;
; 5.959 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[12]    ; SRAM_ADDR[12]          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.029      ; 4.060      ;
; 5.963 ; adaptive_fir:adaptive_fir_inst|y_out[40]                    ; adaptive_out_data[40]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.064      ; 3.091      ;
; 5.978 ; o_sine_p[10]                                                ; DA[5]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.021     ; 2.991      ;
; 5.981 ; adaptive_fir:adaptive_fir_inst|y_out[8]                     ; adaptive_out_data[8]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.078      ; 3.087      ;
; 5.986 ; adaptive_fir:adaptive_fir_inst|emu_out[3]                   ; emu[3]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.002      ; 3.006      ;
; 5.988 ; o_sine_p[10]                                                ; DA[4]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.021     ; 2.981      ;
; 6.003 ; adaptive_fir:adaptive_fir_inst|y_out[7]                     ; adaptive_out_data[7]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.078      ; 3.065      ;
; 6.005 ; adaptive_fir:adaptive_fir_inst|y_out[27]                    ; adaptive_out_data[27]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.072      ; 3.057      ;
; 6.008 ; adaptive_fir:adaptive_fir_inst|y_out[1]                     ; adaptive_out_data[1]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.078      ; 3.060      ;
; 6.010 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[19]    ; SRAM_ADDR[19]          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.029      ; 4.009      ;
; 6.040 ; adaptive_fir:adaptive_fir_inst|e_out[25]                    ; error_adaptive_out[25] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.023      ; 2.973      ;
; 6.047 ; adaptive_fir:adaptive_fir_inst|y_out[42]                    ; adaptive_out_data[42]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.064      ; 3.007      ;
; 6.059 ; adaptive_fir:adaptive_fir_inst|e_out[16]                    ; error_adaptive_out[16] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.027      ; 2.958      ;
; 6.065 ; adaptive_fir:adaptive_fir_inst|e_out[2]                     ; error_adaptive_out[2]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.034      ; 2.959      ;
; 6.067 ; adaptive_fir:adaptive_fir_inst|y_out[34]                    ; adaptive_out_data[34]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.064      ; 2.987      ;
; 6.067 ; adaptive_fir:adaptive_fir_inst|y_out[28]                    ; adaptive_out_data[28]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.072      ; 2.995      ;
; 6.081 ; adaptive_fir:adaptive_fir_inst|y_out[29]                    ; adaptive_out_data[29]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.064      ; 2.973      ;
; 6.086 ; adaptive_fir:adaptive_fir_inst|e_out[26]                    ; error_adaptive_out[26] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.023      ; 2.927      ;
; 6.087 ; adaptive_fir:adaptive_fir_inst|e_out[1]                     ; error_adaptive_out[1]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.034      ; 2.937      ;
; 6.091 ; adaptive_fir:adaptive_fir_inst|e_out[10]                    ; error_adaptive_out[10] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.027      ; 2.926      ;
; 6.092 ; adaptive_fir:adaptive_fir_inst|y_out[33]                    ; adaptive_out_data[33]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.064      ; 2.962      ;
; 6.094 ; adaptive_fir:adaptive_fir_inst|y_out[19]                    ; adaptive_out_data[19]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.072      ; 2.968      ;
; 6.105 ; adaptive_fir:adaptive_fir_inst|e_out[22]                    ; error_adaptive_out[22] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.027      ; 2.912      ;
; 6.106 ; adaptive_fir:adaptive_fir_inst|y_out[18]                    ; adaptive_out_data[18]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.072      ; 2.956      ;
; 6.106 ; adaptive_fir:adaptive_fir_inst|y_out[12]                    ; adaptive_out_data[12]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.078      ; 2.962      ;
; 6.109 ; adaptive_fir:adaptive_fir_inst|e_out[29]                    ; error_adaptive_out[29] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.023      ; 2.904      ;
; 6.111 ; adaptive_fir:adaptive_fir_inst|y_out[30]                    ; adaptive_out_data[30]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.064      ; 2.943      ;
; 6.124 ; adaptive_fir:adaptive_fir_inst|y_out[25]                    ; adaptive_out_data[25]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.072      ; 2.938      ;
; 6.131 ; adaptive_fir:adaptive_fir_inst|y_out[39]                    ; adaptive_out_data[39]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.064      ; 2.923      ;
; 6.132 ; adaptive_fir:adaptive_fir_inst|e_out[24]                    ; error_adaptive_out[24] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.023      ; 2.881      ;
; 6.136 ; adaptive_fir:adaptive_fir_inst|e_out[30]                    ; error_adaptive_out[30] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.023      ; 2.877      ;
; 6.139 ; adaptive_fir:adaptive_fir_inst|e_out[21]                    ; error_adaptive_out[21] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.027      ; 2.878      ;
; 6.143 ; adaptive_fir:adaptive_fir_inst|y_out[22]                    ; adaptive_out_data[22]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.072      ; 2.919      ;
; 6.148 ; adaptive_fir:adaptive_fir_inst|y_out[15]                    ; adaptive_out_data[15]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.072      ; 2.914      ;
; 6.148 ; o_sine_p[10]                                                ; DA[1]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.021     ; 2.821      ;
; 6.152 ; adaptive_fir:adaptive_fir_inst|e_out[20]                    ; error_adaptive_out[20] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.027      ; 2.865      ;
; 6.165 ; adaptive_fir:adaptive_fir_inst|y_out[2]                     ; adaptive_out_data[2]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.078      ; 2.903      ;
; 6.177 ; adaptive_fir:adaptive_fir_inst|y_out[4]                     ; adaptive_out_data[4]   ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.078      ; 2.891      ;
; 6.195 ; adaptive_fir:adaptive_fir_inst|y_out[14]                    ; adaptive_out_data[14]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.072      ; 2.867      ;
; 6.200 ; adaptive_fir:adaptive_fir_inst|y_out[23]                    ; adaptive_out_data[23]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.072      ; 2.862      ;
; 6.222 ; adaptive_fir:adaptive_fir_inst|y_out[31]                    ; adaptive_out_data[31]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.064      ; 2.832      ;
; 6.278 ; adaptive_fir:adaptive_fir_inst|y_out[20]                    ; adaptive_out_data[20]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.072      ; 2.784      ;
; 6.292 ; adaptive_fir:adaptive_fir_inst|e_out[23]                    ; error_adaptive_out[23] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.027      ; 2.725      ;
; 6.308 ; adaptive_fir:adaptive_fir_inst|e_out[13]                    ; error_adaptive_out[13] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.027      ; 2.709      ;
; 6.328 ; adaptive_fir:adaptive_fir_inst|e_out[32]                    ; error_adaptive_out[32] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.023      ; 2.685      ;
; 6.343 ; o_sine_p[10]                                                ; DA[9]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.021     ; 2.626      ;
; 6.363 ; o_sine_p[10]                                                ; DA[8]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.021     ; 2.606      ;
; 6.371 ; adaptive_fir:adaptive_fir_inst|emu_out[20]                  ; emu[20]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.005     ; 2.614      ;
; 6.375 ; adaptive_fir:adaptive_fir_inst|e_out[4]                     ; error_adaptive_out[4]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.034      ; 2.649      ;
; 6.407 ; adaptive_fir:adaptive_fir_inst|e_out[8]                     ; error_adaptive_out[8]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.027      ; 2.610      ;
; 6.415 ; adaptive_fir:adaptive_fir_inst|y_out[10]                    ; adaptive_out_data[10]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.078      ; 2.653      ;
; 6.422 ; o_sine_p[11]                                                ; DA[11]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.007     ; 2.561      ;
; 6.453 ; adaptive_fir:adaptive_fir_inst|e_out[6]                     ; error_adaptive_out[6]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.034      ; 2.571      ;
; 6.519 ; o_sine_p[10]                                                ; DA[2]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.021     ; 2.450      ;
; 6.522 ; o_sine_p[10]                                                ; DA[7]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.021     ; 2.447      ;
; 6.523 ; o_sine_p[10]                                                ; DA[6]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.021     ; 2.446      ;
; 6.529 ; o_sine_p[10]                                                ; DA[3]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.021     ; 2.440      ;
; 6.582 ; o_sine_p[13]                                                ; DA[13]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.000      ; 2.408      ;
; 6.611 ; o_sine_p[12]                                                ; DA[12]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; 0.000      ; 2.379      ;
; 6.628 ; o_sine_p[0]                                                 ; DA[0]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 10.000       ; -0.023     ; 2.339      ;
+-------+-------------------------------------------------------------+------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                          ;
+-------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node   ; To Node                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 4.728 ; SW[16]      ; FIFO_random_seq[0][8]                                                                                                                                                                                                                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.245     ; 4.024      ;
; 4.732 ; SW[16]      ; FIFO_random_seq[0][4]                                                                                                                                                                                                                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.245     ; 4.020      ;
; 4.827 ; SW[16]      ; FIFO_random_seq[0][3]                                                                                                                                                                                                                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.245     ; 3.925      ;
; 4.828 ; SW[16]      ; FIFO_random_seq[0][10]                                                                                                                                                                                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.245     ; 3.924      ;
; 4.829 ; SW[16]      ; FIFO_random_seq[0][0]                                                                                                                                                                                                                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.245     ; 3.923      ;
; 4.832 ; SW[16]      ; FIFO_random_seq[0][1]                                                                                                                                                                                                                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.245     ; 3.920      ;
; 4.837 ; SW[16]      ; FIFO_random_seq[0][6]                                                                                                                                                                                                                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.245     ; 3.915      ;
; 4.838 ; SW[16]      ; FIFO_random_seq[0][9]                                                                                                                                                                                                                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.245     ; 3.914      ;
; 4.840 ; SW[16]      ; FIFO_random_seq[0][7]                                                                                                                                                                                                                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.245     ; 3.912      ;
; 4.841 ; SW[16]      ; FIFO_random_seq[0][5]                                                                                                                                                                                                                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.245     ; 3.911      ;
; 5.213 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|emu_out[23]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.241     ; 3.543      ;
; 5.221 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|e_out[0]                                                                                                                                                                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.242     ; 3.534      ;
; 5.221 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|emu_out[39]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.242     ; 3.534      ;
; 5.266 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|emu_out[22]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.246     ; 3.485      ;
; 5.266 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|emu_out[34]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.246     ; 3.485      ;
; 5.359 ; SW[16]      ; FIFO_random_seq[0][11]                                                                                                                                                                                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.251     ; 3.387      ;
; 5.450 ; SW[16]      ; FIFO_random_seq[0][2]                                                                                                                                                                                                                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.251     ; 3.296      ;
; 5.453 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|emu_out[1]                                                                                                                                                                                              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.232     ; 3.312      ;
; 5.453 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|emu_out[4]                                                                                                                                                                                              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.232     ; 3.312      ;
; 5.503 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|emu_out[6]                                                                                                                                                                                              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.250     ; 3.244      ;
; 5.527 ; SRAM_DQ[0]  ; sram_access:sram_abc|sram_access_sram:sram|readdata[0]                                                                                                                                                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.266     ; 3.204      ;
; 5.547 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|emu_out[5]                                                                                                                                                                                              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.233     ; 3.217      ;
; 5.547 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|emu_out[9]                                                                                                                                                                                              ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.233     ; 3.217      ;
; 5.549 ; SRAM_DQ[1]  ; sram_access:sram_abc|sram_access_sram:sram|readdata[1]                                                                                                                                                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.265     ; 3.183      ;
; 5.556 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|emu_out[14]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.253     ; 3.188      ;
; 5.556 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|emu_out[20]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.253     ; 3.188      ;
; 5.556 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|emu_out[24]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.253     ; 3.188      ;
; 5.556 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|emu_out[25]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.253     ; 3.188      ;
; 5.556 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|emu_out[30]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.253     ; 3.188      ;
; 5.556 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|emu_out[32]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.253     ; 3.188      ;
; 5.556 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|emu_out[33]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.253     ; 3.188      ;
; 5.556 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|emu_out[37]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.253     ; 3.188      ;
; 5.556 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|emu_out[40]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.253     ; 3.188      ;
; 5.556 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|emu_out[41]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.253     ; 3.188      ;
; 5.557 ; SRAM_DQ[9]  ; sram_access:sram_abc|sram_access_sram:sram|readdata[9]                                                                                                                                                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.263     ; 3.177      ;
; 5.565 ; SRAM_DQ[7]  ; sram_access:sram_abc|sram_access_sram:sram|readdata[7]                                                                                                                                                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.267     ; 3.165      ;
; 5.581 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|emu_out[10]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.238     ; 3.178      ;
; 5.659 ; SRAM_DQ[4]  ; sram_access:sram_abc|sram_access_sram:sram|readdata[4]                                                                                                                                                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.267     ; 3.071      ;
; 5.668 ; SRAM_DQ[15] ; sram_access:sram_abc|sram_access_sram:sram|readdata[15]                                                                                                                                                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.266     ; 3.063      ;
; 5.682 ; SRAM_DQ[13] ; sram_access:sram_abc|sram_access_sram:sram|readdata[13]                                                                                                                                                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.266     ; 3.049      ;
; 5.688 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|e_out[8]                                                                                                                                                                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.284     ; 3.025      ;
; 5.688 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|e_out[9]                                                                                                                                                                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.284     ; 3.025      ;
; 5.688 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|e_out[10]                                                                                                                                                                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.284     ; 3.025      ;
; 5.688 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|e_out[11]                                                                                                                                                                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.284     ; 3.025      ;
; 5.688 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|e_out[12]                                                                                                                                                                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.284     ; 3.025      ;
; 5.688 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|e_out[13]                                                                                                                                                                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.284     ; 3.025      ;
; 5.688 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|e_out[14]                                                                                                                                                                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.284     ; 3.025      ;
; 5.688 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|e_out[15]                                                                                                                                                                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.284     ; 3.025      ;
; 5.688 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|e_out[16]                                                                                                                                                                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.284     ; 3.025      ;
; 5.688 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|e_out[17]                                                                                                                                                                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.284     ; 3.025      ;
; 5.688 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|e_out[18]                                                                                                                                                                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.284     ; 3.025      ;
; 5.688 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|e_out[19]                                                                                                                                                                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.284     ; 3.025      ;
; 5.688 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|e_out[20]                                                                                                                                                                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.284     ; 3.025      ;
; 5.688 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|e_out[21]                                                                                                                                                                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.284     ; 3.025      ;
; 5.688 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|e_out[22]                                                                                                                                                                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.284     ; 3.025      ;
; 5.688 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|e_out[23]                                                                                                                                                                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.284     ; 3.025      ;
; 5.698 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|e_out[24]                                                                                                                                                                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.280     ; 3.019      ;
; 5.698 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|e_out[25]                                                                                                                                                                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.280     ; 3.019      ;
; 5.698 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|e_out[26]                                                                                                                                                                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.280     ; 3.019      ;
; 5.698 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|e_out[27]                                                                                                                                                                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.280     ; 3.019      ;
; 5.698 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|e_out[28]                                                                                                                                                                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.280     ; 3.019      ;
; 5.698 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|e_out[29]                                                                                                                                                                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.280     ; 3.019      ;
; 5.698 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|e_out[30]                                                                                                                                                                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.280     ; 3.019      ;
; 5.698 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|e_out[31]                                                                                                                                                                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.280     ; 3.019      ;
; 5.698 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|e_out[32]                                                                                                                                                                                               ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.280     ; 3.019      ;
; 5.699 ; SRAM_DQ[3]  ; sram_access:sram_abc|sram_access_sram:sram|readdata[3]                                                                                                                                                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.266     ; 3.032      ;
; 5.701 ; SRAM_DQ[6]  ; sram_access:sram_abc|sram_access_sram:sram|readdata[6]                                                                                                                                                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.267     ; 3.029      ;
; 5.705 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|emu_out[13]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.236     ; 3.056      ;
; 5.705 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|emu_out[15]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.236     ; 3.056      ;
; 5.705 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|emu_out[16]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.236     ; 3.056      ;
; 5.705 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|emu_out[17]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.236     ; 3.056      ;
; 5.705 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|emu_out[18]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.236     ; 3.056      ;
; 5.705 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|emu_out[19]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.236     ; 3.056      ;
; 5.705 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|emu_out[21]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.236     ; 3.056      ;
; 5.705 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|emu_out[26]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.236     ; 3.056      ;
; 5.705 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|emu_out[27]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.236     ; 3.056      ;
; 5.705 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|emu_out[28]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.236     ; 3.056      ;
; 5.705 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|emu_out[29]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.236     ; 3.056      ;
; 5.705 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|emu_out[31]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.236     ; 3.056      ;
; 5.705 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|emu_out[35]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.236     ; 3.056      ;
; 5.705 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|emu_out[36]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.236     ; 3.056      ;
; 5.705 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|emu_out[38]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.236     ; 3.056      ;
; 5.705 ; KEY[3]      ; adaptive_fir:adaptive_fir_inst|emu_out[42]                                                                                                                                                                                             ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.236     ; 3.056      ;
; 5.714 ; SRAM_DQ[11] ; sram_access:sram_abc|sram_access_sram:sram|readdata[11]                                                                                                                                                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.266     ; 3.017      ;
; 5.730 ; KEY[3]      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[3] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.269     ; 2.998      ;
; 5.730 ; KEY[3]      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[0] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.269     ; 2.998      ;
; 5.730 ; KEY[3]      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[1] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.269     ; 2.998      ;
; 5.730 ; KEY[3]      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_t9b:rd_ptr_msb|counter_reg_bit[2] ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.269     ; 2.998      ;
; 5.732 ; SRAM_DQ[2]  ; sram_access:sram_abc|sram_access_sram:sram|readdata[2]                                                                                                                                                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.265     ; 3.000      ;
; 5.735 ; KEY[3]      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[16]                                                                                                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.266     ; 2.996      ;
; 5.735 ; KEY[3]      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][8]                                                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.266     ; 2.996      ;
; 5.735 ; KEY[3]      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[15][9]                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.266     ; 2.996      ;
; 5.735 ; KEY[3]      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[15][10]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.266     ; 2.996      ;
; 5.735 ; KEY[3]      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[15][14]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.266     ; 2.996      ;
; 5.735 ; KEY[3]      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[14][14]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.266     ; 2.996      ;
; 5.735 ; KEY[3]      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[15][15]                                                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.266     ; 2.996      ;
; 5.735 ; KEY[3]      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][16]                                                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.266     ; 2.996      ;
; 5.735 ; KEY[3]      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[15]                                                                                                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.266     ; 2.996      ;
; 5.735 ; KEY[3]      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[14]                                                                                                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.266     ; 2.996      ;
; 5.735 ; KEY[3]      ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[13]                                                                                                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.266     ; 2.996      ;
+-------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 41.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                ; altera_reserved_tdo                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -2.676     ; 4.933      ;
; 46.124 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 4.308      ;
; 46.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.457      ; 4.254      ;
; 46.280 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 4.152      ;
; 46.290 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 4.142      ;
; 46.301 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 4.123      ;
; 46.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.464      ; 4.113      ;
; 46.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 4.039      ;
; 46.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 4.022      ;
; 46.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 3.875      ;
; 46.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_5[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.456      ; 3.828      ;
; 46.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 3.691      ;
; 46.755 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.503      ; 3.735      ;
; 46.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_8[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.456      ; 3.618      ;
; 46.903 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 3.511      ;
; 46.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_7[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.456      ; 3.516      ;
; 46.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 3.490      ;
; 46.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 3.475      ;
; 46.960 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 3.469      ;
; 46.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 3.435      ;
; 47.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 3.427      ;
; 47.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 3.419      ;
; 47.016 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.457      ; 3.428      ;
; 47.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 3.411      ;
; 47.023 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.496      ; 3.460      ;
; 47.036 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 3.378      ;
; 47.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 3.370      ;
; 47.089 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 3.325      ;
; 47.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 3.328      ;
; 47.113 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.427      ; 3.301      ;
; 47.167 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 3.243      ;
; 47.172 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 3.258      ;
; 47.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 3.237      ;
; 47.215 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 3.217      ;
; 47.234 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 3.195      ;
; 47.234 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 3.198      ;
; 47.244 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 3.185      ;
; 47.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 3.151      ;
; 47.286 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 3.155      ;
; 47.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[9][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 3.144      ;
; 47.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 3.114      ;
; 47.349 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.500      ; 3.138      ;
; 47.355 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.463      ; 3.095      ;
; 47.367 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.460      ; 3.080      ;
; 47.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 3.039      ;
; 47.464 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.464      ; 2.987      ;
; 47.472 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 2.943      ;
; 47.482 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.464      ; 2.969      ;
; 47.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 2.938      ;
; 47.562 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.463      ; 2.888      ;
; 47.602 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.429      ; 2.814      ;
; 47.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 2.815      ;
; 47.636 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 2.782      ;
; 47.688 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.483      ; 2.782      ;
; 47.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[13]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 2.731      ;
; 47.720 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.476      ; 2.743      ;
; 47.720 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.463      ; 2.730      ;
; 47.725 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.460      ; 2.722      ;
; 47.770 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.481      ; 2.698      ;
; 47.864 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.474      ; 2.597      ;
; 47.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.550      ;
; 47.884 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 2.531      ;
; 47.903 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 2.517      ;
; 47.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.475      ;
; 47.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 2.432      ;
; 48.057 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.369      ;
; 48.057 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 2.366      ;
; 48.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 2.356      ;
; 48.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 2.336      ;
; 48.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.462      ; 2.344      ;
; 48.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.320      ;
; 48.168 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.466      ; 2.285      ;
; 48.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 2.247      ;
; 48.191 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.464      ; 2.260      ;
; 48.222 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.204      ;
; 48.243 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.462      ; 2.206      ;
; 48.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 2.160      ;
; 48.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 2.144      ;
; 48.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 2.135      ;
; 48.295 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.459      ; 2.151      ;
; 48.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 2.070      ;
; 48.377 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 2.050      ;
; 48.394 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[0]                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 2.034      ;
; 48.409 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.462      ; 2.040      ;
; 48.473 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 1.945      ;
; 48.498 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 1.919      ;
; 48.607 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.462      ; 1.842      ;
; 48.627 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.804      ;
; 48.662 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.458      ; 1.783      ;
; 48.672 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.752      ;
; 48.786 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.638      ;
; 48.790 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.458      ; 1.655      ;
; 48.808 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.621      ;
; 48.810 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 1.611      ;
; 48.819 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 1.602      ;
; 48.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.592      ;
; 48.928 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.500      ;
; 48.947 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 1.474      ;
; 49.331 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.098      ;
; 89.916 ; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_7[3]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.087      ; 11.158     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ADB_DCO'                                                                     ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 45.866 ; ADB_D[3]  ; per_a2db_d[3]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.520      ; 4.641      ;
; 46.027 ; ADB_D[6]  ; per_a2db_d[6]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.567      ; 4.527      ;
; 46.262 ; ADB_D[8]  ; per_a2db_d[8]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.572      ; 4.297      ;
; 46.262 ; ADB_D[7]  ; per_a2db_d[7]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.567      ; 4.292      ;
; 46.266 ; ADB_D[1]  ; per_a2db_d[1]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.545      ; 4.266      ;
; 46.270 ; ADB_D[5]  ; per_a2db_d[5]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.553      ; 4.270      ;
; 46.281 ; ADB_D[10] ; per_a2db_d[10] ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.553      ; 4.259      ;
; 46.289 ; ADB_D[9]  ; per_a2db_d[9]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.572      ; 4.270      ;
; 46.328 ; ADB_D[4]  ; per_a2db_d[4]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.545      ; 4.204      ;
; 46.346 ; ADB_D[0]  ; per_a2db_d[0]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.575      ; 4.216      ;
; 46.366 ; ADB_D[11] ; per_a2db_d[11] ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.526      ; 4.147      ;
; 46.394 ; ADB_D[2]  ; per_a2db_d[2]  ; ADB_DCO      ; ADB_DCO     ; 50.000       ; 1.520      ; 4.113      ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ADA_DCO'                                                                     ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 46.215 ; ADA_D[1]  ; per_a2da_d[1]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.544      ; 4.316      ;
; 46.243 ; ADA_D[12] ; per_a2da_d[12] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.537      ; 4.281      ;
; 46.257 ; ADA_D[3]  ; per_a2da_d[3]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.518      ; 4.248      ;
; 46.270 ; ADA_D[2]  ; per_a2da_d[2]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.544      ; 4.261      ;
; 46.282 ; ADA_D[6]  ; per_a2da_d[6]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.523      ; 4.228      ;
; 46.301 ; ADA_D[13] ; per_a2da_d[13] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.541      ; 4.227      ;
; 46.333 ; ADA_D[10] ; per_a2da_d[10] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.523      ; 4.177      ;
; 46.336 ; ADA_D[9]  ; per_a2da_d[9]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.541      ; 4.192      ;
; 46.340 ; ADA_D[5]  ; per_a2da_d[5]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.537      ; 4.184      ;
; 46.351 ; ADA_D[8]  ; per_a2da_d[8]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.544      ; 4.180      ;
; 46.368 ; ADA_D[7]  ; per_a2da_d[7]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.541      ; 4.160      ;
; 46.394 ; ADA_D[4]  ; per_a2da_d[4]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.544      ; 4.137      ;
; 46.419 ; ADA_D[0]  ; per_a2da_d[0]  ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.541      ; 4.109      ;
; 46.424 ; ADA_D[11] ; per_a2da_d[11] ; ADA_DCO      ; ADA_DCO     ; 50.000       ; 1.537      ; 4.100      ;
+--------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'GPIO[8]'                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 90.933 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.001      ; 9.075      ;
; 91.177 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[1] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.119      ; 8.949      ;
; 91.284 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.001      ; 8.724      ;
; 91.326 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[2] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.119      ; 8.800      ;
; 91.416 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.016     ; 8.575      ;
; 91.505 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.141     ; 8.361      ;
; 91.550 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.006     ; 8.451      ;
; 91.566 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 8.417      ;
; 91.653 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.001      ; 8.355      ;
; 91.660 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[1] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.102      ; 8.449      ;
; 91.714 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.141     ; 8.152      ;
; 91.747 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[1] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 8.235      ;
; 91.759 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.001      ; 8.249      ;
; 91.767 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.016     ; 8.224      ;
; 91.809 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[2] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.102      ; 8.300      ;
; 91.810 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[1] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.094      ; 8.291      ;
; 91.844 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[4] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.001      ; 8.164      ;
; 91.856 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.141     ; 8.010      ;
; 91.861 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.141     ; 8.005      ;
; 91.862 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.141     ; 8.004      ;
; 91.882 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[0] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.119      ; 8.244      ;
; 91.896 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[2] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 8.086      ;
; 91.916 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.006     ; 8.085      ;
; 91.917 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 8.066      ;
; 91.943 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.016     ; 8.048      ;
; 91.959 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[2] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.094      ; 8.142      ;
; 92.043 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[0] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[3] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.119      ; 8.083      ;
; 92.109 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 7.874      ;
; 92.131 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[0] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 7.851      ;
; 92.215 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[0] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.102      ; 7.894      ;
; 92.225 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.141     ; 7.641      ;
; 92.232 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 7.751      ;
; 92.242 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[1] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 7.740      ;
; 92.242 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.016     ; 7.749      ;
; 92.245 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[2] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 7.737      ;
; 92.247 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.006     ; 7.754      ;
; 92.307 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 7.676      ;
; 92.308 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.141     ; 7.558      ;
; 92.327 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[4] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.016     ; 7.664      ;
; 92.330 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.006     ; 7.671      ;
; 92.361 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.141     ; 7.505      ;
; 92.381 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[0] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.094      ; 7.720      ;
; 92.392 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 7.591      ;
; 92.416 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[4] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.141     ; 7.450      ;
; 92.432 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[2] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.112      ; 7.687      ;
; 92.452 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[0] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 7.530      ;
; 92.454 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 7.529      ;
; 92.455 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 7.528      ;
; 92.477 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[4] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 7.506      ;
; 92.515 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[4] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.141     ; 7.351      ;
; 92.526 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[3] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.102      ; 7.583      ;
; 92.598 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 7.385      ;
; 92.613 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[3] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 7.369      ;
; 92.643 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[1] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.112      ; 7.476      ;
; 92.676 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[3] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.094      ; 7.425      ;
; 92.726 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[0] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.094      ; 7.375      ;
; 92.802 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[0] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.112      ; 7.317      ;
; 92.809 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[4] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.006     ; 7.192      ;
; 92.837 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[1] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.094      ; 7.264      ;
; 92.840 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[2] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.094      ; 7.261      ;
; 92.899 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 7.084      ;
; 92.929 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 7.054      ;
; 92.954 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 7.029      ;
; 92.966 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 7.017      ;
; 93.000 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 6.983      ;
; 93.012 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 6.971      ;
; 93.019 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 6.964      ;
; 93.108 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[4] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 6.875      ;
; 93.114 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[2] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.094      ; 6.987      ;
; 93.134 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.009     ; 6.864      ;
; 93.135 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 6.848      ;
; 93.201 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.009     ; 6.797      ;
; 93.262 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 6.721      ;
; 93.297 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 6.686      ;
; 93.325 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[1] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.094      ; 6.776      ;
; 93.376 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[3] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.025     ; 6.606      ;
; 93.408 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[3] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.112      ; 6.711      ;
; 93.418 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[5] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.009     ; 6.580      ;
; 93.437 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[5] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.009     ; 6.561      ;
; 93.483 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[1] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.094      ; 6.618      ;
; 93.484 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[0] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.094      ; 6.617      ;
; 93.487 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[4] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 6.496      ;
; 93.491 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[4] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 6.492      ;
; 93.497 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.009     ; 6.501      ;
; 93.536 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[2] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.094      ; 6.565      ;
; 93.553 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[5] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.009     ; 6.445      ;
; 93.555 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 6.428      ;
; 93.715 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[5] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.009     ; 6.283      ;
; 93.718 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[1] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.109      ; 6.398      ;
; 93.722 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[4] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.009     ; 6.276      ;
; 93.762 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[4] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 6.221      ;
; 93.771 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[2] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.109      ; 6.345      ;
; 93.790 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[3] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.009     ; 6.208      ;
; 93.793 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 6.190      ;
; 93.949 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[1] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.094      ; 6.152      ;
; 93.956 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.024     ; 6.027      ;
; 93.961 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[0] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.094      ; 6.140      ;
; 93.971 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[1] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[3] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.094      ; 6.130      ;
; 93.979 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[2] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[3] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; 0.094      ; 6.122      ;
; 94.030 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[4] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7] ; GPIO[8]      ; GPIO[8]     ; 100.000      ; -0.009     ; 5.968      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                 ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.031 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[3]               ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.157      ;
; 0.031 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[0]               ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.157      ;
; 0.031 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[1]               ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.157      ;
; 0.031 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[2]               ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.157      ;
; 0.031 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[4]               ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.157      ;
; 0.035 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]                     ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.160      ;
; 0.035 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]                     ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.160      ;
; 0.035 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]                     ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.160      ;
; 0.035 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]                     ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.160      ;
; 0.035 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]                     ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.160      ;
; 0.045 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]                     ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.161      ;
; 0.045 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]                     ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.161      ;
; 0.045 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]                     ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.161      ;
; 0.045 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]                     ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.161      ;
; 0.045 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]                     ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.161      ;
; 0.045 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]                     ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.161      ;
; 0.045 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]                     ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.161      ;
; 0.045 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]                     ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.161      ;
; 0.045 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]                     ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.161      ;
; 0.045 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]                     ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.161      ;
; 0.045 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]                    ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.161      ;
; 0.076 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[1]              ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.200      ;
; 0.076 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[0]              ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.200      ;
; 0.076 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[2]              ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.200      ;
; 0.076 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[3]              ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.200      ;
; 0.076 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[4]              ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.200      ;
; 0.076 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                         ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.423      ;
; 0.081 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]                      ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.204      ;
; 0.081 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]                      ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.204      ;
; 0.081 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]                      ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.204      ;
; 0.081 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]                      ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.204      ;
; 0.081 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]                      ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.204      ;
; 0.082 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[4]               ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.207      ;
; 0.082 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[0]               ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.207      ;
; 0.082 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[1]               ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.207      ;
; 0.082 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[2]               ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.207      ;
; 0.082 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[3]               ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.207      ;
; 0.090 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                        ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.437      ;
; 0.091 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                        ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.436      ;
; 0.092 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[2]              ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.210      ;
; 0.092 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[0]              ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.210      ;
; 0.092 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[1]              ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.210      ;
; 0.092 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[3]              ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.210      ;
; 0.092 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[4]              ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.210      ;
; 0.092 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[0]               ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.209      ;
; 0.092 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[1]               ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.209      ;
; 0.092 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[3]               ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.209      ;
; 0.092 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[2]               ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.209      ;
; 0.092 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_aa7:usedw_counter|counter_reg_bit[4]               ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.209      ;
; 0.093 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                                        ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_au14:auto_generated|ram_block1a0~porta_datain_reg0                                           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.241      ; 0.438      ;
; 0.097 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 0.443      ;
; 0.098 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[2]                                         ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.222      ;
; 0.101 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[0]                                         ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.225      ;
; 0.105 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[10].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]                    ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.224      ;
; 0.105 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[10].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]                    ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.224      ;
; 0.105 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[10].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]                    ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.224      ;
; 0.105 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[10].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]                    ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.224      ;
; 0.105 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[10].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]                    ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.224      ;
; 0.105 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[10].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]                    ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.224      ;
; 0.105 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[10].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]                    ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.224      ;
; 0.105 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[10].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]                    ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.224      ;
; 0.105 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[10].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]                    ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.224      ;
; 0.105 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[10].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]                    ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.224      ;
; 0.105 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[10].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]                   ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.025      ; 1.224      ;
; 0.109 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 0.455      ;
; 0.110 ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0] ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a5~porta_address_reg0 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 0.456      ;
; 0.116 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|usedw_is_0_dff                                         ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.234      ;
; 0.117 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|rd_ptr_lsb                                             ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.235      ;
; 0.117 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[4]                                         ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.241      ;
; 0.117 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[3]                                         ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.241      ;
; 0.117 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[1]                                         ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 1.241      ;
; 0.117 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]                      ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.234      ;
; 0.117 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]                      ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.234      ;
; 0.117 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]                      ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.234      ;
; 0.117 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[2]                      ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.234      ;
; 0.117 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[3]                      ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.234      ;
; 0.119 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|usedw_is_1_dff                                         ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.237      ;
; 0.120 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]                    ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.236      ;
; 0.120 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]                    ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.236      ;
; 0.120 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]                    ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.236      ;
; 0.120 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]                    ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.236      ;
; 0.120 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]                    ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.236      ;
; 0.120 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]                    ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.236      ;
; 0.120 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]                    ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.236      ;
; 0.120 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]                    ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.236      ;
; 0.120 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]                    ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.236      ;
; 0.120 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]                    ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.236      ;
; 0.120 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][20]                    ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.022      ; 1.236      ;
; 0.121 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|empty_dff                                              ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.239      ;
; 0.121 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|low_addressa[2]                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.236      ;
; 0.124 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][21]                   ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.245      ;
; 0.124 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]                   ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.245      ;
; 0.124 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]                   ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.245      ;
; 0.124 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]                   ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.245      ;
; 0.124 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]                   ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.245      ;
; 0.124 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]                   ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.245      ;
; 0.124 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]                   ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.245      ;
; 0.124 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]                   ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.245      ;
; 0.124 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]                   ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.245      ;
; 0.124 ; KEY[3]                                                                                                                                                                                                                             ; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[15].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][19]                   ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 1.245      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.130 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.204      ; 0.438      ;
; 0.135 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.204      ; 0.443      ;
; 0.138 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.204      ; 0.446      ;
; 0.141 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.204      ; 0.449      ;
; 0.143 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.204      ; 0.451      ;
; 0.151 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.204      ; 0.459      ;
; 0.175 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|altsyncram_nrc2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.204      ; 0.483      ;
; 0.175 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                                                     ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|altsyncram_36d2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.198      ; 0.477      ;
; 0.180 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                         ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                                                ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                  ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                                                        ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                                        ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[2]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                        ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                         ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                  ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                                                ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                      ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                         ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|hold_reg[0]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                     ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                             ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                           ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                          ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                           ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                       ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                              ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                        ; sld_signaltap:temp|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                                                     ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|altsyncram_36d2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.198      ; 0.485      ;
; 0.184 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                                                     ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|altsyncram_36d2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.198      ; 0.486      ;
; 0.185 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                                                     ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|altsyncram_36d2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.198      ; 0.487      ;
; 0.185 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                             ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.313      ;
; 0.185 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.313      ;
; 0.185 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                           ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.313      ;
; 0.185 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                            ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.313      ;
; 0.186 ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                                                     ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|altsyncram_36d2:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.198      ; 0.488      ;
; 0.186 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[3]                                                                                                                       ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                                                                                   ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                                           ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                            ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                            ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                  ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.187 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[2]                                                                                                                                                               ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[3]                                                                                                                       ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                               ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                              ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                              ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                              ; sld_signaltap:CIC_20output_20only|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                                                                                                                  ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]                                                                                        ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[1]                                                                                                                                        ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                              ;
+-------+--------------------------------------------------------------+------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.151 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]  ; FPGA_CLK_B_P           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.524      ; 3.685      ;
; 0.157 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]  ; FPGA_CLK_A_P           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.524      ; 3.691      ;
; 0.161 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]  ; FPGA_CLK_B_N           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.524      ; 3.695      ;
; 0.167 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]  ; FPGA_CLK_A_N           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.524      ; 3.701      ;
; 0.808 ; adaptive_fir:adaptive_fir_inst|emu_out[23]                   ; emu[23]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.241      ; 2.059      ;
; 0.809 ; adaptive_fir:adaptive_fir_inst|emu_out[39]                   ; emu[39]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.242      ; 2.061      ;
; 0.812 ; adaptive_fir:adaptive_fir_inst|emu_out[0]                    ; emu[0]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.220      ; 2.042      ;
; 0.816 ; adaptive_fir:adaptive_fir_inst|emu_out[1]                    ; emu[1]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.232      ; 2.058      ;
; 0.824 ; adaptive_fir:adaptive_fir_inst|e_out[0]                      ; error_adaptive_out[0]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.242      ; 2.076      ;
; 0.826 ; adaptive_fir:adaptive_fir_inst|emu_out[9]                    ; emu[9]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.233      ; 2.069      ;
; 0.828 ; adaptive_fir:adaptive_fir_inst|emu_out[16]                   ; emu[16]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.236      ; 2.074      ;
; 0.832 ; adaptive_fir:adaptive_fir_inst|emu_out[19]                   ; emu[19]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.236      ; 2.078      ;
; 0.845 ; o_sine_p[10]                                                 ; DA[10]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.238      ; 2.093      ;
; 0.847 ; adaptive_fir:adaptive_fir_inst|emu_out[28]                   ; emu[28]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.236      ; 2.093      ;
; 0.849 ; adaptive_fir:adaptive_fir_inst|emu_out[18]                   ; emu[18]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.236      ; 2.095      ;
; 0.852 ; adaptive_fir:adaptive_fir_inst|emu_out[27]                   ; emu[27]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.236      ; 2.098      ;
; 0.854 ; adaptive_fir:adaptive_fir_inst|emu_out[33]                   ; emu[33]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.253      ; 2.117      ;
; 0.854 ; adaptive_fir:adaptive_fir_inst|emu_out[14]                   ; emu[14]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.253      ; 2.117      ;
; 0.855 ; adaptive_fir:adaptive_fir_inst|emu_out[30]                   ; emu[30]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.253      ; 2.118      ;
; 0.860 ; adaptive_fir:adaptive_fir_inst|emu_out[6]                    ; emu[6]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.250      ; 2.120      ;
; 0.863 ; adaptive_fir:adaptive_fir_inst|emu_out[41]                   ; emu[41]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.253      ; 2.126      ;
; 0.866 ; adaptive_fir:adaptive_fir_inst|emu_out[32]                   ; emu[32]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.253      ; 2.129      ;
; 0.870 ; adaptive_fir:adaptive_fir_inst|emu_out[36]                   ; emu[36]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.236      ; 2.116      ;
; 0.871 ; adaptive_fir:adaptive_fir_inst|emu_out[8]                    ; emu[8]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.236      ; 2.117      ;
; 0.872 ; adaptive_fir:adaptive_fir_inst|emu_out[15]                   ; emu[15]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.236      ; 2.118      ;
; 0.883 ; adaptive_fir:adaptive_fir_inst|emu_out[38]                   ; emu[38]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.236      ; 2.129      ;
; 0.885 ; adaptive_fir:adaptive_fir_inst|emu_out[17]                   ; emu[17]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.236      ; 2.131      ;
; 0.886 ; adaptive_fir:adaptive_fir_inst|emu_out[40]                   ; emu[40]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.253      ; 2.149      ;
; 0.886 ; adaptive_fir:adaptive_fir_inst|emu_out[31]                   ; emu[31]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.236      ; 2.132      ;
; 0.887 ; adaptive_fir:adaptive_fir_inst|emu_out[34]                   ; emu[34]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.246      ; 2.143      ;
; 0.887 ; adaptive_fir:adaptive_fir_inst|emu_out[7]                    ; emu[7]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.256      ; 2.153      ;
; 0.888 ; adaptive_fir:adaptive_fir_inst|emu_out[22]                   ; emu[22]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.246      ; 2.144      ;
; 0.896 ; adaptive_fir:adaptive_fir_inst|emu_out[12]                   ; emu[12]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.236      ; 2.142      ;
; 0.901 ; adaptive_fir:adaptive_fir_inst|emu_out[37]                   ; emu[37]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.253      ; 2.164      ;
; 0.904 ; adaptive_fir:adaptive_fir_inst|emu_out[13]                   ; emu[13]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.236      ; 2.150      ;
; 0.908 ; adaptive_fir:adaptive_fir_inst|emu_out[5]                    ; emu[5]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.233      ; 2.151      ;
; 0.912 ; adaptive_fir:adaptive_fir_inst|emu_out[11]                   ; emu[11]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.251      ; 2.173      ;
; 0.917 ; adaptive_fir:adaptive_fir_inst|emu_out[35]                   ; emu[35]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.236      ; 2.163      ;
; 0.920 ; adaptive_fir:adaptive_fir_inst|emu_out[2]                    ; emu[2]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.256      ; 2.186      ;
; 0.921 ; adaptive_fir:adaptive_fir_inst|emu_out[25]                   ; emu[25]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.253      ; 2.184      ;
; 0.923 ; adaptive_fir:adaptive_fir_inst|e_out[11]                     ; error_adaptive_out[11] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.284      ; 2.217      ;
; 0.924 ; adaptive_fir:adaptive_fir_inst|emu_out[26]                   ; emu[26]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.236      ; 2.170      ;
; 0.928 ; adaptive_fir:adaptive_fir_inst|emu_out[21]                   ; emu[21]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.236      ; 2.174      ;
; 0.931 ; adaptive_fir:adaptive_fir_inst|emu_out[4]                    ; emu[4]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.232      ; 2.173      ;
; 0.933 ; adaptive_fir:adaptive_fir_inst|emu_out[29]                   ; emu[29]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.236      ; 2.179      ;
; 0.934 ; adaptive_fir:adaptive_fir_inst|emu_out[24]                   ; emu[24]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.253      ; 2.197      ;
; 0.936 ; o_sine_p[0]                                                  ; DA[0]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.236      ; 2.182      ;
; 0.941 ; o_sine_p[12]                                                 ; DA[12]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.258      ; 2.209      ;
; 0.960 ; o_sine_p[13]                                                 ; DA[13]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.258      ; 2.228      ;
; 0.967 ; adaptive_fir:adaptive_fir_inst|emu_out[42]                   ; emu[42]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.236      ; 2.213      ;
; 0.983 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_OE_N         ; SRAM_OE_N              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.235      ; 2.228      ;
; 0.991 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_LB_N         ; SRAM_LB_N              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.273      ; 2.274      ;
; 1.008 ; o_sine_p[10]                                                 ; DA[3]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.238      ; 2.256      ;
; 1.017 ; o_sine_p[10]                                                 ; DA[6]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.238      ; 2.265      ;
; 1.018 ; o_sine_p[10]                                                 ; DA[7]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.238      ; 2.266      ;
; 1.018 ; o_sine_p[10]                                                 ; DA[2]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.238      ; 2.266      ;
; 1.025 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_WE_N         ; SRAM_WE_N              ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.259      ; 2.294      ;
; 1.045 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[5]  ; SRAM_DQ[5]             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.285      ; 2.340      ;
; 1.048 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[3]      ; SRAM_ADDR[3]           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.299      ; 2.357      ;
; 1.049 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[5]      ; SRAM_ADDR[5]           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.299      ; 2.358      ;
; 1.077 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[3]  ; SRAM_DQ[3]             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.299      ; 2.386      ;
; 1.087 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[17]     ; SRAM_ADDR[17]          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.300      ; 2.397      ;
; 1.095 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[0]      ; SRAM_ADDR[0]           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.283      ; 2.388      ;
; 1.109 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[14]     ; SRAM_ADDR[14]          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.286      ; 2.405      ;
; 1.111 ; adaptive_fir:adaptive_fir_inst|e_out[6]                      ; error_adaptive_out[6]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.290      ; 2.411      ;
; 1.117 ; o_sine_p[11]                                                 ; DA[11]                 ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.251      ; 2.378      ;
; 1.153 ; adaptive_fir:adaptive_fir_inst|y_out[10]                     ; adaptive_out_data[10]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.333      ; 2.496      ;
; 1.153 ; sram_access:sram_abc|sram_access_sram:sram|is_write          ; SRAM_DQ[10]            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.273      ; 2.436      ;
; 1.155 ; o_sine_p[10]                                                 ; DA[8]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.238      ; 2.403      ;
; 1.165 ; sram_access:sram_abc|sram_access_sram:sram|is_write          ; SRAM_DQ[11]            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.273      ; 2.448      ;
; 1.175 ; o_sine_p[10]                                                 ; DA[9]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.238      ; 2.423      ;
; 1.179 ; adaptive_fir:adaptive_fir_inst|e_out[8]                      ; error_adaptive_out[8]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.284      ; 2.473      ;
; 1.193 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[10] ; SRAM_DQ[10]            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.307      ; 2.510      ;
; 1.202 ; adaptive_fir:adaptive_fir_inst|emu_out[20]                   ; emu[20]                ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.253      ; 2.465      ;
; 1.205 ; adaptive_fir:adaptive_fir_inst|e_out[4]                      ; error_adaptive_out[4]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.290      ; 2.505      ;
; 1.206 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[2]      ; SRAM_ADDR[2]           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.300      ; 2.516      ;
; 1.206 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[11] ; SRAM_DQ[11]            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.299      ; 2.515      ;
; 1.217 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[16]     ; SRAM_ADDR[16]          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.300      ; 2.527      ;
; 1.222 ; sram_access:sram_abc|sram_access_sram:sram|is_write          ; SRAM_DQ[6]             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.273      ; 2.505      ;
; 1.222 ; sram_access:sram_abc|sram_access_sram:sram|is_write          ; SRAM_DQ[5]             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.273      ; 2.505      ;
; 1.229 ; sram_access:sram_abc|sram_access_sram:sram|is_write          ; SRAM_DQ[2]             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.273      ; 2.512      ;
; 1.229 ; sram_access:sram_abc|sram_access_sram:sram|is_write          ; SRAM_DQ[3]             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.273      ; 2.512      ;
; 1.252 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[13]     ; SRAM_ADDR[13]          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.286      ; 2.548      ;
; 1.268 ; adaptive_fir:adaptive_fir_inst|e_out[32]                     ; error_adaptive_out[32] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.280      ; 2.558      ;
; 1.272 ; adaptive_fir:adaptive_fir_inst|y_out[20]                     ; adaptive_out_data[20]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.327      ; 2.609      ;
; 1.277 ; ADB_OR                                                       ; LEDG[4]                ; ADB_DCO                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 3.307      ;
; 1.277 ; adaptive_fir:adaptive_fir_inst|e_out[13]                     ; error_adaptive_out[13] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.284      ; 2.571      ;
; 1.290 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[11]     ; SRAM_ADDR[11]          ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.278      ; 2.578      ;
; 1.292 ; ADA_OR                                                       ; LEDG[3]                ; ADA_DCO                                                     ; CLOCK_50    ; 0.000        ; 0.000      ; 3.322      ;
; 1.301 ; adaptive_fir:adaptive_fir_inst|e_out[23]                     ; error_adaptive_out[23] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.284      ; 2.595      ;
; 1.301 ; sram_access:sram_abc|sram_access_sram:sram|is_write          ; SRAM_DQ[12]            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.273      ; 2.584      ;
; 1.313 ; sram_access:sram_abc|sram_access_sram:sram|is_write          ; SRAM_DQ[14]            ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.273      ; 2.596      ;
; 1.313 ; sram_access:sram_abc|sram_access_sram:sram|is_write          ; SRAM_DQ[4]             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.273      ; 2.596      ;
; 1.314 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[7]  ; SRAM_DQ[7]             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.299      ; 2.623      ;
; 1.325 ; sram_access:sram_abc|sram_access_sram:sram|is_write          ; SRAM_DQ[8]             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.273      ; 2.608      ;
; 1.333 ; adaptive_fir:adaptive_fir_inst|y_out[31]                     ; adaptive_out_data[31]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.320      ; 2.663      ;
; 1.333 ; o_sine_p[10]                                                 ; DA[1]                  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.238      ; 2.581      ;
; 1.336 ; sram_access:sram_abc|sram_access_sram:sram|SRAM_ADDR[1]      ; SRAM_ADDR[1]           ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.278      ; 2.624      ;
; 1.343 ; adaptive_fir:adaptive_fir_inst|y_out[14]                     ; adaptive_out_data[14]  ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.327      ; 2.680      ;
; 1.353 ; sram_access:sram_abc|sram_access_sram:sram|writedata_reg[9]  ; SRAM_DQ[9]             ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 0.286      ; 2.649      ;
+-------+--------------------------------------------------------------+------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'GPIO[8]'                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.201 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.307      ;
; 0.207 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0            ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.023      ; 0.314      ;
; 0.298 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.026      ; 0.408      ;
; 0.309 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1            ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                  ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.023      ; 0.416      ;
; 0.310 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdptr_g[5]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.019      ; 0.413      ;
; 0.314 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[3] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.013      ; 0.411      ;
; 0.315 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[4] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.013      ; 0.412      ;
; 0.316 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdptr_g[2]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.013      ; 0.413      ;
; 0.316 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdptr_g[1]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.013      ; 0.413      ;
; 0.318 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.022      ; 0.424      ;
; 0.330 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.023      ; 0.437      ;
; 0.330 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.023      ; 0.437      ;
; 0.332 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.441      ;
; 0.333 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.442      ;
; 0.335 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdptr_g[1]                                           ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.462      ;
; 0.351 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.026      ; 0.461      ;
; 0.356 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.052      ; 0.492      ;
; 0.361 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 0.469      ;
; 0.378 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 0.507      ;
; 0.395 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 0.503      ;
; 0.396 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 0.504      ;
; 0.396 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.026      ; 0.506      ;
; 0.400 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[8] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.019      ; 0.503      ;
; 0.406 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.017      ; 0.507      ;
; 0.445 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.017      ; 0.546      ;
; 0.462 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdptr_g[0]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.037      ; 0.583      ;
; 0.469 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.023      ; 0.576      ;
; 0.474 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[6] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.019      ; 0.577      ;
; 0.475 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[5] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.013      ; 0.572      ;
; 0.475 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdptr_g[3]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.013      ; 0.572      ;
; 0.476 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.023      ; 0.583      ;
; 0.477 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdptr_g[4]                                           ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.019      ; 0.580      ;
; 0.478 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.052      ; 0.614      ;
; 0.485 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdptr_g[5]                                           ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.069      ; 0.638      ;
; 0.487 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdptr_g[2]                                           ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.614      ;
; 0.498 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a1            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.026      ; 0.608      ;
; 0.507 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[7] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 0.635      ;
; 0.509 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|sub_parity2a0            ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.017      ; 0.610      ;
; 0.509 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[8] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.019      ; 0.612      ;
; 0.512 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 0.641      ;
; 0.549 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 0.678      ;
; 0.557 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 0.686      ;
; 0.591 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdptr_g[3]                                           ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.718      ;
; 0.607 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 0.715      ;
; 0.608 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.717      ;
; 0.613 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.722      ;
; 0.620 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.729      ;
; 0.620 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.062      ; 0.766      ;
; 0.622 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.731      ;
; 0.624 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit1                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[1] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; -0.079     ; 0.629      ;
; 0.632 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.089      ; 0.805      ;
; 0.637 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.089      ; 0.810      ;
; 0.637 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdptr_g[6]                                           ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.069      ; 0.790      ;
; 0.644 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 0.772      ;
; 0.653 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[7] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 0.785      ;
; 0.667 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 0.796      ;
; 0.675 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.052      ; 0.811      ;
; 0.676 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[2] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.070      ; 0.830      ;
; 0.680 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.044      ; 0.808      ;
; 0.685 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 0.814      ;
; 0.688 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[2]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.052      ; 0.824      ;
; 0.691 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[1]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 0.799      ;
; 0.698 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 0.827      ;
; 0.701 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[7] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[4]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 0.833      ;
; 0.703 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.052      ; 0.839      ;
; 0.716 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.052      ; 0.852      ;
; 0.718 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.062      ; 0.864      ;
; 0.739 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdptr_g[7]                                           ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.069      ; 0.892      ;
; 0.741 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.850      ;
; 0.742 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.089      ; 0.915      ;
; 0.759 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[4]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.025      ; 0.868      ;
; 0.768 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.065      ; 0.917      ;
; 0.771 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdptr_g[0]                                           ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.043      ; 0.898      ;
; 0.773 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.065      ; 0.922      ;
; 0.774 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.062      ; 0.920      ;
; 0.781 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|cntr_pld:cntr_b|counter_reg_bit0                     ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[0] ; GPIO[8]      ; GPIO[8]     ; 0.000        ; -0.104     ; 0.761      ;
; 0.790 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[7] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 0.922      ;
; 0.790 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[4]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.089      ; 0.963      ;
; 0.792 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[7] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 0.924      ;
; 0.795 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.024      ; 0.903      ;
; 0.806 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.052      ; 0.942      ;
; 0.810 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[7] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[1]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.171      ; 1.065      ;
; 0.817 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[7]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 0.946      ;
; 0.820 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[8] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.089      ; 0.993      ;
; 0.835 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[3]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.045      ; 0.964      ;
; 0.861 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[6] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[5]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.089      ; 1.034      ;
; 0.863 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[7] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.048      ; 0.995      ;
; 0.871 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[0]             ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[5]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.062      ; 1.017      ;
; 0.878 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_lsb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[8]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.065      ; 1.027      ;
; 0.882 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[8] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[7]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.089      ; 1.055      ;
; 0.885 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|address_stall_emulator_b[8] ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.089      ; 1.058      ;
; 0.886 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|parity1                  ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|a_graycounter_rn6:rdptr_g1p|counter3a[6]             ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.062      ; 1.032      ;
; 0.890 ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|rdemp_eq_comp_msb_aeb                                ; FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qhj1:auto_generated|altsyncram_g761:fifo_ram|rd_data_out_latch[6]        ; GPIO[8]      ; GPIO[8]     ; 0.000        ; 0.056      ; 1.030      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ADA_DCO'                                                                     ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 0.472 ; ADA_D[0]  ; per_a2da_d[0]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.601      ; 3.157      ;
; 0.496 ; ADA_D[11] ; per_a2da_d[11] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.597      ; 3.177      ;
; 0.504 ; ADA_D[4]  ; per_a2da_d[4]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.605      ; 3.193      ;
; 0.516 ; ADA_D[7]  ; per_a2da_d[7]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.601      ; 3.201      ;
; 0.544 ; ADA_D[8]  ; per_a2da_d[8]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.605      ; 3.233      ;
; 0.547 ; ADA_D[9]  ; per_a2da_d[9]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.601      ; 3.232      ;
; 0.558 ; ADA_D[13] ; per_a2da_d[13] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.601      ; 3.243      ;
; 0.567 ; ADA_D[5]  ; per_a2da_d[5]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.597      ; 3.248      ;
; 0.608 ; ADA_D[6]  ; per_a2da_d[6]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.582      ; 3.274      ;
; 0.612 ; ADA_D[3]  ; per_a2da_d[3]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.577      ; 3.273      ;
; 0.618 ; ADA_D[10] ; per_a2da_d[10] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.582      ; 3.284      ;
; 0.620 ; ADA_D[12] ; per_a2da_d[12] ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.597      ; 3.301      ;
; 0.632 ; ADA_D[1]  ; per_a2da_d[1]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.605      ; 3.321      ;
; 0.639 ; ADA_D[2]  ; per_a2da_d[2]  ; ADA_DCO      ; ADA_DCO     ; 0.000        ; 1.605      ; 3.328      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ADB_DCO'                                                                     ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 0.524 ; ADB_D[2]  ; per_a2db_d[2]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.579      ; 3.187      ;
; 0.533 ; ADB_D[11] ; per_a2db_d[11] ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.585      ; 3.202      ;
; 0.543 ; ADB_D[0]  ; per_a2db_d[0]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.636      ; 3.263      ;
; 0.551 ; ADB_D[4]  ; per_a2db_d[4]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.605      ; 3.240      ;
; 0.566 ; ADB_D[9]  ; per_a2db_d[9]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.633      ; 3.283      ;
; 0.585 ; ADB_D[8]  ; per_a2db_d[8]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.633      ; 3.302      ;
; 0.603 ; ADB_D[1]  ; per_a2db_d[1]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.605      ; 3.292      ;
; 0.605 ; ADB_D[10] ; per_a2db_d[10] ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.614      ; 3.303      ;
; 0.605 ; ADB_D[7]  ; per_a2db_d[7]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.628      ; 3.317      ;
; 0.620 ; ADB_D[5]  ; per_a2db_d[5]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.614      ; 3.318      ;
; 0.840 ; ADB_D[6]  ; per_a2db_d[6]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.628      ; 3.552      ;
; 0.997 ; ADB_D[3]  ; per_a2db_d[3]  ; ADB_DCO      ; ADB_DCO     ; 0.000        ; 1.579      ; 3.660      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                    ;
+-------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                               ; Launch Clock ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+
; 3.876 ; KEY[3]    ; a2da_data[10]                                         ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.271     ; 4.850      ;
; 3.876 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][4]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.271     ; 4.850      ;
; 3.876 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][4]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.271     ; 4.850      ;
; 3.876 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[9][4]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.271     ; 4.850      ;
; 3.876 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][4]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.271     ; 4.850      ;
; 3.876 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][4]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.271     ; 4.850      ;
; 3.876 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][4]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.271     ; 4.850      ;
; 3.876 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][4]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.271     ; 4.850      ;
; 3.876 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[10]                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.271     ; 4.850      ;
; 3.894 ; KEY[3]    ; a2da_data[0]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.248     ; 4.855      ;
; 3.894 ; KEY[3]    ; a2da_data[11]                                         ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.248     ; 4.855      ;
; 3.894 ; KEY[3]    ; a2db_data[6]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.248     ; 4.855      ;
; 3.894 ; KEY[3]    ; a2db_data[7]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.248     ; 4.855      ;
; 3.894 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[11]                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.248     ; 4.855      ;
; 3.894 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[0]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.248     ; 4.855      ;
; 3.973 ; KEY[3]    ; a2db_data[5]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.245     ; 4.779      ;
; 3.973 ; KEY[3]    ; a2db_data[8]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.245     ; 4.779      ;
; 3.973 ; KEY[3]    ; a2db_data[9]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.245     ; 4.779      ;
; 3.973 ; KEY[3]    ; a2db_data[10]                                         ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.245     ; 4.779      ;
; 3.990 ; KEY[3]    ; a2da_data[2]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.257     ; 4.750      ;
; 3.990 ; KEY[3]    ; a2da_data[4]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.257     ; 4.750      ;
; 3.990 ; KEY[3]    ; a2da_data[8]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.257     ; 4.750      ;
; 3.990 ; KEY[3]    ; a2da_data[1]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.257     ; 4.750      ;
; 3.990 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[8]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.257     ; 4.750      ;
; 3.990 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[4]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.257     ; 4.750      ;
; 4.068 ; KEY[3]    ; a2da_data[7]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.261     ; 4.668      ;
; 4.068 ; KEY[3]    ; a2da_data[9]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.261     ; 4.668      ;
; 4.068 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[7]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.261     ; 4.668      ;
; 4.068 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[9]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.261     ; 4.668      ;
; 4.068 ; KEY[3]    ; a2da_data[13]                                         ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.261     ; 4.668      ;
; 4.068 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[13]                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.261     ; 4.668      ;
; 4.129 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][0]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.280     ; 4.588      ;
; 4.129 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][0]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.280     ; 4.588      ;
; 4.129 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][0]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.280     ; 4.588      ;
; 4.129 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][0]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.280     ; 4.588      ;
; 4.129 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][0]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.280     ; 4.588      ;
; 4.129 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][0]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.280     ; 4.588      ;
; 4.129 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][0]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.280     ; 4.588      ;
; 4.129 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[9][0]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.280     ; 4.588      ;
; 4.129 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][0]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.280     ; 4.588      ;
; 4.129 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][0]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.280     ; 4.588      ;
; 4.129 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][0]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.280     ; 4.588      ;
; 4.129 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][0]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.280     ; 4.588      ;
; 4.149 ; KEY[3]    ; a2db_data[4]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.260     ; 4.588      ;
; 4.149 ; KEY[3]    ; a2db_data[1]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.260     ; 4.588      ;
; 4.149 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][10]~_Duplicate_3 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.260     ; 4.588      ;
; 4.149 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[1]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.260     ; 4.588      ;
; 4.149 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_14[7]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.260     ; 4.588      ;
; 4.164 ; KEY[3]    ; a2da_data[5]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.258     ; 4.575      ;
; 4.164 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[5]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.258     ; 4.575      ;
; 4.164 ; KEY[3]    ; a2da_data[12]                                         ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.258     ; 4.575      ;
; 4.164 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[12]                  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.258     ; 4.575      ;
; 4.164 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[10]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.258     ; 4.575      ;
; 4.164 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_7[4]                 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.258     ; 4.575      ;
; 4.164 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_12[7]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.258     ; 4.575      ;
; 4.164 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_12[6]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.258     ; 4.575      ;
; 4.190 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][10]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.279     ; 4.528      ;
; 4.190 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][10]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.279     ; 4.528      ;
; 4.190 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][10]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.279     ; 4.528      ;
; 4.190 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][10]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.279     ; 4.528      ;
; 4.190 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][10]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.279     ; 4.528      ;
; 4.190 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][10]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.279     ; 4.528      ;
; 4.190 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][10]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.279     ; 4.528      ;
; 4.190 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[9][10]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.279     ; 4.528      ;
; 4.190 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][10]~_Duplicate_3 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.279     ; 4.528      ;
; 4.190 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][10]~_Duplicate_3 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.279     ; 4.528      ;
; 4.190 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][10]~_Duplicate_3 ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.279     ; 4.528      ;
; 4.199 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[2][8]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.256     ; 4.542      ;
; 4.199 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][8]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.256     ; 4.542      ;
; 4.199 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][8]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.256     ; 4.542      ;
; 4.199 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][8]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.256     ; 4.542      ;
; 4.199 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][8]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.256     ; 4.542      ;
; 4.199 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][8]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.256     ; 4.542      ;
; 4.199 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][8]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.256     ; 4.542      ;
; 4.199 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[9][8]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.256     ; 4.542      ;
; 4.199 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][8]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.256     ; 4.542      ;
; 4.199 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][8]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.256     ; 4.542      ;
; 4.199 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][8]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.256     ; 4.542      ;
; 4.202 ; KEY[3]    ; a2db_data[2]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.287     ; 4.508      ;
; 4.202 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[3][2]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.287     ; 4.508      ;
; 4.202 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[4][2]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.287     ; 4.508      ;
; 4.202 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][2]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.287     ; 4.508      ;
; 4.202 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][2]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.287     ; 4.508      ;
; 4.202 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][2]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.287     ; 4.508      ;
; 4.202 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][2]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.287     ; 4.508      ;
; 4.202 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[9][2]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.287     ; 4.508      ;
; 4.202 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_10[7]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.287     ; 4.508      ;
; 4.202 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|f_10[4]                ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.287     ; 4.508      ;
; 4.283 ; KEY[3]    ; a2da_data[6]                                          ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.252     ; 4.462      ;
; 4.283 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[5][9]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.252     ; 4.462      ;
; 4.283 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[6][9]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.252     ; 4.462      ;
; 4.283 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[7][9]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.252     ; 4.462      ;
; 4.283 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[8][9]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.252     ; 4.462      ;
; 4.283 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[9][9]~_Duplicate_3   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.252     ; 4.462      ;
; 4.283 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[10][9]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.252     ; 4.462      ;
; 4.283 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[11][9]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.252     ; 4.462      ;
; 4.283 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[12][9]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.252     ; 4.462      ;
; 4.283 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[13][9]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.252     ; 4.462      ;
; 4.283 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|x[14][9]~_Duplicate_3  ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.252     ; 4.462      ;
; 4.283 ; KEY[3]    ; adaptive_fir:adaptive_fir_inst|d[6]                   ; CLOCK_50     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.252     ; 4.462      ;
+-------+-----------+-------------------------------------------------------+--------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ADA_DCO'                                                                 ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 5.650 ; KEY[3]    ; per_a2da_d[10] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.523      ; 4.850      ;
; 5.650 ; KEY[3]    ; per_a2da_d[6]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.523      ; 4.850      ;
; 5.771 ; KEY[3]    ; per_a2da_d[2]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.544      ; 4.750      ;
; 5.771 ; KEY[3]    ; per_a2da_d[4]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.544      ; 4.750      ;
; 5.771 ; KEY[3]    ; per_a2da_d[8]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.544      ; 4.750      ;
; 5.771 ; KEY[3]    ; per_a2da_d[1]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.544      ; 4.750      ;
; 5.850 ; KEY[3]    ; per_a2da_d[7]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.541      ; 4.668      ;
; 5.850 ; KEY[3]    ; per_a2da_d[9]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.541      ; 4.668      ;
; 5.850 ; KEY[3]    ; per_a2da_d[13] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.541      ; 4.668      ;
; 5.939 ; KEY[3]    ; per_a2da_d[5]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.537      ; 4.575      ;
; 5.939 ; KEY[3]    ; per_a2da_d[11] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.537      ; 4.575      ;
; 5.939 ; KEY[3]    ; per_a2da_d[12] ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.537      ; 4.575      ;
; 5.967 ; KEY[3]    ; per_a2da_d[3]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.518      ; 4.528      ;
; 5.976 ; KEY[3]    ; per_a2da_d[0]  ; CLOCK_50     ; ADA_DCO     ; 10.000       ; 1.541      ; 4.542      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ADB_DCO'                                                                 ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 5.689 ; KEY[3]    ; per_a2db_d[6]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.567      ; 4.855      ;
; 5.689 ; KEY[3]    ; per_a2db_d[7]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.567      ; 4.855      ;
; 5.770 ; KEY[3]    ; per_a2db_d[8]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.572      ; 4.779      ;
; 5.770 ; KEY[3]    ; per_a2db_d[9]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.572      ; 4.779      ;
; 5.915 ; KEY[3]    ; per_a2db_d[11] ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.526      ; 4.588      ;
; 5.934 ; KEY[3]    ; per_a2db_d[4]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.545      ; 4.588      ;
; 5.934 ; KEY[3]    ; per_a2db_d[1]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.545      ; 4.588      ;
; 5.969 ; KEY[3]    ; per_a2db_d[0]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.575      ; 4.583      ;
; 5.989 ; KEY[3]    ; per_a2db_d[3]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.520      ; 4.508      ;
; 5.989 ; KEY[3]    ; per_a2db_d[2]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.520      ; 4.508      ;
; 6.068 ; KEY[3]    ; per_a2db_d[5]  ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.553      ; 4.462      ;
; 6.068 ; KEY[3]    ; per_a2db_d[10] ; CLOCK_50     ; ADB_DCO     ; 10.000       ; 1.553      ; 4.462      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 95.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_6[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.319      ;
; 95.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.319      ;
; 95.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.319      ;
; 95.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.319      ;
; 95.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.319      ;
; 95.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 4.319      ;
; 95.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 4.320      ;
; 95.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.303      ;
; 95.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.305      ;
; 95.639 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 4.303      ;
; 95.642 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 4.317      ;
; 95.642 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[7][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 4.317      ;
; 95.642 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 4.321      ;
; 95.642 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 4.321      ;
; 95.642 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 4.321      ;
; 95.642 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 4.321      ;
; 95.642 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 4.321      ;
; 95.642 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 4.321      ;
; 95.642 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 4.321      ;
; 95.642 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 4.321      ;
; 95.642 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 4.321      ;
; 95.642 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 4.321      ;
; 95.642 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 4.321      ;
; 95.642 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 4.321      ;
; 95.642 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 4.317      ;
; 95.642 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[7][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 4.317      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 4.315      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 4.315      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[6][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 4.315      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 4.318      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 4.318      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 4.318      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 4.318      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 4.322      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 4.322      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 4.322      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 4.322      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 4.318      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 4.318      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 4.318      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 4.318      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 4.318      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 4.318      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 4.318      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 4.317      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 4.318      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 4.318      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 4.316      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 4.316      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 4.316      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[8][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 4.316      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 4.319      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 4.319      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 4.319      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 4.316      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 4.316      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 4.316      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[8][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 4.316      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 4.316      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 4.316      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 4.316      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 4.316      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 4.322      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 4.322      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 4.322      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 4.322      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 4.318      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 4.318      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 4.316      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 4.315      ;
; 95.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[6][2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 4.316      ;
; 95.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 4.317      ;
; 95.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 4.317      ;
; 95.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 4.317      ;
; 95.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 4.317      ;
; 95.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 4.305      ;
; 95.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 4.305      ;
; 95.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 4.305      ;
; 95.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 4.305      ;
; 95.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 4.317      ;
; 95.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 4.317      ;
; 95.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 4.314      ;
; 95.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 4.314      ;
; 95.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 4.314      ;
; 95.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 4.314      ;
; 95.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 4.317      ;
; 95.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 4.317      ;
; 95.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 4.317      ;
; 95.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 4.317      ;
; 95.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 4.317      ;
; 95.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 4.305      ;
; 95.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 4.305      ;
; 95.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 4.305      ;
; 95.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 4.305      ;
; 95.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 4.305      ;
; 95.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 4.305      ;
; 95.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_4[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 4.303      ;
; 95.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_7[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 4.303      ;
; 95.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_8[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 4.303      ;
; 95.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_5[3]                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 4.303      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                       ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.120 ; KEY[3]                                                                                                                                                                                                                                                                            ; o_sine_p[0]                                                                                                                                                                                                                   ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.023      ; 1.237      ;
; 0.233 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_10[12]                                                                                                                                                                                       ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.016      ; 1.343      ;
; 0.233 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_10[11]                                                                                                                                                                                       ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.016      ; 1.343      ;
; 0.233 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_8[11]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.016      ; 1.343      ;
; 0.233 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_0[15]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.016      ; 1.343      ;
; 0.233 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_0[14]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.016      ; 1.343      ;
; 0.233 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_0[13]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.016      ; 1.343      ;
; 0.233 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_0[12]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.016      ; 1.343      ;
; 0.233 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_0[11]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.016      ; 1.343      ;
; 0.262 ; KEY[3]                                                                                                                                                                                                                                                                            ; o_sine_p[10]                                                                                                                                                                                                                  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.021      ; 1.377      ;
; 0.389 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][11]~_Duplicate_1                                                                                                                                                                          ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.029     ; 1.247      ;
; 0.389 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][10]~_Duplicate_1                                                                                                                                                                          ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.029     ; 1.247      ;
; 0.389 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][9]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.029     ; 1.247      ;
; 0.389 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][8]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.029     ; 1.247      ;
; 0.389 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][7]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.029     ; 1.247      ;
; 0.389 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][6]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.029     ; 1.247      ;
; 0.389 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][5]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.029     ; 1.247      ;
; 0.389 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][4]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.029     ; 1.247      ;
; 0.389 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][3]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.029     ; 1.247      ;
; 0.389 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][2]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.029     ; 1.247      ;
; 0.389 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][1]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.029     ; 1.247      ;
; 0.389 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][0]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.029     ; 1.247      ;
; 0.420 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_10[13]                                                                                                                                                                                       ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.005     ; 1.509      ;
; 0.427 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_10[15]                                                                                                                                                                                       ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.013     ; 1.508      ;
; 0.427 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_10[14]                                                                                                                                                                                       ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.013     ; 1.508      ;
; 0.432 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[0][9]~_Duplicate_3                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.555      ;
; 0.432 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[0][8]~_Duplicate_3                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.555      ;
; 0.460 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_8[12]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.011     ; 1.543      ;
; 0.470 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_12[10]                                                                                                                                                                                       ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 1.583      ;
; 0.470 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_0[10]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 1.583      ;
; 0.470 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_0[9]                                                                                                                                                                                         ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 1.583      ;
; 0.470 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_0[8]                                                                                                                                                                                         ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.019      ; 1.583      ;
; 0.472 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_4[9]                                                                                                                                                                                         ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 1.583      ;
; 0.472 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_1[4]                                                                                                                                                                                         ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 1.583      ;
; 0.478 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][0]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 1.592      ;
; 0.478 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][1]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 1.592      ;
; 0.478 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][2]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 1.592      ;
; 0.478 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][3]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 1.592      ;
; 0.478 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][4]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 1.592      ;
; 0.478 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][5]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 1.592      ;
; 0.478 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][6]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 1.592      ;
; 0.478 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][7]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 1.592      ;
; 0.478 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][8]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 1.592      ;
; 0.478 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][9]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 1.592      ;
; 0.478 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][10]~_Duplicate_1                                                                                                                                                                          ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 1.592      ;
; 0.478 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][11]~_Duplicate_1                                                                                                                                                                          ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 1.592      ;
; 0.478 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][12]~_Duplicate_1                                                                                                                                                                          ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 1.592      ;
; 0.478 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][13]~_Duplicate_1                                                                                                                                                                          ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 1.592      ;
; 0.478 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][14]~_Duplicate_1                                                                                                                                                                          ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 1.592      ;
; 0.478 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f[0][15]~_Duplicate_1                                                                                                                                                                          ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.020      ; 1.592      ;
; 0.487 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[2][1]~_Duplicate_3                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.006     ; 1.575      ;
; 0.488 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6] ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.612      ;
; 0.495 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[2][11]~_Duplicate_3                                                                                                                                                                          ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.004     ; 1.585      ;
; 0.541 ; KEY[3]                                                                                                                                                                                                                                                                            ; o_sine_p[11]                                                                                                                                                                                                                  ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.007      ; 1.642      ;
; 0.561 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][11]~_Duplicate_2                                                                                                                                                                          ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.029     ; 1.419      ;
; 0.561 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][10]~_Duplicate_2                                                                                                                                                                          ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.029     ; 1.419      ;
; 0.561 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][9]~_Duplicate_2                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.029     ; 1.419      ;
; 0.561 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][8]~_Duplicate_2                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.029     ; 1.419      ;
; 0.561 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][7]~_Duplicate_2                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.029     ; 1.419      ;
; 0.561 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][6]~_Duplicate_2                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.029     ; 1.419      ;
; 0.561 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][5]~_Duplicate_2                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.029     ; 1.419      ;
; 0.561 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][4]~_Duplicate_2                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.029     ; 1.419      ;
; 0.561 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][3]~_Duplicate_2                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.029     ; 1.419      ;
; 0.561 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][2]~_Duplicate_2                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.029     ; 1.419      ;
; 0.561 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][1]~_Duplicate_2                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.029     ; 1.419      ;
; 0.561 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[6][0]~_Duplicate_2                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.029     ; 1.419      ;
; 0.570 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[0][10]~_Duplicate_3                                                                                                                                                                          ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.688      ;
; 0.570 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[0][0]~_Duplicate_3                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.688      ;
; 0.589 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_4[10]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.001     ; 1.682      ;
; 0.591 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[0][5]~_Duplicate_3                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.024      ; 1.709      ;
; 0.591 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[9][11]~_Duplicate_1                                                                                                                                                                          ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 1.441      ;
; 0.591 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[9][10]~_Duplicate_1                                                                                                                                                                          ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 1.441      ;
; 0.591 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[9][9]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 1.441      ;
; 0.591 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[9][8]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 1.441      ;
; 0.591 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[9][7]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 1.441      ;
; 0.591 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[9][6]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 1.441      ;
; 0.591 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[9][5]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 1.441      ;
; 0.591 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[9][4]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 1.441      ;
; 0.591 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[9][3]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 1.441      ;
; 0.591 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[9][2]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 1.441      ;
; 0.591 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[9][1]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 1.441      ;
; 0.591 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[9][0]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.037     ; 1.441      ;
; 0.597 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[2][11]~_Duplicate_1                                                                                                                                                                          ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.040     ; 1.444      ;
; 0.597 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[2][10]~_Duplicate_1                                                                                                                                                                          ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.040     ; 1.444      ;
; 0.597 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[2][9]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.040     ; 1.444      ;
; 0.597 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[2][8]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.040     ; 1.444      ;
; 0.597 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[2][7]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.040     ; 1.444      ;
; 0.597 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[2][6]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.040     ; 1.444      ;
; 0.597 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[2][5]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.040     ; 1.444      ;
; 0.597 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[2][4]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.040     ; 1.444      ;
; 0.597 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[2][3]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.040     ; 1.444      ;
; 0.597 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[2][2]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.040     ; 1.444      ;
; 0.597 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[2][1]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.040     ; 1.444      ;
; 0.597 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[2][0]~_Duplicate_1                                                                                                                                                                           ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.040     ; 1.444      ;
; 0.598 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|x[1][10]~_Duplicate_3                                                                                                                                                                          ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.008     ; 1.684      ;
; 0.598 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_9[9]                                                                                                                                                                                         ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.008     ; 1.684      ;
; 0.598 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_8[10]                                                                                                                                                                                        ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.008     ; 1.684      ;
; 0.599 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_4[8]                                                                                                                                                                                         ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.000      ; 1.693      ;
; 0.599 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_4[7]                                                                                                                                                                                         ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.000      ; 1.693      ;
; 0.599 ; KEY[3]                                                                                                                                                                                                                                                                            ; adaptive_fir:adaptive_fir_inst|f_4[6]                                                                                                                                                                                         ; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.000      ; 1.693      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.561 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.687      ;
; 0.561 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.687      ;
; 0.561 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.687      ;
; 0.561 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.687      ;
; 0.561 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.687      ;
; 0.561 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.687      ;
; 0.561 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.687      ;
; 0.561 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.687      ;
; 0.561 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.687      ;
; 0.561 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[4]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.687      ;
; 0.561 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[6]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.687      ;
; 0.561 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[5]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.687      ;
; 0.561 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.687      ;
; 0.657 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.781      ;
; 0.657 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.781      ;
; 0.657 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.781      ;
; 0.657 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.781      ;
; 0.657 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.781      ;
; 0.657 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.781      ;
; 0.657 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.781      ;
; 0.657 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.781      ;
; 0.657 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[3]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.781      ;
; 0.657 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[2]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.781      ;
; 0.657 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[1]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.781      ;
; 0.657 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.781      ;
; 0.657 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[4]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.781      ;
; 0.657 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[6]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.781      ;
; 0.657 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[7]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.781      ;
; 0.657 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[5]                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.781      ;
; 0.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.823      ;
; 0.705 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.826      ;
; 0.738 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.854      ;
; 0.738 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[7]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.854      ;
; 0.738 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[6]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.854      ;
; 0.738 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[4]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.854      ;
; 0.738 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[3]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.854      ;
; 0.738 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.854      ;
; 0.738 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.854      ;
; 0.738 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.854      ;
; 0.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.943      ;
; 0.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.943      ;
; 0.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.943      ;
; 0.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.943      ;
; 0.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.943      ;
; 0.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.943      ;
; 0.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.943      ;
; 0.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.943      ;
; 0.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.943      ;
; 0.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.943      ;
; 0.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.943      ;
; 0.824 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.943      ;
; 0.825 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.951      ;
; 0.825 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[7]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.951      ;
; 0.833 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.947      ;
; 0.833 ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                            ; sram_access:sram_abc|sram_access_jtag_master:jtag_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_valid_buffer                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.947      ;
; 0.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.058      ;
; 0.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.058      ;
; 0.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.058      ;
; 0.934 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.060      ;
; 0.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.099      ;
; 0.949 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.077      ;
; 0.980 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][3]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.087      ;
; 0.980 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][3]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.087      ;
; 0.980 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][3]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 1.087      ;
; 1.011 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_6[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 1.120      ;
; 1.023 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.144      ;
; 1.025 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.151      ;
; 1.025 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.151      ;
; 1.025 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.151      ;
; 1.025 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.151      ;
; 1.045 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.184      ;
; 1.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][4]                      ; ROM_buffer_tap:buffer_control_inst|altsyncram:altsyncram_component|altsyncram_1ib1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.199      ;
; 1.103 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.227      ;
; 1.103 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.227      ;
; 1.103 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.227      ;
; 1.109 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.235      ;
; 1.109 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.235      ;
; 1.109 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.235      ;
; 1.109 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.235      ;
; 1.109 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.235      ;
; 1.109 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.235      ;
; 1.133 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.274      ;
; 1.133 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.274      ;
; 1.133 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.274      ;
; 1.133 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[4]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.274      ;
; 1.133 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[5]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.274      ;
; 1.133 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[6]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.274      ;
; 1.133 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[7]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.274      ;
; 1.133 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[8]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.274      ;
; 1.133 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[9]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.274      ;
; 1.133 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[10]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.274      ;
; 1.133 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[11]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.274      ;
; 1.133 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; p_sine:p_sine_inst|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.274      ;
; 1.157 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; ROM_delta_control:delta_control_inst|altsyncram:altsyncram_component|altsyncram_cmb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.278      ;
; 1.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.508      ;
; 1.359 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.508      ;
; 1.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|bypass_reg                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.688      ;
; 1.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.809      ;
; 1.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[2]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.809      ;
; 1.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; a2d_data_a:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.809      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ADB_DCO'                                                                  ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 0.781 ; KEY[3]    ; per_a2db_d[5]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.614      ; 3.509      ;
; 0.781 ; KEY[3]    ; per_a2db_d[10] ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.614      ; 3.509      ;
; 0.859 ; KEY[3]    ; per_a2db_d[3]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.579      ; 3.552      ;
; 0.859 ; KEY[3]    ; per_a2db_d[2]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.579      ; 3.552      ;
; 0.877 ; KEY[3]    ; per_a2db_d[0]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.636      ; 3.627      ;
; 0.883 ; KEY[3]    ; per_a2db_d[4]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.605      ; 3.602      ;
; 0.883 ; KEY[3]    ; per_a2db_d[1]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.605      ; 3.602      ;
; 0.916 ; KEY[3]    ; per_a2db_d[11] ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.585      ; 3.615      ;
; 0.944 ; KEY[3]    ; per_a2db_d[8]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.633      ; 3.691      ;
; 0.944 ; KEY[3]    ; per_a2db_d[9]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.633      ; 3.691      ;
; 1.003 ; KEY[3]    ; per_a2db_d[6]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.628      ; 3.745      ;
; 1.003 ; KEY[3]    ; per_a2db_d[7]  ; CLOCK_50     ; ADB_DCO     ; 0.000        ; 1.628      ; 3.745      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ADA_DCO'                                                                  ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+
; 0.853 ; KEY[3]    ; per_a2da_d[0]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.601      ; 3.568      ;
; 0.871 ; KEY[3]    ; per_a2da_d[3]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.577      ; 3.562      ;
; 0.889 ; KEY[3]    ; per_a2da_d[5]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.597      ; 3.600      ;
; 0.889 ; KEY[3]    ; per_a2da_d[11] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.597      ; 3.600      ;
; 0.889 ; KEY[3]    ; per_a2da_d[12] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.597      ; 3.600      ;
; 0.940 ; KEY[3]    ; per_a2da_d[7]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.601      ; 3.655      ;
; 0.940 ; KEY[3]    ; per_a2da_d[9]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.601      ; 3.655      ;
; 0.940 ; KEY[3]    ; per_a2da_d[13] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.601      ; 3.655      ;
; 0.992 ; KEY[3]    ; per_a2da_d[2]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.605      ; 3.711      ;
; 0.992 ; KEY[3]    ; per_a2da_d[4]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.605      ; 3.711      ;
; 0.992 ; KEY[3]    ; per_a2da_d[8]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.605      ; 3.711      ;
; 0.992 ; KEY[3]    ; per_a2da_d[1]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.605      ; 3.711      ;
; 1.027 ; KEY[3]    ; per_a2da_d[10] ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.582      ; 3.723      ;
; 1.027 ; KEY[3]    ; per_a2da_d[6]  ; CLOCK_50     ; ADA_DCO     ; 0.000        ; 1.582      ; 3.723      ;
+-------+-----------+----------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 80
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.900
Worst Case Available Settling Time: 199.147 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                      ;
+--------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                        ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                             ; 1.191  ; 0.031 ; 0.507    ; 0.120   ; 9.400               ;
;  ADA_DCO                                                     ; 44.498 ; 0.472 ; 3.634    ; 0.853   ; 24.441              ;
;  ADB_DCO                                                     ; 43.892 ; 0.524 ; 3.730    ; 0.781   ; 24.443              ;
;  CLOCK2_50                                                   ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK3_50                                                   ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                                    ; 1.191  ; 0.151 ; N/A      ; N/A     ; 9.400               ;
;  FPGA_CLK_A_N                                                ; N/A    ; N/A   ; N/A      ; N/A     ; 45.790              ;
;  FPGA_CLK_A_P                                                ; N/A    ; N/A   ; N/A      ; N/A     ; 45.790              ;
;  GPIO[8]                                                     ; 82.750 ; 0.201 ; N/A      ; N/A     ; 49.193              ;
;  PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.880  ; 0.031 ; 0.507    ; 0.120   ; 124.611             ;
;  altera_reserved_tck                                         ; 35.251 ; 0.130 ; 91.992   ; 0.561   ; 49.285              ;
; Design-wide TNS                                              ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  ADA_DCO                                                     ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  ADB_DCO                                                     ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  CLOCK2_50                                                   ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK3_50                                                   ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                                    ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  FPGA_CLK_A_N                                                ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  FPGA_CLK_A_P                                                ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  GPIO[8]                                                     ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                                         ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                    ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[22]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RST_N               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADA_OE                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADA_SPI_CS             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADB_OE                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADB_SPI_CS             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AIC_DIN                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AIC_SPI_CS             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AIC_XCLK               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CLKOUT0                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[0]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[1]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[2]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[3]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[4]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[5]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[6]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[7]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[8]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[9]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[10]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[11]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[12]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA[13]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[0]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[1]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[2]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[3]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[4]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[5]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[6]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[7]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[8]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[9]                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[10]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[11]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[12]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DB[13]                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_valid       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[23]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[24]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[25]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[26]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[27]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[28]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[29]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[30]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; test_out_data[31]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[8]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[9]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[10]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[11]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[12]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[13]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[14]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[15]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[16]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[17]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[18]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[19]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[20]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[21]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[22]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[23]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[24]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[25]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[26]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[27]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[28]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[29]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[30]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[31]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[32]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[33]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[34]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[35]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[36]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[37]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[38]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[39]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[40]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[41]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adaptive_out_data[42]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[16] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[17] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[18] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[19] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[20] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[21] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[22] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[23] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[24] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[25] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[26] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[27] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[28] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[29] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[30] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[31] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; error_adaptive_out[32] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[0]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[1]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[2]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[3]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[4]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[5]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[6]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[7]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[8]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[9]                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[10]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[11]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[12]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[13]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[14]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[15]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[16]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[17]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[18]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[19]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[20]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[21]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[22]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[23]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[24]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[25]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[26]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[27]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[28]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[29]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[30]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[31]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[32]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[33]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[34]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[35]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[36]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[37]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[38]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[39]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[40]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[41]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; emu[42]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[12]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[13]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[14]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[15]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[16]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[17]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[18]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[19]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[20]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[21]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[22]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[23]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[24]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[25]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[26]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[27]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[28]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[29]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[30]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[31]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[32]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[33]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[34]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[35]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[0]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[1]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[2]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[3]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[4]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[5]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[6]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[7]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AIC_BCLK               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AIC_LRCIN              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AIC_LRCOUT             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; J1_152                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[10]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[11]               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_SCLK                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_SDIO                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_CLK_A_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_CLK_A_P           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_CLK_B_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_CLK_B_P           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_WP_N                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_RY                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADB_D[12]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[13]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AIC_DOUT                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLKIN1                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; XT_IN_N                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; XT_IN_P                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[9]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[12]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[13]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[14]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[15]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[16]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[17]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[18]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[19]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[20]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[21]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[22]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[23]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[24]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[25]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[26]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[27]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[28]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[29]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[30]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[31]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[32]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[33]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[34]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[35]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AIC_BCLK                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AIC_LRCIN               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AIC_LRCOUT              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; J1_152                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[0]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[1]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[2]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[3]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[4]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[5]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[6]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[7]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[8]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[10]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[11]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AD_SCLK                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AD_SDIO                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_CLK_A_N            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_CLK_A_P            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_CLK_B_N            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_CLK_B_P            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_OR                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_OR                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_DCO                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_DCO                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[8]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[9]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[10]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[11]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[12]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADA_D[13]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[8]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[9]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[10]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADB_D[11]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                    ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_BLON               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_EN                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_ON                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_RS                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SD_CLK                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RST_N               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_CE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ADA_OE                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADA_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADB_OE                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADB_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AIC_DIN                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AIC_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AIC_XCLK               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; CLKOUT0                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[0]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[1]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[2]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[3]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[4]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[5]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[6]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[7]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[8]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[9]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[10]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[11]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[12]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DA[13]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[0]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[1]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[2]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[3]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[4]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[5]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[6]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[7]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[8]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[9]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[10]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[11]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[12]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DB[13]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_valid       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; test_out_data[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; test_out_data[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; test_out_data[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; test_out_data[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; test_out_data[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; test_out_data[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; test_out_data[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; test_out_data[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; test_out_data[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; test_out_data[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; test_out_data[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; test_out_data[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; test_out_data[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; test_out_data[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; test_out_data[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; test_out_data[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; test_out_data[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; test_out_data[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; test_out_data[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; test_out_data[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; test_out_data[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; test_out_data[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; test_out_data[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; test_out_data[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; test_out_data[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; test_out_data[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; test_out_data[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; test_out_data[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; test_out_data[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; test_out_data[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; test_out_data[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; test_out_data[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; adaptive_out_data[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[16]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[17]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[18]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[19]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[20]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[21]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[22]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[23]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[24]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; adaptive_out_data[25]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[26]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[27]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[28]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[29]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[30]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[31]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[32]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[33]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[34]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[35]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[36]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[37]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[38]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; adaptive_out_data[39]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[40]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[41]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[42]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[20] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[21] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[22] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[23] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[24] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[25] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[26] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[27] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[28] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[29] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[30] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[31] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[32] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; emu[0]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; emu[1]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[2]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[3]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[4]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[5]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[6]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[7]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[8]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[9]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[10]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; emu[11]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[12]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[13]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; emu[14]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[15]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; emu[16]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; emu[17]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; emu[18]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; emu[19]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; emu[20]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[21]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; emu[22]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[23]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[24]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[25]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[26]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; emu[27]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; emu[28]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; emu[29]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; emu[30]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[31]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; emu[32]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[33]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[34]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[35]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; emu[36]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; emu[37]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[38]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; emu[39]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[40]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[41]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; emu[42]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; GPIO[9]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[12]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[13]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[14]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[15]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[16]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[17]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[18]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[19]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[20]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[21]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[22]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[23]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[24]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[25]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[26]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[27]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[28]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[29]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[30]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[31]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[32]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[33]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[34]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[35]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CMD                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AIC_BCLK               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AIC_LRCIN              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AIC_LRCOUT             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; J1_152                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[7]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[8]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[10]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[11]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AD_SCLK                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AD_SDIO                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_CLK_A_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_CLK_A_P           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_CLK_B_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_CLK_B_P           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                    ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_BLON               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_EN                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_ON                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_RS                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SD_CLK                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RST_N               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ADA_OE                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADA_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADB_OE                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADB_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AIC_DIN                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AIC_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AIC_XCLK               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; CLKOUT0                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[0]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[1]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[2]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[3]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[4]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[5]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[6]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[7]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[8]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[9]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[10]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[11]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[12]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DA[13]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[0]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[1]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[2]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[3]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[4]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[5]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[6]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[7]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[8]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[9]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[10]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[11]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[12]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DB[13]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_valid       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; test_out_data[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; test_out_data[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; test_out_data[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; test_out_data[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; test_out_data[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; test_out_data[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; test_out_data[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; test_out_data[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; test_out_data[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; test_out_data[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; test_out_data[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; test_out_data[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; test_out_data[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; test_out_data[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; test_out_data[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; test_out_data[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; test_out_data[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; test_out_data[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; test_out_data[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; test_out_data[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; test_out_data[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; test_out_data[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; test_out_data[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; test_out_data[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; test_out_data[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; test_out_data[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; test_out_data[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; test_out_data[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; test_out_data[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; test_out_data[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; test_out_data[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; test_out_data[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; adaptive_out_data[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; adaptive_out_data[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[16]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[17]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[18]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[19]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[20]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[21]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[22]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[23]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[24]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; adaptive_out_data[25]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[26]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[27]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[28]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[29]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[30]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[31]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[32]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[33]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[34]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; adaptive_out_data[35]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[36]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[37]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[38]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; adaptive_out_data[39]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[40]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[41]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; adaptive_out_data[42]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; error_adaptive_out[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; error_adaptive_out[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[20] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[21] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[22] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[23] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[24] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[25] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; error_adaptive_out[26] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[27] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[28] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[29] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[30] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[31] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; error_adaptive_out[32] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; emu[0]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; emu[1]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[2]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[3]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[4]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[5]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[6]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[7]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[8]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[9]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[10]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; emu[11]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[12]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[13]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; emu[14]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[15]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; emu[16]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; emu[17]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; emu[18]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; emu[19]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; emu[20]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[21]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; emu[22]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[23]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[24]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[25]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[26]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; emu[27]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; emu[28]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; emu[29]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; emu[30]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[31]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; emu[32]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[33]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[34]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[35]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; emu[36]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; emu[37]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[38]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; emu[39]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[40]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[41]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; emu[42]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; GPIO[9]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[12]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[13]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[14]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[15]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[16]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[17]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[18]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[19]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[20]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[21]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[22]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[23]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[24]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[25]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[26]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[27]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[28]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[29]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[30]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[31]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[32]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[33]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[34]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[35]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_CMD                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AIC_BCLK               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AIC_LRCIN              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AIC_LRCOUT             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; J1_152                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[7]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[8]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[10]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[11]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AD_SCLK                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AD_SDIO                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_CLK_A_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_CLK_A_P           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_CLK_B_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_CLK_B_P           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                    ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_BLON               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_ON                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_RS                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SD_CLK                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCLK               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RST_N               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADA_OE                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADA_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADB_OE                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADB_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AIC_DIN                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AIC_SPI_CS             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AIC_XCLK               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; CLKOUT0                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[0]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[1]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[2]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[3]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[4]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[5]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[6]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[7]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[8]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[9]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[10]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[11]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[12]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DA[13]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[0]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[1]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[2]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[3]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[4]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[5]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[6]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[7]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[8]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[9]                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[10]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[11]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[12]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DB[13]                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ast_source_valid       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; test_out_data[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; test_out_data[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; test_out_data[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; test_out_data[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; test_out_data[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; test_out_data[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; test_out_data[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; test_out_data[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; test_out_data[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; test_out_data[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; test_out_data[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; test_out_data[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; test_out_data[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; test_out_data[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; test_out_data[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; test_out_data[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; test_out_data[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; test_out_data[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; test_out_data[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; test_out_data[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; test_out_data[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; test_out_data[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; test_out_data[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; test_out_data[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; test_out_data[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; test_out_data[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; test_out_data[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; test_out_data[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; test_out_data[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; test_out_data[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; test_out_data[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; test_out_data[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; adaptive_out_data[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[16]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[17]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[18]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[19]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[20]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[21]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[22]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[23]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[24]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; adaptive_out_data[25]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[26]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[27]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[28]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[29]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[30]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[31]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[32]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[33]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[34]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[35]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[36]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[37]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[38]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; adaptive_out_data[39]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[40]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; adaptive_out_data[41]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; adaptive_out_data[42]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; error_adaptive_out[20] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[21] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[22] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[23] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[24] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[25] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[26] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[27] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[28] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[29] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[30] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[31] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; error_adaptive_out[32] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; emu[0]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; emu[1]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[2]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[3]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[4]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[5]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[6]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[7]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[8]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[9]                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[10]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; emu[11]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[12]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[13]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; emu[14]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[15]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; emu[16]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; emu[17]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; emu[18]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; emu[19]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; emu[20]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[21]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; emu[22]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[23]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[24]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[25]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[26]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; emu[27]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; emu[28]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; emu[29]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; emu[30]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[31]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; emu[32]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[33]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[34]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[35]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; emu[36]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; emu[37]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[38]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; emu[39]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[40]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[41]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; emu[42]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO[9]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[12]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[13]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[14]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[15]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[16]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[17]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[18]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[19]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[20]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[21]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[22]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[23]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[24]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[25]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[26]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[27]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[28]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[29]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[30]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[31]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[32]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[33]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[34]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[35]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CMD                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SDAT               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[0]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[1]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[2]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[3]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[4]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[5]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[6]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[7]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AIC_BCLK               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AIC_LRCIN              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AIC_LRCOUT             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; J1_152                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; GPIO[0]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[1]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[2]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[8]                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[10]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[11]               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AD_SCLK                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AD_SDIO                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_CLK_A_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_CLK_A_P           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_CLK_B_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FPGA_CLK_B_P           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                           ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
; ADA_DCO                                                     ; ADA_DCO                                                     ; 14           ; 0        ; 0        ; 0        ;
; ADB_DCO                                                     ; ADB_DCO                                                     ; 12           ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                         ; altera_reserved_tck                                         ; 20232        ; 1        ; 185      ; 0        ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; altera_reserved_tck                                         ; false path   ; 0        ; 0        ; 0        ;
; ADA_DCO                                                     ; CLOCK_50                                                    ; 1            ; 0        ; 0        ; 0        ;
; ADB_DCO                                                     ; CLOCK_50                                                    ; 1            ; 0        ; 0        ; 0        ;
; GPIO[8]                                                     ; CLOCK_50                                                    ; false path   ; 0        ; 0        ; 0        ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                                    ; 194          ; 4        ; 0        ; 0        ;
; GPIO[8]                                                     ; GPIO[8]                                                     ; 31167        ; 0        ; 0        ; 0        ;
; ADA_DCO                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 14           ; 0        ; 0        ; 0        ;
; ADB_DCO                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 12           ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; false path   ; 0        ; 0        ; 0        ;
; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 2202         ; 0        ; 0        ; 0        ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                            ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
; ADA_DCO                                                     ; ADA_DCO                                                     ; 14           ; 0        ; 0        ; 0        ;
; ADB_DCO                                                     ; ADB_DCO                                                     ; 12           ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                         ; altera_reserved_tck                                         ; 20232        ; 1        ; 185      ; 0        ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; altera_reserved_tck                                         ; false path   ; 0        ; 0        ; 0        ;
; ADA_DCO                                                     ; CLOCK_50                                                    ; 1            ; 0        ; 0        ; 0        ;
; ADB_DCO                                                     ; CLOCK_50                                                    ; 1            ; 0        ; 0        ; 0        ;
; GPIO[8]                                                     ; CLOCK_50                                                    ; false path   ; 0        ; 0        ; 0        ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                                    ; 194          ; 4        ; 0        ; 0        ;
; GPIO[8]                                                     ; GPIO[8]                                                     ; 31167        ; 0        ; 0        ; 0        ;
; ADA_DCO                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 14           ; 0        ; 0        ; 0        ;
; ADB_DCO                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 12           ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; false path   ; 0        ; 0        ; 0        ;
; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 2202         ; 0        ; 0        ; 0        ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                      ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+----------+----------+----------+
; CLOCK_50                                                    ; ADA_DCO                                                     ; 14         ; 0        ; 0        ; 0        ;
; CLOCK_50                                                    ; ADB_DCO                                                     ; 12         ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                         ; altera_reserved_tck                                         ; 631        ; 0        ; 0        ; 0        ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; altera_reserved_tck                                         ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 1505       ; 0        ; 0        ; 0        ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 366        ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                       ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+----------+----------+----------+
; CLOCK_50                                                    ; ADA_DCO                                                     ; 14         ; 0        ; 0        ; 0        ;
; CLOCK_50                                                    ; ADB_DCO                                                     ; 12         ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                         ; altera_reserved_tck                                         ; 631        ; 0        ; 0        ; 0        ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; altera_reserved_tck                                         ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                         ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                                    ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 1505       ; 0        ; 0        ; 0        ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; 366        ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-----------+---------------+
; Target                                                                                                          ; Clock                                                       ; Type      ; Status        ;
+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-----------+---------------+
; ADA_DCO                                                                                                         ; ADA_DCO                                                     ; Base      ; Constrained   ;
; ADB_DCO                                                                                                         ; ADB_DCO                                                     ; Base      ; Constrained   ;
; CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s ;                                                             ; Base      ; Unconstrained ;
; CLOCK2_50                                                                                                       ; CLOCK2_50                                                   ; Base      ; Constrained   ;
; CLOCK3_50                                                                                                       ; CLOCK3_50                                                   ; Base      ; Constrained   ;
; CLOCK_50                                                                                                        ; CLOCK_50                                                    ; Base      ; Constrained   ;
; FPGA_CLK_A_N                                                                                                    ; FPGA_CLK_A_N                                                ; Base      ; Constrained   ;
; FPGA_CLK_A_P                                                                                                    ; FPGA_CLK_A_P                                                ; Base      ; Constrained   ;
; GPIO[8]                                                                                                         ; GPIO[8]                                                     ; Base      ; Constrained   ;
; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]                                                     ; PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; altera_reserved_tck                                                                                             ; altera_reserved_tck                                         ; Base      ; Constrained   ;
+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-----------+---------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Tue Aug 29 02:17:03 2017
Info: Command: quartus_sta a2dv2 -c a2dv2
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored 16 assignments for entity "fir_IP" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.0 -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored
Warning (20013): Ignored 71 assignments for entity "fir_IP_0002" -- entity does not exist in design
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'sram_access/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'sram_access/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'a2dv2.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_200MHz_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 2 -duty_cycle 50.00 -name {PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at a2dv2.sdc(81): get_ports could not be matched with a port File: C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc Line: 81
Warning (332060): Node: CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sram_address[10] is being clocked by CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.191
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.191               0.000 CLOCK_50 
    Info (332119):     1.880               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    35.251               0.000 altera_reserved_tck 
    Info (332119):    43.892               0.000 ADB_DCO 
    Info (332119):    44.498               0.000 ADA_DCO 
    Info (332119):    82.750               0.000 GPIO[8] 
Info (332146): Worst-case hold slack is 0.249
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.249               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.344               0.000 altera_reserved_tck 
    Info (332119):     0.440               0.000 GPIO[8] 
    Info (332119):     1.265               0.000 CLOCK_50 
    Info (332119):     2.051               0.000 ADA_DCO 
    Info (332119):     2.168               0.000 ADB_DCO 
Info (332146): Worst-case recovery slack is 0.507
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.507               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.634               0.000 ADA_DCO 
    Info (332119):     3.730               0.000 ADB_DCO 
    Info (332119):    91.992               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.027
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.027               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.208               0.000 altera_reserved_tck 
    Info (332119):     2.879               0.000 ADB_DCO 
    Info (332119):     2.960               0.000 ADA_DCO 
Info (332146): Worst-case minimum pulse width slack is 9.819
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.819               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    24.762               0.000 ADA_DCO 
    Info (332119):    24.763               0.000 ADB_DCO 
    Info (332119):    45.790               0.000 FPGA_CLK_A_N 
    Info (332119):    45.790               0.000 FPGA_CLK_A_P 
    Info (332119):    49.498               0.000 altera_reserved_tck 
    Info (332119):    49.669               0.000 GPIO[8] 
    Info (332119):   124.611               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 80 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 80
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.900
    Info (332114): Worst Case Available Settling Time: 198.261 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sram_address[10] is being clocked by CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.901
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.901               0.000 CLOCK_50 
    Info (332119):     2.828               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    36.343               0.000 altera_reserved_tck 
    Info (332119):    44.542               0.000 ADB_DCO 
    Info (332119):    45.108               0.000 ADA_DCO 
    Info (332119):    84.131               0.000 GPIO[8] 
Info (332146): Worst-case hold slack is 0.252
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.252               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.341               0.000 altera_reserved_tck 
    Info (332119):     0.387               0.000 GPIO[8] 
    Info (332119):     1.090               0.000 CLOCK_50 
    Info (332119):     1.767               0.000 ADA_DCO 
    Info (332119):     1.865               0.000 ADB_DCO 
Info (332146): Worst-case recovery slack is 1.459
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.459               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.194               0.000 ADA_DCO 
    Info (332119):     4.266               0.000 ADB_DCO 
    Info (332119):    92.655               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.918
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.918               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.106               0.000 altera_reserved_tck 
    Info (332119):     2.586               0.000 ADB_DCO 
    Info (332119):     2.668               0.000 ADA_DCO 
Info (332146): Worst-case minimum pulse width slack is 9.799
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.799               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    24.782               0.000 ADA_DCO 
    Info (332119):    24.783               0.000 ADB_DCO 
    Info (332119):    45.790               0.000 FPGA_CLK_A_N 
    Info (332119):    45.790               0.000 FPGA_CLK_A_P 
    Info (332119):    49.414               0.000 altera_reserved_tck 
    Info (332119):    49.729               0.000 GPIO[8] 
    Info (332119):   124.630               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 80 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 80
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.900
    Info (332114): Worst Case Available Settling Time: 198.437 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sram_address[10] is being clocked by CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.477
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.477               0.000 CLOCK_50 
    Info (332119):     4.728               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    41.371               0.000 altera_reserved_tck 
    Info (332119):    45.866               0.000 ADB_DCO 
    Info (332119):    46.215               0.000 ADA_DCO 
    Info (332119):    90.933               0.000 GPIO[8] 
Info (332146): Worst-case hold slack is 0.031
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.031               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.130               0.000 altera_reserved_tck 
    Info (332119):     0.151               0.000 CLOCK_50 
    Info (332119):     0.201               0.000 GPIO[8] 
    Info (332119):     0.472               0.000 ADA_DCO 
    Info (332119):     0.524               0.000 ADB_DCO 
Info (332146): Worst-case recovery slack is 3.876
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.876               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.650               0.000 ADA_DCO 
    Info (332119):     5.689               0.000 ADB_DCO 
    Info (332119):    95.638               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.120
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.120               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.561               0.000 altera_reserved_tck 
    Info (332119):     0.781               0.000 ADB_DCO 
    Info (332119):     0.853               0.000 ADA_DCO 
Info (332146): Worst-case minimum pulse width slack is 9.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.400               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    24.441               0.000 ADA_DCO 
    Info (332119):    24.443               0.000 ADB_DCO 
    Info (332119):    46.000               0.000 FPGA_CLK_A_N 
    Info (332119):    46.000               0.000 FPGA_CLK_A_P 
    Info (332119):    49.193               0.000 GPIO[8] 
    Info (332119):    49.285               0.000 altera_reserved_tck 
    Info (332119):   124.749               0.000 PLL_200MHz_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 80 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 80
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.900
    Info (332114): Worst Case Available Settling Time: 199.147 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 1087 megabytes
    Info: Processing ended: Tue Aug 29 02:17:15 2017
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:14


