// Seed: 868198275
module module_0 (
    output id_0,
    input id_1,
    input logic id_2,
    output id_3,
    output logic id_4
);
  assign id_3 = 1;
  assign id_4 = id_2;
  logic id_5;
  always @(posedge 1) id_3 <= 0;
  logic id_6;
  assign id_0 = 1;
  assign id_4 = id_5;
  type_13 id_7 (
      .id_0(""),
      .id_1(1),
      .id_2(1),
      .id_3(1),
      .id_4(id_5 - id_0 | 1),
      .id_5(id_5),
      .id_6("" & id_0),
      .id_7(1),
      .id_8(id_0)
  );
  assign id_3 = 1'b0;
  logic id_8;
endmodule
