// tb.v
// Starter testbench template -- YOU complete this file.

module tb;

  // TODO: declare the inputs and outputs
  reg [2:0] t_sel;
wire [7:0] t_dout;

  // TODO: instantiate DUT here
  lut #(
  .WIDTH(8),
  .DEPTH(8)
) DUT (
  .sel  (t_sel),
  .dout (t_dout)
);

  // Waveform dump configuration (DO NOT CHANGE)
  string vcd_file;
  initial begin
    if ($value$plusargs("vcd=%s", vcd_file)) begin
      $dumpfile(vcd_file);
      $dumpvars(0, DUT);
    end
  end

  initial begin
    // TODO: apply different input combinations
    t_sel = 0; #5;
t_sel = 1; #5;
t_sel = 2; #5;
t_sel = 3; #5;
t_sel = 4; #5;
t_sel = 5; #5;
t_sel = 6; #5;
t_sel = 7; #5;

$finish;

  end

  initial
    $monitor($time, " sel=%0d | dout=%0d", t_sel, t_dout);

endmodule