Version 4
SHEET 1 880 680
WIRE 208 96 -128 96
WIRE -128 144 -128 96
FLAG -128 224 0
SYMBOL s_4bit_adder 208 160 R0
SYMATTR InstName X1
SYMBOL voltage -128 128 R0
SYMATTR InstName Vdd
SYMATTR Value 5
TEXT 96 40 Left 2 !.lib DetailedModel.mod
TEXT -80 56 Left 2 !.inc fourSource.txt
TEXT -48 -16 Left 2 !.tran 256u
