Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Aug 17 16:48:59 2021
| Host         : 21-10244 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PRBS7_top_control_sets_placed.rpt
| Design       : PRBS7_top
| Device       : xc7k325t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   635 |
|    Minimum number of control sets                        |   562 |
|    Addition due to synthesis replication                 |    73 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1894 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   635 |
| >= 0 to < 4        |   120 |
| >= 4 to < 6        |    96 |
| >= 6 to < 8        |    35 |
| >= 8 to < 10       |    56 |
| >= 10 to < 12      |    25 |
| >= 12 to < 14      |    24 |
| >= 14 to < 16      |    20 |
| >= 16              |   259 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            9499 |         2660 |
| No           | No                    | Yes                    |             362 |          138 |
| No           | Yes                   | No                     |            2220 |          761 |
| Yes          | No                    | No                     |            2552 |          945 |
| Yes          | No                    | Yes                    |            1436 |          512 |
| Yes          | Yes                   | No                     |            2157 |          689 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                Clock Signal                                               |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                      | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__3_0[1]                                                                                   | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                    |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__3_0[3]                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__3_0[5]                                                                                   | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                               |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk |                                                                                                                                                                                                                                                          | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable                                                                                                    |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk |                                                                                                                                                                                                                                                          | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst1_i_1__2_n_0                                                                                    |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk |                                                                                                                                                                                                                                                          | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst1_i_1__3_n_0                                                                                  |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk |                                                                                                                                                                                                                                                          | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/async_rst4                                                                                        |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__3_0[3]                                                                                   | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                    |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__3_0[3]                                                                                   | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                               |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__3_0[5]                                                                                   | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                          |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__3_0[5]                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__3_0[6]                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__3_0[6]                                                                                   | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                    |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__3_0[3]                                                                                   | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                          |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int6                                                                                                        |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int6                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int5q                                                                                                       |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__3_0[1]                                                                                   | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                               |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int5q                                                                                                              |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__3_0[1]                                                                                   | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                          |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__3_0[4]                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__3_0[2]                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__3_0[6]                                                                                   | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                               |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__3_0[6]                                                                                   | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                          |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__36_0[1]                                                                                  | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                              |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__3_0[4]                                                                                   | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                          |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__3_0[7]                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__3_0[2]                                                                                   | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                    |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__3_0[7]                                                                                   | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE[2]_i_1_n_0                                                                                         |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__21_0[0]                                                                                  | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__57_0                                                                    |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        |                                                                                                                                                                                                                                                          | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst4                                                                                        |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__3_0[2]                                                                                   | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                               |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__3_0[4]                                                                                   | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                    |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        |                                                                                                                                                                                                                                                          | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst1_i_1__0_n_0                                                                                    |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        |                                                                                                                                                                                                                                                          | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst1_i_1__1_n_0                                                                                  |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__3_0[7]                                                                                   | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                    |                1 |              1 |         1.00 |
|  i2c_wr_bytes_inst/i2c_master_inst/scl_clk_reg_n_0                                                        |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__3_0[2]                                                                                   | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                          |                1 |              1 |         1.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                      | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__3_0[7]                                                                                   | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                          |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                        | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                        | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[5]_i_1_n_0                                                                                                                                                             |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__18_0[2]                                                                                  | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                  |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                      | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                      | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__18_0[0]                                                                                  |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                        | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__0_0                                                                                      | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE[2]_i_1_n_0                                                                                         |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__12_0                                                                                     | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                  |                1 |              1 |         1.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_out_i_1_n_0                                                                                            | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                                                                           |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__3_0[4]                                                                                   | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                               |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |         1.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/gt0_rxusrclk2_i                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_clk_fall0                                                                                              | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                                                                           |                1 |              1 |         1.00 |
|  clk_sgmii                                                                                                |                                                                                                                                                                                                                                                          | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/p_0_in__0                                                                                 |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__32_0[0]                                                                                  | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                              |                1 |              1 |         1.00 |
|  clk_sgmii                                                                                                |                                                                                                                                                                                                                                                          | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst4                                                                             |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__32_0[2]                                                                                  |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__3_0[0]                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__3_0[0]                                                                                   | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                    |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__3_0[0]                                                                                   | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/DATA_REG[1]_0[0]                                                                               |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__3_0[0]                                                                                   | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/SR[0]                                                                                          |                1 |              1 |         1.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/gt0_rxusrclk2_i                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/gt0_rxusrclk2_i                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__3_0[5]                                                                                   | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/DATA_REG[2]_1                                                                                                    |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__3_0[1]                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int4q                                                                                                              |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int4q                                                                                                       |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |         2.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__11_0                                                                                     | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                  |                1 |              2 |         2.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  sys_clk_i                                                                                                |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/gt0_rxusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      |                                                                                                                                                                                                                                                          | control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                     |                1 |              2 |         2.00 |
|  clk_sgmii                                                                                                |                                                                                                                                                                                                                                                          | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__17_0                                                                                     | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE[2]_i_1_n_0                                                                                         |                1 |              2 |         2.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__13_0                                                                                     | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/REG5_OUT                                                                                                                |                1 |              2 |         2.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__13_0                                                                                     | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                  |                1 |              2 |         2.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__11_0                                                                                     | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE[2]_i_1_n_0                                                                                         |                1 |              2 |         2.00 |
|  clk_sgmii                                                                                                |                                                                                                                                                                                                                                                          | gig_eth_inst/tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                            |                1 |              2 |         2.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__14_0                                                                                     | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/REG0_OUT2                                                                                                               |                1 |              2 |         2.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__14_0                                                                                     | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                  |                1 |              2 |         2.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int                                                                                               | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                  |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__32_0[0]                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__18_0[2]                                                                                  | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE[2]_i_1_n_0                                                                                         |                1 |              3 |         3.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  clk_sgmii                                                                                                |                                                                                                                                                                                                                                                          | control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                               |                2 |              3 |         1.50 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__18_0[0]                                                                                  | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                  |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[5]_i_1_n_0                                                                                         | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                  |                1 |              3 |         3.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  sys_clk_i                                                                                                | global_clock_reset_inst/globalresetter_inst/FSM_sequential_rstState[2]_i_1_n_0                                                                                                                                                                           | SYS_RST_IBUF                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold[2]_i_1_n_0                                                                                         | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                  |                1 |              3 |         3.00 |
|  clk_sgmii                                                                                                |                                                                                                                                                                                                                                                          | gig_eth_inst/tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                                      |                1 |              3 |         3.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__0_0                                                                                      | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                  |                2 |              3 |         1.50 |
| ~clk_sgmii                                                                                                |                                                                                                                                                                                                                                                          | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__32_0[2]                                                                                  | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__57_0                                                                    |                1 |              3 |         3.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__12_0                                                                                     | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/REG5_OUT                                                                                                                |                1 |              3 |         3.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__21_0[0]                                                                                  |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CE_IN                                                                                                           | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                  |                1 |              3 |         3.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                               |                1 |              4 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                2 |              4 |         2.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__7_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                 |                2 |              4 |         2.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                        |                1 |              4 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__2_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out2                                                      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out6                                                      | gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_qplllock/FSM_sequential_tx_state_reg[0]                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out6                                                      | gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state_reg[0]                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              4 |         2.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ctl_reg_reg[17]_0[0]                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              4 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ctl_reg_reg[17][0]                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              4 |         2.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out6                                                      |                                                                                                                                                                                                                                                          | gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                  |                2 |              4 |         2.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                2 |              4 |         2.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/data_count[3]_i_2_n_0                                                                                                                                                                            | gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/data_count[3]_i_1_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/axi_lite_controller/s_axi_araddr[10]_i_2_n_0                                                                                                                                                                                                | gig_eth_inst/axi_lite_controller/s_axi_araddr[10]_i_1_n_0                                                                                                                                                                               |                1 |              4 |         4.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/pfc_tx/FSM_onehot_legacy_state[3]_i_1_n_0                                                                                                 | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                  |                1 |              4 |         4.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/axi_lite_controller/FSM_onehot_mdio_access_sm[3]_i_2_n_0                                                                                                                                                                                    | gig_eth_inst/axi_lite_controller/FSM_onehot_mdio_access_sm[3]_i_1_n_0                                                                                                                                                                   |                1 |              4 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_2/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                             | u_ila_2/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/IP_HEADER_LENGTH_WORDS[3]_i_1_n_0                                                                                                                                                                       | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/p_2_out[29]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/RX_VALID_ACK_TIMEOUT_x[0].RX_VALID_ACK_TIMOUT[0][23]_i_2_n_0                                                                                                                                    | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/RX_VALID_ACK_TIMEOUT_x[0].RX_VALID_ACK_TIMOUT[0][3]_i_1_n_0                                                                                                                    |                1 |              4 |         4.00 |
|  clk_sgmii                                                                                                |                                                                                                                                                                                                                                                          | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_cs_int[3]_i_1_n_0                                                                                        |                2 |              4 |         2.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__36_0[0]                                                                                  | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/SR[0]                                                                                              |                1 |              4 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_1/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                             | u_ila_1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__21_0[5]                                                                                  |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__21_0[9]                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__21_0[3]                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__21_0[2]                                                                                  |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__18_0[1]                                                                                  | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                  |                1 |              4 |         4.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__21_0[8]                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/gt0_rxusrclk2_i                | dataAligner/prbsCKInst/E[0]                                                                                                                                                                                                                              | dataAligner/prbsCKInst/SR[0]                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/gt0_rxusrclk2_i                | dataAligner/prbsCKInst/synched_reg_0[0]                                                                                                                                                                                                                  | dataAligner/prbsCKInst/searchedFrames_reg[7][0]                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__21_0[7]                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__21_0[6]                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__32_0[1]                                                                                  |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__21_0[4]                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[6]_i_2_n_0                                                                                                              | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IFG_COUNT[6]_i_1_n_0                                                                                             |                2 |              4 |         2.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__16_0                                                                                     | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/REG0_OUT2                                                                                                               |                1 |              4 |         4.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__21_0[1]                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg_n_0                                                                                                                                                       | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FIELD_CONTROL[5]_i_1_n_0                                                                                          |                1 |              4 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[6]_0[0]                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__1_0                                                                                      | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE[2]_i_1_n_0                                                                                         |                1 |              4 |         4.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__31_0                                                                                     | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__57_0                                                                    |                1 |              4 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__13_n_0                                                                                                                                                                    |                1 |              4 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep_0                                                                                         | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                  |                4 |              4 |         1.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__15_0                                                                                     | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/REG0_OUT2                                                                                                               |                2 |              4 |         2.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/E[0]                                                                                                            | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE[2]_i_1_n_0                                                                                         |                2 |              4 |         2.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_2/inst/ila_core_inst/u_ila_regs/current_state_reg[6]_0                                                                                                                                                                                             | u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                             |                1 |              5 |         5.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg_n_0                                                                                                                                                       | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/REG5_OUT                                                                                                                |                1 |              5 |         5.00 |
|  clk_sgmii                                                                                                |                                                                                                                                                                                                                                                          | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_reset                                                                     |                1 |              5 |         5.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[8][0]                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |              5 |         1.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  clk_sgmii                                                                                                |                                                                                                                                                                                                                                                          | gig_eth_inst/example_resets/reset_in                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        |                                                                                                                                                                                                                                                          | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_tx_rst_mgmt                                                                                        |                1 |              5 |         5.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/axi_lite_controller/FSM_sequential_axi_state[4]_i_2_n_0                                                                                                                                                                                     | gig_eth_inst/example_resets/s_axi_resetn_reg_0[0]                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  clk_sgmii                                                                                                |                                                                                                                                                                                                                                                          | gig_eth_inst/example_resets/s_axi_resetn_reg_0[0]                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  clk_sgmii                                                                                                | gig_eth_inst/example_resets/dcm_sync/data_out                                                                                                                                                                                                            | gig_eth_inst/example_resets/reset_in0_out                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CE_REG1_OUT3_out                                                                                                | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CE_REG5_OUT                                                                                                             |                2 |              5 |         2.50 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk |                                                                                                                                                                                                                                                          | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                             |                2 |              5 |         2.50 |
|  global_clock_reset_inst/refclk                                                                           |                                                                                                                                                                                                                                                          | gig_eth_inst/example_resets/reset_sync4                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk |                                                                                                                                                                                                                                                          | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_rst_mgmt                                                                                        |                1 |              5 |         5.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        |                                                                                                                                                                                                                                                          | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/example_resets/enable                                                                                                                                                                                                                       | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[4]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CE_REG1_OUT4_out                                                                                                                         | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CE_REG5_OUT                                                                                                             |                1 |              5 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/E[0]                                                                                                                                                                                                         | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/clear                                                                                                                                                                          |                2 |              6 |         3.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/TXRX_DELAY_x[0].TXRX_DELAY[0][16]_i_2_n_0                                                                                                                                                       | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/TXRX_DELAY_x[0].TXRX_DELAY[0][16]_i_1_n_0                                                                                                                                      |                3 |              6 |         2.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/TIMER1_GEN_X[0].TIMER1[0][7]_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/example_resets/sel                                                                                                                                                                                                                          | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  clk_sgmii                                                                                                |                                                                                                                                                                                                                                                          | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/SR[0]                                                                                                  |                2 |              6 |         3.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                                             | u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[4]_2                                                                                                                                                               |                6 |              6 |         1.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/axi_lite_controller/addr[10]_i_1_n_0                                                                                                                                                                                                        | gig_eth_inst/example_resets/s_axi_resetn_reg_0[0]                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_clk_fall                                                                                               | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/state_count[5]_i_1_n_0                                                                     |                3 |              6 |         2.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/Inst_ARP/RPTR[5]_i_1_n_0                                                                                                                                                                                                    | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out2        |                                                                                                                                                                                                                                                          | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/counter[5]_i_1_n_0                                                                                                                              |                2 |              6 |         3.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/gt0_rxusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                              |                1 |              6 |         6.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                              |                5 |              6 |         1.20 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |              6 |         1.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/p_0_in0_in                                                                                                                                                                                      | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/NEXT_TX_FRAME_SIZE[0]_28[10]                                                                                                                                                   |                3 |              6 |         2.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/data_count                                                                                                                             | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/bad_pfc_opcode_int                                                                                                      |                2 |              6 |         3.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]_0[0]                                                                                                                                         |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |         3.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_rd_addr1                                                                                                                                                                                      | gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_out                                                                                                                                                                               |                1 |              6 |         6.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                              |                1 |              6 |         6.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_1/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                   | u_ila_1/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                2 |              7 |         3.50 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_2/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  clk_sgmii                                                                                                | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                         | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                              |                2 |              7 |         3.50 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_2/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                   | u_ila_2/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  clk_sgmii                                                                                                | gig_eth_inst/axi_lite_controller/mdio_op[1]_i_1_n_0                                                                                                                                                                                                      | gig_eth_inst/example_resets/s_axi_resetn_reg_0[0]                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_1/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  clk_sgmii                                                                                                | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/E[0]                                                                                                                             | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                                                                           |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
|  clk_sgmii                                                                                                |                                                                                                                                                                                                                                                          | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/clear                                                                            |                2 |              7 |         3.50 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                4 |              7 |         1.75 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                3 |              7 |         2.33 |
|  clk_sgmii                                                                                                | gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/MAC_RX_DATA_PREVIOUS_D0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/RX_IP_PROTOCOL_local[7]_i_1_n_0                                                                                                                                                                         | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  clk_sgmii                                                                                                | gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tvalid_reg_0                                                                                                                                                                        | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int3q                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[7]_i_1_n_0                                                                                                                 | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_out                                                                                                                  |                3 |              8 |         2.67 |
|  clk_sgmii                                                                                                | gig_eth_inst/tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                           | gig_eth_inst/tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                |                3 |              8 |         2.67 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out6                                                      | gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/mmcm_lock_count[7]_i_2__0_n_0                                                                                                                                            | gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                                                          |                2 |              8 |         4.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_axis_mac_tdata_int[7]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out6                                                      | gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/init_wait_count                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/TX_DATA_D[0]_27                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out2        |                                                                                                                                                                                                                                                          | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/reset90gen/data_out                                                                                                                             |                3 |              8 |         2.67 |
| ~i2c_wr_bytes_inst/data_clk                                                                               |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  i2c_wr_bytes_inst/data_clk                                                                               | i2c_wr_bytes_inst/i2c_master_inst/DATA_RD[7]_i_1_n_0                                                                                                                                                                                                     | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out6                                                      | gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/init_wait_count                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out6                                                      | gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/mmcm_lock_count[7]_i_2_n_0                                                                                                                                               | gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                                                          |                2 |              8 |         4.00 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out2                                                      | i2c_wr_bytes_inst/i2c_master_inst/E[0]                                                                                                                                                                                                                   | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |                5 |              8 |         1.60 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out2                                                      | i2c_wr_bytes_inst/i2c_master_inst/state_reg[2]_0[0]                                                                                                                                                                                                      | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_axi_shim/rx_mac_tdata0                                                                                                                      | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_out                                                                                                                  |                2 |              8 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/gt0_rxusrclk2_i                | dataAligner/prbsCKInst/c4_reg[1]_0[0]                                                                                                                                                                                                                    | dataAligner/prbsCKInst/searchedFrames_reg[7]_0[0]                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int3q                                                                                                              |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CRC_CE                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE[7]_i_1_n_0                                                                                                     | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER[14]_i_1_n_0                                                                                 |                2 |              8 |         4.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg_n_0                                                                                                                                                       | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/SR[0]                                                                                                                   |                3 |              8 |         2.67 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int2q                                                                                                              |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CONFIG_SELECT.CRCGEN2/int1q                                                                                                              |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/pause_opcode_early[7]_i_2_n_0                                                                                                          | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/bad_pfc_opcode_int                                                                                                      |                1 |              8 |         8.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/rx/pause_value[15]_i_1_n_0                                                                                                                | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_out                                                                                                                  |                2 |              8 |         4.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/CRC_CE                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/RX_TCP_DATA_OFFSET[3]_i_1_n_0                                                                                                                                                                           | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/Inst_ARP/MAC_RX_DATA_D[7]_i_1_n_0                                                                                                                                                                                           | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/Inst_ARP/MAC_RX_DATA_PREVIOUS_D0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/IP_FRAME_FLAG_reg_0[0]                                                                                                                                                                                  | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data[7]_i_1_n_0                                                                                              | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                  |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |         8.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/MAC_TX_DATA_local[7]_i_1_n_0                                                                                                                                                                       | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |                6 |              8 |         1.33 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int1q                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out6                                                      | gtwizard_0_exdes_i/gtwizard_0_support_i/common_reset_i/init_wait_count                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/CONFIG_SELECT.CALCULATE_CRC2/int2q                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/p_0_in0_in                                                                                                                                                                                      | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/NEXT_TX_FRAME_SIZE[0]_28[9]                                                                                                                                                    |                4 |              8 |         2.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/Inst_ARP/MAC_TX_DATA0                                                                                                                                                                                                       | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_accept_pipe_reg_n_0_[1]                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |              9 |         1.50 |
|  clk_sgmii                                                                                                | gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_frames[8]_i_1_n_0                                                                                                                                                                             | gig_eth_inst/example_resets/SR[0]                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/gen_fd_count.wr_frames[8]_i_1_n_0                                                                                                                                                                | gig_eth_inst/example_resets/SR[0]                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                           |                3 |              9 |         3.00 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      |                                                                                                                                                                                                                                                          | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |                7 |              9 |         1.29 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_1/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                                                | u_ila_1/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                           |                2 |              9 |         4.50 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      |                                                                                                                                                                                                                                                          | control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                       |                2 |              9 |         4.50 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                7 |              9 |         1.29 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                 |                8 |              9 |         1.12 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_2/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                                                | u_ila_2/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                           |                2 |              9 |         4.50 |
|  clk_sgmii                                                                                                |                                                                                                                                                                                                                                                          | gig_eth_inst/tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                              |                2 |              9 |         4.50 |
|  clk_sgmii                                                                                                | gig_eth_inst/example_resets/E[0]                                                                                                                                                                                                                         | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/TCP_CONGESTION_WINDOW[15]_i_1_n_0                                                                                                                                              |                3 |              9 |         3.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/axi_lite_controller/mdio_wr_data[26]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  clk_sgmii                                                                                                | gig_eth_inst/example_resets/dcm_sync/data_out                                                                                                                                                                                                            | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/bus2ip_addr_i_reg[2][0]                                                                                                          | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                                                                           |                2 |             10 |         5.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_accept_pipe[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             10 |         1.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                3 |             10 |         3.33 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg_n_0                                                                                                                                                       | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/REG0_OUT2                                                                                                               |                2 |             10 |         5.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                3 |             10 |         3.33 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             10 |         1.67 |
|  clk_sgmii                                                                                                |                                                                                                                                                                                                                                                          | gig_eth_inst/tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                |                3 |             10 |         3.33 |
|  clk_sgmii                                                                                                |                                                                                                                                                                                                                                                          | control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                         |                5 |             10 |         2.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/Inst_PING/RPTR0                                                                                                                                                                                                             | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |                4 |             11 |         2.75 |
|  clk_sgmii                                                                                                |                                                                                                                                                                                                                                                          | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                              |                4 |             11 |         2.75 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                7 |             11 |         1.57 |
|  clk_sgmii                                                                                                |                                                                                                                                                                                                                                                          | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/RX_DATA[7]_i_1_n_0                                                                                                                                                             |                5 |             11 |         2.20 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                      |                5 |             11 |         2.20 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/IP_RX_EOF_local_reg_1[0]                                                                                                                                                                                | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |                7 |             11 |         1.57 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/TX_PACKET_SEQUENCE_START_reg                                                                                                                                                                       | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/TX_PACKET_SEQUENCE_START_reg_1                                                                                                                                                 |                3 |             11 |         3.67 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      |                                                                                                                                                                                                                                                          | gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                             |                4 |             11 |         2.75 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER                                                                                                               | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/DATA_COUNTER[10]_i_1_n_0                                                                                  |                2 |             11 |         5.50 |
|  clk_sgmii                                                                                                | gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tvalid_reg_1[0]                                                                                                                                                                     | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |                3 |             11 |         3.67 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/TXRX_DELAY[0]_8                                                                                                                                                                                 | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/TXRX_DELAY_x[0].TXRX_DELAY[0][12]_i_1_n_0                                                                                                                                      |                3 |             11 |         3.67 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/TX_PACKET_SEQUENCE_START_OUT                                                                                                                                                                    | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/TX_PACKET_SEQUENCE_START_reg_0                                                                                                                                                 |                5 |             11 |         2.20 |
|  i2c_wr_bytes_inst/data_clk                                                                               |                                                                                                                                                                                                                                                          | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |                6 |             11 |         1.83 |
|  clk_sgmii                                                                                                | gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr[0]_i_1_n_0                                                                                                                                                                               | gig_eth_inst/example_resets/SR[0]                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  clk_sgmii                                                                                                |                                                                                                                                                                                                                                                          | gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                    |                4 |             12 |         3.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/gt0_rxusrclk2_i                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/gt0_rxusrclk2_i                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/shift_en_reg                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q                                                                                                                                       |                3 |             12 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/gt0_rxusrclk2_i                | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  clk_sgmii                                                                                                | gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_addr[0]_i_1_n_0                                                                                                                                                                               | gig_eth_inst/example_resets/SR[0]                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                      |                5 |             12 |         2.40 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      | gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                          | gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                             |                3 |             12 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                               | u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/shift_en_reg                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q                                                                                                                                       |                3 |             12 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/shift_en_reg                                                                                                                                                          | u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q                                                                                                                                       |                3 |             12 |         4.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                               | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |         4.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_txfer_en                                                                                                                                                                                      | gig_eth_inst/example_resets/SR[0]                                                                                                                                                                                                       |                4 |             12 |         3.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_start_addr_load                                                                                                                                                                               | gig_eth_inst/example_resets/SR[0]                                                                                                                                                                                                       |                4 |             12 |         3.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_start_addr_load__0                                                                                                                                                                            | gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_out                                                                                                                                                                               |                2 |             12 |         6.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/rd_txfer_en__0                                                                                                                                                                                   | gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_out                                                                                                                                                                               |                6 |             12 |         2.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr[0]_i_1__0_n_0                                                                                                                                                                            | gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_out                                                                                                                                                                               |                3 |             12 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             13 |         2.60 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_reset_i_reg_0             | gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0                                                                                                                                          | gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_1__0_n_0                                                                                                                         |                4 |             13 |         3.25 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/sel_0                                                                                                                                                                                           | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |                4 |             14 |         3.50 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/RPTR_GENx[0].RPTR[0][0]_i_1__0_n_0                                                                                                                                                       | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |                4 |             14 |         3.50 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/RX_DATA_VALID_D                                                                                                                                                                          | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |                4 |             14 |         3.50 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/p_0_in0_in                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             14 |         1.75 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/RTS_local                                                                                                                                                                                       | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |                3 |             14 |         4.67 |
|  sys_clk_i                                                                                                | global_clock_reset_inst/globalresetter_inst/rst_sm.rstCtr[13]_i_1_n_0                                                                                                                                                                                    | SYS_RST_IBUF                                                                                                                                                                                                                            |                4 |             14 |         3.50 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/WPTR_CONFIRMED_reg[0]0                                                                                                                                                                   | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_RXBUFNDEMUX2/WPTR_CONFIRMED[0]_14                                                                                                                                                    |                5 |             14 |         2.80 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        |                                                                                                                                                                                                                                                          | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE[2]_i_1_n_0                                                                                         |                5 |             14 |         2.80 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/RPTR_GENx[0].RPTR[0][13]_i_1_n_0                                                                                                                                                                | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |                5 |             14 |         2.80 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/FRAME_COUNT                                                                                                                       | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/FRAME_COUNT[14]_i_1_n_0                                                                                          |                6 |             14 |         2.33 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/sel                                                                                                                                                                                             | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |                4 |             14 |         3.50 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]_0[3]                                                                                                                                         |                8 |             15 |         1.88 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK1_OUT                       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             15 |         5.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]_0[2]                                                                                                                                         |                8 |             15 |         1.88 |
|  global_clock_reset_inst/refclk                                                                           |                                                                                                                                                                                                                                                          | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_out                                                                                                                   |                3 |             15 |         5.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]_0[1]                                                                                                                                         |                9 |             15 |         1.67 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                          |               15 |             15 |         1.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER[14]_i_2_n_0                                                                                                  | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER[14]_i_1_n_0                                                                                 |                4 |             15 |         3.75 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk |                                                                                                                                                                                                                                                          | gig_eth_inst/trimac_fifo_block/rx_mac_reset_gen/reset_out                                                                                                                                                                               |                6 |             15 |         2.50 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_reset_i_reg_0             |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             15 |         5.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      | control_interface_inst/sConfigReg[159]_i_1_n_0                                                                                                                                                                                                           | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      | control_interface_inst/sConfigReg[15]_i_1_n_0                                                                                                                                                                                                            | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      | control_interface_inst/sConfigReg[127]_i_1_n_0                                                                                                                                                                                                           | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      | control_interface_inst/sConfigReg[175]_i_1_n_0                                                                                                                                                                                                           | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      | control_interface_inst/sConfigReg[207]_i_1_n_0                                                                                                                                                                                                           | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__52_1[0]                                                                                  | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE[2]_i_1_n_0                                                                                         |                3 |             16 |         5.33 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      | control_interface_inst/sConfigReg[191]_i_1_n_0                                                                                                                                                                                                           | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      | control_interface_inst/sConfigReg[255]_i_1_n_0                                                                                                                                                                                                           | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      | control_interface_inst/sConfigReg[239]_i_1_n_0                                                                                                                                                                                                           | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      | control_interface_inst/sConfigReg[271]_i_1_n_0                                                                                                                                                                                                           | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      | control_interface_inst/sConfigReg[223]_i_1_n_0                                                                                                                                                                                                           | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      | control_interface_inst/sConfigReg[287]_i_1_n_0                                                                                                                                                                                                           | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               14 |             16 |         1.14 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      | control_interface_inst/sConfigReg[319]_i_1_n_0                                                                                                                                                                                                           | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      | control_interface_inst/sConfigReg[31]_i_1_n_0                                                                                                                                                                                                            | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      | control_interface_inst/sConfigReg[303]_i_1_n_0                                                                                                                                                                                                           | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |                7 |             16 |         2.29 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      | control_interface_inst/sConfigReg[367]_i_1_n_0                                                                                                                                                                                                           | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |                8 |             16 |         2.00 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      | control_interface_inst/sConfigReg[351]_i_1_n_0                                                                                                                                                                                                           | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |               10 |             16 |         1.60 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      | control_interface_inst/sConfigReg[383]_i_1_n_0                                                                                                                                                                                                           | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |                9 |             16 |         1.78 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      | control_interface_inst/sConfigReg[415]_i_1_n_0                                                                                                                                                                                                           | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |                8 |             16 |         2.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  i2c_wr_bytes_inst/data_clk                                                                               | i2c_wr_bytes_inst/i2c_master_inst/addr_rw0                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      | control_interface_inst/sConfigReg[399]_i_1_n_0                                                                                                                                                                                                           | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |                7 |             16 |         2.29 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      | control_interface_inst/sConfigReg[447]_i_1_n_0                                                                                                                                                                                                           | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      | control_interface_inst/sConfigReg[463]_i_1_n_0                                                                                                                                                                                                           | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      | control_interface_inst/sConfigReg[431]_i_1_n_0                                                                                                                                                                                                           | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      | control_interface_inst/sConfigReg[47]_i_1_n_0                                                                                                                                                                                                            | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |                7 |             16 |         2.29 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      | control_interface_inst/sConfigReg[495]_i_1_n_0                                                                                                                                                                                                           | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      | control_interface_inst/sConfigReg[511]_i_1_n_0                                                                                                                                                                                                           | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |                8 |             16 |         2.00 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      | control_interface_inst/sConfigReg[479]_i_1_n_0                                                                                                                                                                                                           | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |                8 |             16 |         2.00 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      | control_interface_inst/sConfigReg[95]_i_1_n_0                                                                                                                                                                                                            | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |                7 |             16 |         2.29 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      | control_interface_inst/sConfigReg[79]_i_1_n_0                                                                                                                                                                                                            | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      | control_interface_inst/sConfigReg[63]_i_1_n_0                                                                                                                                                                                                            | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |                9 |             16 |         1.78 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      | control_interface_inst/sMemioCnt[15]_i_1_n_0                                                                                                                                                                                                             | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      | control_interface_inst/sRegOut[15]_i_2_n_0                                                                                                                                                                                                               | control_interface_inst/sRegOut[15]_i_1_n_0                                                                                                                                                                                              |                7 |             16 |         2.29 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out6                                                      | gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_2__0_n_0                                                                                                                                              | gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_1_n_0                                                                                                                                |                4 |             16 |         4.00 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out6                                                      | gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/sel                                                                                                                                                                      | gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_time_cnt[0]_i_1__0_n_0                                                                                                                             |                4 |             16 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out6                                                      | vio_0_inst/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                             | vio_0_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | vio_0_inst/inst/PROBE_OUT_ALL_INST/wr_probe_out                                                                                                                                                                                                          | vio_0_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | vio_0_inst/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                       | vio_0_inst/inst/DECODER_INST/SR[0]                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                6 |             16 |         2.67 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                8 |             16 |         2.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                5 |             16 |         3.20 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/E[0]                                                                                                                | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                  |                7 |             16 |         2.29 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                2 |             16 |         8.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/RX_TCP_WINDOW_SIZE[15]_i_1_n_0                                                                                                                                                                          | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/RX_TCP_SEQ_NO[15]_i_1_n_0                                                                                                                                                                               | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/RX_TCP_SEQ_NO[31]_i_1_n_0                                                                                                                                                                               | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/IP_BYTE_COUNT_E[15]_i_1_n_0                                                                                                                                                                             | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/rx_enable_int_reg[0]                                                                                                                     | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_out                                                                                                                  |                4 |             16 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/IP_PAYLOAD_LENGTH[15]_i_1_n_0                                                                                                                                                                           | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/RX_DEST_TCP_PORT_NO[15]_i_1_n_0                                                                                                                                                                         | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      | control_interface_inst/sConfigReg[335]_i_1_n_0                                                                                                                                                                                                           | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clk_sgmii                                                                                                | gig_eth_inst/axi_lite_controller/axi_rd_data[15]_i_2_n_0                                                                                                                                                                                                 | gig_eth_inst/axi_lite_controller/axi_rd_data[15]_i_1_n_0                                                                                                                                                                                |                4 |             16 |         4.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/RX_SOURCE_TCP_PORT_NO[15]_i_1_n_0                                                                                                                                                                       | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/RX_TCP_ACK_NO[31]_i_1_n_0                                                                                                                                                                               | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |               10 |             16 |         1.60 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/RX_TCP_ACK_NO[15]_i_1_n_0                                                                                                                                                                               | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |                8 |             16 |         2.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/RX_TCP_BYTE_COUNT_local[0]_i_1_n_0                                                                                                                                                                      | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/MAC_TX_EOF                                                                                                                                                                                         | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/TX_IP_HEADER_CKSUM_DATA[15]_i_2_n_0                                                                                                                                                                | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/TX_IP_HEADER_CKSUM_DATA[15]_i_1_n_0                                                                                                                                               |                5 |             16 |         3.20 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/TX_TCP_CKSUM_DATA[15]_i_1_n_0                                                                                                                                                                      | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |                8 |             16 |         2.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/TICK_4US                                                                                                                                                                                                     | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | vio_0_inst/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clk_sgmii                                                                                                | gig_eth_inst/axi_lite_controller/mdio_wr_data[26]_i_1_n_0                                                                                                                                                                                                | gig_eth_inst/axi_lite_controller/mdio_wr_data[31]_i_1_n_0                                                                                                                                                                               |                4 |             16 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_frame_length[14]_i_1_n_0                                                                                         | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                                                                           |                4 |             16 |         4.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_ma_tx_data[15]_i_1_n_0                                                                                              | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                                                                           |                4 |             16 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/man_reset.int_mgmt_host_reset_reg                                                                                                | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                                                                           |                4 |             16 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clk_sgmii                                                                                                | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/gen_mdio.ma_miim_ready_d1_int_reg[0]                                                                        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                                                                           |                5 |             16 |         3.20 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      | control_interface_inst/cmdIF_inst.counterV[15]_i_1_n_0                                                                                                                                                                                                   | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      | control_interface_inst/counterFIFO0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      | control_interface_inst/sAddrA[15]_i_1_n_0                                                                                                                                                                                                                | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |                8 |             16 |         2.00 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      | control_interface_inst/sAddrA[31]_i_1_n_0                                                                                                                                                                                                                | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |                5 |             16 |         3.20 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      | control_interface_inst/sConfigReg[111]_i_1_n_0                                                                                                                                                                                                           | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |                8 |             16 |         2.00 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      | control_interface_inst/sConfigReg[143]_i_1_n_0                                                                                                                                                                                                           | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |                6 |             16 |         2.67 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/IP_HEADER_CHECKSUM[16]_i_1_n_0                                                                                                                                                                          | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |                5 |             17 |         3.40 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out6                                                      | gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/time_out_counter                                                                                                                                                         | gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/reset_time_out                                                                                                                                          |                5 |             17 |         3.40 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/CLK1_OUT                       | gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0                                                                                                                                             | gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_txresetfsm_i/clear                                                                                                                                                   |                5 |             17 |         3.40 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/RX_TCP_CKSUM_local[16]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/TX_TCP_CHECKSUM[16]_i_1_n_0                                                                                                                                                                        | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |                6 |             17 |         2.83 |
|  clk_sgmii                                                                                                |                                                                                                                                                                                                                                                          | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/SR[0]                                                                                                           |                7 |             17 |         2.43 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/E[0]                                                                                                                                                                                            | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |                5 |             17 |         3.40 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/TXRX_DELAY_CNTR[0]_7                                                                                                                                                                            | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/TXRX_DELAY_x[0].TXRX_DELAY_CNTR[0][0]_i_1_n_0                                                                                                                                  |                5 |             17 |         3.40 |
|  clk_sgmii                                                                                                | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_ps_lt_disable                                                                                                    | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad[47]_i_1_n_0                                                                            |                5 |             17 |         3.40 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/ODD_EVENn                                                                                                                                                                                       | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TXBUF/TCP_TX_CHECKSUM_GENx[0].TX_TCP_CHECKSUM[0][16]_i_1_n_0                                                                                                                         |                5 |             17 |         3.40 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/EFF_RX_WINDOW_SIZE_PARTIAL_VALID_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             17 |         2.12 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/EFF_RX_WINDOW_SIZE_PARTIAL[16]_i_1_n_0                                                                                                                                                          | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |                6 |             17 |         2.83 |
|  clk_sgmii                                                                                                | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data[16]_i_2__0_n_0                                                                                                       | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/ipic_mux_inst/ip2bus_data[16]_i_1__0_n_0                                                                                      |                4 |             17 |         4.25 |
|  clk_sgmii                                                                                                | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                     | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/rst                                                                              |                6 |             17 |         2.83 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out6                                                      | gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/time_out_counter                                                                                                                                                         | gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                  |                5 |             17 |         3.40 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |         4.50 |
|  clk_sgmii                                                                                                | control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                   | control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                         |                5 |             18 |         3.60 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |         6.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/E[0]                                                                                                                                                                                                    | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |               11 |             19 |         1.73 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/MAX_FRAME_LENGTH_HELD[14]_i_1_n_0                                                                                                        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_out                                                                                                                  |                6 |             19 |         3.17 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        |                                                                                                                                                                                                                                                          | gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_out                                                                                                                                                                               |               10 |             20 |         2.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/axi_lite_controller/axi_wr_data[31]_i_1_n_0                                                                                                                                                                                                 | gig_eth_inst/example_resets/s_axi_resetn_reg_0[0]                                                                                                                                                                                       |                6 |             20 |         3.33 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/RX_VALID_ACK_TIMEOUT_x[0].RX_VALID_ACK_TIMOUT[0][23]_i_2_n_0                                                                                                                                    | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/RX_VALID_ACK_TIMEOUT_x[0].RX_VALID_ACK_TIMOUT[0][23]_i_1_n_0                                                                                                                   |                4 |             20 |         5.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                          | gig_eth_inst/tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                                |                3 |             20 |         6.67 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out2        |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             22 |         5.50 |
|  clk_sgmii                                                                                                | gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tvalid_reg_2[0]                                                                                                                                                                     | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |               11 |             22 |         2.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/TX_BYTE_COUNTER_INC[10]_i_1_n_0                                                                                                                                                                    | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |                5 |             22 |         4.40 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/TX_DEST_IP_ADDR[31]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             24 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                   | gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                                    |                6 |             24 |         4.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/TX_SEQ_NO[31]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             24 |         3.43 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/E[0]                                                                                                                                                                                 | gig_eth_inst/trimac_fifo_block/tx_mac_reset_gen/reset_out                                                                                                                                                                               |               10 |             24 |         2.40 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/gt0_rxusrclk2_i                | dataAligner/firstAligned                                                                                                                                                                                                                                 | SYS_RST_IBUF                                                                                                                                                                                                                            |                6 |             24 |         4.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/TX_ACK_NO[31]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             24 |         3.43 |
|  clk_sgmii                                                                                                | gig_eth_inst/tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                   | gig_eth_inst/tx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                             |                6 |             24 |         4.00 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out2                                                      |                                                                                                                                                                                                                                                          | global_clock_reset_inst/globalresetter_inst/RESET                                                                                                                                                                                       |               14 |             25 |         1.79 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  clk_sgmii                                                                                                | gig_eth_inst/axi_lite_controller/p_17_in                                                                                                                                                                                                                 | gig_eth_inst/axi_lite_controller/s_axi_wdata[31]_i_1_n_0                                                                                                                                                                                |                6 |             26 |         4.33 |
|  clk_sgmii                                                                                                | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad[31]_i_2_n_0                                                                                             | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/conf/int_rx_pause_ad[31]_i_1_n_0                                                                            |                7 |             26 |         3.71 |
|  clk_sgmii                                                                                                | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_data[29]_i_1_n_0                                                                                       |                                                                                                                                                                                                                                         |                7 |             27 |         3.86 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      | control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                            | control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                                      |               10 |             27 |         2.70 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/p_2_out[29]                                                                                                                                                                                             | gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/IP_ADDR_local[29]_i_1_n_0                                                                                                                                                              |                4 |             28 |         7.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |         5.60 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      | gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                           | gig_eth_inst/rx_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                                                             |                7 |             29 |         4.14 |
|  clk_sgmii                                                                                                | gig_eth_inst/example_resets/E[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               14 |             29 |         2.07 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/enable_gen/gmii_tx_clken                                                                                                                                                    | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                  |                7 |             30 |         4.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |               10 |             31 |         3.10 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK/CALC[24]_i_1_n_0                                                                                                               | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rxgen/FCS_CHECK_i_1_n_0                                                                                                       |                9 |             32 |         3.56 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out6                                                      | gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count                                                                                                                                                              | gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/adapt_count_reset                                                                                                                                       |                8 |             32 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             32 |         3.20 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/IP_BYTE_COUNT_local_reg[0]_0                                                                                                                                                                            | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/EVENTS6                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/TX_SEQ_NO_GENx[0].TX_SEQ_NO_local[0][31]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |               14 |             32 |         2.29 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/TX_PACKET_SEQUENCE_START_OUT                                                                                                                                                                    | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  clk_sgmii                                                                                                | control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                    | control_interface_inst/data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0[0]                                                                                         |                7 |             32 |         4.57 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/Inst_TIMER_4US/TICK_4US                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/TX_ACK_NO[0]_5                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/CE_IN                                                                                                           | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/PREAMBLE_PIPE_reg_n_0_[2]                                                                                        |               10 |             32 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               13 |             32 |         2.46 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/RX_SOURCE_IP_ADDR_local[31]_i_1_n_0                                                                                                                                                                     | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out6                                                      |                                                                                                                                                                                                                                                          | gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst/gt0_rxresetfsm_i/SR[0]                                                                                                                                                   |               12 |             33 |         2.75 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               12 |             33 |         2.75 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               12 |             33 |         2.75 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               12 |             34 |         2.83 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/TX_PACKET_SEQUENCE_START_reg_0                                                                                                                                                                     | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/TX_PACKET_SEQUENCE_START_reg_2                                                                                                                                                 |               12 |             34 |         2.83 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             34 |         3.40 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/MAC_RX_DATA_VALID_D2                                                                                                                                                                                    | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |               12 |             34 |         2.83 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               12 |             36 |         3.00 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             36 |         3.60 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               15 |             36 |         2.40 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               12 |             37 |         3.08 |
|  clk_sgmii                                                                                                |                                                                                                                                                                                                                                                          | gig_eth_inst/example_resets/SR[0]                                                                                                                                                                                                       |               19 |             39 |         2.05 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.Inst_TCP_TX/TX_DEST_MAC_ADDR[47]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             40 |         5.71 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             41 |         3.73 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               16 |             44 |         2.75 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/Inst_PACKET_PARSING/RX_SOURCE_MAC_ADDR_local[47]_i_1_n_0                                                                                                                                                                    | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |               12 |             48 |         4.00 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk |                                                                                                                                                                                                                                                          | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_out                                                                                                                  |               18 |             49 |         2.72 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        |                                                                                                                                                                                                                                                          | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/tx_reset_out                                                                                                                  |               15 |             52 |         3.47 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/gt0_rxusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               19 |             56 |         2.95 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               29 |             69 |         2.38 |
|  clk_sgmii                                                                                                |                                                                                                                                                                                                                                                          | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/int_mgmt_host_reset                                                                                                           |               18 |             70 |         3.89 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg_n_0                                                                                                                                                       | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/tri_mode_ethernet_mac_0_core/rx_reset_out                                                                                                                  |               27 |             70 |         2.59 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk | gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rx_enable_int_reg_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |               20 |             74 |         3.70 |
|  clk_sgmii                                                                                                | gig_eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/E[0]                                                                                                                                                                                             | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |               19 |             80 |         4.21 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               15 |             81 |         5.40 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               14 |             81 |         5.79 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               16 |             81 |         5.06 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               13 |             81 |         6.23 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               16 |             81 |         5.06 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               15 |             81 |         5.40 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               15 |             81 |         5.40 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               17 |             81 |         4.76 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out3                                                      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               27 |             83 |         3.07 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               39 |             88 |         2.26 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/TX_PACKET_SEQUENCE_START_OUT                                                                                                                                                                    |                                                                                                                                                                                                                                         |               37 |             89 |         2.41 |
|  global_clock_reset_inst/clockwiz_inst/inst/clk_out6                                                      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               32 |             89 |         2.78 |
|  clk_sgmii                                                                                                | gig_eth_inst/tcp_server_inst/TCP_SERVER_X.TCP_SERVER_001/INFO_X[0].TX_DEST_MAC_ADDR[0][47]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                         |               19 |             97 |         5.11 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               26 |            103 |         3.96 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_2/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               27 |            103 |         3.81 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               27 |            103 |         3.81 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/gt0_rxusrclk2_i                | dataAligner/prbsCKInst/searchedFrames_reg[7]_1                                                                                                                                                                                                           | SYS_RST_IBUF                                                                                                                                                                                                                            |               62 |            106 |         1.71 |
|  clk_sgmii                                                                                                |                                                                                                                                                                                                                                                          | gig_eth_inst/example_resets/glbl_reset_gen/reset_out                                                                                                                                                                                    |               60 |            112 |         1.87 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/rgmii_interface/rx_mac_aclk |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               36 |            117 |         3.25 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               31 |            193 |         6.23 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_2/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                      |               77 |            249 |         3.23 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/gt0_rxusrclk2_i                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                      |               76 |            298 |         3.92 |
|  clk_sgmii                                                                                                |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              159 |            427 |         2.69 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                | u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               73 |            529 |         7.25 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        |                                                                                                                                                                                                                                                          | u_ila_1/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                      |              215 |            672 |         3.13 |
|  gig_eth_inst/trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_clocking_i/clk_out1        |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              296 |           2360 |         7.97 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/gt0_rxusrclk2_i                |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              708 |           2786 |         3.94 |
|  gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i                |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |             1353 |           4789 |         3.54 |
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


