Version 4
SHEET 1 3064 680
WIRE 2768 -176 0 -176
WIRE 0 176 0 -176
WIRE 48 176 0 176
WIRE 256 176 192 176
WIRE 464 176 400 176
WIRE 672 176 608 176
WIRE 880 176 816 176
WIRE 1088 176 1024 176
WIRE 1296 176 1232 176
WIRE 1504 176 1440 176
WIRE 1712 176 1648 176
WIRE 1920 176 1856 176
WIRE 2128 176 2064 176
WIRE 2336 176 2272 176
WIRE 2544 176 2480 176
WIRE 2768 176 2768 -176
WIRE 2768 176 2688 176
WIRE 2912 176 2768 176
WIRE 112 240 112 224
WIRE 320 240 320 224
WIRE 528 240 528 224
WIRE 736 240 736 224
WIRE 944 240 944 224
WIRE 1152 240 1152 224
WIRE 1360 240 1360 224
WIRE 1568 240 1568 224
WIRE 1776 240 1776 224
WIRE 1984 240 1984 224
WIRE 2192 240 2192 224
WIRE 2400 240 2400 224
WIRE 2608 240 2608 224
FLAG 112 240 0
FLAG 112 128 VDD
FLAG 320 240 0
FLAG 320 128 VDD
FLAG 528 240 0
FLAG 528 128 VDD
FLAG 736 240 0
FLAG 736 128 VDD
FLAG 944 240 0
FLAG 944 128 VDD
FLAG 1152 240 0
FLAG 1152 128 VDD
FLAG 1360 240 0
FLAG 1360 128 VDD
FLAG 1568 240 0
FLAG 1568 128 VDD
FLAG 1776 240 0
FLAG 1776 128 VDD
FLAG 1984 240 0
FLAG 1984 128 VDD
FLAG 2192 240 0
FLAG 2192 128 VDD
FLAG 2400 240 0
FLAG 2400 128 VDD
FLAG 2608 240 0
FLAG 2608 128 VDD
FLAG 2912 176 osc_out
IOPIN 2912 176 Out
SYMBOL inverter 80 176 R0
SYMATTR InstName X1
SYMBOL inverter 288 176 R0
SYMATTR InstName X2
SYMBOL inverter 496 176 R0
SYMATTR InstName X3
SYMBOL inverter 704 176 R0
SYMATTR InstName X4
SYMBOL inverter 912 176 R0
SYMATTR InstName X5
SYMBOL inverter 1120 176 R0
SYMATTR InstName X6
SYMBOL inverter 1328 176 R0
SYMATTR InstName X7
SYMBOL inverter 1536 176 R0
SYMATTR InstName X8
SYMBOL inverter 1744 176 R0
SYMATTR InstName X9
SYMBOL inverter 1952 176 R0
SYMATTR InstName X10
SYMBOL inverter 2160 176 R0
SYMATTR InstName X11
SYMBOL inverter 2368 176 R0
SYMATTR InstName X12
SYMBOL inverter 2576 176 R0
SYMATTR InstName X13
TEXT 720 376 Left 2 !VDD VDD 0 DC 1\n.tran 10p 20n
