@W: BN161 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":41:7:41:19|Net N_6 has multiple drivers .
@W: BN161 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":41:7:41:19|Net N_8 has multiple drivers .
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@W: BN161 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":41:7:41:19|Net r_PACKET_PHASE_ns[0] has multiple drivers .
@W: BN161 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":41:7:41:19|Net r_PACKET_PHASE_ns[1] has multiple drivers .
@W: BN161 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":41:7:41:19|Net N_84 has multiple drivers .
@W: BN161 :"/home/bernd/Dokumente/Projekte/fpga_lernen/testprojekte/memory_mapped_periphery/fpga_workspace/memory_mapped_periphery_test/spi_interface.vhd":41:7:41:19|Net N_327 has multiple drivers .
@W: MT420 |Found inferred clock spi_interface|i_wb_clk with period 5.00ns. Please declare a user-defined clock on port i_wb_clk.
