

================================================================
== Vitis HLS Report for 'svd_5_Pipeline_VITIS_LOOP_605_46'
================================================================
* Date:           Sun Feb  5 17:01:03 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  5.577 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|       19|  0.120 us|  1.140 us|    2|   19|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_605_46  |        0|       17|         4|          1|          1|  0 ~ 15|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     1|        -|       -|    -|
|Expression           |        -|     -|        0|    2242|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      45|    -|
|Register             |        -|     -|      104|      32|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     1|      104|    2319|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +--------------------------------+--------------------------+-----------+
    |            Instance            |          Module          | Expression|
    +--------------------------------+--------------------------+-----------+
    |mul_mul_17ns_18ns_35_4_1_U3286  |mul_mul_17ns_18ns_35_4_1  |    i0 * i1|
    +--------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+------+------------+------------+
    |     Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+------+------------+------------+
    |add_ln605_fu_167_p2    |         +|   0|  0|    12|           4|           1|
    |add_ln606_1_fu_239_p2  |         +|   0|  0|    20|          13|          12|
    |add_ln606_2_fu_213_p2  |         +|   0|  0|    16|          14|          14|
    |add_ln606_3_fu_245_p2  |         +|   0|  0|    17|          13|          13|
    |add_ln606_4_fu_312_p2  |         +|   0|  0|    17|          13|          13|
    |add_ln606_5_fu_318_p2  |         +|   0|  0|    19|          12|          12|
    |add_ln606_6_fu_326_p2  |         +|   0|  0|    17|          13|          12|
    |add_ln606_7_fu_332_p2  |         +|   0|  0|    17|          13|          13|
    |add_ln606_fu_207_p2    |         +|   0|  0|    16|          14|          14|
    |sub_ln606_1_fu_306_p2  |         -|   0|  0|    20|          13|          13|
    |sub_ln606_fu_197_p2    |         -|   0|  0|    19|          12|          12|
    |icmp_ln605_fu_161_p2   |      icmp|   0|  0|    20|          32|          32|
    |pnp_iter_d0            |       shl|   0|  0|  1865|         448|         448|
    |shl_ln606_fu_342_p2    |       shl|   0|  0|   165|           8|          56|
    |ap_enable_pp0          |       xor|   0|  0|     2|           1|           2|
    +-----------------------+----------+----+---+------+------------+------------+
    |Total                  |          |   0|  0|  2242|         623|         667|
    +-----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_31    |   9|          2|    4|          8|
    |k_fu_84                  |   9|          2|    4|          8|
    |pnp_iter_we0             |   9|          2|   56|        112|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   66|        132|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |k_31_reg_398                      |   4|   0|    4|          0|
    |k_31_reg_398_pp0_iter1_reg        |   4|   0|    4|          0|
    |k_fu_84                           |   4|   0|    4|          0|
    |sub_ln606_reg_407                 |   7|   0|   12|          5|
    |zext_ln337_8_cast_reg_388         |   7|   0|   12|          5|
    |zext_ln606_1_cast_reg_393         |   7|   0|   13|          6|
    |sub_ln606_reg_407                 |  64|  32|   12|          5|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 104|  32|   68|         21|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  svd.5_Pipeline_VITIS_LOOP_605_46|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  svd.5_Pipeline_VITIS_LOOP_605_46|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  svd.5_Pipeline_VITIS_LOOP_605_46|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  svd.5_Pipeline_VITIS_LOOP_605_46|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  svd.5_Pipeline_VITIS_LOOP_605_46|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  svd.5_Pipeline_VITIS_LOOP_605_46|  return value|
|l                  |   in|   32|     ap_none|                                 l|        scalar|
|sv_address0        |  out|    4|   ap_memory|                                sv|         array|
|sv_ce0             |  out|    1|   ap_memory|                                sv|         array|
|sv_q0              |   in|   64|   ap_memory|                                sv|         array|
|zext_ln337_7       |   in|    7|     ap_none|                      zext_ln337_7|        scalar|
|zext_ln606_1       |   in|    7|     ap_none|                      zext_ln606_1|        scalar|
|zext_ln337_8       |   in|    7|     ap_none|                      zext_ln337_8|        scalar|
|pnp_iter_address0  |  out|   13|   ap_memory|                          pnp_iter|         array|
|pnp_iter_ce0       |  out|    1|   ap_memory|                          pnp_iter|         array|
|pnp_iter_we0       |  out|   56|   ap_memory|                          pnp_iter|         array|
|pnp_iter_d0        |  out|  448|   ap_memory|                          pnp_iter|         array|
+-------------------+-----+-----+------------+----------------------------------+--------------+

