// Seed: 1580471806
module module_0;
  assign id_1 = id_1;
endmodule
module module_1 (
    output tri1 id_0
);
  parameter id_2 = (1) - -1;
  module_0 modCall_1 ();
  wire id_3;
  always begin : LABEL_0$display
    ;
  end
  assign id_0 = {1};
  always_latch id_0 = -1;
endmodule
module module_2 (
    output wand id_0,
    input tri1 id_1,
    input tri0 id_2,
    input wor id_3,
    input uwire id_4,
    input wand id_5,
    output tri1 id_6,
    input tri0 id_7,
    input tri0 id_8,
    output tri0 id_9,
    input wor id_10,
    output tri id_11,
    input tri0 id_12,
    output tri id_13,
    output supply1 id_14,
    input uwire id_15
);
  id_17(
      -1'b0, id_12, id_12, -1'b0, id_14
  );
  module_0 modCall_1 ();
endmodule
