Analysis for QUEUE_SIZE = 4, ENQ_ENA = 1

Frequency: 100 MHz -> Synthesis: 13s -> 13s
Frequency: 100 MHz -> Implementation: 1m 8s -> 68s
Frequency: 100 MHz -> Power: 0.463 W
Frequency: 100 MHz -> CLB LUTs Used: 206
Frequency: 100 MHz -> CLB LUTs Util%: 0.15 %
Frequency: 100 MHz -> CLB Registers Used: 68
Frequency: 100 MHz -> CLB Registers Util%: 0.02 %
Frequency: 100 MHz -> BRAM Util: 0
Frequency: 100 MHz -> BRAM Util%: 0.00 %
Frequency: 100 MHz -> WNS: 5.880 ns
Frequency: 100 MHz -> Achieved Frequency: 242.718 MHz


Frequency: 150 MHz -> Synthesis: 10s -> 10s
Frequency: 150 MHz -> Implementation: 1m 2s -> 62s
Frequency: 150 MHz -> Power: 0.469 W
Frequency: 150 MHz -> CLB LUTs Used: 206
Frequency: 150 MHz -> CLB LUTs Util%: 0.15 %
Frequency: 150 MHz -> CLB Registers Used: 68
Frequency: 150 MHz -> CLB Registers Util%: 0.02 %
Frequency: 150 MHz -> BRAM Util: 0
Frequency: 150 MHz -> BRAM Util%: 0.00 %
Frequency: 150 MHz -> WNS: 2.458 ns
Frequency: 150 MHz -> Achieved Frequency: 237.605 MHz


Frequency: 200 MHz -> Synthesis: 10s -> 10s
Frequency: 200 MHz -> Implementation: 51s -> 51s
Frequency: 200 MHz -> Power: 0.475 W
Frequency: 200 MHz -> CLB LUTs Used: 206
Frequency: 200 MHz -> CLB LUTs Util%: 0.15 %
Frequency: 200 MHz -> CLB Registers Used: 68
Frequency: 200 MHz -> CLB Registers Util%: 0.02 %
Frequency: 200 MHz -> BRAM Util: 0
Frequency: 200 MHz -> BRAM Util%: 0.00 %
Frequency: 200 MHz -> WNS: 1.618 ns
Frequency: 200 MHz -> Achieved Frequency: 295.683 MHz


Frequency: 250 MHz -> Synthesis: 11s -> 11s
Frequency: 250 MHz -> Implementation: 1m 2s -> 62s
Frequency: 250 MHz -> Power: 0.482 W
Frequency: 250 MHz -> CLB LUTs Used: 207
Frequency: 250 MHz -> CLB LUTs Util%: 0.15 %
Frequency: 250 MHz -> CLB Registers Used: 68
Frequency: 250 MHz -> CLB Registers Util%: 0.02 %
Frequency: 250 MHz -> BRAM Util: 0
Frequency: 250 MHz -> BRAM Util%: 0.00 %
Frequency: 250 MHz -> WNS: 0.497 ns
Frequency: 250 MHz -> Achieved Frequency: 285.470 MHz


Frequency: 300 MHz -> Synthesis: 11s -> 11s
Frequency: 300 MHz -> Implementation: 1m 20s -> 80s
Frequency: 300 MHz -> Power: 0.489 W
Frequency: 300 MHz -> CLB LUTs Used: 209
Frequency: 300 MHz -> CLB LUTs Util%: 0.15 %
Frequency: 300 MHz -> CLB Registers Used: 68
Frequency: 300 MHz -> CLB Registers Util%: 0.02 %
Frequency: 300 MHz -> BRAM Util: 0
Frequency: 300 MHz -> BRAM Util%: 0.00 %
Frequency: 300 MHz -> WNS: 0.379 ns
Frequency: 300 MHz -> Achieved Frequency: 338.486 MHz


Frequency: 350 MHz -> Synthesis: 13s -> 13s
Frequency: 350 MHz -> Implementation: 1m 40s -> 100s
Frequency: 350 MHz -> Power: 0.494 W
Frequency: 350 MHz -> CLB LUTs Used: 209
Frequency: 350 MHz -> CLB LUTs Util%: 0.15 %
Frequency: 350 MHz -> CLB Registers Used: 68
Frequency: 350 MHz -> CLB Registers Util%: 0.02 %
Frequency: 350 MHz -> BRAM Util: 0
Frequency: 350 MHz -> BRAM Util%: 0.00 %
Frequency: 350 MHz -> WNS: 0.310 ns
Frequency: 350 MHz -> Achieved Frequency: 392.597 MHz


Frequency: 400 MHz -> Synthesis: 11s -> 11s
Frequency: 400 MHz -> Implementation: 1m 32s -> 92s
Frequency: 400 MHz -> Power: 0.500 W
Frequency: 400 MHz -> CLB LUTs Used: 215
Frequency: 400 MHz -> CLB LUTs Util%: 0.15 %
Frequency: 400 MHz -> CLB Registers Used: 68
Frequency: 400 MHz -> CLB Registers Util%: 0.02 %
Frequency: 400 MHz -> BRAM Util: 0
Frequency: 400 MHz -> BRAM Util%: 0.00 %
Frequency: 400 MHz -> WNS: 0.170 ns
Frequency: 400 MHz -> Achieved Frequency: 429.185 MHz


Frequency: 450 MHz -> Synthesis: 11s -> 11s
Frequency: 450 MHz -> Implementation: 1m 25s -> 85s
Frequency: 450 MHz -> Power: 0.506 W
Frequency: 450 MHz -> CLB LUTs Used: 214
Frequency: 450 MHz -> CLB LUTs Util%: 0.15 %
Frequency: 450 MHz -> CLB Registers Used: 68
Frequency: 450 MHz -> CLB Registers Util%: 0.02 %
Frequency: 450 MHz -> BRAM Util: 0
Frequency: 450 MHz -> BRAM Util%: 0.00 %
Frequency: 450 MHz -> WNS: 0.026 ns
Frequency: 450 MHz -> Achieved Frequency: 455.327 MHz


Frequency: 500 MHz -> Synthesis: 13s -> 13s
Frequency: 500 MHz -> Implementation: 1m 44s -> 104s
Frequency: 500 MHz -> Power: 0.518 W
Frequency: 500 MHz -> CLB LUTs Used: 240
Frequency: 500 MHz -> CLB LUTs Util%: 0.17 %
Frequency: 500 MHz -> CLB Registers Used: 68
Frequency: 500 MHz -> CLB Registers Util%: 0.02 %
Frequency: 500 MHz -> BRAM Util: 0
Frequency: 500 MHz -> BRAM Util%: 0.00 %
Frequency: 500 MHz -> WNS: -0.051 ns
Frequency: 500 MHz -> Achieved Frequency: 487.567 MHz


Frequency: 550 MHz -> Synthesis: 13s -> 13s
Frequency: 550 MHz -> Implementation: 3m 20s -> 200s
Frequency: 550 MHz -> Power: 0.523 W
Frequency: 550 MHz -> CLB LUTs Used: 239
Frequency: 550 MHz -> CLB LUTs Util%: 0.17 %
Frequency: 550 MHz -> CLB Registers Used: 69
Frequency: 550 MHz -> CLB Registers Util%: 0.02 %
Frequency: 550 MHz -> BRAM Util: 0
Frequency: 550 MHz -> BRAM Util%: 0.00 %
Frequency: 550 MHz -> WNS: -0.228 ns
Frequency: 550 MHz -> Achieved Frequency: 488.715 MHz


Frequency: 600 MHz -> Synthesis: 12s -> 12s
Frequency: 600 MHz -> Implementation: 2m 31s -> 151s
Frequency: 600 MHz -> Power: 0.530 W
Frequency: 600 MHz -> CLB LUTs Used: 230
Frequency: 600 MHz -> CLB LUTs Util%: 0.16 %
Frequency: 600 MHz -> CLB Registers Used: 68
Frequency: 600 MHz -> CLB Registers Util%: 0.02 %
Frequency: 600 MHz -> BRAM Util: 0
Frequency: 600 MHz -> BRAM Util%: 0.00 %
Frequency: 600 MHz -> WNS: -0.641 ns
Frequency: 600 MHz -> Achieved Frequency: 433.338 MHz


Frequency: 650 MHz -> Synthesis: 13s -> 13s
Frequency: 650 MHz -> Implementation: 2m 13s -> 133s
Frequency: 650 MHz -> Power: 0.533 W
Frequency: 650 MHz -> CLB LUTs Used: 219
Frequency: 650 MHz -> CLB LUTs Util%: 0.16 %
Frequency: 650 MHz -> CLB Registers Used: 68
Frequency: 650 MHz -> CLB Registers Util%: 0.02 %
Frequency: 650 MHz -> BRAM Util: 0
Frequency: 650 MHz -> BRAM Util%: 0.00 %
Frequency: 650 MHz -> WNS: -0.509 ns
Frequency: 650 MHz -> Achieved Frequency: 488.410 MHz


Frequency: 700 MHz -> Synthesis: 13s -> 13s
Frequency: 700 MHz -> Implementation: 2m 47s -> 167s
Frequency: 700 MHz -> Power: 0.545 W
Frequency: 700 MHz -> CLB LUTs Used: 231
Frequency: 700 MHz -> CLB LUTs Util%: 0.16 %
Frequency: 700 MHz -> CLB Registers Used: 69
Frequency: 700 MHz -> CLB Registers Util%: 0.02 %
Frequency: 700 MHz -> BRAM Util: 0
Frequency: 700 MHz -> BRAM Util%: 0.00 %
Frequency: 700 MHz -> WNS: -0.794 ns
Frequency: 700 MHz -> Achieved Frequency: 449.929 MHz


Frequency: 750 MHz -> Synthesis: 12s -> 12s
Frequency: 750 MHz -> Implementation: 3m 24s -> 204s
Frequency: 750 MHz -> Power: 0.548 W
Frequency: 750 MHz -> CLB LUTs Used: 236
Frequency: 750 MHz -> CLB LUTs Util%: 0.17 %
Frequency: 750 MHz -> CLB Registers Used: 69
Frequency: 750 MHz -> CLB Registers Util%: 0.02 %
Frequency: 750 MHz -> BRAM Util: 0
Frequency: 750 MHz -> BRAM Util%: 0.00 %
Frequency: 750 MHz -> WNS: -0.838 ns
Frequency: 750 MHz -> Achieved Frequency: 460.547 MHz


Frequency: 800 MHz -> Synthesis: 15s -> 15s
Frequency: 800 MHz -> Implementation: 2m 40s -> 160s
Frequency: 800 MHz -> Power: 0.561 W
Frequency: 800 MHz -> CLB LUTs Used: 237
Frequency: 800 MHz -> CLB LUTs Util%: 0.17 %
Frequency: 800 MHz -> CLB Registers Used: 68
Frequency: 800 MHz -> CLB Registers Util%: 0.02 %
Frequency: 800 MHz -> BRAM Util: 0
Frequency: 800 MHz -> BRAM Util%: 0.00 %
Frequency: 800 MHz -> WNS: -1.027 ns
Frequency: 800 MHz -> Achieved Frequency: 439.174 MHz


WNS exceeded -1 ns, finished

