LIBRARY ieee;
use ieee.std_logic_1164.all;
ENTITY INVERSOR IS 
	PORT(
		EC21:IN STD_LOGIC_VECTOR(7 DOWNTO 0);
		nC2E:OUT STD_LOGIC_VECTOR(7 DOWNTO 0));
END INVERSOR;
ARCHITECTURE inverte OF INVERSOR IS
SIGNAL c:STD_LOGIC_VECTOR(7 DOWNTO 0);
BEGIN
f: for i in 1 to 7 generate
		c(i)<=NOT(EC21(i));
END generate;

END inverte;
