# Reading D:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do a216_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/fpga/a216/rtl {D:/fpga/a216/rtl/irom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:53 on Nov 21,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/fpga/a216/rtl" D:/fpga/a216/rtl/irom.v 
# -- Compiling module irom
# ** Error: D:/fpga/a216/rtl/irom.v(14): Single value range allowed only in SystemVerilog.
# ** Error: (vlog-13027) D:/fpga/a216/rtl/irom.v(18): near "i": Syntax error. 'for' loop variable declaration only allowed in SystemVerilog.
# ** Error: D:/fpga/a216/rtl/irom.v(18): (vlog-2730) Undefined variable: 'i'.
# ** Error: (vlog-13069) D:/fpga/a216/rtl/irom.v(18): near ")": syntax error, unexpected ')', expecting ';'.
# ** Error: (vlog-13069) D:/fpga/a216/rtl/irom.v(22): near "else": syntax error, unexpected else.
# End time: 15:53:53 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: D:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./a216_run_msim_rtl_verilog.do line 8
# D:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+D:/fpga/a216/rtl {D:/fpga/a216/rtl/irom.v}"
