Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/jenn/fdsd/Task_3/my_rom_16_7_my_rom_16_7_sch_tb_isim_beh.exe -prj /home/jenn/fdsd/Task_3/my_rom_16_7_my_rom_16_7_sch_tb_beh.prj work.my_rom_16_7_my_rom_16_7_sch_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "/home/jenn/fdsd/Task_3/my_rom_16_1.vhd" into library work
Parsing VHDL file "/home/jenn/fdsd/Task_3/my_rom_16_7.vhf" into library work
Parsing VHDL file "/home/jenn/fdsd/Task_3/my_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 100640 KB
Fuse CPU Usage: 490 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture behavioral of entity my_rom_16_1 [\my_rom_16_1(('0','0','0','0','0...]
Compiling architecture behavioral of entity my_rom_16_7 [my_rom_16_7_default]
Compiling architecture behavioral of entity my_rom_16_7_my_rom_16_7_sch_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable /home/jenn/fdsd/Task_3/my_rom_16_7_my_rom_16_7_sch_tb_isim_beh.exe
Fuse Memory Usage: 1721652 KB
Fuse CPU Usage: 560 ms
GCC CPU Usage: 1150 ms
