#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1aba200 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1acd940 .scope module, "tb" "tb" 3 122;
 .timescale -12 -12;
L_0x1aba690 .functor NOT 1, L_0x1b2a990, C4<0>, C4<0>, C4<0>;
L_0x1b2a7c0 .functor XOR 12, L_0x1b2a680, L_0x1b2a720, C4<000000000000>, C4<000000000000>;
L_0x1b2a8d0 .functor XOR 12, L_0x1b2a7c0, L_0x1b2a830, C4<000000000000>, C4<000000000000>;
v0x1b26170_0 .net *"_ivl_10", 11 0, L_0x1b2a830;  1 drivers
v0x1b26270_0 .net *"_ivl_12", 11 0, L_0x1b2a8d0;  1 drivers
v0x1b26350_0 .net *"_ivl_2", 11 0, L_0x1b2a5e0;  1 drivers
v0x1b26410_0 .net *"_ivl_4", 11 0, L_0x1b2a680;  1 drivers
v0x1b264f0_0 .net *"_ivl_6", 11 0, L_0x1b2a720;  1 drivers
v0x1b26620_0 .net *"_ivl_8", 11 0, L_0x1b2a7c0;  1 drivers
v0x1b26700_0 .var "clk", 0 0;
v0x1b267a0_0 .net "in", 0 0, v0x1b24bb0_0;  1 drivers
v0x1b26840_0 .net "next_state_dut", 9 0, v0x1b25b40_0;  1 drivers
v0x1b26970_0 .net "next_state_ref", 9 0, L_0x1b29920;  1 drivers
v0x1b26a80_0 .net "out1_dut", 0 0, L_0x1b2a1e0;  1 drivers
v0x1b26b20_0 .net "out1_ref", 0 0, L_0x1abd4e0;  1 drivers
v0x1b26bc0_0 .net "out2_dut", 0 0, L_0x1b2a480;  1 drivers
v0x1b26c60_0 .net "out2_ref", 0 0, L_0x1abe380;  1 drivers
v0x1b26d30_0 .net "state", 9 0, v0x1b24ee0_0;  1 drivers
v0x1b26dd0_0 .var/2u "stats1", 287 0;
v0x1b26e70_0 .var/2u "strobe", 0 0;
v0x1b27020_0 .net "tb_match", 0 0, L_0x1b2a990;  1 drivers
v0x1b270f0_0 .net "tb_mismatch", 0 0, L_0x1aba690;  1 drivers
v0x1b27190_0 .net "wavedrom_enable", 0 0, v0x1b25120_0;  1 drivers
v0x1b27260_0 .net "wavedrom_title", 511 0, v0x1b251e0_0;  1 drivers
L_0x1b2a5e0 .concat [ 1 1 10 0], L_0x1abe380, L_0x1abd4e0, L_0x1b29920;
L_0x1b2a680 .concat [ 1 1 10 0], L_0x1abe380, L_0x1abd4e0, L_0x1b29920;
L_0x1b2a720 .concat [ 1 1 10 0], L_0x1b2a480, L_0x1b2a1e0, v0x1b25b40_0;
L_0x1b2a830 .concat [ 1 1 10 0], L_0x1abe380, L_0x1abd4e0, L_0x1b29920;
L_0x1b2a990 .cmp/eeq 12, L_0x1b2a5e0, L_0x1b2a8d0;
S_0x1acdad0 .scope module, "good1" "reference_module" 3 171, 3 4 0, S_0x1acd940;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 10 "state";
    .port_info 2 /OUTPUT 10 "next_state";
    .port_info 3 /OUTPUT 1 "out1";
    .port_info 4 /OUTPUT 1 "out2";
L_0x1abd4e0 .functor OR 1, L_0x1b273b0, L_0x1b27450, C4<0>, C4<0>;
L_0x1abe380 .functor OR 1, L_0x1b275e0, L_0x1b27680, C4<0>, C4<0>;
L_0x1abead0 .functor OR 1, L_0x1b27b60, L_0x1b27c00, C4<0>, C4<0>;
L_0x1abb4e0 .functor OR 1, L_0x1abead0, L_0x1b27d90, C4<0>, C4<0>;
L_0x1adb500 .functor OR 1, L_0x1abb4e0, L_0x1b27f00, C4<0>, C4<0>;
L_0x1afb2c0 .functor AND 1, L_0x1b27840, L_0x1adb500, C4<1>, C4<1>;
L_0x1b282e0 .functor OR 1, L_0x1b28130, L_0x1b281d0, C4<0>, C4<0>;
L_0x1b28490 .functor OR 1, L_0x1b282e0, L_0x1b283f0, C4<0>, C4<0>;
L_0x1b285f0 .functor AND 1, v0x1b24bb0_0, L_0x1b28490, C4<1>, C4<1>;
L_0x1b28270 .functor AND 1, v0x1b24bb0_0, L_0x1b286b0, C4<1>, C4<1>;
L_0x1b28b30 .functor AND 1, v0x1b24bb0_0, L_0x1b28880, C4<1>, C4<1>;
L_0x1b28cd0 .functor AND 1, v0x1b24bb0_0, L_0x1b28ba0, C4<1>, C4<1>;
L_0x1b28ea0 .functor AND 1, v0x1b24bb0_0, L_0x1b28e00, C4<1>, C4<1>;
L_0x1b290d0 .functor AND 1, v0x1b24bb0_0, L_0x1b28f90, C4<1>, C4<1>;
L_0x1b28d90 .functor OR 1, L_0x1b29240, L_0x1b292e0, C4<0>, C4<0>;
L_0x1b29530 .functor AND 1, v0x1b24bb0_0, L_0x1b28d90, C4<1>, C4<1>;
L_0x1b297e0 .functor AND 1, L_0x1b29030, L_0x1b29680, C4<1>, C4<1>;
L_0x1b29ea0 .functor AND 1, L_0x1b29c90, L_0x1b29e00, C4<1>, C4<1>;
v0x1abd690_0 .net *"_ivl_1", 0 0, L_0x1b273b0;  1 drivers
v0x1abe490_0 .net *"_ivl_100", 0 0, L_0x1b29c90;  1 drivers
v0x1abe530_0 .net *"_ivl_102", 0 0, L_0x1b29e00;  1 drivers
v0x1abed40_0 .net *"_ivl_104", 0 0, L_0x1b29ea0;  1 drivers
v0x1abede0_0 .net *"_ivl_15", 0 0, L_0x1b27840;  1 drivers
v0x1abb630_0 .net *"_ivl_17", 4 0, L_0x1b27970;  1 drivers
v0x1abb6d0_0 .net *"_ivl_19", 0 0, L_0x1b27b60;  1 drivers
v0x1b216b0_0 .net *"_ivl_21", 0 0, L_0x1b27c00;  1 drivers
v0x1b21790_0 .net *"_ivl_22", 0 0, L_0x1abead0;  1 drivers
v0x1b21870_0 .net *"_ivl_25", 0 0, L_0x1b27d90;  1 drivers
v0x1b21950_0 .net *"_ivl_26", 0 0, L_0x1abb4e0;  1 drivers
v0x1b21a30_0 .net *"_ivl_29", 0 0, L_0x1b27f00;  1 drivers
v0x1b21b10_0 .net *"_ivl_3", 0 0, L_0x1b27450;  1 drivers
v0x1b21bf0_0 .net *"_ivl_30", 0 0, L_0x1adb500;  1 drivers
v0x1b21cd0_0 .net *"_ivl_33", 0 0, L_0x1afb2c0;  1 drivers
v0x1b21d90_0 .net *"_ivl_37", 0 0, L_0x1b28130;  1 drivers
v0x1b21e70_0 .net *"_ivl_39", 0 0, L_0x1b281d0;  1 drivers
v0x1b21f50_0 .net *"_ivl_40", 0 0, L_0x1b282e0;  1 drivers
v0x1b22030_0 .net *"_ivl_43", 0 0, L_0x1b283f0;  1 drivers
v0x1b22110_0 .net *"_ivl_44", 0 0, L_0x1b28490;  1 drivers
v0x1b221f0_0 .net *"_ivl_47", 0 0, L_0x1b285f0;  1 drivers
v0x1b222b0_0 .net *"_ivl_51", 0 0, L_0x1b286b0;  1 drivers
v0x1b22390_0 .net *"_ivl_53", 0 0, L_0x1b28270;  1 drivers
v0x1b22450_0 .net *"_ivl_57", 0 0, L_0x1b28880;  1 drivers
v0x1b22530_0 .net *"_ivl_59", 0 0, L_0x1b28b30;  1 drivers
v0x1b225f0_0 .net *"_ivl_63", 0 0, L_0x1b28ba0;  1 drivers
v0x1b226d0_0 .net *"_ivl_65", 0 0, L_0x1b28cd0;  1 drivers
v0x1b22790_0 .net *"_ivl_69", 0 0, L_0x1b28e00;  1 drivers
v0x1b22870_0 .net *"_ivl_7", 0 0, L_0x1b275e0;  1 drivers
v0x1b22950_0 .net *"_ivl_71", 0 0, L_0x1b28ea0;  1 drivers
v0x1b22a10_0 .net *"_ivl_75", 0 0, L_0x1b28f90;  1 drivers
v0x1b22af0_0 .net *"_ivl_77", 0 0, L_0x1b290d0;  1 drivers
v0x1b22bb0_0 .net *"_ivl_81", 0 0, L_0x1b29240;  1 drivers
v0x1b22ea0_0 .net *"_ivl_83", 0 0, L_0x1b292e0;  1 drivers
v0x1b22f80_0 .net *"_ivl_84", 0 0, L_0x1b28d90;  1 drivers
v0x1b23060_0 .net *"_ivl_87", 0 0, L_0x1b29530;  1 drivers
v0x1b23120_0 .net *"_ivl_9", 0 0, L_0x1b27680;  1 drivers
v0x1b23200_0 .net *"_ivl_91", 0 0, L_0x1b29030;  1 drivers
v0x1b232c0_0 .net *"_ivl_93", 0 0, L_0x1b29680;  1 drivers
v0x1b233a0_0 .net *"_ivl_95", 0 0, L_0x1b297e0;  1 drivers
v0x1b23460_0 .net "in", 0 0, v0x1b24bb0_0;  alias, 1 drivers
v0x1b23520_0 .net "next_state", 9 0, L_0x1b29920;  alias, 1 drivers
v0x1b23600_0 .net "out1", 0 0, L_0x1abd4e0;  alias, 1 drivers
v0x1b236c0_0 .net "out2", 0 0, L_0x1abe380;  alias, 1 drivers
v0x1b23780_0 .net "state", 9 0, v0x1b24ee0_0;  alias, 1 drivers
L_0x1b273b0 .part v0x1b24ee0_0, 8, 1;
L_0x1b27450 .part v0x1b24ee0_0, 9, 1;
L_0x1b275e0 .part v0x1b24ee0_0, 7, 1;
L_0x1b27680 .part v0x1b24ee0_0, 9, 1;
L_0x1b27840 .reduce/nor v0x1b24bb0_0;
L_0x1b27970 .part v0x1b24ee0_0, 0, 5;
L_0x1b27b60 .reduce/or L_0x1b27970;
L_0x1b27c00 .part v0x1b24ee0_0, 7, 1;
L_0x1b27d90 .part v0x1b24ee0_0, 8, 1;
L_0x1b27f00 .part v0x1b24ee0_0, 9, 1;
L_0x1b28130 .part v0x1b24ee0_0, 0, 1;
L_0x1b281d0 .part v0x1b24ee0_0, 8, 1;
L_0x1b283f0 .part v0x1b24ee0_0, 9, 1;
L_0x1b286b0 .part v0x1b24ee0_0, 1, 1;
L_0x1b28880 .part v0x1b24ee0_0, 2, 1;
L_0x1b28ba0 .part v0x1b24ee0_0, 3, 1;
L_0x1b28e00 .part v0x1b24ee0_0, 4, 1;
L_0x1b28f90 .part v0x1b24ee0_0, 5, 1;
L_0x1b29240 .part v0x1b24ee0_0, 6, 1;
L_0x1b292e0 .part v0x1b24ee0_0, 7, 1;
L_0x1b29030 .reduce/nor v0x1b24bb0_0;
L_0x1b29680 .part v0x1b24ee0_0, 5, 1;
LS_0x1b29920_0_0 .concat8 [ 1 1 1 1], L_0x1afb2c0, L_0x1b285f0, L_0x1b28270, L_0x1b28b30;
LS_0x1b29920_0_4 .concat8 [ 1 1 1 1], L_0x1b28cd0, L_0x1b28ea0, L_0x1b290d0, L_0x1b29530;
LS_0x1b29920_0_8 .concat8 [ 1 1 0 0], L_0x1b297e0, L_0x1b29ea0;
L_0x1b29920 .concat8 [ 4 4 2 0], LS_0x1b29920_0_0, LS_0x1b29920_0_4, LS_0x1b29920_0_8;
L_0x1b29c90 .reduce/nor v0x1b24bb0_0;
L_0x1b29e00 .part v0x1b24ee0_0, 6, 1;
S_0x1b23900 .scope module, "stim1" "stimulus_gen" 3 166, 3 29 0, S_0x1acd940;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 10 "state";
    .port_info 3 /INPUT 1 "tb_match";
    .port_info 4 /INPUT 10 "next_state_ref";
    .port_info 5 /INPUT 10 "next_state_dut";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
v0x1b24930_0 .net "clk", 0 0, v0x1b26700_0;  1 drivers
v0x1b24a10_0 .var/2s "errored1", 31 0;
v0x1b24af0_0 .var/2s "errored2", 31 0;
v0x1b24bb0_0 .var "in", 0 0;
v0x1b24c50_0 .net "next_state_dut", 9 0, v0x1b25b40_0;  alias, 1 drivers
v0x1b24d60_0 .net "next_state_ref", 9 0, L_0x1b29920;  alias, 1 drivers
v0x1b24e20_0 .var/2s "onehot_error", 31 0;
v0x1b24ee0_0 .var "state", 9 0;
v0x1b24fa0_0 .var "state_error", 9 0;
v0x1b25060_0 .net "tb_match", 0 0, L_0x1b2a990;  alias, 1 drivers
v0x1b25120_0 .var "wavedrom_enable", 0 0;
v0x1b251e0_0 .var "wavedrom_title", 511 0;
E_0x1ac9680 .event negedge, v0x1b24930_0;
E_0x1ac98d0 .event posedge, v0x1b24930_0;
S_0x1b23b40 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 69, 3 69 0, S_0x1b23900;
 .timescale -12 -12;
v0x1b23d80_0 .var/2s "i", 31 0;
E_0x1ac8f50/0 .event negedge, v0x1b24930_0;
E_0x1ac8f50/1 .event posedge, v0x1b24930_0;
E_0x1ac8f50 .event/or E_0x1ac8f50/0, E_0x1ac8f50/1;
S_0x1b23e80 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 74, 3 74 0, S_0x1b23900;
 .timescale -12 -12;
v0x1b24080_0 .var/2s "i", 31 0;
S_0x1b24160 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 114, 3 114 0, S_0x1b23900;
 .timescale -12 -12;
v0x1b24340_0 .var/2s "i", 31 0;
S_0x1b24420 .scope task, "wavedrom_start" "wavedrom_start" 3 45, 3 45 0, S_0x1b23900;
 .timescale -12 -12;
v0x1b24600_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b24700 .scope task, "wavedrom_stop" "wavedrom_stop" 3 48, 3 48 0, S_0x1b23900;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b253c0 .scope module, "top_module1" "top_module" 3 178, 4 1 0, S_0x1acd940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 10 "state";
    .port_info 2 /OUTPUT 10 "next_state";
    .port_info 3 /OUTPUT 1 "out1";
    .port_info 4 /OUTPUT 1 "out2";
L_0x1b2a1e0 .functor OR 1, L_0x1b2a0a0, L_0x1b2a140, C4<0>, C4<0>;
L_0x1b2a480 .functor OR 1, L_0x1b2a340, L_0x1b2a3e0, C4<0>, C4<0>;
v0x1b25650_0 .net *"_ivl_1", 0 0, L_0x1b2a0a0;  1 drivers
v0x1b25750_0 .net *"_ivl_3", 0 0, L_0x1b2a140;  1 drivers
v0x1b25830_0 .net *"_ivl_7", 0 0, L_0x1b2a340;  1 drivers
v0x1b25920_0 .net *"_ivl_9", 0 0, L_0x1b2a3e0;  1 drivers
v0x1b25a00_0 .net "in", 0 0, v0x1b24bb0_0;  alias, 1 drivers
v0x1b25b40_0 .var "next_state", 9 0;
v0x1b25c00_0 .net "out1", 0 0, L_0x1b2a1e0;  alias, 1 drivers
v0x1b25ca0_0 .net "out2", 0 0, L_0x1b2a480;  alias, 1 drivers
v0x1b25d60_0 .net "state", 9 0, v0x1b24ee0_0;  alias, 1 drivers
E_0x1ab0a20 .event anyedge, v0x1b23460_0, v0x1b23780_0;
L_0x1b2a0a0 .part v0x1b24ee0_0, 8, 1;
L_0x1b2a140 .part v0x1b24ee0_0, 9, 1;
L_0x1b2a340 .part v0x1b24ee0_0, 7, 1;
L_0x1b2a3e0 .part v0x1b24ee0_0, 9, 1;
S_0x1b25f50 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 187, 3 187 0, S_0x1acd940;
 .timescale -12 -12;
E_0x1b03ac0 .event anyedge, v0x1b26e70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b26e70_0;
    %nor/r;
    %assign/vec4 v0x1b26e70_0, 0;
    %wait E_0x1b03ac0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b23900;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b24a10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b24af0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b24e20_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x1b24fa0_0, 0, 10;
    %end;
    .thread T_3, $init;
    .scope S_0x1b23900;
T_4 ;
    %pushi/vec4 2, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ac98d0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
T_4.2 ;
    %wait E_0x1ac8f50;
    %load/vec4 v0x1b24fa0_0;
    %load/vec4 v0x1b24d60_0;
    %load/vec4 v0x1b24c50_0;
    %xor;
    %or;
    %assign/vec4 v0x1b24fa0_0, 0;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .thread T_4;
    .scope S_0x1b23900;
T_5 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1b24ee0_0, 0;
    %wait E_0x1ac9680;
    %fork t_1, S_0x1b23b40;
    %jmp t_0;
    .scope S_0x1b23b40;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b23d80_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1b23d80_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1ac8f50;
    %pushi/vec4 1, 0, 10;
    %load/vec4 v0x1b23d80_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1b24ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b24bb0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b23d80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1b23d80_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1b23900;
t_0 %join;
    %fork t_3, S_0x1b23e80;
    %jmp t_2;
    .scope S_0x1b23e80;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b24080_0, 0, 32;
T_5.3 ; Top of for-loop 
    %load/vec4 v0x1b24080_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.4, 5;
    %wait E_0x1ac8f50;
    %pushi/vec4 1, 0, 10;
    %load/vec4 v0x1b24080_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1b24ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b24bb0_0, 0;
T_5.5 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b24080_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1b24080_0, 0, 32;
    %jmp T_5.3;
T_5.4 ; for-loop exit label
    %end;
    .scope S_0x1b23900;
t_2 %join;
    %wait E_0x1ac9680;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b24700;
    %join;
    %pushi/vec4 200, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ac8f50;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 83 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1b24ee0_0, 0;
    %vpi_func 3 84 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1b24bb0_0, 0;
    %load/vec4 v0x1b25060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b24e20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1b24e20_0, 0, 32;
T_5.8 ;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b24a10_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_5.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.11, 5;
    %jmp/1 T_5.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ac8f50;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 91 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 91 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %assign/vec4 v0x1b24ee0_0, 0;
    %vpi_func 3 92 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1b24bb0_0, 0;
    %load/vec4 v0x1b25060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b24a10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1b24a10_0, 0, 32;
T_5.12 ;
    %jmp T_5.10;
T_5.11 ;
    %pop/vec4 1;
    %load/vec4 v0x1b24e20_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.16, 9;
    %load/vec4 v0x1b24a10_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %vpi_call/w 3 98 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with two-hot inputs." {0 0 0};
T_5.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b24af0_0, 0, 32;
    %pushi/vec4 800, 0, 32;
T_5.17 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.18, 5;
    %jmp/1 T_5.18, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ac8f50;
    %vpi_func 3 103 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x1b24ee0_0, 0;
    %vpi_func 3 104 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1b24bb0_0, 0;
    %load/vec4 v0x1b25060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.19, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b24af0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1b24af0_0, 0, 32;
T_5.19 ;
    %jmp T_5.17;
T_5.18 ;
    %pop/vec4 1;
    %load/vec4 v0x1b24e20_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.23, 9;
    %load/vec4 v0x1b24af0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.21, 8;
    %vpi_call/w 3 109 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
T_5.21 ;
    %load/vec4 v0x1b24e20_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.26, 9;
    %load/vec4 v0x1b24a10_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/1 T_5.27, 4;
    %load/vec4 v0x1b24af0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
T_5.27;
    %and;
T_5.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.24, 8;
    %vpi_call/w 3 112 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_5.24 ;
    %fork t_5, S_0x1b24160;
    %jmp t_4;
    .scope S_0x1b24160;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b24340_0, 0, 32;
T_5.28 ; Top of for-loop 
    %load/vec4 v0x1b24340_0;
    %cmpi/u 10, 0, 32;
    %jmp/0xz T_5.29, 5;
    %load/vec4 v0x1b24fa0_0;
    %load/vec4 v0x1b24340_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 6;
    %jmp/0 T_5.31, 8;
    %pushi/vec4 25455, 0, 32; draw_string_vec4
    %pushi/vec4 1920099683, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_5.32, 8;
T_5.31 ; End of true expr.
    %pushi/vec4 1768842095, 0, 32; draw_string_vec4
    %pushi/vec4 1920099683, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_5.32, 8;
 ; End of false expr.
    %blend;
T_5.32;
    %vpi_call/w 3 115 "$display", "Hint: next_state[%0d] is %s.", v0x1b24340_0, S<0,vec4,u72> {1 0 0};
T_5.30 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b24340_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1b24340_0, 0, 32;
    %jmp T_5.28;
T_5.29 ; for-loop exit label
    %end;
    .scope S_0x1b23900;
t_4 %join;
    %delay 1, 0;
    %vpi_call/w 3 117 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1b253c0;
T_6 ;
    %wait E_0x1ab0a20;
    %load/vec4 v0x1b25a00_0;
    %inv;
    %load/vec4 v0x1b25d60_0;
    %parti/s 5, 0, 2;
    %load/vec4 v0x1b25d60_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b25d60_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b25d60_0;
    %parti/s 1, 9, 5;
    %concat/vec4; draw_concat_vec4
    %or/r;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b25b40_0, 4, 1;
    %load/vec4 v0x1b25a00_0;
    %load/vec4 v0x1b25d60_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1b25d60_0;
    %parti/s 1, 8, 5;
    %or;
    %load/vec4 v0x1b25d60_0;
    %parti/s 1, 9, 5;
    %or;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b25b40_0, 4, 1;
    %load/vec4 v0x1b25a00_0;
    %load/vec4 v0x1b25d60_0;
    %parti/s 1, 1, 2;
    %and;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b25b40_0, 4, 1;
    %load/vec4 v0x1b25a00_0;
    %load/vec4 v0x1b25d60_0;
    %parti/s 1, 2, 3;
    %and;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b25b40_0, 4, 1;
    %load/vec4 v0x1b25a00_0;
    %load/vec4 v0x1b25d60_0;
    %parti/s 1, 3, 3;
    %and;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b25b40_0, 4, 1;
    %load/vec4 v0x1b25a00_0;
    %load/vec4 v0x1b25d60_0;
    %parti/s 1, 4, 4;
    %and;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b25b40_0, 4, 1;
    %load/vec4 v0x1b25a00_0;
    %load/vec4 v0x1b25d60_0;
    %parti/s 1, 5, 4;
    %and;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b25b40_0, 4, 1;
    %load/vec4 v0x1b25a00_0;
    %load/vec4 v0x1b25d60_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x1b25d60_0;
    %parti/s 1, 7, 4;
    %or;
    %and;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b25b40_0, 4, 1;
    %load/vec4 v0x1b25a00_0;
    %inv;
    %load/vec4 v0x1b25d60_0;
    %parti/s 1, 5, 4;
    %and;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b25b40_0, 4, 1;
    %load/vec4 v0x1b25a00_0;
    %inv;
    %load/vec4 v0x1b25d60_0;
    %parti/s 1, 6, 4;
    %and;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b25b40_0, 4, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1acd940;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b26700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b26e70_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x1acd940;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b26700_0;
    %inv;
    %store/vec4 v0x1b26700_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x1acd940;
T_9 ;
    %vpi_call/w 3 158 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 159 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b24930_0, v0x1b270f0_0, v0x1b267a0_0, v0x1b26d30_0, v0x1b26970_0, v0x1b26840_0, v0x1b26b20_0, v0x1b26a80_0, v0x1b26c60_0, v0x1b26bc0_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x1acd940;
T_10 ;
    %load/vec4 v0x1b26dd0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x1b26dd0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1b26dd0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "next_state", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has no mismatches.", "next_state" {0 0 0};
T_10.1 ;
    %load/vec4 v0x1b26dd0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x1b26dd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b26dd0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has no mismatches.", "out1" {0 0 0};
T_10.3 ;
    %load/vec4 v0x1b26dd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v0x1b26dd0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b26dd0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has no mismatches.", "out2" {0 0 0};
T_10.5 ;
    %load/vec4 v0x1b26dd0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1b26dd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 203 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 204 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b26dd0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1b26dd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 205 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x1acd940;
T_11 ;
    %wait E_0x1ac8f50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b26dd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b26dd0_0, 4, 32;
    %load/vec4 v0x1b27020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1b26dd0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 216 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b26dd0_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b26dd0_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b26dd0_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x1b26970_0;
    %load/vec4 v0x1b26970_0;
    %load/vec4 v0x1b26840_0;
    %xor;
    %load/vec4 v0x1b26970_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x1b26dd0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 220 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b26dd0_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x1b26dd0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b26dd0_0, 4, 32;
T_11.4 ;
    %load/vec4 v0x1b26b20_0;
    %load/vec4 v0x1b26b20_0;
    %load/vec4 v0x1b26a80_0;
    %xor;
    %load/vec4 v0x1b26b20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.8, 6;
    %load/vec4 v0x1b26dd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %vpi_func 3 223 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b26dd0_0, 4, 32;
T_11.10 ;
    %load/vec4 v0x1b26dd0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b26dd0_0, 4, 32;
T_11.8 ;
    %load/vec4 v0x1b26c60_0;
    %load/vec4 v0x1b26c60_0;
    %load/vec4 v0x1b26bc0_0;
    %xor;
    %load/vec4 v0x1b26c60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.12, 6;
    %load/vec4 v0x1b26dd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.14, 4;
    %vpi_func 3 226 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b26dd0_0, 4, 32;
T_11.14 ;
    %load/vec4 v0x1b26dd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b26dd0_0, 4, 32;
T_11.12 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/fsm_onehot/fsm_onehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/machine/fsm_onehot/iter0/response21/top_module.sv";
