INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_perceptron_2_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN_prototype/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_AXI_Native_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ipshared/08f5/perceptron.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module perceptron
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_perceptron_2_0/sim/PL_NN_prototype_perceptron_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_prototype_perceptron_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_perceptron_0_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'blk_mem_gen_0' [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_perceptron_0_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_perceptron_0_0/sim/PL_NN_prototype_perceptron_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_prototype_perceptron_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/perceptron/rtl/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'blk_mem_gen_0' [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/perceptron/rtl/src/blk_mem_gen_0/sim/blk_mem_gen_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ipshared/db16/image_loader_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_loader_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_image_loader_module_0_0/sim/PL_NN_prototype_image_loader_module_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_prototype_image_loader_module_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_perceptron_1_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'blk_mem_gen_0' [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_perceptron_1_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_perceptron_1_0/sim/PL_NN_prototype_perceptron_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_prototype_perceptron_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_xbar_0/sim/PL_NN_prototype_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_prototype_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_axis_broadcaster_0_0/hdl/tdata_PL_NN_prototype_axis_broadcaster_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdata_PL_NN_prototype_axis_broadcaster_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_axis_broadcaster_0_0/hdl/tuser_PL_NN_prototype_axis_broadcaster_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tuser_PL_NN_prototype_axis_broadcaster_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_axis_broadcaster_0_0/hdl/top_PL_NN_prototype_axis_broadcaster_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_PL_NN_prototype_axis_broadcaster_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_axis_broadcaster_0_0/sim/PL_NN_prototype_axis_broadcaster_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_prototype_axis_broadcaster_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_processing_system7_0_0/sim/PL_NN_prototype_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_prototype_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ipshared/b8c9/axi4_lite_final_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_lite_final_output
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_axi4_lite_final_outp_0_0/sim/PL_NN_prototype_axi4_lite_final_outp_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_prototype_axi4_lite_final_outp_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/source/perceptron/rtl/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'blk_mem_gen_0' [C:/git_repos/mnist_neuralnet/fpga/source/perceptron/rtl/src/blk_mem_gen_0/sim/blk_mem_gen_0.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ipshared/7767/axi4_lite_register_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_lite_register_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_axi4_lite_register_m_0_0/sim/PL_NN_prototype_axi4_lite_register_m_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_prototype_axi4_lite_register_m_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_xlconstant_0_0/sim/PL_NN_prototype_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_prototype_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_xlconstant_0_1/sim/PL_NN_prototype_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_prototype_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/sim/PL_NN_prototype.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_prototype
INFO: [VRFC 10-311] analyzing module PL_NN_prototype_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_16O9KZN
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_GQ3QFH
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_2OKHCU
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_1BRD2HC
INFO: [VRFC 10-311] analyzing module m04_couplers_imp_RBBRSO
INFO: [VRFC 10-311] analyzing module m05_couplers_imp_1JHIET2
INFO: [VRFC 10-311] analyzing module m06_couplers_imp_1V6738L
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1FFT9Y3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.ip_user_files/bd/PL_NN_prototype/ip/PL_NN_prototype_auto_pc_0/sim/PL_NN_prototype_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_prototype_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/PL_NN_prototype/hdl/PL_NN_prototype_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_prototype_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sim_1/new/debug_interconnect_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_interconnect_tb
WARNING: [VRFC 10-3248] data object 'start' is already declared [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sim_1/new/debug_interconnect_tb.v:64]
WARNING: [VRFC 10-3703] second declaration of 'start' ignored [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sim_1/new/debug_interconnect_tb.v:64]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sim_1/new/debug_interconnect_tb.v:193]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/source/image_loader_module/tb/image_loader_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_loader_module_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/source/image_loader_module/tb/image_loader_module_tb_dad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_loader_module_dad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/source/PL_NN/tb/PL_NN_axi_read_write_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_axi_read_write_tb
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/git_repos/mnist_neuralnet/fpga/source/PL_NN/tb/PL_NN_axi_read_write_tb.v:224]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/source/PL_NN/tb/PL_NN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PL_NN_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/source/dual_port_AXI_Native_bram/tb/dual_port_AXI_Native_bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_AXI_Native_bram_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/source/perceptron/tb/perceptron_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module perceptron_tb
INFO: [VRFC 10-2458] undeclared symbol a_tdata, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/source/perceptron/tb/perceptron_tb.v:95]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_lite_register_module_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:113]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:123]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:124]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:125]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:126]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:127]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:128]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:129]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:130]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:131]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:132]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:133]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:134]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:135]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:136]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:137]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:138]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:139]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:140]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:111]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:145]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:147]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:148]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:150]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:151]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:156]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_register_module/tb/axi4_lite_register_module_tb.v:157]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_lite_layer_connector_tb
INFO: [VRFC 10-2458] undeclared symbol start, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v:6]
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v:7]
INFO: [VRFC 10-2458] undeclared symbol done, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v:26]
INFO: [VRFC 10-2458] undeclared symbol resetn, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v:44]
INFO: [VRFC 10-2458] undeclared symbol a_tdata, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v:45]
INFO: [VRFC 10-2458] undeclared symbol a_tvalid, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v:46]
INFO: [VRFC 10-2458] undeclared symbol a_tready, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v:47]
WARNING: [VRFC 10-2938] 'start' is already implicitly declared on line 6 [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v:50]
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 7 [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v:51]
WARNING: [VRFC 10-2938] 'done' is already implicitly declared on line 26 [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v:71]
WARNING: [VRFC 10-2938] 'resetn' is already implicitly declared on line 44 [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v:72]
WARNING: [VRFC 10-2938] 'a_tdata' is already implicitly declared on line 45 [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v:73]
WARNING: [VRFC 10-2938] 'a_tvalid' is already implicitly declared on line 46 [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v:74]
WARNING: [VRFC 10-2938] 'a_tready' is already implicitly declared on line 47 [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_layer_connector/tb/axi4_lite_layer_connector_tb.v:75]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_final_output/tb/axi4_lite_final_output_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_lite_final_output_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_final_output/tb/axi4_lite_final_output_tb.v:182]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_final_output/tb/axi4_lite_final_output_tb.v:183]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_final_output/tb/axi4_lite_final_output_tb.v:180]
WARNING: [VRFC 10-2502] extra semicolon in $unit (global) scope [C:/git_repos/mnist_neuralnet/fpga/source/axi4_lite_final_output/tb/axi4_lite_final_output_tb.v:205]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
