// Seed: 3669727080
module module_0 (
    input  wand id_0,
    output tri0 id_1
);
  assign id_1 = 1'b0 == id_0;
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    input supply1 id_2,
    output tri id_3,
    input tri id_4,
    input tri0 id_5,
    output tri1 id_6,
    input tri0 id_7,
    output uwire id_8,
    output supply1 id_9,
    output supply0 id_10,
    input supply0 id_11,
    output wor id_12,
    output wire id_13,
    output supply1 id_14,
    output wor id_15,
    input tri0 id_16,
    output uwire id_17,
    input tri0 id_18,
    input supply1 id_19,
    input supply0 id_20,
    input supply1 id_21,
    input tri0 id_22,
    input wire id_23
    , id_26,
    output wire id_24
);
  genvar id_27;
  assign id_12 = id_20;
  module_0(
      id_20, id_0
  );
endmodule
