#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x148604a00 .scope module, "tb_fsm_dual_edge" "tb_fsm_dual_edge" 2 2;
 .timescale -9 -9;
P_0x600003b5ee00 .param/l "t" 1 2 3, +C4<00000000000000000000000000001010>;
v0x600001c5e520_0 .var "clk", 0 0;
v0x600001c5e5b0_0 .var "din", 0 0;
v0x600001c5e640_0 .net "dout_mealy", 0 0, L_0x60000055d500;  1 drivers
v0x600001c5e6d0_0 .net "dout_moore", 0 0, L_0x60000055d3b0;  1 drivers
v0x600001c5e760_0 .var/i "k", 31 0;
v0x600001c5e7f0_0 .var "rst", 0 0;
v0x600001c5e880_0 .var "seq", 0 20;
E_0x600003b5ee80 .event negedge, v0x600001c5d950_0;
E_0x600003b5eec0 .event anyedge, v0x600001c5db00_0;
S_0x148604b70 .scope module, "DUT" "fsm_dual_edge" 2 15, 3 2 0, S_0x148604a00;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dout_moore";
    .port_info 1 /OUTPUT 1 "dout_mealy";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "din";
v0x600001c5e250_0 .net "clk", 0 0, v0x600001c5e520_0;  1 drivers
v0x600001c5e2e0_0 .net "din", 0 0, v0x600001c5e5b0_0;  1 drivers
v0x600001c5e370_0 .net "dout_mealy", 0 0, L_0x60000055d500;  alias, 1 drivers
v0x600001c5e400_0 .net "dout_moore", 0 0, L_0x60000055d3b0;  alias, 1 drivers
v0x600001c5e490_0 .net "rst", 0 0, v0x600001c5e7f0_0;  1 drivers
S_0x148605ed0 .scope module, "mealy" "fsm_dual_edge_mealy" 3 27, 4 2 0, S_0x148604b70;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dout";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "din";
P_0x60000005d000 .param/l "s0" 1 4 16, C4<00000000000000000000000000000000>;
P_0x60000005d040 .param/l "s1" 1 4 17, C4<00000000000000000000000000000001>;
L_0x60000055d420 .functor AND 1, L_0x600001f5c640, L_0x600001f5c780, C4<1>, C4<1>;
L_0x60000055d490 .functor AND 1, L_0x600001f5c8c0, L_0x600001f5ca00, C4<1>, C4<1>;
L_0x60000055d500 .functor OR 1, L_0x60000055d420, L_0x60000055d490, C4<0>, C4<0>;
v0x600001c5cea0_0 .net *"_ivl_0", 31 0, L_0x600001f5c5a0;  1 drivers
L_0x150078130 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c5cfc0_0 .net *"_ivl_11", 30 0, L_0x150078130;  1 drivers
L_0x150078178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x600001c5d050_0 .net/2u *"_ivl_12", 31 0, L_0x150078178;  1 drivers
v0x600001c5d0e0_0 .net *"_ivl_14", 0 0, L_0x600001f5c780;  1 drivers
v0x600001c5d170_0 .net *"_ivl_17", 0 0, L_0x60000055d420;  1 drivers
v0x600001c5d200_0 .net *"_ivl_18", 31 0, L_0x600001f5c820;  1 drivers
L_0x1500781c0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c5d290_0 .net *"_ivl_21", 30 0, L_0x1500781c0;  1 drivers
L_0x150078208 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x600001c5d320_0 .net/2u *"_ivl_22", 31 0, L_0x150078208;  1 drivers
v0x600001c5d3b0_0 .net *"_ivl_24", 0 0, L_0x600001f5c8c0;  1 drivers
v0x600001c5d440_0 .net *"_ivl_26", 31 0, L_0x600001f5c960;  1 drivers
L_0x150078250 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c5d4d0_0 .net *"_ivl_29", 30 0, L_0x150078250;  1 drivers
L_0x1500780a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c5d560_0 .net *"_ivl_3", 30 0, L_0x1500780a0;  1 drivers
L_0x150078298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c5d5f0_0 .net/2u *"_ivl_30", 31 0, L_0x150078298;  1 drivers
v0x600001c5d680_0 .net *"_ivl_32", 0 0, L_0x600001f5ca00;  1 drivers
v0x600001c5d710_0 .net *"_ivl_35", 0 0, L_0x60000055d490;  1 drivers
L_0x1500780e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001c5d7a0_0 .net/2u *"_ivl_4", 31 0, L_0x1500780e8;  1 drivers
v0x600001c5d830_0 .net *"_ivl_6", 0 0, L_0x600001f5c640;  1 drivers
v0x600001c5d8c0_0 .net *"_ivl_8", 31 0, L_0x600001f5c6e0;  1 drivers
v0x600001c5d950_0 .net "clk", 0 0, v0x600001c5e520_0;  alias, 1 drivers
v0x600001c5d9e0_0 .net "din", 0 0, v0x600001c5e5b0_0;  alias, 1 drivers
v0x600001c5da70_0 .net "dout", 0 0, L_0x60000055d500;  alias, 1 drivers
v0x600001c5db00_0 .net "rst", 0 0, v0x600001c5e7f0_0;  alias, 1 drivers
v0x600001c5db90_0 .var "st_nxt", 0 0;
v0x600001c5dc20_0 .var "st_reg", 0 0;
E_0x600003b5ef80 .event anyedge, v0x600001c5dc20_0, v0x600001c5d9e0_0;
E_0x600003b5efc0 .event posedge, v0x600001c5d950_0;
L_0x600001f5c5a0 .concat [ 1 31 0 0], v0x600001c5dc20_0, L_0x1500780a0;
L_0x600001f5c640 .cmp/eq 32, L_0x600001f5c5a0, L_0x1500780e8;
L_0x600001f5c6e0 .concat [ 1 31 0 0], v0x600001c5e5b0_0, L_0x150078130;
L_0x600001f5c780 .cmp/eq 32, L_0x600001f5c6e0, L_0x150078178;
L_0x600001f5c820 .concat [ 1 31 0 0], v0x600001c5dc20_0, L_0x1500781c0;
L_0x600001f5c8c0 .cmp/eq 32, L_0x600001f5c820, L_0x150078208;
L_0x600001f5c960 .concat [ 1 31 0 0], v0x600001c5e5b0_0, L_0x150078250;
L_0x600001f5ca00 .cmp/eq 32, L_0x600001f5c960, L_0x150078298;
S_0x148606040 .scope module, "moore" "fsm_dual_edge_moore" 3 20, 5 2 0, S_0x148604b70;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "dout";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "din";
P_0x60000125c200 .param/l "s0" 1 5 16, C4<00>;
P_0x60000125c240 .param/l "s1" 1 5 17, C4<01>;
P_0x60000125c280 .param/l "s2" 1 5 18, C4<10>;
P_0x60000125c2c0 .param/l "s3" 1 5 19, C4<11>;
L_0x60000055d3b0 .functor OR 1, L_0x600001f5c000, L_0x600001f5c500, C4<0>, C4<0>;
L_0x150078010 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x600001c5dcb0_0 .net/2u *"_ivl_0", 1 0, L_0x150078010;  1 drivers
v0x600001c5dd40_0 .net *"_ivl_2", 0 0, L_0x600001f5c000;  1 drivers
L_0x150078058 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x600001c5ddd0_0 .net/2u *"_ivl_4", 1 0, L_0x150078058;  1 drivers
v0x600001c5de60_0 .net *"_ivl_6", 0 0, L_0x600001f5c500;  1 drivers
v0x600001c5def0_0 .net "clk", 0 0, v0x600001c5e520_0;  alias, 1 drivers
v0x600001c5df80_0 .net "din", 0 0, v0x600001c5e5b0_0;  alias, 1 drivers
v0x600001c5e010_0 .net "dout", 0 0, L_0x60000055d3b0;  alias, 1 drivers
v0x600001c5e0a0_0 .net "rst", 0 0, v0x600001c5e7f0_0;  alias, 1 drivers
v0x600001c5e130_0 .var "st_nxt", 1 0;
v0x600001c5e1c0_0 .var "st_reg", 1 0;
E_0x600003b5f100 .event anyedge, v0x600001c5e1c0_0, v0x600001c5d9e0_0;
L_0x600001f5c000 .cmp/eq 2, v0x600001c5e1c0_0, L_0x150078010;
L_0x600001f5c500 .cmp/eq 2, v0x600001c5e1c0_0, L_0x150078058;
    .scope S_0x148606040;
T_0 ;
    %wait E_0x600003b5efc0;
    %load/vec4 v0x600001c5e0a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001c5e1c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x600001c5e130_0;
    %assign/vec4 v0x600001c5e1c0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x148606040;
T_1 ;
    %wait E_0x600003b5f100;
    %load/vec4 v0x600001c5e1c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600001c5e130_0, 0, 2;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x600001c5df80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600001c5e130_0, 0, 2;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600001c5e130_0, 0, 2;
T_1.7 ;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0x600001c5df80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600001c5e130_0, 0, 2;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600001c5e130_0, 0, 2;
T_1.9 ;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x600001c5df80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600001c5e130_0, 0, 2;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600001c5e130_0, 0, 2;
T_1.11 ;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0x600001c5df80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600001c5e130_0, 0, 2;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600001c5e130_0, 0, 2;
T_1.13 ;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x148605ed0;
T_2 ;
    %wait E_0x600003b5efc0;
    %load/vec4 v0x600001c5db00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001c5dc20_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600001c5db90_0;
    %assign/vec4 v0x600001c5dc20_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x148605ed0;
T_3 ;
    %wait E_0x600003b5ef80;
    %load/vec4 v0x600001c5dc20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001c5db90_0, 0, 1;
    %jmp T_3.3;
T_3.0 ;
    %load/vec4 v0x600001c5d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001c5db90_0, 0, 1;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001c5db90_0, 0, 1;
T_3.5 ;
    %jmp T_3.3;
T_3.1 ;
    %load/vec4 v0x600001c5d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001c5db90_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001c5db90_0, 0, 1;
T_3.7 ;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x148604a00;
T_4 ;
    %pushi/vec4 415898, 0, 21;
    %store/vec4 v0x600001c5e880_0, 0, 21;
    %end;
    .thread T_4;
    .scope S_0x148604a00;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001c5e520_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x148604a00;
T_6 ;
    %delay 5, 0;
    %load/vec4 v0x600001c5e520_0;
    %inv;
    %store/vec4 v0x600001c5e520_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x148604a00;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001c5e7f0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001c5e7f0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x148604a00;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001c5e5b0_0, 0, 1;
T_8.0 ;
    %load/vec4 v0x600001c5e7f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_8.1, 6;
    %wait E_0x600003b5eec0;
    %jmp T_8.0;
T_8.1 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001c5e760_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x600001c5e760_0;
    %cmpi/s 21, 0, 32;
    %jmp/0xz T_8.3, 5;
    %wait E_0x600003b5ee80;
    %load/vec4 v0x600001c5e880_0;
    %pushi/vec4 20, 0, 34;
    %load/vec4 v0x600001c5e760_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %store/vec4 v0x600001c5e5b0_0, 0, 1;
    %load/vec4 v0x600001c5e760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001c5e760_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %delay 20, 0;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x148604a00;
T_9 ;
    %vpi_call 2 48 "$dumpfile", "tb_fsm_dual_edge.vcd" {0 0 0};
    %vpi_call 2 49 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x148604a00 {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb_fsm_dual_edge.v";
    "/Users/kiran/Projects/fpgaProjects/iVerilog/design/fsm_dual_edge/fsm_dual_edge.v";
    "/Users/kiran/Projects/fpgaProjects/iVerilog/design/fsm_dual_edge/fsm_dual_edge_mealy.v";
    "/Users/kiran/Projects/fpgaProjects/iVerilog/design/fsm_dual_edge/fsm_dual_edge_moore.v";
