Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Mar  8 13:07:34 2022
| Host         : SES-KLU2-3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (0)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: vga_driver/vsync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.577        0.000                      0                  102        0.165        0.000                      0                  102        3.000        0.000                       0                    56  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 12.469}     24.938          40.099          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       13.577        0.000                      0                  102        0.165        0.000                      0                  102       11.969        0.000                       0                    52  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.969ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.577ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/green_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.268ns  (logic 7.604ns (67.480%)  route 3.664ns (32.520%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 23.522 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.721    -0.819    vga_driver/CLK
    SLICE_X79Y96         FDRE                                         r  vga_driver/pixel_col_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.363 r  vga_driver/pixel_col_reg[4]/Q
                         net (fo=2, routed)           0.806     0.443    vga_driver/pixel_col_reg[10]_0[4]
    SLICE_X79Y97         LUT2 (Prop_lut2_I0_O)        0.124     0.567 r  vga_driver/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.567    add_ball/green2_2[0]
    SLICE_X79Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.099 r  add_ball/green3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.099    add_ball/green3_inferred__0/i__carry__0_n_0
    SLICE_X79Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.412 r  add_ball/green3_inferred__0/i__carry__1/O[3]
                         net (fo=7, routed)           0.912     2.325    add_ball/green3_inferred__0/i__carry__1_n_4
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      4.033     6.358 r  add_ball/green2/PCOUT[47]
                         net (fo=1, routed)           0.002     6.360    add_ball/green2_n_106
    DSP48_X2Y39          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518     7.878 f  add_ball/green1/P[21]
                         net (fo=2, routed)           1.339     9.217    add_ball/green1_n_84
    SLICE_X78Y98         LUT2 (Prop_lut2_I0_O)        0.124     9.341 r  add_ball/_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.341    add_ball/_carry__1_i_6_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.721 r  add_ball/_carry__1/CO[3]
                         net (fo=1, routed)           0.605    10.326    vga_driver/CO[0]
    SLICE_X81Y98         LUT6 (Prop_lut6_I0_O)        0.124    10.450 r  vga_driver/green_out_i_1/O
                         net (fo=1, routed)           0.000    10.450    vga_driver/green_out0
    SLICE_X81Y98         FDRE                                         r  vga_driver/green_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.511    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.188 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.827    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.918 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.604    23.522    vga_driver/CLK
    SLICE_X81Y98         FDRE                                         r  vga_driver/green_out_reg/C
                         clock pessimism              0.559    24.082    
                         clock uncertainty           -0.084    23.998    
    SLICE_X81Y98         FDRE (Setup_fdre_C_D)        0.029    24.027    vga_driver/green_out_reg
  -------------------------------------------------------------------
                         required time                         24.027    
                         arrival time                         -10.450    
  -------------------------------------------------------------------
                         slack                                 13.577    

Slack (MET) :             19.931ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/red_out_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 1.021ns (21.491%)  route 3.730ns (78.509%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 23.511 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.721    -0.819    vga_driver/CLK
    SLICE_X78Y94         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y94         FDRE (Prop_fdre_C_Q)         0.478    -0.341 f  vga_driver/v_cnt_reg[7]/Q
                         net (fo=11, routed)          1.540     1.199    vga_driver/v_cnt_reg[10]_0[7]
    SLICE_X78Y95         LUT5 (Prop_lut5_I3_O)        0.295     1.494 f  vga_driver/red_out_i_3/O
                         net (fo=1, routed)           0.645     2.139    vga_driver/red_out_i_3_n_0
    SLICE_X79Y94         LUT6 (Prop_lut6_I5_O)        0.124     2.263 f  vga_driver/red_out_i_2/O
                         net (fo=2, routed)           0.909     3.172    vga_driver/red_out_i_2_n_0
    SLICE_X81Y98         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  vga_driver/red_out_i_1/O
                         net (fo=2, routed)           0.636     3.932    vga_driver/p_3_in
    SLICE_X84Y103        FDRE                                         r  vga_driver/red_out_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.511    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.188 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.827    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.918 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.594    23.511    vga_driver/CLK
    SLICE_X84Y103        FDRE                                         r  vga_driver/red_out_reg_lopt_replica/C
                         clock pessimism              0.480    23.992    
                         clock uncertainty           -0.084    23.908    
    SLICE_X84Y103        FDRE (Setup_fdre_C_D)       -0.045    23.863    vga_driver/red_out_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         23.863    
                         arrival time                          -3.932    
  -------------------------------------------------------------------
                         slack                                 19.931    

Slack (MET) :             19.945ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/red_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 1.021ns (21.491%)  route 3.730ns (78.509%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 23.511 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.721    -0.819    vga_driver/CLK
    SLICE_X78Y94         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y94         FDRE (Prop_fdre_C_Q)         0.478    -0.341 f  vga_driver/v_cnt_reg[7]/Q
                         net (fo=11, routed)          1.540     1.199    vga_driver/v_cnt_reg[10]_0[7]
    SLICE_X78Y95         LUT5 (Prop_lut5_I3_O)        0.295     1.494 f  vga_driver/red_out_i_3/O
                         net (fo=1, routed)           0.645     2.139    vga_driver/red_out_i_3_n_0
    SLICE_X79Y94         LUT6 (Prop_lut6_I5_O)        0.124     2.263 f  vga_driver/red_out_i_2/O
                         net (fo=2, routed)           0.909     3.172    vga_driver/red_out_i_2_n_0
    SLICE_X81Y98         LUT6 (Prop_lut6_I5_O)        0.124     3.296 r  vga_driver/red_out_i_1/O
                         net (fo=2, routed)           0.636     3.932    vga_driver/p_3_in
    SLICE_X84Y103        FDRE                                         r  vga_driver/red_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.511    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.188 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.827    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.918 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.594    23.511    vga_driver/CLK
    SLICE_X84Y103        FDRE                                         r  vga_driver/red_out_reg/C
                         clock pessimism              0.480    23.992    
                         clock uncertainty           -0.084    23.908    
    SLICE_X84Y103        FDRE (Setup_fdre_C_D)       -0.031    23.877    vga_driver/red_out_reg
  -------------------------------------------------------------------
                         required time                         23.877    
                         arrival time                          -3.932    
  -------------------------------------------------------------------
                         slack                                 19.945    

Slack (MET) :             20.111ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 1.398ns (31.444%)  route 3.048ns (68.556%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 23.521 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.724    -0.816    vga_driver/CLK
    SLICE_X80Y96         FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y96         FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  vga_driver/h_cnt_reg[4]/Q
                         net (fo=8, routed)           1.084     0.787    vga_driver/Q[4]
    SLICE_X80Y96         LUT5 (Prop_lut5_I0_O)        0.152     0.939 f  vga_driver/h_cnt[10]_i_3/O
                         net (fo=6, routed)           0.610     1.549    vga_driver/h_cnt[10]_i_3_n_0
    SLICE_X81Y96         LUT4 (Prop_lut4_I1_O)        0.374     1.923 r  vga_driver/h_cnt[10]_i_5/O
                         net (fo=1, routed)           0.848     2.770    vga_driver/h_cnt[10]_i_5_n_0
    SLICE_X81Y96         LUT4 (Prop_lut4_I3_O)        0.354     3.124 r  vga_driver/h_cnt[10]_i_2/O
                         net (fo=1, routed)           0.506     3.630    vga_driver/plusOp[10]
    SLICE_X81Y96         FDRE                                         r  vga_driver/h_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.511    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.188 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.827    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.918 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.603    23.521    vga_driver/CLK
    SLICE_X81Y96         FDRE                                         r  vga_driver/h_cnt_reg[10]/C
                         clock pessimism              0.579    24.101    
                         clock uncertainty           -0.084    24.017    
    SLICE_X81Y96         FDRE (Setup_fdre_C_D)       -0.275    23.742    vga_driver/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         23.742    
                         arrival time                          -3.630    
  -------------------------------------------------------------------
                         slack                                 20.111    

Slack (MET) :             20.455ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 1.002ns (26.842%)  route 2.731ns (73.158%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 23.499 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.724    -0.816    vga_driver/CLK
    SLICE_X80Y94         FDRE                                         r  vga_driver/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y94         FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  vga_driver/h_cnt_reg[5]/Q
                         net (fo=14, routed)          1.337     1.039    vga_driver/Q[5]
    SLICE_X80Y96         LUT4 (Prop_lut4_I2_O)        0.153     1.192 r  vga_driver/hsync_i_3/O
                         net (fo=1, routed)           0.815     2.007    vga_driver/hsync_i_3_n_0
    SLICE_X80Y95         LUT6 (Prop_lut6_I4_O)        0.331     2.338 r  vga_driver/hsync_i_1/O
                         net (fo=1, routed)           0.580     2.917    vga_driver/hsync0
    SLICE_X76Y100        FDRE                                         r  vga_driver/hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.511    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.188 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.827    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.918 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.582    23.499    vga_driver/CLK
    SLICE_X76Y100        FDRE                                         r  vga_driver/hsync_reg/C
                         clock pessimism              0.480    23.980    
                         clock uncertainty           -0.084    23.896    
    SLICE_X76Y100        FDRE (Setup_fdre_C_R)       -0.524    23.372    vga_driver/hsync_reg
  -------------------------------------------------------------------
                         required time                         23.372    
                         arrival time                          -2.917    
  -------------------------------------------------------------------
                         slack                                 20.455    

Slack (MET) :             20.552ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 1.021ns (27.344%)  route 2.713ns (72.656%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 23.518 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.724    -0.816    vga_driver/CLK
    SLICE_X80Y94         FDRE                                         r  vga_driver/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y94         FDRE (Prop_fdre_C_Q)         0.478    -0.338 f  vga_driver/h_cnt_reg[2]/Q
                         net (fo=9, routed)           0.935     0.598    vga_driver/Q[2]
    SLICE_X80Y96         LUT4 (Prop_lut4_I0_O)        0.295     0.893 r  vga_driver/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.466     1.358    vga_driver/v_cnt[10]_i_3_n_0
    SLICE_X80Y96         LUT6 (Prop_lut6_I0_O)        0.124     1.482 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=12, routed)          0.714     2.196    vga_driver/eqOp
    SLICE_X78Y94         LUT6 (Prop_lut6_I1_O)        0.124     2.320 r  vga_driver/v_cnt[8]_i_1/O
                         net (fo=8, routed)           0.598     2.918    vga_driver/v_cnt0
    SLICE_X78Y94         FDRE                                         r  vga_driver/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.511    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.188 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.827    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.918 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.600    23.518    vga_driver/CLK
    SLICE_X78Y94         FDRE                                         r  vga_driver/v_cnt_reg[6]/C
                         clock pessimism              0.559    24.078    
                         clock uncertainty           -0.084    23.994    
    SLICE_X78Y94         FDRE (Setup_fdre_C_R)       -0.524    23.470    vga_driver/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         23.470    
                         arrival time                          -2.918    
  -------------------------------------------------------------------
                         slack                                 20.552    

Slack (MET) :             20.552ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 1.021ns (27.344%)  route 2.713ns (72.656%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 23.518 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.724    -0.816    vga_driver/CLK
    SLICE_X80Y94         FDRE                                         r  vga_driver/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y94         FDRE (Prop_fdre_C_Q)         0.478    -0.338 f  vga_driver/h_cnt_reg[2]/Q
                         net (fo=9, routed)           0.935     0.598    vga_driver/Q[2]
    SLICE_X80Y96         LUT4 (Prop_lut4_I0_O)        0.295     0.893 r  vga_driver/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.466     1.358    vga_driver/v_cnt[10]_i_3_n_0
    SLICE_X80Y96         LUT6 (Prop_lut6_I0_O)        0.124     1.482 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=12, routed)          0.714     2.196    vga_driver/eqOp
    SLICE_X78Y94         LUT6 (Prop_lut6_I1_O)        0.124     2.320 r  vga_driver/v_cnt[8]_i_1/O
                         net (fo=8, routed)           0.598     2.918    vga_driver/v_cnt0
    SLICE_X78Y94         FDRE                                         r  vga_driver/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.511    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.188 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.827    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.918 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.600    23.518    vga_driver/CLK
    SLICE_X78Y94         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
                         clock pessimism              0.559    24.078    
                         clock uncertainty           -0.084    23.994    
    SLICE_X78Y94         FDRE (Setup_fdre_C_R)       -0.524    23.470    vga_driver/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         23.470    
                         arrival time                          -2.918    
  -------------------------------------------------------------------
                         slack                                 20.552    

Slack (MET) :             20.552ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 1.021ns (27.344%)  route 2.713ns (72.656%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 23.518 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.724    -0.816    vga_driver/CLK
    SLICE_X80Y94         FDRE                                         r  vga_driver/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y94         FDRE (Prop_fdre_C_Q)         0.478    -0.338 f  vga_driver/h_cnt_reg[2]/Q
                         net (fo=9, routed)           0.935     0.598    vga_driver/Q[2]
    SLICE_X80Y96         LUT4 (Prop_lut4_I0_O)        0.295     0.893 r  vga_driver/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.466     1.358    vga_driver/v_cnt[10]_i_3_n_0
    SLICE_X80Y96         LUT6 (Prop_lut6_I0_O)        0.124     1.482 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=12, routed)          0.714     2.196    vga_driver/eqOp
    SLICE_X78Y94         LUT6 (Prop_lut6_I1_O)        0.124     2.320 r  vga_driver/v_cnt[8]_i_1/O
                         net (fo=8, routed)           0.598     2.918    vga_driver/v_cnt0
    SLICE_X78Y94         FDRE                                         r  vga_driver/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.511    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.188 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.827    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.918 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.600    23.518    vga_driver/CLK
    SLICE_X78Y94         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
                         clock pessimism              0.559    24.078    
                         clock uncertainty           -0.084    23.994    
    SLICE_X78Y94         FDRE (Setup_fdre_C_R)       -0.524    23.470    vga_driver/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         23.470    
                         arrival time                          -2.918    
  -------------------------------------------------------------------
                         slack                                 20.552    

Slack (MET) :             20.552ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.825ns  (logic 1.021ns (26.690%)  route 2.804ns (73.310%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 23.515 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.724    -0.816    vga_driver/CLK
    SLICE_X80Y94         FDRE                                         r  vga_driver/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y94         FDRE (Prop_fdre_C_Q)         0.478    -0.338 f  vga_driver/h_cnt_reg[2]/Q
                         net (fo=9, routed)           0.935     0.598    vga_driver/Q[2]
    SLICE_X80Y96         LUT4 (Prop_lut4_I0_O)        0.295     0.893 r  vga_driver/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.466     1.358    vga_driver/v_cnt[10]_i_3_n_0
    SLICE_X80Y96         LUT6 (Prop_lut6_I0_O)        0.124     1.482 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=12, routed)          0.714     2.196    vga_driver/eqOp
    SLICE_X78Y94         LUT6 (Prop_lut6_I1_O)        0.124     2.320 r  vga_driver/v_cnt[8]_i_1/O
                         net (fo=8, routed)           0.689     3.010    vga_driver/v_cnt0
    SLICE_X77Y94         FDRE                                         r  vga_driver/v_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.511    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.188 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.827    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.918 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.597    23.515    vga_driver/CLK
    SLICE_X77Y94         FDRE                                         r  vga_driver/v_cnt_reg[2]/C
                         clock pessimism              0.559    24.075    
                         clock uncertainty           -0.084    23.991    
    SLICE_X77Y94         FDRE (Setup_fdre_C_R)       -0.429    23.562    vga_driver/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         23.562    
                         arrival time                          -3.010    
  -------------------------------------------------------------------
                         slack                                 20.552    

Slack (MET) :             20.552ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.825ns  (logic 1.021ns (26.690%)  route 2.804ns (73.310%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 23.515 - 24.938 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.724    -0.816    vga_driver/CLK
    SLICE_X80Y94         FDRE                                         r  vga_driver/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y94         FDRE (Prop_fdre_C_Q)         0.478    -0.338 f  vga_driver/h_cnt_reg[2]/Q
                         net (fo=9, routed)           0.935     0.598    vga_driver/Q[2]
    SLICE_X80Y96         LUT4 (Prop_lut4_I0_O)        0.295     0.893 r  vga_driver/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.466     1.358    vga_driver/v_cnt[10]_i_3_n_0
    SLICE_X80Y96         LUT6 (Prop_lut6_I0_O)        0.124     1.482 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=12, routed)          0.714     2.196    vga_driver/eqOp
    SLICE_X78Y94         LUT6 (Prop_lut6_I1_O)        0.124     2.320 r  vga_driver/v_cnt[8]_i_1/O
                         net (fo=8, routed)           0.689     3.010    vga_driver/v_cnt0
    SLICE_X77Y94         FDRE                                         r  vga_driver/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.162    27.511    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.188 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.827    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.918 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          1.597    23.515    vga_driver/CLK
    SLICE_X77Y94         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism              0.559    24.075    
                         clock uncertainty           -0.084    23.991    
    SLICE_X77Y94         FDRE (Setup_fdre_C_R)       -0.429    23.562    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         23.562    
                         arrival time                          -3.010    
  -------------------------------------------------------------------
                         slack                                 20.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_row_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.515%)  route 0.122ns (46.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.597    -0.567    vga_driver/CLK
    SLICE_X77Y95         FDRE                                         r  vga_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  vga_driver/v_cnt_reg[0]/Q
                         net (fo=11, routed)          0.122    -0.304    vga_driver/v_cnt_reg[10]_0[0]
    SLICE_X76Y95         FDRE                                         r  vga_driver/pixel_row_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.870    -0.803    vga_driver/CLK
    SLICE_X76Y95         FDRE                                         r  vga_driver/pixel_row_reg[0]/C
                         clock pessimism              0.249    -0.554    
    SLICE_X76Y95         FDRE (Hold_fdre_C_D)         0.085    -0.469    vga_driver/pixel_row_reg[0]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.749%)  route 0.125ns (40.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.600    -0.564    vga_driver/CLK
    SLICE_X79Y94         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  vga_driver/v_cnt_reg[4]/Q
                         net (fo=10, routed)          0.125    -0.298    vga_driver/v_cnt_reg[10]_0[4]
    SLICE_X78Y94         LUT6 (Prop_lut6_I1_O)        0.045    -0.253 r  vga_driver/v_cnt[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.253    vga_driver/plusOp__0[8]
    SLICE_X78Y94         FDRE                                         r  vga_driver/v_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.872    -0.801    vga_driver/CLK
    SLICE_X78Y94         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X78Y94         FDRE (Hold_fdre_C_D)         0.121    -0.430    vga_driver/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.412%)  route 0.311ns (62.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.602    -0.562    vga_driver/CLK
    SLICE_X81Y95         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  vga_driver/h_cnt_reg[9]/Q
                         net (fo=9, routed)           0.090    -0.332    vga_driver/Q[9]
    SLICE_X80Y95         LUT6 (Prop_lut6_I1_O)        0.045    -0.287 r  vga_driver/hsync_i_1/O
                         net (fo=1, routed)           0.222    -0.065    vga_driver/hsync0
    SLICE_X76Y100        FDRE                                         r  vga_driver/hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.865    -0.808    vga_driver/CLK
    SLICE_X76Y100        FDRE                                         r  vga_driver/hsync_reg/C
                         clock pessimism              0.509    -0.299    
    SLICE_X76Y100        FDRE (Hold_fdre_C_R)         0.009    -0.290    vga_driver/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.520%)  route 0.103ns (29.480%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.602    -0.562    vga_driver/CLK
    SLICE_X80Y94         FDRE                                         r  vga_driver/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y94         FDRE (Prop_fdre_C_Q)         0.148    -0.414 r  vga_driver/h_cnt_reg[2]/Q
                         net (fo=9, routed)           0.103    -0.311    vga_driver/Q[2]
    SLICE_X80Y94         LUT6 (Prop_lut6_I3_O)        0.098    -0.213 r  vga_driver/h_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    vga_driver/plusOp[5]
    SLICE_X80Y94         FDRE                                         r  vga_driver/h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.874    -0.799    vga_driver/CLK
    SLICE_X80Y94         FDRE                                         r  vga_driver/h_cnt_reg[5]/C
                         clock pessimism              0.237    -0.562    
    SLICE_X80Y94         FDRE (Hold_fdre_C_D)         0.121    -0.441    vga_driver/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.189ns (49.774%)  route 0.191ns (50.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.600    -0.564    vga_driver/CLK
    SLICE_X79Y94         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  vga_driver/v_cnt_reg[5]/Q
                         net (fo=10, routed)          0.191    -0.233    vga_driver/v_cnt_reg[10]_0[5]
    SLICE_X78Y94         LUT5 (Prop_lut5_I2_O)        0.048    -0.185 r  vga_driver/v_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    vga_driver/plusOp__0[7]
    SLICE_X78Y94         FDRE                                         r  vga_driver/v_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.872    -0.801    vga_driver/CLK
    SLICE_X78Y94         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X78Y94         FDRE (Hold_fdre_C_D)         0.131    -0.420    vga_driver/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.374%)  route 0.191ns (50.626%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.600    -0.564    vga_driver/CLK
    SLICE_X79Y94         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  vga_driver/v_cnt_reg[5]/Q
                         net (fo=10, routed)          0.191    -0.233    vga_driver/v_cnt_reg[10]_0[5]
    SLICE_X78Y94         LUT4 (Prop_lut4_I3_O)        0.045    -0.188 r  vga_driver/v_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    vga_driver/plusOp__0[6]
    SLICE_X78Y94         FDRE                                         r  vga_driver/v_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.872    -0.801    vga_driver/CLK
    SLICE_X78Y94         FDRE                                         r  vga_driver/v_cnt_reg[6]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X78Y94         FDRE (Hold_fdre_C_D)         0.120    -0.431    vga_driver/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.660%)  route 0.114ns (33.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.602    -0.562    vga_driver/CLK
    SLICE_X81Y95         FDRE                                         r  vga_driver/h_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  vga_driver/h_cnt_reg[7]/Q
                         net (fo=11, routed)          0.114    -0.321    vga_driver/Q[7]
    SLICE_X81Y95         LUT6 (Prop_lut6_I4_O)        0.099    -0.222 r  vga_driver/h_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    vga_driver/plusOp[9]
    SLICE_X81Y95         FDRE                                         r  vga_driver/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.874    -0.799    vga_driver/CLK
    SLICE_X81Y95         FDRE                                         r  vga_driver/h_cnt_reg[9]/C
                         clock pessimism              0.237    -0.562    
    SLICE_X81Y95         FDRE (Hold_fdre_C_D)         0.092    -0.470    vga_driver/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.472%)  route 0.161ns (43.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.600    -0.564    vga_driver/CLK
    SLICE_X78Y95         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  vga_driver/v_cnt_reg[9]/Q
                         net (fo=9, routed)           0.161    -0.239    vga_driver/v_cnt_reg[10]_0[9]
    SLICE_X78Y95         LUT6 (Prop_lut6_I1_O)        0.045    -0.194 r  vga_driver/v_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    vga_driver/v_cnt[9]_i_1_n_0
    SLICE_X78Y95         FDRE                                         r  vga_driver/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.872    -0.801    vga_driver/CLK
    SLICE_X78Y95         FDRE                                         r  vga_driver/v_cnt_reg[9]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X78Y95         FDRE (Hold_fdre_C_D)         0.121    -0.443    vga_driver/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.189ns (50.054%)  route 0.189ns (49.946%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.597    -0.567    vga_driver/CLK
    SLICE_X77Y95         FDRE                                         r  vga_driver/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  vga_driver/v_cnt_reg[0]/Q
                         net (fo=11, routed)          0.189    -0.238    vga_driver/v_cnt_reg[10]_0[0]
    SLICE_X77Y94         LUT4 (Prop_lut4_I1_O)        0.048    -0.190 r  vga_driver/v_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    vga_driver/plusOp__0[3]
    SLICE_X77Y94         FDRE                                         r  vga_driver/v_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.870    -0.803    vga_driver/CLK
    SLICE_X77Y94         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X77Y94         FDRE (Hold_fdre_C_D)         0.107    -0.444    vga_driver/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.602    -0.562    vga_driver/CLK
    SLICE_X81Y95         FDRE                                         r  vga_driver/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  vga_driver/h_cnt_reg[6]/Q
                         net (fo=12, routed)          0.179    -0.242    vga_driver/Q[6]
    SLICE_X81Y95         LUT4 (Prop_lut4_I0_O)        0.042    -0.200 r  vga_driver/h_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    vga_driver/plusOp[7]
    SLICE_X81Y95         FDRE                                         r  vga_driver/h_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=52, routed)          0.874    -0.799    vga_driver/CLK
    SLICE_X81Y95         FDRE                                         r  vga_driver/h_cnt_reg[7]/C
                         clock pessimism              0.237    -0.562    
    SLICE_X81Y95         FDRE (Hold_fdre_C_D)         0.107    -0.455    vga_driver/h_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.469 }
Period(ns):         24.938
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         24.938      22.783     BUFGCTRL_X0Y16   clk_wiz_0_inst/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         24.938      23.689     MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X81Y98     vga_driver/green_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X80Y94     vga_driver/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X81Y96     vga_driver/h_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X80Y96     vga_driver/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X80Y94     vga_driver/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X80Y96     vga_driver/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X80Y96     vga_driver/h_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X80Y94     vga_driver/h_cnt_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       24.938      188.422    MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X81Y98     vga_driver/green_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X81Y98     vga_driver/green_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X80Y94     vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X80Y94     vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X81Y96     vga_driver/h_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X81Y96     vga_driver/h_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X80Y96     vga_driver/h_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X80Y96     vga_driver/h_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X80Y94     vga_driver/h_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X80Y94     vga_driver/h_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X81Y98     vga_driver/green_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X81Y98     vga_driver/green_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X80Y94     vga_driver/h_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X80Y94     vga_driver/h_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X81Y96     vga_driver/h_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X81Y96     vga_driver/h_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X80Y96     vga_driver/h_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X80Y96     vga_driver/h_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X80Y94     vga_driver/h_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X80Y94     vga_driver/h_cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz_0_inst/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT



