INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ayang/Desktop/Sem 6/Embedded Systems/Labs/Lab1/question_3/question_3.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
