
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_start>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
   0:	20001e80 	.word	0x20001e80
}
   4:	0000288d 	.word	0x0000288d
   8:	00008df7 	.word	0x00008df7
   c:	00002879 	.word	0x00002879
  10:	00002879 	.word	0x00002879
  14:	00002879 	.word	0x00002879
  18:	00002879 	.word	0x00002879
	...
  2c:	00002695 	.word	0x00002695
  30:	00002879 	.word	0x00002879
  34:	00000000 	.word	0x00000000
  38:	00002641 	.word	0x00002641
  3c:	00002879 	.word	0x00002879

00000040 <_irq_vector_table>:
  40:	000025f9 000025f9 000025f9 000025f9     .%...%...%...%..
  50:	000025f9 000025f9 000025f9 000025f9     .%...%...%...%..
  60:	000025f9 000025f9 000025f9 000025f9     .%...%...%...%..
  70:	000025f9 000025f9 000025f9 000025f9     .%...%...%...%..
  80:	000025f9 000025f9 000025f9 000025f9     .%...%...%...%..
  90:	000025f9 000025f9 000025f9 000025f9     .%...%...%...%..
  a0:	000025f9 000025f9 000025f9 000025f9     .%...%...%...%..
  b0:	000025f9 000025f9 000025f9 000025f9     .%...%...%...%..
  c0:	000025f9 000025f9 000025f9 000025f9     .%...%...%...%..
  d0:	000025f9 000025f9 000025f9 000025f9     .%...%...%...%..
  e0:	000025f9 000025f9 000025f9 000025f9     .%...%...%...%..
  f0:	000025f9 000025f9 000025f9 000025f9     .%...%...%...%..

Disassembly of section text:

00000100 <__aeabi_fmul>:
     100:	f04f 0cff 	mov.w	ip, #255	; 0xff
     104:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
     108:	bf1e      	ittt	ne
     10a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
     10e:	ea92 0f0c 	teqne	r2, ip
     112:	ea93 0f0c 	teqne	r3, ip
     116:	d06f      	beq.n	1f8 <__data_size+0xc>
     118:	441a      	add	r2, r3
     11a:	ea80 0c01 	eor.w	ip, r0, r1
     11e:	0240      	lsls	r0, r0, #9
     120:	bf18      	it	ne
     122:	ea5f 2141 	movsne.w	r1, r1, lsl #9
     126:	d01e      	beq.n	166 <CONFIG_IDLE_STACK_SIZE+0x26>
     128:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
     12c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
     130:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
     134:	fba0 3101 	umull	r3, r1, r0, r1
     138:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
     13c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
     140:	bf3e      	ittt	cc
     142:	0049      	lslcc	r1, r1, #1
     144:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
     148:	005b      	lslcc	r3, r3, #1
     14a:	ea40 0001 	orr.w	r0, r0, r1
     14e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
     152:	2afd      	cmp	r2, #253	; 0xfd
     154:	d81d      	bhi.n	192 <CONFIG_IDLE_STACK_SIZE+0x52>
     156:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
     15a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
     15e:	bf08      	it	eq
     160:	f020 0001 	biceq.w	r0, r0, #1
     164:	4770      	bx	lr
     166:	f090 0f00 	teq	r0, #0
     16a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
     16e:	bf08      	it	eq
     170:	0249      	lsleq	r1, r1, #9
     172:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
     176:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
     17a:	3a7f      	subs	r2, #127	; 0x7f
     17c:	bfc2      	ittt	gt
     17e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
     182:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
     186:	4770      	bxgt	lr
     188:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     18c:	f04f 0300 	mov.w	r3, #0
     190:	3a01      	subs	r2, #1
     192:	dc5d      	bgt.n	250 <__data_size+0x64>
     194:	f112 0f19 	cmn.w	r2, #25
     198:	bfdc      	itt	le
     19a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
     19e:	4770      	bxle	lr
     1a0:	f1c2 0200 	rsb	r2, r2, #0
     1a4:	0041      	lsls	r1, r0, #1
     1a6:	fa21 f102 	lsr.w	r1, r1, r2
     1aa:	f1c2 0220 	rsb	r2, r2, #32
     1ae:	fa00 fc02 	lsl.w	ip, r0, r2
     1b2:	ea5f 0031 	movs.w	r0, r1, rrx
     1b6:	f140 0000 	adc.w	r0, r0, #0
     1ba:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
     1be:	bf08      	it	eq
     1c0:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
     1c4:	4770      	bx	lr
     1c6:	f092 0f00 	teq	r2, #0
     1ca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
     1ce:	bf02      	ittt	eq
     1d0:	0040      	lsleq	r0, r0, #1
     1d2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
     1d6:	3a01      	subeq	r2, #1
     1d8:	d0f9      	beq.n	1ce <CONFIG_IDLE_STACK_SIZE+0x8e>
     1da:	ea40 000c 	orr.w	r0, r0, ip
     1de:	f093 0f00 	teq	r3, #0
     1e2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
     1e6:	bf02      	ittt	eq
     1e8:	0049      	lsleq	r1, r1, #1
     1ea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
     1ee:	3b01      	subeq	r3, #1
     1f0:	d0f9      	beq.n	1e6 <CONFIG_IDLE_STACK_SIZE+0xa6>
     1f2:	ea41 010c 	orr.w	r1, r1, ip
     1f6:	e78f      	b.n	118 <__aeabi_fmul+0x18>
     1f8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
     1fc:	ea92 0f0c 	teq	r2, ip
     200:	bf18      	it	ne
     202:	ea93 0f0c 	teqne	r3, ip
     206:	d00a      	beq.n	21e <__data_size+0x32>
     208:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
     20c:	bf18      	it	ne
     20e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
     212:	d1d8      	bne.n	1c6 <CONFIG_IDLE_STACK_SIZE+0x86>
     214:	ea80 0001 	eor.w	r0, r0, r1
     218:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
     21c:	4770      	bx	lr
     21e:	f090 0f00 	teq	r0, #0
     222:	bf17      	itett	ne
     224:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
     228:	4608      	moveq	r0, r1
     22a:	f091 0f00 	teqne	r1, #0
     22e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
     232:	d014      	beq.n	25e <__data_size+0x72>
     234:	ea92 0f0c 	teq	r2, ip
     238:	d101      	bne.n	23e <__data_size+0x52>
     23a:	0242      	lsls	r2, r0, #9
     23c:	d10f      	bne.n	25e <__data_size+0x72>
     23e:	ea93 0f0c 	teq	r3, ip
     242:	d103      	bne.n	24c <__data_size+0x60>
     244:	024b      	lsls	r3, r1, #9
     246:	bf18      	it	ne
     248:	4608      	movne	r0, r1
     24a:	d108      	bne.n	25e <__data_size+0x72>
     24c:	ea80 0001 	eor.w	r0, r0, r1
     250:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
     254:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
     258:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     25c:	4770      	bx	lr
     25e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
     262:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
     266:	4770      	bx	lr

00000268 <__aeabi_drsub>:
     268:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
     26c:	e002      	b.n	274 <__adddf3>
     26e:	bf00      	nop

00000270 <__aeabi_dsub>:
     270:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00000274 <__adddf3>:
     274:	b530      	push	{r4, r5, lr}
     276:	ea4f 0441 	mov.w	r4, r1, lsl #1
     27a:	ea4f 0543 	mov.w	r5, r3, lsl #1
     27e:	ea94 0f05 	teq	r4, r5
     282:	bf08      	it	eq
     284:	ea90 0f02 	teqeq	r0, r2
     288:	bf1f      	itttt	ne
     28a:	ea54 0c00 	orrsne.w	ip, r4, r0
     28e:	ea55 0c02 	orrsne.w	ip, r5, r2
     292:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
     296:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
     29a:	f000 80e2 	beq.w	462 <CONFIG_FLASH_SIZE+0x62>
     29e:	ea4f 5454 	mov.w	r4, r4, lsr #21
     2a2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
     2a6:	bfb8      	it	lt
     2a8:	426d      	neglt	r5, r5
     2aa:	dd0c      	ble.n	2c6 <__adddf3+0x52>
     2ac:	442c      	add	r4, r5
     2ae:	ea80 0202 	eor.w	r2, r0, r2
     2b2:	ea81 0303 	eor.w	r3, r1, r3
     2b6:	ea82 0000 	eor.w	r0, r2, r0
     2ba:	ea83 0101 	eor.w	r1, r3, r1
     2be:	ea80 0202 	eor.w	r2, r0, r2
     2c2:	ea81 0303 	eor.w	r3, r1, r3
     2c6:	2d36      	cmp	r5, #54	; 0x36
     2c8:	bf88      	it	hi
     2ca:	bd30      	pophi	{r4, r5, pc}
     2cc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     2d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
     2d4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
     2d8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
     2dc:	d002      	beq.n	2e4 <__adddf3+0x70>
     2de:	4240      	negs	r0, r0
     2e0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     2e4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
     2e8:	ea4f 3303 	mov.w	r3, r3, lsl #12
     2ec:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
     2f0:	d002      	beq.n	2f8 <__adddf3+0x84>
     2f2:	4252      	negs	r2, r2
     2f4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     2f8:	ea94 0f05 	teq	r4, r5
     2fc:	f000 80a7 	beq.w	44e <CONFIG_FLASH_SIZE+0x4e>
     300:	f1a4 0401 	sub.w	r4, r4, #1
     304:	f1d5 0e20 	rsbs	lr, r5, #32
     308:	db0d      	blt.n	326 <__adddf3+0xb2>
     30a:	fa02 fc0e 	lsl.w	ip, r2, lr
     30e:	fa22 f205 	lsr.w	r2, r2, r5
     312:	1880      	adds	r0, r0, r2
     314:	f141 0100 	adc.w	r1, r1, #0
     318:	fa03 f20e 	lsl.w	r2, r3, lr
     31c:	1880      	adds	r0, r0, r2
     31e:	fa43 f305 	asr.w	r3, r3, r5
     322:	4159      	adcs	r1, r3
     324:	e00e      	b.n	344 <__adddf3+0xd0>
     326:	f1a5 0520 	sub.w	r5, r5, #32
     32a:	f10e 0e20 	add.w	lr, lr, #32
     32e:	2a01      	cmp	r2, #1
     330:	fa03 fc0e 	lsl.w	ip, r3, lr
     334:	bf28      	it	cs
     336:	f04c 0c02 	orrcs.w	ip, ip, #2
     33a:	fa43 f305 	asr.w	r3, r3, r5
     33e:	18c0      	adds	r0, r0, r3
     340:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
     344:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     348:	d507      	bpl.n	35a <__adddf3+0xe6>
     34a:	f04f 0e00 	mov.w	lr, #0
     34e:	f1dc 0c00 	rsbs	ip, ip, #0
     352:	eb7e 0000 	sbcs.w	r0, lr, r0
     356:	eb6e 0101 	sbc.w	r1, lr, r1
     35a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
     35e:	d31b      	bcc.n	398 <__adddf3+0x124>
     360:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
     364:	d30c      	bcc.n	380 <__adddf3+0x10c>
     366:	0849      	lsrs	r1, r1, #1
     368:	ea5f 0030 	movs.w	r0, r0, rrx
     36c:	ea4f 0c3c 	mov.w	ip, ip, rrx
     370:	f104 0401 	add.w	r4, r4, #1
     374:	ea4f 5244 	mov.w	r2, r4, lsl #21
     378:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
     37c:	f080 809a 	bcs.w	4b4 <CONFIG_FLASH_SIZE+0xb4>
     380:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
     384:	bf08      	it	eq
     386:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
     38a:	f150 0000 	adcs.w	r0, r0, #0
     38e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     392:	ea41 0105 	orr.w	r1, r1, r5
     396:	bd30      	pop	{r4, r5, pc}
     398:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
     39c:	4140      	adcs	r0, r0
     39e:	eb41 0101 	adc.w	r1, r1, r1
     3a2:	3c01      	subs	r4, #1
     3a4:	bf28      	it	cs
     3a6:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
     3aa:	d2e9      	bcs.n	380 <__adddf3+0x10c>
     3ac:	f091 0f00 	teq	r1, #0
     3b0:	bf04      	itt	eq
     3b2:	4601      	moveq	r1, r0
     3b4:	2000      	moveq	r0, #0
     3b6:	fab1 f381 	clz	r3, r1
     3ba:	bf08      	it	eq
     3bc:	3320      	addeq	r3, #32
     3be:	f1a3 030b 	sub.w	r3, r3, #11
     3c2:	f1b3 0220 	subs.w	r2, r3, #32
     3c6:	da0c      	bge.n	3e2 <__adddf3+0x16e>
     3c8:	320c      	adds	r2, #12
     3ca:	dd08      	ble.n	3de <__adddf3+0x16a>
     3cc:	f102 0c14 	add.w	ip, r2, #20
     3d0:	f1c2 020c 	rsb	r2, r2, #12
     3d4:	fa01 f00c 	lsl.w	r0, r1, ip
     3d8:	fa21 f102 	lsr.w	r1, r1, r2
     3dc:	e00c      	b.n	3f8 <__adddf3+0x184>
     3de:	f102 0214 	add.w	r2, r2, #20
     3e2:	bfd8      	it	le
     3e4:	f1c2 0c20 	rsble	ip, r2, #32
     3e8:	fa01 f102 	lsl.w	r1, r1, r2
     3ec:	fa20 fc0c 	lsr.w	ip, r0, ip
     3f0:	bfdc      	itt	le
     3f2:	ea41 010c 	orrle.w	r1, r1, ip
     3f6:	4090      	lslle	r0, r2
     3f8:	1ae4      	subs	r4, r4, r3
     3fa:	bfa2      	ittt	ge
     3fc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
     400:	4329      	orrge	r1, r5
     402:	bd30      	popge	{r4, r5, pc}
     404:	ea6f 0404 	mvn.w	r4, r4
     408:	3c1f      	subs	r4, #31
     40a:	da1c      	bge.n	446 <CONFIG_FLASH_SIZE+0x46>
     40c:	340c      	adds	r4, #12
     40e:	dc0e      	bgt.n	42e <CONFIG_FLASH_SIZE+0x2e>
     410:	f104 0414 	add.w	r4, r4, #20
     414:	f1c4 0220 	rsb	r2, r4, #32
     418:	fa20 f004 	lsr.w	r0, r0, r4
     41c:	fa01 f302 	lsl.w	r3, r1, r2
     420:	ea40 0003 	orr.w	r0, r0, r3
     424:	fa21 f304 	lsr.w	r3, r1, r4
     428:	ea45 0103 	orr.w	r1, r5, r3
     42c:	bd30      	pop	{r4, r5, pc}
     42e:	f1c4 040c 	rsb	r4, r4, #12
     432:	f1c4 0220 	rsb	r2, r4, #32
     436:	fa20 f002 	lsr.w	r0, r0, r2
     43a:	fa01 f304 	lsl.w	r3, r1, r4
     43e:	ea40 0003 	orr.w	r0, r0, r3
     442:	4629      	mov	r1, r5
     444:	bd30      	pop	{r4, r5, pc}
     446:	fa21 f004 	lsr.w	r0, r1, r4
     44a:	4629      	mov	r1, r5
     44c:	bd30      	pop	{r4, r5, pc}
     44e:	f094 0f00 	teq	r4, #0
     452:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
     456:	bf06      	itte	eq
     458:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
     45c:	3401      	addeq	r4, #1
     45e:	3d01      	subne	r5, #1
     460:	e74e      	b.n	300 <__adddf3+0x8c>
     462:	ea7f 5c64 	mvns.w	ip, r4, asr #21
     466:	bf18      	it	ne
     468:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
     46c:	d029      	beq.n	4c2 <CONFIG_FLASH_SIZE+0xc2>
     46e:	ea94 0f05 	teq	r4, r5
     472:	bf08      	it	eq
     474:	ea90 0f02 	teqeq	r0, r2
     478:	d005      	beq.n	486 <CONFIG_FLASH_SIZE+0x86>
     47a:	ea54 0c00 	orrs.w	ip, r4, r0
     47e:	bf04      	itt	eq
     480:	4619      	moveq	r1, r3
     482:	4610      	moveq	r0, r2
     484:	bd30      	pop	{r4, r5, pc}
     486:	ea91 0f03 	teq	r1, r3
     48a:	bf1e      	ittt	ne
     48c:	2100      	movne	r1, #0
     48e:	2000      	movne	r0, #0
     490:	bd30      	popne	{r4, r5, pc}
     492:	ea5f 5c54 	movs.w	ip, r4, lsr #21
     496:	d105      	bne.n	4a4 <CONFIG_FLASH_SIZE+0xa4>
     498:	0040      	lsls	r0, r0, #1
     49a:	4149      	adcs	r1, r1
     49c:	bf28      	it	cs
     49e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
     4a2:	bd30      	pop	{r4, r5, pc}
     4a4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
     4a8:	bf3c      	itt	cc
     4aa:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
     4ae:	bd30      	popcc	{r4, r5, pc}
     4b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     4b4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
     4b8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     4bc:	f04f 0000 	mov.w	r0, #0
     4c0:	bd30      	pop	{r4, r5, pc}
     4c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
     4c6:	bf1a      	itte	ne
     4c8:	4619      	movne	r1, r3
     4ca:	4610      	movne	r0, r2
     4cc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
     4d0:	bf1c      	itt	ne
     4d2:	460b      	movne	r3, r1
     4d4:	4602      	movne	r2, r0
     4d6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
     4da:	bf06      	itte	eq
     4dc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
     4e0:	ea91 0f03 	teqeq	r1, r3
     4e4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
     4e8:	bd30      	pop	{r4, r5, pc}
     4ea:	bf00      	nop

000004ec <__aeabi_ui2d>:
     4ec:	f090 0f00 	teq	r0, #0
     4f0:	bf04      	itt	eq
     4f2:	2100      	moveq	r1, #0
     4f4:	4770      	bxeq	lr
     4f6:	b530      	push	{r4, r5, lr}
     4f8:	f44f 6480 	mov.w	r4, #1024	; 0x400
     4fc:	f104 0432 	add.w	r4, r4, #50	; 0x32
     500:	f04f 0500 	mov.w	r5, #0
     504:	f04f 0100 	mov.w	r1, #0
     508:	e750      	b.n	3ac <__adddf3+0x138>
     50a:	bf00      	nop

0000050c <__aeabi_i2d>:
     50c:	f090 0f00 	teq	r0, #0
     510:	bf04      	itt	eq
     512:	2100      	moveq	r1, #0
     514:	4770      	bxeq	lr
     516:	b530      	push	{r4, r5, lr}
     518:	f44f 6480 	mov.w	r4, #1024	; 0x400
     51c:	f104 0432 	add.w	r4, r4, #50	; 0x32
     520:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
     524:	bf48      	it	mi
     526:	4240      	negmi	r0, r0
     528:	f04f 0100 	mov.w	r1, #0
     52c:	e73e      	b.n	3ac <__adddf3+0x138>
     52e:	bf00      	nop

00000530 <__aeabi_f2d>:
     530:	0042      	lsls	r2, r0, #1
     532:	ea4f 01e2 	mov.w	r1, r2, asr #3
     536:	ea4f 0131 	mov.w	r1, r1, rrx
     53a:	ea4f 7002 	mov.w	r0, r2, lsl #28
     53e:	bf1f      	itttt	ne
     540:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
     544:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
     548:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
     54c:	4770      	bxne	lr
     54e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
     552:	bf08      	it	eq
     554:	4770      	bxeq	lr
     556:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
     55a:	bf04      	itt	eq
     55c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
     560:	4770      	bxeq	lr
     562:	b530      	push	{r4, r5, lr}
     564:	f44f 7460 	mov.w	r4, #896	; 0x380
     568:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     56c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
     570:	e71c      	b.n	3ac <__adddf3+0x138>
     572:	bf00      	nop

00000574 <__aeabi_ul2d>:
     574:	ea50 0201 	orrs.w	r2, r0, r1
     578:	bf08      	it	eq
     57a:	4770      	bxeq	lr
     57c:	b530      	push	{r4, r5, lr}
     57e:	f04f 0500 	mov.w	r5, #0
     582:	e00a      	b.n	59a <__aeabi_l2d+0x16>

00000584 <__aeabi_l2d>:
     584:	ea50 0201 	orrs.w	r2, r0, r1
     588:	bf08      	it	eq
     58a:	4770      	bxeq	lr
     58c:	b530      	push	{r4, r5, lr}
     58e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
     592:	d502      	bpl.n	59a <__aeabi_l2d+0x16>
     594:	4240      	negs	r0, r0
     596:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     59a:	f44f 6480 	mov.w	r4, #1024	; 0x400
     59e:	f104 0432 	add.w	r4, r4, #50	; 0x32
     5a2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
     5a6:	f43f aed8 	beq.w	35a <__adddf3+0xe6>
     5aa:	f04f 0203 	mov.w	r2, #3
     5ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
     5b2:	bf18      	it	ne
     5b4:	3203      	addne	r2, #3
     5b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
     5ba:	bf18      	it	ne
     5bc:	3203      	addne	r2, #3
     5be:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
     5c2:	f1c2 0320 	rsb	r3, r2, #32
     5c6:	fa00 fc03 	lsl.w	ip, r0, r3
     5ca:	fa20 f002 	lsr.w	r0, r0, r2
     5ce:	fa01 fe03 	lsl.w	lr, r1, r3
     5d2:	ea40 000e 	orr.w	r0, r0, lr
     5d6:	fa21 f102 	lsr.w	r1, r1, r2
     5da:	4414      	add	r4, r2
     5dc:	e6bd      	b.n	35a <__adddf3+0xe6>
     5de:	bf00      	nop

000005e0 <__aeabi_dmul>:
     5e0:	b570      	push	{r4, r5, r6, lr}
     5e2:	f04f 0cff 	mov.w	ip, #255	; 0xff
     5e6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
     5ea:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
     5ee:	bf1d      	ittte	ne
     5f0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
     5f4:	ea94 0f0c 	teqne	r4, ip
     5f8:	ea95 0f0c 	teqne	r5, ip
     5fc:	f000 f8de 	bleq	7bc <__aeabi_dmul+0x1dc>
     600:	442c      	add	r4, r5
     602:	ea81 0603 	eor.w	r6, r1, r3
     606:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
     60a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
     60e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
     612:	bf18      	it	ne
     614:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
     618:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     61c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
     620:	d038      	beq.n	694 <__aeabi_dmul+0xb4>
     622:	fba0 ce02 	umull	ip, lr, r0, r2
     626:	f04f 0500 	mov.w	r5, #0
     62a:	fbe1 e502 	umlal	lr, r5, r1, r2
     62e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
     632:	fbe0 e503 	umlal	lr, r5, r0, r3
     636:	f04f 0600 	mov.w	r6, #0
     63a:	fbe1 5603 	umlal	r5, r6, r1, r3
     63e:	f09c 0f00 	teq	ip, #0
     642:	bf18      	it	ne
     644:	f04e 0e01 	orrne.w	lr, lr, #1
     648:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
     64c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
     650:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
     654:	d204      	bcs.n	660 <__aeabi_dmul+0x80>
     656:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
     65a:	416d      	adcs	r5, r5
     65c:	eb46 0606 	adc.w	r6, r6, r6
     660:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
     664:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
     668:	ea4f 20c5 	mov.w	r0, r5, lsl #11
     66c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
     670:	ea4f 2ece 	mov.w	lr, lr, lsl #11
     674:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
     678:	bf88      	it	hi
     67a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
     67e:	d81e      	bhi.n	6be <__aeabi_dmul+0xde>
     680:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
     684:	bf08      	it	eq
     686:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
     68a:	f150 0000 	adcs.w	r0, r0, #0
     68e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     692:	bd70      	pop	{r4, r5, r6, pc}
     694:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
     698:	ea46 0101 	orr.w	r1, r6, r1
     69c:	ea40 0002 	orr.w	r0, r0, r2
     6a0:	ea81 0103 	eor.w	r1, r1, r3
     6a4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
     6a8:	bfc2      	ittt	gt
     6aa:	ebd4 050c 	rsbsgt	r5, r4, ip
     6ae:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
     6b2:	bd70      	popgt	{r4, r5, r6, pc}
     6b4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     6b8:	f04f 0e00 	mov.w	lr, #0
     6bc:	3c01      	subs	r4, #1
     6be:	f300 80ab 	bgt.w	818 <CONFIG_ISR_STACK_SIZE+0x18>
     6c2:	f114 0f36 	cmn.w	r4, #54	; 0x36
     6c6:	bfde      	ittt	le
     6c8:	2000      	movle	r0, #0
     6ca:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
     6ce:	bd70      	pople	{r4, r5, r6, pc}
     6d0:	f1c4 0400 	rsb	r4, r4, #0
     6d4:	3c20      	subs	r4, #32
     6d6:	da35      	bge.n	744 <__aeabi_dmul+0x164>
     6d8:	340c      	adds	r4, #12
     6da:	dc1b      	bgt.n	714 <__aeabi_dmul+0x134>
     6dc:	f104 0414 	add.w	r4, r4, #20
     6e0:	f1c4 0520 	rsb	r5, r4, #32
     6e4:	fa00 f305 	lsl.w	r3, r0, r5
     6e8:	fa20 f004 	lsr.w	r0, r0, r4
     6ec:	fa01 f205 	lsl.w	r2, r1, r5
     6f0:	ea40 0002 	orr.w	r0, r0, r2
     6f4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
     6f8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
     6fc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
     700:	fa21 f604 	lsr.w	r6, r1, r4
     704:	eb42 0106 	adc.w	r1, r2, r6
     708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     70c:	bf08      	it	eq
     70e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     712:	bd70      	pop	{r4, r5, r6, pc}
     714:	f1c4 040c 	rsb	r4, r4, #12
     718:	f1c4 0520 	rsb	r5, r4, #32
     71c:	fa00 f304 	lsl.w	r3, r0, r4
     720:	fa20 f005 	lsr.w	r0, r0, r5
     724:	fa01 f204 	lsl.w	r2, r1, r4
     728:	ea40 0002 	orr.w	r0, r0, r2
     72c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     730:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
     734:	f141 0100 	adc.w	r1, r1, #0
     738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     73c:	bf08      	it	eq
     73e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     742:	bd70      	pop	{r4, r5, r6, pc}
     744:	f1c4 0520 	rsb	r5, r4, #32
     748:	fa00 f205 	lsl.w	r2, r0, r5
     74c:	ea4e 0e02 	orr.w	lr, lr, r2
     750:	fa20 f304 	lsr.w	r3, r0, r4
     754:	fa01 f205 	lsl.w	r2, r1, r5
     758:	ea43 0302 	orr.w	r3, r3, r2
     75c:	fa21 f004 	lsr.w	r0, r1, r4
     760:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     764:	fa21 f204 	lsr.w	r2, r1, r4
     768:	ea20 0002 	bic.w	r0, r0, r2
     76c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
     770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     774:	bf08      	it	eq
     776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     77a:	bd70      	pop	{r4, r5, r6, pc}
     77c:	f094 0f00 	teq	r4, #0
     780:	d10f      	bne.n	7a2 <__aeabi_dmul+0x1c2>
     782:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
     786:	0040      	lsls	r0, r0, #1
     788:	eb41 0101 	adc.w	r1, r1, r1
     78c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     790:	bf08      	it	eq
     792:	3c01      	subeq	r4, #1
     794:	d0f7      	beq.n	786 <__aeabi_dmul+0x1a6>
     796:	ea41 0106 	orr.w	r1, r1, r6
     79a:	f095 0f00 	teq	r5, #0
     79e:	bf18      	it	ne
     7a0:	4770      	bxne	lr
     7a2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
     7a6:	0052      	lsls	r2, r2, #1
     7a8:	eb43 0303 	adc.w	r3, r3, r3
     7ac:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
     7b0:	bf08      	it	eq
     7b2:	3d01      	subeq	r5, #1
     7b4:	d0f7      	beq.n	7a6 <__aeabi_dmul+0x1c6>
     7b6:	ea43 0306 	orr.w	r3, r3, r6
     7ba:	4770      	bx	lr
     7bc:	ea94 0f0c 	teq	r4, ip
     7c0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
     7c4:	bf18      	it	ne
     7c6:	ea95 0f0c 	teqne	r5, ip
     7ca:	d00c      	beq.n	7e6 <__aeabi_dmul+0x206>
     7cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     7d0:	bf18      	it	ne
     7d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     7d6:	d1d1      	bne.n	77c <__aeabi_dmul+0x19c>
     7d8:	ea81 0103 	eor.w	r1, r1, r3
     7dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     7e0:	f04f 0000 	mov.w	r0, #0
     7e4:	bd70      	pop	{r4, r5, r6, pc}
     7e6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     7ea:	bf06      	itte	eq
     7ec:	4610      	moveq	r0, r2
     7ee:	4619      	moveq	r1, r3
     7f0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     7f4:	d019      	beq.n	82a <CONFIG_ISR_STACK_SIZE+0x2a>
     7f6:	ea94 0f0c 	teq	r4, ip
     7fa:	d102      	bne.n	802 <CONFIG_ISR_STACK_SIZE+0x2>
     7fc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
     800:	d113      	bne.n	82a <CONFIG_ISR_STACK_SIZE+0x2a>
     802:	ea95 0f0c 	teq	r5, ip
     806:	d105      	bne.n	814 <CONFIG_ISR_STACK_SIZE+0x14>
     808:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
     80c:	bf1c      	itt	ne
     80e:	4610      	movne	r0, r2
     810:	4619      	movne	r1, r3
     812:	d10a      	bne.n	82a <CONFIG_ISR_STACK_SIZE+0x2a>
     814:	ea81 0103 	eor.w	r1, r1, r3
     818:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     81c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
     820:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     824:	f04f 0000 	mov.w	r0, #0
     828:	bd70      	pop	{r4, r5, r6, pc}
     82a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
     82e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
     832:	bd70      	pop	{r4, r5, r6, pc}

00000834 <__aeabi_ddiv>:
     834:	b570      	push	{r4, r5, r6, lr}
     836:	f04f 0cff 	mov.w	ip, #255	; 0xff
     83a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
     83e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
     842:	bf1d      	ittte	ne
     844:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
     848:	ea94 0f0c 	teqne	r4, ip
     84c:	ea95 0f0c 	teqne	r5, ip
     850:	f000 f8a7 	bleq	9a2 <__aeabi_ddiv+0x16e>
     854:	eba4 0405 	sub.w	r4, r4, r5
     858:	ea81 0e03 	eor.w	lr, r1, r3
     85c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
     860:	ea4f 3101 	mov.w	r1, r1, lsl #12
     864:	f000 8088 	beq.w	978 <__aeabi_ddiv+0x144>
     868:	ea4f 3303 	mov.w	r3, r3, lsl #12
     86c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
     870:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
     874:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
     878:	ea4f 2202 	mov.w	r2, r2, lsl #8
     87c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
     880:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
     884:	ea4f 2600 	mov.w	r6, r0, lsl #8
     888:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
     88c:	429d      	cmp	r5, r3
     88e:	bf08      	it	eq
     890:	4296      	cmpeq	r6, r2
     892:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
     896:	f504 7440 	add.w	r4, r4, #768	; 0x300
     89a:	d202      	bcs.n	8a2 <__aeabi_ddiv+0x6e>
     89c:	085b      	lsrs	r3, r3, #1
     89e:	ea4f 0232 	mov.w	r2, r2, rrx
     8a2:	1ab6      	subs	r6, r6, r2
     8a4:	eb65 0503 	sbc.w	r5, r5, r3
     8a8:	085b      	lsrs	r3, r3, #1
     8aa:	ea4f 0232 	mov.w	r2, r2, rrx
     8ae:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
     8b2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
     8b6:	ebb6 0e02 	subs.w	lr, r6, r2
     8ba:	eb75 0e03 	sbcs.w	lr, r5, r3
     8be:	bf22      	ittt	cs
     8c0:	1ab6      	subcs	r6, r6, r2
     8c2:	4675      	movcs	r5, lr
     8c4:	ea40 000c 	orrcs.w	r0, r0, ip
     8c8:	085b      	lsrs	r3, r3, #1
     8ca:	ea4f 0232 	mov.w	r2, r2, rrx
     8ce:	ebb6 0e02 	subs.w	lr, r6, r2
     8d2:	eb75 0e03 	sbcs.w	lr, r5, r3
     8d6:	bf22      	ittt	cs
     8d8:	1ab6      	subcs	r6, r6, r2
     8da:	4675      	movcs	r5, lr
     8dc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
     8e0:	085b      	lsrs	r3, r3, #1
     8e2:	ea4f 0232 	mov.w	r2, r2, rrx
     8e6:	ebb6 0e02 	subs.w	lr, r6, r2
     8ea:	eb75 0e03 	sbcs.w	lr, r5, r3
     8ee:	bf22      	ittt	cs
     8f0:	1ab6      	subcs	r6, r6, r2
     8f2:	4675      	movcs	r5, lr
     8f4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
     8f8:	085b      	lsrs	r3, r3, #1
     8fa:	ea4f 0232 	mov.w	r2, r2, rrx
     8fe:	ebb6 0e02 	subs.w	lr, r6, r2
     902:	eb75 0e03 	sbcs.w	lr, r5, r3
     906:	bf22      	ittt	cs
     908:	1ab6      	subcs	r6, r6, r2
     90a:	4675      	movcs	r5, lr
     90c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
     910:	ea55 0e06 	orrs.w	lr, r5, r6
     914:	d018      	beq.n	948 <__aeabi_ddiv+0x114>
     916:	ea4f 1505 	mov.w	r5, r5, lsl #4
     91a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
     91e:	ea4f 1606 	mov.w	r6, r6, lsl #4
     922:	ea4f 03c3 	mov.w	r3, r3, lsl #3
     926:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
     92a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
     92e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
     932:	d1c0      	bne.n	8b6 <__aeabi_ddiv+0x82>
     934:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     938:	d10b      	bne.n	952 <__aeabi_ddiv+0x11e>
     93a:	ea41 0100 	orr.w	r1, r1, r0
     93e:	f04f 0000 	mov.w	r0, #0
     942:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
     946:	e7b6      	b.n	8b6 <__aeabi_ddiv+0x82>
     948:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     94c:	bf04      	itt	eq
     94e:	4301      	orreq	r1, r0
     950:	2000      	moveq	r0, #0
     952:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
     956:	bf88      	it	hi
     958:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
     95c:	f63f aeaf 	bhi.w	6be <__aeabi_dmul+0xde>
     960:	ebb5 0c03 	subs.w	ip, r5, r3
     964:	bf04      	itt	eq
     966:	ebb6 0c02 	subseq.w	ip, r6, r2
     96a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
     96e:	f150 0000 	adcs.w	r0, r0, #0
     972:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     976:	bd70      	pop	{r4, r5, r6, pc}
     978:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
     97c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
     980:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
     984:	bfc2      	ittt	gt
     986:	ebd4 050c 	rsbsgt	r5, r4, ip
     98a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
     98e:	bd70      	popgt	{r4, r5, r6, pc}
     990:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     994:	f04f 0e00 	mov.w	lr, #0
     998:	3c01      	subs	r4, #1
     99a:	e690      	b.n	6be <__aeabi_dmul+0xde>
     99c:	ea45 0e06 	orr.w	lr, r5, r6
     9a0:	e68d      	b.n	6be <__aeabi_dmul+0xde>
     9a2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
     9a6:	ea94 0f0c 	teq	r4, ip
     9aa:	bf08      	it	eq
     9ac:	ea95 0f0c 	teqeq	r5, ip
     9b0:	f43f af3b 	beq.w	82a <CONFIG_ISR_STACK_SIZE+0x2a>
     9b4:	ea94 0f0c 	teq	r4, ip
     9b8:	d10a      	bne.n	9d0 <__aeabi_ddiv+0x19c>
     9ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
     9be:	f47f af34 	bne.w	82a <CONFIG_ISR_STACK_SIZE+0x2a>
     9c2:	ea95 0f0c 	teq	r5, ip
     9c6:	f47f af25 	bne.w	814 <CONFIG_ISR_STACK_SIZE+0x14>
     9ca:	4610      	mov	r0, r2
     9cc:	4619      	mov	r1, r3
     9ce:	e72c      	b.n	82a <CONFIG_ISR_STACK_SIZE+0x2a>
     9d0:	ea95 0f0c 	teq	r5, ip
     9d4:	d106      	bne.n	9e4 <__aeabi_ddiv+0x1b0>
     9d6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
     9da:	f43f aefd 	beq.w	7d8 <__aeabi_dmul+0x1f8>
     9de:	4610      	mov	r0, r2
     9e0:	4619      	mov	r1, r3
     9e2:	e722      	b.n	82a <CONFIG_ISR_STACK_SIZE+0x2a>
     9e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     9e8:	bf18      	it	ne
     9ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     9ee:	f47f aec5 	bne.w	77c <__aeabi_dmul+0x19c>
     9f2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
     9f6:	f47f af0d 	bne.w	814 <CONFIG_ISR_STACK_SIZE+0x14>
     9fa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
     9fe:	f47f aeeb 	bne.w	7d8 <__aeabi_dmul+0x1f8>
     a02:	e712      	b.n	82a <CONFIG_ISR_STACK_SIZE+0x2a>

00000a04 <__aeabi_d2iz>:
     a04:	ea4f 0241 	mov.w	r2, r1, lsl #1
     a08:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
     a0c:	d215      	bcs.n	a3a <__aeabi_d2iz+0x36>
     a0e:	d511      	bpl.n	a34 <__aeabi_d2iz+0x30>
     a10:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
     a14:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
     a18:	d912      	bls.n	a40 <__aeabi_d2iz+0x3c>
     a1a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
     a1e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
     a22:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
     a26:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     a2a:	fa23 f002 	lsr.w	r0, r3, r2
     a2e:	bf18      	it	ne
     a30:	4240      	negne	r0, r0
     a32:	4770      	bx	lr
     a34:	f04f 0000 	mov.w	r0, #0
     a38:	4770      	bx	lr
     a3a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
     a3e:	d105      	bne.n	a4c <__aeabi_d2iz+0x48>
     a40:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
     a44:	bf08      	it	eq
     a46:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
     a4a:	4770      	bx	lr
     a4c:	f04f 0000 	mov.w	r0, #0
     a50:	4770      	bx	lr
     a52:	bf00      	nop

00000a54 <__aeabi_frsub>:
     a54:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
     a58:	e002      	b.n	a60 <__addsf3>
     a5a:	bf00      	nop

00000a5c <__aeabi_fsub>:
     a5c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00000a60 <__addsf3>:
     a60:	0042      	lsls	r2, r0, #1
     a62:	bf1f      	itttt	ne
     a64:	ea5f 0341 	movsne.w	r3, r1, lsl #1
     a68:	ea92 0f03 	teqne	r2, r3
     a6c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
     a70:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
     a74:	d06a      	beq.n	b4c <__addsf3+0xec>
     a76:	ea4f 6212 	mov.w	r2, r2, lsr #24
     a7a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
     a7e:	bfc1      	itttt	gt
     a80:	18d2      	addgt	r2, r2, r3
     a82:	4041      	eorgt	r1, r0
     a84:	4048      	eorgt	r0, r1
     a86:	4041      	eorgt	r1, r0
     a88:	bfb8      	it	lt
     a8a:	425b      	neglt	r3, r3
     a8c:	2b19      	cmp	r3, #25
     a8e:	bf88      	it	hi
     a90:	4770      	bxhi	lr
     a92:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
     a96:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     a9a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
     a9e:	bf18      	it	ne
     aa0:	4240      	negne	r0, r0
     aa2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     aa6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
     aaa:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
     aae:	bf18      	it	ne
     ab0:	4249      	negne	r1, r1
     ab2:	ea92 0f03 	teq	r2, r3
     ab6:	d03f      	beq.n	b38 <__addsf3+0xd8>
     ab8:	f1a2 0201 	sub.w	r2, r2, #1
     abc:	fa41 fc03 	asr.w	ip, r1, r3
     ac0:	eb10 000c 	adds.w	r0, r0, ip
     ac4:	f1c3 0320 	rsb	r3, r3, #32
     ac8:	fa01 f103 	lsl.w	r1, r1, r3
     acc:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
     ad0:	d502      	bpl.n	ad8 <__addsf3+0x78>
     ad2:	4249      	negs	r1, r1
     ad4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
     ad8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
     adc:	d313      	bcc.n	b06 <__addsf3+0xa6>
     ade:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
     ae2:	d306      	bcc.n	af2 <__addsf3+0x92>
     ae4:	0840      	lsrs	r0, r0, #1
     ae6:	ea4f 0131 	mov.w	r1, r1, rrx
     aea:	f102 0201 	add.w	r2, r2, #1
     aee:	2afe      	cmp	r2, #254	; 0xfe
     af0:	d251      	bcs.n	b96 <__addsf3+0x136>
     af2:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
     af6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
     afa:	bf08      	it	eq
     afc:	f020 0001 	biceq.w	r0, r0, #1
     b00:	ea40 0003 	orr.w	r0, r0, r3
     b04:	4770      	bx	lr
     b06:	0049      	lsls	r1, r1, #1
     b08:	eb40 0000 	adc.w	r0, r0, r0
     b0c:	3a01      	subs	r2, #1
     b0e:	bf28      	it	cs
     b10:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
     b14:	d2ed      	bcs.n	af2 <__addsf3+0x92>
     b16:	fab0 fc80 	clz	ip, r0
     b1a:	f1ac 0c08 	sub.w	ip, ip, #8
     b1e:	ebb2 020c 	subs.w	r2, r2, ip
     b22:	fa00 f00c 	lsl.w	r0, r0, ip
     b26:	bfaa      	itet	ge
     b28:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
     b2c:	4252      	neglt	r2, r2
     b2e:	4318      	orrge	r0, r3
     b30:	bfbc      	itt	lt
     b32:	40d0      	lsrlt	r0, r2
     b34:	4318      	orrlt	r0, r3
     b36:	4770      	bx	lr
     b38:	f092 0f00 	teq	r2, #0
     b3c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
     b40:	bf06      	itte	eq
     b42:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
     b46:	3201      	addeq	r2, #1
     b48:	3b01      	subne	r3, #1
     b4a:	e7b5      	b.n	ab8 <__addsf3+0x58>
     b4c:	ea4f 0341 	mov.w	r3, r1, lsl #1
     b50:	ea7f 6c22 	mvns.w	ip, r2, asr #24
     b54:	bf18      	it	ne
     b56:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
     b5a:	d021      	beq.n	ba0 <__addsf3+0x140>
     b5c:	ea92 0f03 	teq	r2, r3
     b60:	d004      	beq.n	b6c <__addsf3+0x10c>
     b62:	f092 0f00 	teq	r2, #0
     b66:	bf08      	it	eq
     b68:	4608      	moveq	r0, r1
     b6a:	4770      	bx	lr
     b6c:	ea90 0f01 	teq	r0, r1
     b70:	bf1c      	itt	ne
     b72:	2000      	movne	r0, #0
     b74:	4770      	bxne	lr
     b76:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
     b7a:	d104      	bne.n	b86 <__addsf3+0x126>
     b7c:	0040      	lsls	r0, r0, #1
     b7e:	bf28      	it	cs
     b80:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
     b84:	4770      	bx	lr
     b86:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
     b8a:	bf3c      	itt	cc
     b8c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
     b90:	4770      	bxcc	lr
     b92:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
     b96:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
     b9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     b9e:	4770      	bx	lr
     ba0:	ea7f 6222 	mvns.w	r2, r2, asr #24
     ba4:	bf16      	itet	ne
     ba6:	4608      	movne	r0, r1
     ba8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
     bac:	4601      	movne	r1, r0
     bae:	0242      	lsls	r2, r0, #9
     bb0:	bf06      	itte	eq
     bb2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
     bb6:	ea90 0f01 	teqeq	r0, r1
     bba:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
     bbe:	4770      	bx	lr

00000bc0 <__aeabi_ui2f>:
     bc0:	f04f 0300 	mov.w	r3, #0
     bc4:	e004      	b.n	bd0 <__aeabi_i2f+0x8>
     bc6:	bf00      	nop

00000bc8 <__aeabi_i2f>:
     bc8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
     bcc:	bf48      	it	mi
     bce:	4240      	negmi	r0, r0
     bd0:	ea5f 0c00 	movs.w	ip, r0
     bd4:	bf08      	it	eq
     bd6:	4770      	bxeq	lr
     bd8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
     bdc:	4601      	mov	r1, r0
     bde:	f04f 0000 	mov.w	r0, #0
     be2:	e01c      	b.n	c1e <__aeabi_l2f+0x2a>

00000be4 <__aeabi_ul2f>:
     be4:	ea50 0201 	orrs.w	r2, r0, r1
     be8:	bf08      	it	eq
     bea:	4770      	bxeq	lr
     bec:	f04f 0300 	mov.w	r3, #0
     bf0:	e00a      	b.n	c08 <__aeabi_l2f+0x14>
     bf2:	bf00      	nop

00000bf4 <__aeabi_l2f>:
     bf4:	ea50 0201 	orrs.w	r2, r0, r1
     bf8:	bf08      	it	eq
     bfa:	4770      	bxeq	lr
     bfc:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
     c00:	d502      	bpl.n	c08 <__aeabi_l2f+0x14>
     c02:	4240      	negs	r0, r0
     c04:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     c08:	ea5f 0c01 	movs.w	ip, r1
     c0c:	bf02      	ittt	eq
     c0e:	4684      	moveq	ip, r0
     c10:	4601      	moveq	r1, r0
     c12:	2000      	moveq	r0, #0
     c14:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
     c18:	bf08      	it	eq
     c1a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
     c1e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
     c22:	fabc f28c 	clz	r2, ip
     c26:	3a08      	subs	r2, #8
     c28:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
     c2c:	db10      	blt.n	c50 <__aeabi_l2f+0x5c>
     c2e:	fa01 fc02 	lsl.w	ip, r1, r2
     c32:	4463      	add	r3, ip
     c34:	fa00 fc02 	lsl.w	ip, r0, r2
     c38:	f1c2 0220 	rsb	r2, r2, #32
     c3c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
     c40:	fa20 f202 	lsr.w	r2, r0, r2
     c44:	eb43 0002 	adc.w	r0, r3, r2
     c48:	bf08      	it	eq
     c4a:	f020 0001 	biceq.w	r0, r0, #1
     c4e:	4770      	bx	lr
     c50:	f102 0220 	add.w	r2, r2, #32
     c54:	fa01 fc02 	lsl.w	ip, r1, r2
     c58:	f1c2 0220 	rsb	r2, r2, #32
     c5c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
     c60:	fa21 f202 	lsr.w	r2, r1, r2
     c64:	eb43 0002 	adc.w	r0, r3, r2
     c68:	bf08      	it	eq
     c6a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
     c6e:	4770      	bx	lr

00000c70 <__aeabi_f2uiz>:
     c70:	0042      	lsls	r2, r0, #1
     c72:	d20e      	bcs.n	c92 <__aeabi_f2uiz+0x22>
     c74:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
     c78:	d30b      	bcc.n	c92 <__aeabi_f2uiz+0x22>
     c7a:	f04f 039e 	mov.w	r3, #158	; 0x9e
     c7e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
     c82:	d409      	bmi.n	c98 <__aeabi_f2uiz+0x28>
     c84:	ea4f 2300 	mov.w	r3, r0, lsl #8
     c88:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
     c8c:	fa23 f002 	lsr.w	r0, r3, r2
     c90:	4770      	bx	lr
     c92:	f04f 0000 	mov.w	r0, #0
     c96:	4770      	bx	lr
     c98:	f112 0f61 	cmn.w	r2, #97	; 0x61
     c9c:	d101      	bne.n	ca2 <__aeabi_f2uiz+0x32>
     c9e:	0242      	lsls	r2, r0, #9
     ca0:	d102      	bne.n	ca8 <__aeabi_f2uiz+0x38>
     ca2:	f04f 30ff 	mov.w	r0, #4294967295
     ca6:	4770      	bx	lr
     ca8:	f04f 0000 	mov.w	r0, #0
     cac:	4770      	bx	lr
     cae:	bf00      	nop

00000cb0 <__aeabi_uldivmod>:
     cb0:	b953      	cbnz	r3, cc8 <__aeabi_uldivmod+0x18>
     cb2:	b94a      	cbnz	r2, cc8 <__aeabi_uldivmod+0x18>
     cb4:	2900      	cmp	r1, #0
     cb6:	bf08      	it	eq
     cb8:	2800      	cmpeq	r0, #0
     cba:	bf1c      	itt	ne
     cbc:	f04f 31ff 	movne.w	r1, #4294967295
     cc0:	f04f 30ff 	movne.w	r0, #4294967295
     cc4:	f000 b96c 	b.w	fa0 <__aeabi_idiv0>
     cc8:	f1ad 0c08 	sub.w	ip, sp, #8
     ccc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     cd0:	f000 f806 	bl	ce0 <__udivmoddi4>
     cd4:	f8dd e004 	ldr.w	lr, [sp, #4]
     cd8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     cdc:	b004      	add	sp, #16
     cde:	4770      	bx	lr

00000ce0 <__udivmoddi4>:
     ce0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     ce4:	9e08      	ldr	r6, [sp, #32]
     ce6:	460d      	mov	r5, r1
     ce8:	4604      	mov	r4, r0
     cea:	468e      	mov	lr, r1
     cec:	2b00      	cmp	r3, #0
     cee:	f040 8082 	bne.w	df6 <__udivmoddi4+0x116>
     cf2:	428a      	cmp	r2, r1
     cf4:	4617      	mov	r7, r2
     cf6:	d946      	bls.n	d86 <__udivmoddi4+0xa6>
     cf8:	fab2 f282 	clz	r2, r2
     cfc:	b14a      	cbz	r2, d12 <__udivmoddi4+0x32>
     cfe:	f1c2 0120 	rsb	r1, r2, #32
     d02:	fa05 f302 	lsl.w	r3, r5, r2
     d06:	fa20 f101 	lsr.w	r1, r0, r1
     d0a:	4097      	lsls	r7, r2
     d0c:	ea41 0e03 	orr.w	lr, r1, r3
     d10:	4094      	lsls	r4, r2
     d12:	ea4f 4817 	mov.w	r8, r7, lsr #16
     d16:	0c23      	lsrs	r3, r4, #16
     d18:	fbbe fcf8 	udiv	ip, lr, r8
     d1c:	b2b9      	uxth	r1, r7
     d1e:	fb08 ee1c 	mls	lr, r8, ip, lr
     d22:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
     d26:	fb0c f001 	mul.w	r0, ip, r1
     d2a:	4298      	cmp	r0, r3
     d2c:	d90a      	bls.n	d44 <__udivmoddi4+0x64>
     d2e:	18fb      	adds	r3, r7, r3
     d30:	f10c 35ff 	add.w	r5, ip, #4294967295
     d34:	f080 8116 	bcs.w	f64 <__udivmoddi4+0x284>
     d38:	4298      	cmp	r0, r3
     d3a:	f240 8113 	bls.w	f64 <__udivmoddi4+0x284>
     d3e:	f1ac 0c02 	sub.w	ip, ip, #2
     d42:	443b      	add	r3, r7
     d44:	1a1b      	subs	r3, r3, r0
     d46:	b2a4      	uxth	r4, r4
     d48:	fbb3 f0f8 	udiv	r0, r3, r8
     d4c:	fb08 3310 	mls	r3, r8, r0, r3
     d50:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     d54:	fb00 f101 	mul.w	r1, r0, r1
     d58:	42a1      	cmp	r1, r4
     d5a:	d909      	bls.n	d70 <__udivmoddi4+0x90>
     d5c:	193c      	adds	r4, r7, r4
     d5e:	f100 33ff 	add.w	r3, r0, #4294967295
     d62:	f080 8101 	bcs.w	f68 <__udivmoddi4+0x288>
     d66:	42a1      	cmp	r1, r4
     d68:	f240 80fe 	bls.w	f68 <__udivmoddi4+0x288>
     d6c:	3802      	subs	r0, #2
     d6e:	443c      	add	r4, r7
     d70:	1a64      	subs	r4, r4, r1
     d72:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
     d76:	2100      	movs	r1, #0
     d78:	b11e      	cbz	r6, d82 <__udivmoddi4+0xa2>
     d7a:	40d4      	lsrs	r4, r2
     d7c:	2300      	movs	r3, #0
     d7e:	e9c6 4300 	strd	r4, r3, [r6]
     d82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     d86:	b902      	cbnz	r2, d8a <__udivmoddi4+0xaa>
     d88:	deff      	udf	#255	; 0xff
     d8a:	fab2 f282 	clz	r2, r2
     d8e:	2a00      	cmp	r2, #0
     d90:	d14f      	bne.n	e32 <__udivmoddi4+0x152>
     d92:	1bcb      	subs	r3, r1, r7
     d94:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     d98:	fa1f f887 	uxth.w	r8, r7
     d9c:	2101      	movs	r1, #1
     d9e:	fbb3 fcfe 	udiv	ip, r3, lr
     da2:	0c25      	lsrs	r5, r4, #16
     da4:	fb0e 331c 	mls	r3, lr, ip, r3
     da8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
     dac:	fb08 f30c 	mul.w	r3, r8, ip
     db0:	42ab      	cmp	r3, r5
     db2:	d907      	bls.n	dc4 <__udivmoddi4+0xe4>
     db4:	197d      	adds	r5, r7, r5
     db6:	f10c 30ff 	add.w	r0, ip, #4294967295
     dba:	d202      	bcs.n	dc2 <__udivmoddi4+0xe2>
     dbc:	42ab      	cmp	r3, r5
     dbe:	f200 80e7 	bhi.w	f90 <__udivmoddi4+0x2b0>
     dc2:	4684      	mov	ip, r0
     dc4:	1aed      	subs	r5, r5, r3
     dc6:	b2a3      	uxth	r3, r4
     dc8:	fbb5 f0fe 	udiv	r0, r5, lr
     dcc:	fb0e 5510 	mls	r5, lr, r0, r5
     dd0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
     dd4:	fb08 f800 	mul.w	r8, r8, r0
     dd8:	45a0      	cmp	r8, r4
     dda:	d907      	bls.n	dec <__udivmoddi4+0x10c>
     ddc:	193c      	adds	r4, r7, r4
     dde:	f100 33ff 	add.w	r3, r0, #4294967295
     de2:	d202      	bcs.n	dea <__udivmoddi4+0x10a>
     de4:	45a0      	cmp	r8, r4
     de6:	f200 80d7 	bhi.w	f98 <__udivmoddi4+0x2b8>
     dea:	4618      	mov	r0, r3
     dec:	eba4 0408 	sub.w	r4, r4, r8
     df0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
     df4:	e7c0      	b.n	d78 <__udivmoddi4+0x98>
     df6:	428b      	cmp	r3, r1
     df8:	d908      	bls.n	e0c <__udivmoddi4+0x12c>
     dfa:	2e00      	cmp	r6, #0
     dfc:	f000 80af 	beq.w	f5e <__udivmoddi4+0x27e>
     e00:	2100      	movs	r1, #0
     e02:	e9c6 0500 	strd	r0, r5, [r6]
     e06:	4608      	mov	r0, r1
     e08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     e0c:	fab3 f183 	clz	r1, r3
     e10:	2900      	cmp	r1, #0
     e12:	d14b      	bne.n	eac <__udivmoddi4+0x1cc>
     e14:	42ab      	cmp	r3, r5
     e16:	d302      	bcc.n	e1e <__udivmoddi4+0x13e>
     e18:	4282      	cmp	r2, r0
     e1a:	f200 80b7 	bhi.w	f8c <__udivmoddi4+0x2ac>
     e1e:	1a84      	subs	r4, r0, r2
     e20:	eb65 0303 	sbc.w	r3, r5, r3
     e24:	2001      	movs	r0, #1
     e26:	469e      	mov	lr, r3
     e28:	2e00      	cmp	r6, #0
     e2a:	d0aa      	beq.n	d82 <__udivmoddi4+0xa2>
     e2c:	e9c6 4e00 	strd	r4, lr, [r6]
     e30:	e7a7      	b.n	d82 <__udivmoddi4+0xa2>
     e32:	f1c2 0c20 	rsb	ip, r2, #32
     e36:	fa01 f302 	lsl.w	r3, r1, r2
     e3a:	4097      	lsls	r7, r2
     e3c:	fa20 f00c 	lsr.w	r0, r0, ip
     e40:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     e44:	fa21 fc0c 	lsr.w	ip, r1, ip
     e48:	4318      	orrs	r0, r3
     e4a:	fbbc f1fe 	udiv	r1, ip, lr
     e4e:	0c05      	lsrs	r5, r0, #16
     e50:	fb0e cc11 	mls	ip, lr, r1, ip
     e54:	fa1f f887 	uxth.w	r8, r7
     e58:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
     e5c:	fb01 f308 	mul.w	r3, r1, r8
     e60:	42ab      	cmp	r3, r5
     e62:	fa04 f402 	lsl.w	r4, r4, r2
     e66:	d909      	bls.n	e7c <__udivmoddi4+0x19c>
     e68:	197d      	adds	r5, r7, r5
     e6a:	f101 3cff 	add.w	ip, r1, #4294967295
     e6e:	f080 808b 	bcs.w	f88 <__udivmoddi4+0x2a8>
     e72:	42ab      	cmp	r3, r5
     e74:	f240 8088 	bls.w	f88 <__udivmoddi4+0x2a8>
     e78:	3902      	subs	r1, #2
     e7a:	443d      	add	r5, r7
     e7c:	1aeb      	subs	r3, r5, r3
     e7e:	b285      	uxth	r5, r0
     e80:	fbb3 f0fe 	udiv	r0, r3, lr
     e84:	fb0e 3310 	mls	r3, lr, r0, r3
     e88:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
     e8c:	fb00 f308 	mul.w	r3, r0, r8
     e90:	42ab      	cmp	r3, r5
     e92:	d907      	bls.n	ea4 <__udivmoddi4+0x1c4>
     e94:	197d      	adds	r5, r7, r5
     e96:	f100 3cff 	add.w	ip, r0, #4294967295
     e9a:	d271      	bcs.n	f80 <__udivmoddi4+0x2a0>
     e9c:	42ab      	cmp	r3, r5
     e9e:	d96f      	bls.n	f80 <__udivmoddi4+0x2a0>
     ea0:	3802      	subs	r0, #2
     ea2:	443d      	add	r5, r7
     ea4:	1aeb      	subs	r3, r5, r3
     ea6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
     eaa:	e778      	b.n	d9e <__udivmoddi4+0xbe>
     eac:	f1c1 0c20 	rsb	ip, r1, #32
     eb0:	408b      	lsls	r3, r1
     eb2:	fa22 f70c 	lsr.w	r7, r2, ip
     eb6:	431f      	orrs	r7, r3
     eb8:	fa20 f40c 	lsr.w	r4, r0, ip
     ebc:	fa05 f301 	lsl.w	r3, r5, r1
     ec0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     ec4:	fa25 f50c 	lsr.w	r5, r5, ip
     ec8:	431c      	orrs	r4, r3
     eca:	0c23      	lsrs	r3, r4, #16
     ecc:	fbb5 f9fe 	udiv	r9, r5, lr
     ed0:	fa1f f887 	uxth.w	r8, r7
     ed4:	fb0e 5519 	mls	r5, lr, r9, r5
     ed8:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
     edc:	fb09 fa08 	mul.w	sl, r9, r8
     ee0:	45aa      	cmp	sl, r5
     ee2:	fa02 f201 	lsl.w	r2, r2, r1
     ee6:	fa00 f301 	lsl.w	r3, r0, r1
     eea:	d908      	bls.n	efe <__udivmoddi4+0x21e>
     eec:	197d      	adds	r5, r7, r5
     eee:	f109 30ff 	add.w	r0, r9, #4294967295
     ef2:	d247      	bcs.n	f84 <__udivmoddi4+0x2a4>
     ef4:	45aa      	cmp	sl, r5
     ef6:	d945      	bls.n	f84 <__udivmoddi4+0x2a4>
     ef8:	f1a9 0902 	sub.w	r9, r9, #2
     efc:	443d      	add	r5, r7
     efe:	eba5 050a 	sub.w	r5, r5, sl
     f02:	b2a4      	uxth	r4, r4
     f04:	fbb5 f0fe 	udiv	r0, r5, lr
     f08:	fb0e 5510 	mls	r5, lr, r0, r5
     f0c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
     f10:	fb00 f808 	mul.w	r8, r0, r8
     f14:	45a0      	cmp	r8, r4
     f16:	d907      	bls.n	f28 <__udivmoddi4+0x248>
     f18:	193c      	adds	r4, r7, r4
     f1a:	f100 35ff 	add.w	r5, r0, #4294967295
     f1e:	d22d      	bcs.n	f7c <__udivmoddi4+0x29c>
     f20:	45a0      	cmp	r8, r4
     f22:	d92b      	bls.n	f7c <__udivmoddi4+0x29c>
     f24:	3802      	subs	r0, #2
     f26:	443c      	add	r4, r7
     f28:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
     f2c:	eba4 0408 	sub.w	r4, r4, r8
     f30:	fba0 8902 	umull	r8, r9, r0, r2
     f34:	454c      	cmp	r4, r9
     f36:	46c6      	mov	lr, r8
     f38:	464d      	mov	r5, r9
     f3a:	d319      	bcc.n	f70 <__udivmoddi4+0x290>
     f3c:	d016      	beq.n	f6c <__udivmoddi4+0x28c>
     f3e:	b15e      	cbz	r6, f58 <__udivmoddi4+0x278>
     f40:	ebb3 020e 	subs.w	r2, r3, lr
     f44:	eb64 0405 	sbc.w	r4, r4, r5
     f48:	fa04 fc0c 	lsl.w	ip, r4, ip
     f4c:	40ca      	lsrs	r2, r1
     f4e:	ea4c 0202 	orr.w	r2, ip, r2
     f52:	40cc      	lsrs	r4, r1
     f54:	e9c6 2400 	strd	r2, r4, [r6]
     f58:	2100      	movs	r1, #0
     f5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     f5e:	4631      	mov	r1, r6
     f60:	4630      	mov	r0, r6
     f62:	e70e      	b.n	d82 <__udivmoddi4+0xa2>
     f64:	46ac      	mov	ip, r5
     f66:	e6ed      	b.n	d44 <__udivmoddi4+0x64>
     f68:	4618      	mov	r0, r3
     f6a:	e701      	b.n	d70 <__udivmoddi4+0x90>
     f6c:	4543      	cmp	r3, r8
     f6e:	d2e6      	bcs.n	f3e <__udivmoddi4+0x25e>
     f70:	ebb8 0e02 	subs.w	lr, r8, r2
     f74:	eb69 0507 	sbc.w	r5, r9, r7
     f78:	3801      	subs	r0, #1
     f7a:	e7e0      	b.n	f3e <__udivmoddi4+0x25e>
     f7c:	4628      	mov	r0, r5
     f7e:	e7d3      	b.n	f28 <__udivmoddi4+0x248>
     f80:	4660      	mov	r0, ip
     f82:	e78f      	b.n	ea4 <__udivmoddi4+0x1c4>
     f84:	4681      	mov	r9, r0
     f86:	e7ba      	b.n	efe <__udivmoddi4+0x21e>
     f88:	4661      	mov	r1, ip
     f8a:	e777      	b.n	e7c <__udivmoddi4+0x19c>
     f8c:	4608      	mov	r0, r1
     f8e:	e74b      	b.n	e28 <__udivmoddi4+0x148>
     f90:	f1ac 0c02 	sub.w	ip, ip, #2
     f94:	443d      	add	r5, r7
     f96:	e715      	b.n	dc4 <__udivmoddi4+0xe4>
     f98:	3802      	subs	r0, #2
     f9a:	443c      	add	r4, r7
     f9c:	e726      	b.n	dec <__udivmoddi4+0x10c>
     f9e:	bf00      	nop

00000fa0 <__aeabi_idiv0>:
     fa0:	4770      	bx	lr
     fa2:	bf00      	nop
     fa4:	0000      	movs	r0, r0
	...

00000fa8 <thread_FILTRO_code>:
        }
    }
}

void thread_FILTRO_code(void *argA , void *argB, void *argC)
{
     fa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     fac:	b08b      	sub	sp, #44	; 0x2c
    int idx=0,media=0,desvio=0;
    int sum_final,sum,k;
    uint16_t array[SIZE]={0,0,0,0,0,0,0,0,0,0};
     fae:	2214      	movs	r2, #20
     fb0:	2100      	movs	r1, #0
     fb2:	4668      	mov	r0, sp
    uint16_t array2[SIZE]={0,0,0,0,0,0,0,0,0,0};
     fb4:	ad05      	add	r5, sp, #20
    uint16_t array[SIZE]={0,0,0,0,0,0,0,0,0,0};
     fb6:	f007 ff4f 	bl	8e58 <memset>
    uint16_t array2[SIZE]={0,0,0,0,0,0,0,0,0,0};
     fba:	2214      	movs	r2, #20
     fbc:	2100      	movs	r1, #0
     fbe:	4628      	mov	r0, r5
     fc0:	f007 ff4a 	bl	8e58 <memset>
        for(int i=0;i<SIZE;i++)
        {
          sum+=array[i];
        }
        media=sum/SIZE;
        desvio=media*0.1;
     fc4:	a72c      	add	r7, pc, #176	; (adr r7, 1078 <CONFIG_FPROTECT_BLOCK_SIZE+0x78>)
     fc6:	e9d7 6700 	ldrd	r6, r7, [r7]
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke3(*(uintptr_t *)&sem, parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
     fca:	f8df 90bc 	ldr.w	r9, [pc, #188]	; 1088 <CONFIG_FPROTECT_BLOCK_SIZE+0x88>
        array[idx]=val_1;
     fce:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 108c <CONFIG_FPROTECT_BLOCK_SIZE+0x8c>
    int idx=0,media=0,desvio=0;
     fd2:	2400      	movs	r4, #0
     fd4:	f04f 32ff 	mov.w	r2, #4294967295
     fd8:	f04f 33ff 	mov.w	r3, #4294967295
     fdc:	4648      	mov	r0, r9
     fde:	f006 fb73 	bl	76c8 <z_impl_k_sem_take>
        array[idx]=val_1;
     fe2:	ab0a      	add	r3, sp, #40	; 0x28
     fe4:	eb03 0344 	add.w	r3, r3, r4, lsl #1
     fe8:	f8b8 2000 	ldrh.w	r2, [r8]
     fec:	f823 2c28 	strh.w	r2, [r3, #-40]
        idx++;
     ff0:	3401      	adds	r4, #1
        idx%=SIZE;
     ff2:	230a      	movs	r3, #10
     ff4:	fbb4 f2f3 	udiv	r2, r4, r3
     ff8:	fb03 4412 	mls	r4, r3, r2, r4
        for(int i=0;i<SIZE;i++)
     ffc:	2300      	movs	r3, #0
     ffe:	46eb      	mov	fp, sp
        idx%=SIZE;
    1000:	466a      	mov	r2, sp
        sum=0;
    1002:	469a      	mov	sl, r3
          sum+=array[i];
    1004:	f832 1b02 	ldrh.w	r1, [r2], #2
        for(int i=0;i<SIZE;i++)
    1008:	3301      	adds	r3, #1
    100a:	2b0a      	cmp	r3, #10
          sum+=array[i];
    100c:	448a      	add	sl, r1
        for(int i=0;i<SIZE;i++)
    100e:	d1f9      	bne.n	1004 <CONFIG_FPROTECT_BLOCK_SIZE+0x4>
        media=sum/SIZE;
    1010:	fb9a faf3 	sdiv	sl, sl, r3
        desvio=media*0.1;
    1014:	4650      	mov	r0, sl
    1016:	f7ff fa79 	bl	50c <__aeabi_i2d>
    101a:	4632      	mov	r2, r6
    101c:	463b      	mov	r3, r7
    101e:	f7ff fadf 	bl	5e0 <__aeabi_dmul>
    1022:	f7ff fcef 	bl	a04 <__aeabi_d2iz>
        
        k=0;

        for(int j=0;j<SIZE;j++)
    1026:	2300      	movs	r3, #0
        {
          if(array[j]>=(media-desvio) && array[j]<=(media+desvio))
    1028:	ebaa 0c00 	sub.w	ip, sl, r0
        k=0;
    102c:	461a      	mov	r2, r3
          if(array[j]>=(media-desvio) && array[j]<=(media+desvio))
    102e:	4482      	add	sl, r0
    1030:	f83b 1b02 	ldrh.w	r1, [fp], #2
    1034:	4561      	cmp	r1, ip
    1036:	db07      	blt.n	1048 <CONFIG_FPROTECT_BLOCK_SIZE+0x48>
    1038:	4551      	cmp	r1, sl
          {
            array2[k]=array[j];
    103a:	bfdf      	itttt	le
    103c:	a80a      	addle	r0, sp, #40	; 0x28
    103e:	eb00 0042 	addle.w	r0, r0, r2, lsl #1
            k++;
    1042:	3201      	addle	r2, #1
            array2[k]=array[j];
    1044:	f820 1c14 	strhle.w	r1, [r0, #-20]
        for(int j=0;j<SIZE;j++)
    1048:	3301      	adds	r3, #1
    104a:	2b0a      	cmp	r3, #10
    104c:	d1f0      	bne.n	1030 <CONFIG_FPROTECT_BLOCK_SIZE+0x30>
          }
        }

        sum_final=0;

        for(int l=0;l<k;l++)
    104e:	2100      	movs	r1, #0
        sum_final=0;
    1050:	460b      	mov	r3, r1
        for(int l=0;l<k;l++)
    1052:	428a      	cmp	r2, r1
    1054:	dc07      	bgt.n	1066 <CONFIG_FPROTECT_BLOCK_SIZE+0x66>
        {
          sum_final+=array2[l];
	}

        if(k==0)
    1056:	b95a      	cbnz	r2, 1070 <CONFIG_FPROTECT_BLOCK_SIZE+0x70>
    1058:	4a09      	ldr	r2, [pc, #36]	; (1080 <CONFIG_FPROTECT_BLOCK_SIZE+0x80>)
          k=1;
          media_final=sum_final/k;
        }
        else
        {
          media_final=sum_final/k;
    105a:	b29b      	uxth	r3, r3
    105c:	8013      	strh	r3, [r2, #0]
		arch_syscall_invoke1(*(uintptr_t *)&sem, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    105e:	4809      	ldr	r0, [pc, #36]	; (1084 <CONFIG_FPROTECT_BLOCK_SIZE+0x84>)
    1060:	f006 faee 	bl	7640 <z_impl_k_sem_give>
    while(1) {
    1064:	e7b6      	b.n	fd4 <thread_FILTRO_code+0x2c>
          sum_final+=array2[l];
    1066:	f835 0011 	ldrh.w	r0, [r5, r1, lsl #1]
        for(int l=0;l<k;l++)
    106a:	3101      	adds	r1, #1
          sum_final+=array2[l];
    106c:	4403      	add	r3, r0
        for(int l=0;l<k;l++)
    106e:	e7f0      	b.n	1052 <CONFIG_FPROTECT_BLOCK_SIZE+0x52>
          media_final=sum_final/k;
    1070:	fb93 f3f2 	sdiv	r3, r3, r2
    1074:	e7f0      	b.n	1058 <CONFIG_FPROTECT_BLOCK_SIZE+0x58>
    1076:	bf00      	nop
    1078:	9999999a 	.word	0x9999999a
    107c:	3fb99999 	.word	0x3fb99999
    1080:	20000c5e 	.word	0x20000c5e
    1084:	200005a4 	.word	0x200005a4
    1088:	200005bc 	.word	0x200005bc
    108c:	20000c60 	.word	0x20000c60

00001090 <thread_ADC_code>:
{
    1090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    printk("\n\r Simple adc demo for  \n\r");
    1094:	4852      	ldr	r0, [pc, #328]	; (11e0 <thread_ADC_code+0x150>)
{
    1096:	b087      	sub	sp, #28
    printk("\n\r Simple adc demo for  \n\r");
    1098:	f007 fe87 	bl	8daa <printk>
    printk(" Reads an analog input connected to AN%d and prints its raw and mV value \n\r", ADC_CHANNEL_ID);
    109c:	2101      	movs	r1, #1
    109e:	4851      	ldr	r0, [pc, #324]	; (11e4 <thread_ADC_code+0x154>)
    10a0:	f007 fe83 	bl	8daa <printk>
    printk(" *** ASSURE THAT ANx IS BETWEEN [0...3V]\n\r");
    10a4:	4850      	ldr	r0, [pc, #320]	; (11e8 <thread_ADC_code+0x158>)
    10a6:	f007 fe80 	bl	8daa <printk>
		/* coverity[OVERRUN] */
		return (const struct device *) arch_syscall_invoke1(*(uintptr_t *)&name, K_SYSCALL_DEVICE_GET_BINDING);
	}
#endif
	compiler_barrier();
	return z_impl_device_get_binding(name);
    10aa:	4850      	ldr	r0, [pc, #320]	; (11ec <thread_ADC_code+0x15c>)
    adc_dev = device_get_binding(DT_LABEL(ADC_NID));
    10ac:	4e50      	ldr	r6, [pc, #320]	; (11f0 <thread_ADC_code+0x160>)
    10ae:	f004 fba7 	bl	5800 <z_impl_device_get_binding>
    10b2:	6030      	str	r0, [r6, #0]
	if (!adc_dev) {
    10b4:	b910      	cbnz	r0, 10bc <thread_ADC_code+0x2c>
        printk("ADC device_get_binding() failed\n");
    10b6:	484f      	ldr	r0, [pc, #316]	; (11f4 <thread_ADC_code+0x164>)
    10b8:	f007 fe77 	bl	8daa <printk>
    err = adc_channel_setup(adc_dev, &my_channel_cfg);
    10bc:	6830      	ldr	r0, [r6, #0]
					   const struct adc_channel_cfg *channel_cfg)
{
	const struct adc_driver_api *api =
				(const struct adc_driver_api *)dev->api;

	return api->channel_setup(dev, channel_cfg);
    10be:	6883      	ldr	r3, [r0, #8]
    10c0:	494d      	ldr	r1, [pc, #308]	; (11f8 <thread_ADC_code+0x168>)
    10c2:	681b      	ldr	r3, [r3, #0]
    10c4:	4798      	blx	r3
    if (err) {
    10c6:	4601      	mov	r1, r0
    10c8:	b110      	cbz	r0, 10d0 <thread_ADC_code+0x40>
        printk("adc_channel_setup() failed with error code %d\n", err);
    10ca:	484c      	ldr	r0, [pc, #304]	; (11fc <thread_ADC_code+0x16c>)
    10cc:	f007 fe6d 	bl	8daa <printk>
    NRF_SAADC->TASKS_CALIBRATEOFFSET = 1;   
    10d0:	4b4b      	ldr	r3, [pc, #300]	; (1200 <thread_ADC_code+0x170>)
    10d2:	2201      	movs	r2, #1
    10d4:	60da      	str	r2, [r3, #12]
	return z_impl_k_uptime_ticks();
    10d6:	f008 fa00 	bl	94da <z_impl_k_uptime_ticks>
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
		} else {
			return (t * to_hz + off) / from_hz;
    10da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    10de:	460a      	mov	r2, r1
    10e0:	fba0 0103 	umull	r0, r1, r0, r3
    10e4:	fb03 1102 	mla	r1, r3, r2, r1
    10e8:	0bc3      	lsrs	r3, r0, #15
    10ea:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
    10ee:	0bca      	lsrs	r2, r1, #15
    release_time = k_uptime_get() + thread_ADC_period;
    10f0:	f513 747a 	adds.w	r4, r3, #1000	; 0x3e8
	const struct adc_sequence sequence = {
    10f4:	4f43      	ldr	r7, [pc, #268]	; (1204 <thread_ADC_code+0x174>)
            printk("adc_read() failed with code %d\n", ret);
    10f6:	f8df 8128 	ldr.w	r8, [pc, #296]	; 1220 <thread_ADC_code+0x190>
        val_1=(uint16_t)(1000*adc_sample_buffer[0]*((float)3/1023));
    10fa:	f8df 9128 	ldr.w	r9, [pc, #296]	; 1224 <thread_ADC_code+0x194>
    release_time = k_uptime_get() + thread_ADC_period;
    10fe:	f142 0500 	adc.w	r5, r2, #0
	const struct adc_sequence sequence = {
    1102:	2214      	movs	r2, #20
    1104:	2100      	movs	r1, #0
    1106:	a801      	add	r0, sp, #4
    1108:	f007 fea6 	bl	8e58 <memset>
    110c:	2302      	movs	r3, #2
	if (adc_dev == NULL) {
    110e:	6830      	ldr	r0, [r6, #0]
	const struct adc_sequence sequence = {
    1110:	9304      	str	r3, [sp, #16]
    1112:	e9cd 3702 	strd	r3, r7, [sp, #8]
    1116:	230a      	movs	r3, #10
    1118:	f88d 3014 	strb.w	r3, [sp, #20]
	if (adc_dev == NULL) {
    111c:	2800      	cmp	r0, #0
    111e:	d146      	bne.n	11ae <thread_ADC_code+0x11e>
            printk("adc_sample(): error, must bind to adc first \n\r");
    1120:	4839      	ldr	r0, [pc, #228]	; (1208 <thread_ADC_code+0x178>)
    1122:	f007 fe42 	bl	8daa <printk>
            return -1;
    1126:	f04f 3aff 	mov.w	sl, #4294967295
        val_1=(uint16_t)(1000*adc_sample_buffer[0]*((float)3/1023));
    112a:	f8b7 b000 	ldrh.w	fp, [r7]
    112e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
    1132:	fb00 f00b 	mul.w	r0, r0, fp
    1136:	f7ff fd47 	bl	bc8 <__aeabi_i2f>
    113a:	4649      	mov	r1, r9
    113c:	f7fe ffe0 	bl	100 <__aeabi_fmul>
    1140:	f7ff fd96 	bl	c70 <__aeabi_f2uiz>
    1144:	4b31      	ldr	r3, [pc, #196]	; (120c <thread_ADC_code+0x17c>)
    1146:	b282      	uxth	r2, r0
    1148:	801a      	strh	r2, [r3, #0]
        if(err) 
    114a:	f1ba 0f00 	cmp.w	sl, #0
    114e:	d03a      	beq.n	11c6 <thread_ADC_code+0x136>
            printk("adc_sample() failed with error code %d\n\r",err);
    1150:	482f      	ldr	r0, [pc, #188]	; (1210 <thread_ADC_code+0x180>)
    1152:	4651      	mov	r1, sl
    1154:	f007 fe29 	bl	8daa <printk>
	z_impl_k_sem_give(sem);
    1158:	482e      	ldr	r0, [pc, #184]	; (1214 <thread_ADC_code+0x184>)
    115a:	f006 fa71 	bl	7640 <z_impl_k_sem_give>
	return z_impl_k_uptime_ticks();
    115e:	f008 f9bc 	bl	94da <z_impl_k_uptime_ticks>
    1162:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    1166:	460a      	mov	r2, r1
    1168:	fba0 0103 	umull	r0, r1, r0, r3
    116c:	fb03 1102 	mla	r1, r3, r2, r1
    1170:	0bc2      	lsrs	r2, r0, #15
    1172:	ea42 4241 	orr.w	r2, r2, r1, lsl #17
    1176:	0bcb      	lsrs	r3, r1, #15
        if( fin_time < release_time) {
    1178:	42a2      	cmp	r2, r4
    117a:	eb73 0105 	sbcs.w	r1, r3, r5
    117e:	dac0      	bge.n	1102 <thread_ADC_code+0x72>
            k_msleep(release_time - fin_time);
    1180:	eba4 0c02 	sub.w	ip, r4, r2
 * @return Zero if the requested time has elapsed or the number of milliseconds
 * left to sleep, if thread was woken up by \ref k_wakeup call.
 */
static inline int32_t k_msleep(int32_t ms)
{
	return k_sleep(Z_TIMEOUT_MS(ms));
    1184:	ea2c 7cec 	bic.w	ip, ip, ip, asr #31
    1188:	f44f 4e00 	mov.w	lr, #32768	; 0x8000
    118c:	f240 30e7 	movw	r0, #999	; 0x3e7
    1190:	2100      	movs	r1, #0
    1192:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    1196:	2300      	movs	r3, #0
    1198:	fbce 010c 	smlal	r0, r1, lr, ip
    119c:	f7ff fd88 	bl	cb0 <__aeabi_uldivmod>
	return z_impl_k_sleep(timeout);
    11a0:	f006 f8e2 	bl	7368 <z_impl_k_sleep>
            release_time += thread_ADC_period;
    11a4:	f514 747a 	adds.w	r4, r4, #1000	; 0x3e8
    11a8:	f145 0500 	adc.w	r5, r5, #0
    11ac:	e7a9      	b.n	1102 <thread_ADC_code+0x72>
				  const struct adc_sequence *sequence)
{
	const struct adc_driver_api *api =
				(const struct adc_driver_api *)dev->api;

	return api->read(dev, sequence);
    11ae:	6883      	ldr	r3, [r0, #8]
    11b0:	a901      	add	r1, sp, #4
    11b2:	685b      	ldr	r3, [r3, #4]
    11b4:	4798      	blx	r3
	if (ret) {
    11b6:	4682      	mov	sl, r0
    11b8:	2800      	cmp	r0, #0
    11ba:	d0b6      	beq.n	112a <thread_ADC_code+0x9a>
            printk("adc_read() failed with code %d\n", ret);
    11bc:	4601      	mov	r1, r0
    11be:	4640      	mov	r0, r8
    11c0:	f007 fdf3 	bl	8daa <printk>
    11c4:	e7b1      	b.n	112a <thread_ADC_code+0x9a>
            if(adc_sample_buffer[0] > 1023) 
    11c6:	f5bb 6f80 	cmp.w	fp, #1024	; 0x400
    11ca:	d303      	bcc.n	11d4 <thread_ADC_code+0x144>
                printk("adc reading out of range\n\r");
    11cc:	4812      	ldr	r0, [pc, #72]	; (1218 <thread_ADC_code+0x188>)
    11ce:	f007 fdec 	bl	8daa <printk>
    11d2:	e7c1      	b.n	1158 <thread_ADC_code+0xc8>
                printk("adc reading: raw:%4u /  mV: %4u \n\r",adc_sample_buffer[0],(uint16_t)(1000*adc_sample_buffer[0]*((float)3/1023)));
    11d4:	4811      	ldr	r0, [pc, #68]	; (121c <thread_ADC_code+0x18c>)
    11d6:	4659      	mov	r1, fp
    11d8:	f007 fde7 	bl	8daa <printk>
    11dc:	e7bc      	b.n	1158 <thread_ADC_code+0xc8>
    11de:	bf00      	nop
    11e0:	00009a14 	.word	0x00009a14
    11e4:	00009a2f 	.word	0x00009a2f
    11e8:	00009a7b 	.word	0x00009a7b
    11ec:	00009aa6 	.word	0x00009aa6
    11f0:	200005a0 	.word	0x200005a0
    11f4:	00009aac 	.word	0x00009aac
    11f8:	00009a0c 	.word	0x00009a0c
    11fc:	00009acd 	.word	0x00009acd
    1200:	40007000 	.word	0x40007000
    1204:	20000c5c 	.word	0x20000c5c
    1208:	00009afc 	.word	0x00009afc
    120c:	20000c60 	.word	0x20000c60
    1210:	00009b4b 	.word	0x00009b4b
    1214:	200005bc 	.word	0x200005bc
    1218:	00009b74 	.word	0x00009b74
    121c:	00009b8f 	.word	0x00009b8f
    1220:	00009b2b 	.word	0x00009b2b
    1224:	3b40300c 	.word	0x3b40300c

00001228 <thread_PWM_code>:
  }
}


void thread_PWM_code(void *argA , void *argB, void *argC)
{
    1228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    122c:	b087      	sub	sp, #28
    122e:	4831      	ldr	r0, [pc, #196]	; (12f4 <thread_PWM_code+0xcc>)
    1230:	f004 fae6 	bl	5800 <z_impl_device_get_binding>
    const struct device *pwm0_dev;          /* Pointer to PWM device structure */
    unsigned int pwmPeriod_us = 1000;       /* PWM priod in us */
    unsigned int val_duty=0;

    pwm0_dev = device_get_binding(DT_LABEL(PWM0_NID));
    if (pwm0_dev == NULL) {
    1234:	4606      	mov	r6, r0
    1236:	b928      	cbnz	r0, 1244 <thread_PWM_code+0x1c>
	printk("Error: Failed to bind to PWM0\n r");
    1238:	482f      	ldr	r0, [pc, #188]	; (12f8 <thread_PWM_code+0xd0>)
    123a:	f007 fdb6 	bl	8daa <printk>
        printk("Media Final mV: %u \n\r",media_final);
        
        pwm_pin_set_usec(pwm0_dev, BOARDLED_PIN, pwmPeriod_us,val_duty, PWM_POLARITY_NORMAL);

    }
}
    123e:	b007      	add	sp, #28
    1240:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        printk("Bind to PWM0 successfull\n\r");            
    1244:	482d      	ldr	r0, [pc, #180]	; (12fc <thread_PWM_code+0xd4>)
	return z_impl_k_sem_take(sem, timeout);
    1246:	f8df a0cc 	ldr.w	sl, [pc, #204]	; 1314 <thread_PWM_code+0xec>
    124a:	f007 fdae 	bl	8daa <printk>
        val_duty=(media_final*100)/3000;
    124e:	4d2c      	ldr	r5, [pc, #176]	; (1300 <thread_PWM_code+0xd8>)
    1250:	f04f 32ff 	mov.w	r2, #4294967295
    1254:	f04f 33ff 	mov.w	r3, #4294967295
    1258:	4650      	mov	r0, sl
    125a:	f006 fa35 	bl	76c8 <z_impl_k_sem_take>
    125e:	882b      	ldrh	r3, [r5, #0]
        printk("PWM DC value set to %u %%\n\r",val_duty);
    1260:	4828      	ldr	r0, [pc, #160]	; (1304 <thread_PWM_code+0xdc>)
        val_duty=(media_final*100)/3000;
    1262:	2464      	movs	r4, #100	; 0x64
    1264:	435c      	muls	r4, r3
    1266:	f640 33b8 	movw	r3, #3000	; 0xbb8
    126a:	fbb4 f4f3 	udiv	r4, r4, r3
        printk("PWM DC value set to %u %%\n\r",val_duty);
    126e:	4621      	mov	r1, r4
    1270:	f007 fd9b 	bl	8daa <printk>
        printk("Media Final mV: %u \n\r",media_final);
    1274:	8829      	ldrh	r1, [r5, #0]
    1276:	4824      	ldr	r0, [pc, #144]	; (1308 <thread_PWM_code+0xe0>)
    1278:	f007 fd97 	bl	8daa <printk>
						uint64_t *cycles)
{
	struct pwm_driver_api *api;

	api = (struct pwm_driver_api *)dev->api;
	return api->get_cycles_per_sec(dev, pwm, cycles);
    127c:	68b3      	ldr	r3, [r6, #8]
    127e:	aa04      	add	r2, sp, #16
    1280:	685b      	ldr	r3, [r3, #4]
    1282:	210e      	movs	r1, #14
    1284:	4630      	mov	r0, r6
    1286:	4798      	blx	r3
				   uint32_t period, uint32_t pulse,
				   pwm_flags_t flags)
{
	uint64_t period_cycles, pulse_cycles, cycles_per_sec;

	if (pwm_get_cycles_per_sec(dev, pwm, &cycles_per_sec) != 0) {
    1288:	4607      	mov	r7, r0
    128a:	2800      	cmp	r0, #0
    128c:	d1df      	bne.n	124e <thread_PWM_code+0x26>
		return -EIO;
	}

	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
    128e:	e9dd b504 	ldrd	fp, r5, [sp, #16]
    1292:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    1296:	fbab 8903 	umull	r8, r9, fp, r3
    129a:	fb03 9905 	mla	r9, r3, r5, r9
    129e:	4a1b      	ldr	r2, [pc, #108]	; (130c <thread_PWM_code+0xe4>)
    12a0:	2300      	movs	r3, #0
    12a2:	4640      	mov	r0, r8
    12a4:	4649      	mov	r1, r9
    12a6:	f7ff fd03 	bl	cb0 <__aeabi_uldivmod>
	if (period_cycles >= ((uint64_t)1 << 32)) {
    12aa:	4b19      	ldr	r3, [pc, #100]	; (1310 <thread_PWM_code+0xe8>)
	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
    12ac:	9003      	str	r0, [sp, #12]
	if (period_cycles >= ((uint64_t)1 << 32)) {
    12ae:	f04f 32ff 	mov.w	r2, #4294967295
    12b2:	454b      	cmp	r3, r9
    12b4:	bf08      	it	eq
    12b6:	4542      	cmpeq	r2, r8
    12b8:	d3c9      	bcc.n	124e <thread_PWM_code+0x26>
		return -ENOTSUP;
	}

	pulse_cycles = (pulse * cycles_per_sec) / USEC_PER_SEC;
    12ba:	17e3      	asrs	r3, r4, #31
    12bc:	4365      	muls	r5, r4
    12be:	fb0b 5303 	mla	r3, fp, r3, r5
    12c2:	fba4 450b 	umull	r4, r5, r4, fp
    12c6:	441d      	add	r5, r3
    12c8:	4a10      	ldr	r2, [pc, #64]	; (130c <thread_PWM_code+0xe4>)
    12ca:	2300      	movs	r3, #0
    12cc:	4620      	mov	r0, r4
    12ce:	4629      	mov	r1, r5
    12d0:	f7ff fcee 	bl	cb0 <__aeabi_uldivmod>
	if (pulse_cycles >= ((uint64_t)1 << 32)) {
    12d4:	4a0e      	ldr	r2, [pc, #56]	; (1310 <thread_PWM_code+0xe8>)
    12d6:	f04f 31ff 	mov.w	r1, #4294967295
    12da:	42aa      	cmp	r2, r5
    12dc:	bf08      	it	eq
    12de:	42a1      	cmpeq	r1, r4
	pulse_cycles = (pulse * cycles_per_sec) / USEC_PER_SEC;
    12e0:	4603      	mov	r3, r0
	if (pulse_cycles >= ((uint64_t)1 << 32)) {
    12e2:	d3b4      	bcc.n	124e <thread_PWM_code+0x26>
	return api->pin_set(dev, pwm, period, pulse, flags);
    12e4:	68b2      	ldr	r2, [r6, #8]
    12e6:	9700      	str	r7, [sp, #0]
    12e8:	6814      	ldr	r4, [r2, #0]
    12ea:	9a03      	ldr	r2, [sp, #12]
    12ec:	210e      	movs	r1, #14
    12ee:	4630      	mov	r0, r6
    12f0:	47a0      	blx	r4
		return -ENOTSUP;
	}

	return pwm_pin_set_cycles(dev, pwm, (uint32_t)period_cycles,
    12f2:	e7ac      	b.n	124e <thread_PWM_code+0x26>
    12f4:	00009bb2 	.word	0x00009bb2
    12f8:	00009bb8 	.word	0x00009bb8
    12fc:	00009bd9 	.word	0x00009bd9
    1300:	20000c5e 	.word	0x20000c5e
    1304:	00009bf4 	.word	0x00009bf4
    1308:	00009c10 	.word	0x00009c10
    130c:	000f4240 	.word	0x000f4240
    1310:	000f423f 	.word	0x000f423f
    1314:	200005a4 	.word	0x200005a4

00001318 <main>:
{
    1318:	b5f0      	push	{r4, r5, r6, r7, lr}
    131a:	b089      	sub	sp, #36	; 0x24
	return z_impl_k_sem_init(sem, initial_count, limit);
    131c:	2201      	movs	r2, #1
    131e:	2100      	movs	r1, #0
    1320:	481e      	ldr	r0, [pc, #120]	; (139c <main+0x84>)
    1322:	f008 f8bb 	bl	949c <z_impl_k_sem_init>
    1326:	2201      	movs	r2, #1
    1328:	2100      	movs	r1, #0
    132a:	481d      	ldr	r0, [pc, #116]	; (13a0 <main+0x88>)
    132c:	f008 f8b6 	bl	949c <z_impl_k_sem_init>
    thread_ADC_tid = k_thread_create(&thread_ADC_data, thread_ADC_stack,
    1330:	2600      	movs	r6, #0
    1332:	2700      	movs	r7, #0
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
    1334:	2400      	movs	r4, #0
    1336:	2501      	movs	r5, #1
    1338:	e9cd 6706 	strd	r6, r7, [sp, #24]
    133c:	e9cd 5403 	strd	r5, r4, [sp, #12]
    1340:	e9cd 4401 	strd	r4, r4, [sp, #4]
    1344:	4b17      	ldr	r3, [pc, #92]	; (13a4 <main+0x8c>)
    1346:	4918      	ldr	r1, [pc, #96]	; (13a8 <main+0x90>)
    1348:	9400      	str	r4, [sp, #0]
    134a:	f44f 6280 	mov.w	r2, #1024	; 0x400
    134e:	4817      	ldr	r0, [pc, #92]	; (13ac <main+0x94>)
    1350:	f006 fac2 	bl	78d8 <z_impl_k_thread_create>
    1354:	4b16      	ldr	r3, [pc, #88]	; (13b0 <main+0x98>)
    1356:	6018      	str	r0, [r3, #0]
    1358:	4b16      	ldr	r3, [pc, #88]	; (13b4 <main+0x9c>)
    135a:	4917      	ldr	r1, [pc, #92]	; (13b8 <main+0xa0>)
    135c:	9400      	str	r4, [sp, #0]
    135e:	e9cd 6706 	strd	r6, r7, [sp, #24]
    1362:	e9cd 5403 	strd	r5, r4, [sp, #12]
    1366:	e9cd 4401 	strd	r4, r4, [sp, #4]
    136a:	f44f 6280 	mov.w	r2, #1024	; 0x400
    136e:	4813      	ldr	r0, [pc, #76]	; (13bc <main+0xa4>)
    1370:	f006 fab2 	bl	78d8 <z_impl_k_thread_create>
    thread_FILTRO_tid = k_thread_create(&thread_FILTRO_data, thread_FILTRO_stack,
    1374:	4b12      	ldr	r3, [pc, #72]	; (13c0 <main+0xa8>)
    1376:	6018      	str	r0, [r3, #0]
    1378:	4b12      	ldr	r3, [pc, #72]	; (13c4 <main+0xac>)
    137a:	4913      	ldr	r1, [pc, #76]	; (13c8 <main+0xb0>)
    137c:	9400      	str	r4, [sp, #0]
    137e:	e9cd 6706 	strd	r6, r7, [sp, #24]
    1382:	e9cd 5403 	strd	r5, r4, [sp, #12]
    1386:	e9cd 4401 	strd	r4, r4, [sp, #4]
    138a:	f44f 6280 	mov.w	r2, #1024	; 0x400
    138e:	480f      	ldr	r0, [pc, #60]	; (13cc <main+0xb4>)
    1390:	f006 faa2 	bl	78d8 <z_impl_k_thread_create>
    thread_PWM_tid = k_thread_create(&thread_PWM_data, thread_PWM_stack,
    1394:	4b0e      	ldr	r3, [pc, #56]	; (13d0 <main+0xb8>)
    1396:	6018      	str	r0, [r3, #0]
}
    1398:	b009      	add	sp, #36	; 0x24
    139a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    139c:	200005bc 	.word	0x200005bc
    13a0:	200005a4 	.word	0x200005a4
    13a4:	00001091 	.word	0x00001091
    13a8:	20000e20 	.word	0x20000e20
    13ac:	20000258 	.word	0x20000258
    13b0:	200005d4 	.word	0x200005d4
    13b4:	00000fa9 	.word	0x00000fa9
    13b8:	20001240 	.word	0x20001240
    13bc:	200002d8 	.word	0x200002d8
    13c0:	200005d8 	.word	0x200005d8
    13c4:	00001229 	.word	0x00001229
    13c8:	20001660 	.word	0x20001660
    13cc:	20000358 	.word	0x20000358
    13d0:	200005dc 	.word	0x200005dc

000013d4 <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
    13d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    13d8:	b091      	sub	sp, #68	; 0x44
    13da:	468b      	mov	fp, r1
    13dc:	9002      	str	r0, [sp, #8]
    13de:	4692      	mov	sl, r2
    13e0:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
    13e2:	2500      	movs	r5, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
    13e4:	f89a 0000 	ldrb.w	r0, [sl]
    13e8:	b908      	cbnz	r0, 13ee <cbvprintf+0x1a>
			OUTC(' ');
			--width;
		}
	}

	return count;
    13ea:	4628      	mov	r0, r5
    13ec:	e35e      	b.n	1aac <cbvprintf+0x6d8>
		if (*fp != '%') {
    13ee:	2825      	cmp	r0, #37	; 0x25
    13f0:	f10a 0701 	add.w	r7, sl, #1
    13f4:	d007      	beq.n	1406 <cbvprintf+0x32>
			OUTC('%');
    13f6:	9b02      	ldr	r3, [sp, #8]
    13f8:	4659      	mov	r1, fp
    13fa:	4798      	blx	r3
    13fc:	2800      	cmp	r0, #0
    13fe:	f2c0 8355 	blt.w	1aac <cbvprintf+0x6d8>
    1402:	3501      	adds	r5, #1
			break;
    1404:	e210      	b.n	1828 <cbvprintf+0x454>
		} state = {
    1406:	2218      	movs	r2, #24
    1408:	2100      	movs	r1, #0
    140a:	a80a      	add	r0, sp, #40	; 0x28
    140c:	f007 fd24 	bl	8e58 <memset>
	if (*sp == '%') {
    1410:	f89a 3001 	ldrb.w	r3, [sl, #1]
    1414:	2b25      	cmp	r3, #37	; 0x25
    1416:	d078      	beq.n	150a <cbvprintf+0x136>
    1418:	2200      	movs	r2, #0
    141a:	4694      	mov	ip, r2
    141c:	4616      	mov	r6, r2
    141e:	4696      	mov	lr, r2
    1420:	4610      	mov	r0, r2
    1422:	4639      	mov	r1, r7
		switch (*sp) {
    1424:	f817 3b01 	ldrb.w	r3, [r7], #1
    1428:	2b2b      	cmp	r3, #43	; 0x2b
    142a:	f000 809d 	beq.w	1568 <cbvprintf+0x194>
    142e:	f200 8094 	bhi.w	155a <cbvprintf+0x186>
    1432:	2b20      	cmp	r3, #32
    1434:	f000 809b 	beq.w	156e <cbvprintf+0x19a>
    1438:	2b23      	cmp	r3, #35	; 0x23
    143a:	f000 809a 	beq.w	1572 <cbvprintf+0x19e>
    143e:	b128      	cbz	r0, 144c <cbvprintf+0x78>
    1440:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
    1444:	f040 0004 	orr.w	r0, r0, #4
    1448:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
    144c:	f1be 0f00 	cmp.w	lr, #0
    1450:	d005      	beq.n	145e <cbvprintf+0x8a>
    1452:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
    1456:	f040 0008 	orr.w	r0, r0, #8
    145a:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
    145e:	b12e      	cbz	r6, 146c <cbvprintf+0x98>
    1460:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
    1464:	f040 0010 	orr.w	r0, r0, #16
    1468:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
    146c:	f1bc 0f00 	cmp.w	ip, #0
    1470:	d005      	beq.n	147e <cbvprintf+0xaa>
    1472:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
    1476:	f040 0020 	orr.w	r0, r0, #32
    147a:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
    147e:	b12a      	cbz	r2, 148c <cbvprintf+0xb8>
    1480:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    1484:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    1488:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (conv->flag_zero && conv->flag_dash) {
    148c:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    1490:	f002 0044 	and.w	r0, r2, #68	; 0x44
    1494:	2844      	cmp	r0, #68	; 0x44
    1496:	d103      	bne.n	14a0 <cbvprintf+0xcc>
		conv->flag_zero = false;
    1498:	f36f 1286 	bfc	r2, #6, #1
    149c:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	conv->width_present = true;
    14a0:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
    14a4:	2b2a      	cmp	r3, #42	; 0x2a
	conv->width_present = true;
    14a6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    14aa:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
    14ae:	d17b      	bne.n	15a8 <cbvprintf+0x1d4>
		conv->width_star = true;
    14b0:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    14b4:	f042 0201 	orr.w	r2, r2, #1
    14b8:	1c4b      	adds	r3, r1, #1
    14ba:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	conv->prec_present = (*sp == '.');
    14be:	781a      	ldrb	r2, [r3, #0]
    14c0:	2a2e      	cmp	r2, #46	; 0x2e
    14c2:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    14c6:	bf0c      	ite	eq
    14c8:	2101      	moveq	r1, #1
    14ca:	2100      	movne	r1, #0
    14cc:	f361 0241 	bfi	r2, r1, #1, #1
    14d0:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	if (!conv->prec_present) {
    14d4:	d174      	bne.n	15c0 <cbvprintf+0x1ec>
	if (*sp == '*') {
    14d6:	785a      	ldrb	r2, [r3, #1]
    14d8:	2a2a      	cmp	r2, #42	; 0x2a
    14da:	d06a      	beq.n	15b2 <cbvprintf+0x1de>
    14dc:	3301      	adds	r3, #1
	size_t val = 0;
    14de:	2100      	movs	r1, #0
		val = 10U * val + *sp++ - '0';
    14e0:	260a      	movs	r6, #10
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
    14e2:	4618      	mov	r0, r3
    14e4:	f810 2b01 	ldrb.w	r2, [r0], #1
    14e8:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
    14ec:	2f09      	cmp	r7, #9
    14ee:	f240 808e 	bls.w	160e <cbvprintf+0x23a>
	conv->unsupported |= ((conv->prec_value < 0)
    14f2:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	conv->prec_value = prec;
    14f6:	910e      	str	r1, [sp, #56]	; 0x38
	conv->unsupported |= ((conv->prec_value < 0)
    14f8:	f3c2 0040 	ubfx	r0, r2, #1, #1
    14fc:	ea40 71d1 	orr.w	r1, r0, r1, lsr #31
    1500:	f361 0241 	bfi	r2, r1, #1, #1
    1504:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
    1508:	e05a      	b.n	15c0 <cbvprintf+0x1ec>
		conv->specifier = *sp++;
    150a:	f10a 0702 	add.w	r7, sl, #2
    150e:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
		if (conv->width_star) {
    1512:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    1516:	07d9      	lsls	r1, r3, #31
    1518:	f140 8149 	bpl.w	17ae <cbvprintf+0x3da>
			width = va_arg(ap, int);
    151c:	f854 9b04 	ldr.w	r9, [r4], #4
			if (width < 0) {
    1520:	f1b9 0f00 	cmp.w	r9, #0
    1524:	da07      	bge.n	1536 <cbvprintf+0x162>
				conv->flag_dash = true;
    1526:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    152a:	f042 0204 	orr.w	r2, r2, #4
    152e:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				width = -width;
    1532:	f1c9 0900 	rsb	r9, r9, #0
		if (conv->prec_star) {
    1536:	075a      	lsls	r2, r3, #29
    1538:	f140 8142 	bpl.w	17c0 <cbvprintf+0x3ec>
			int arg = va_arg(ap, int);
    153c:	f854 8b04 	ldr.w	r8, [r4], #4
			if (arg < 0) {
    1540:	f1b8 0f00 	cmp.w	r8, #0
    1544:	f280 8141 	bge.w	17ca <cbvprintf+0x3f6>
				conv->prec_present = false;
    1548:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    154c:	f36f 0341 	bfc	r3, #1, #1
    1550:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		int precision = -1;
    1554:	f04f 38ff 	mov.w	r8, #4294967295
    1558:	e137      	b.n	17ca <cbvprintf+0x3f6>
		switch (*sp) {
    155a:	2b2d      	cmp	r3, #45	; 0x2d
    155c:	d00c      	beq.n	1578 <cbvprintf+0x1a4>
    155e:	2b30      	cmp	r3, #48	; 0x30
    1560:	f47f af6d 	bne.w	143e <cbvprintf+0x6a>
			conv->flag_zero = true;
    1564:	2201      	movs	r2, #1
	} while (loop);
    1566:	e75c      	b.n	1422 <cbvprintf+0x4e>
			conv->flag_plus = true;
    1568:	f04f 0e01 	mov.w	lr, #1
    156c:	e759      	b.n	1422 <cbvprintf+0x4e>
			conv->flag_space = true;
    156e:	2601      	movs	r6, #1
    1570:	e757      	b.n	1422 <cbvprintf+0x4e>
			conv->flag_hash = true;
    1572:	f04f 0c01 	mov.w	ip, #1
    1576:	e754      	b.n	1422 <cbvprintf+0x4e>
		switch (*sp) {
    1578:	2001      	movs	r0, #1
    157a:	e752      	b.n	1422 <cbvprintf+0x4e>
		val = 10U * val + *sp++ - '0';
    157c:	fb0c 0202 	mla	r2, ip, r2, r0
    1580:	3a30      	subs	r2, #48	; 0x30
    1582:	4633      	mov	r3, r6
    1584:	461e      	mov	r6, r3
    1586:	f816 0b01 	ldrb.w	r0, [r6], #1
    158a:	f1a0 0730 	sub.w	r7, r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
    158e:	2f09      	cmp	r7, #9
    1590:	d9f4      	bls.n	157c <cbvprintf+0x1a8>
	if (sp != wp) {
    1592:	4299      	cmp	r1, r3
    1594:	d093      	beq.n	14be <cbvprintf+0xea>
		conv->unsupported |= ((conv->width_value < 0)
    1596:	f89d 1030 	ldrb.w	r1, [sp, #48]	; 0x30
		conv->width_value = width;
    159a:	920d      	str	r2, [sp, #52]	; 0x34
				      || (width != (size_t)conv->width_value));
    159c:	0fd2      	lsrs	r2, r2, #31
		conv->unsupported |= ((conv->width_value < 0)
    159e:	f362 0141 	bfi	r1, r2, #1, #1
    15a2:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
    15a6:	e78a      	b.n	14be <cbvprintf+0xea>
    15a8:	460b      	mov	r3, r1
	size_t val = 0;
    15aa:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
    15ac:	f04f 0c0a 	mov.w	ip, #10
    15b0:	e7e8      	b.n	1584 <cbvprintf+0x1b0>
		conv->prec_star = true;
    15b2:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    15b6:	f042 0204 	orr.w	r2, r2, #4
    15ba:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
		return ++sp;
    15be:	3302      	adds	r3, #2
	switch (*sp) {
    15c0:	461f      	mov	r7, r3
    15c2:	f817 2b01 	ldrb.w	r2, [r7], #1
    15c6:	2a6c      	cmp	r2, #108	; 0x6c
    15c8:	d041      	beq.n	164e <cbvprintf+0x27a>
    15ca:	d825      	bhi.n	1618 <cbvprintf+0x244>
    15cc:	2a68      	cmp	r2, #104	; 0x68
    15ce:	d02b      	beq.n	1628 <cbvprintf+0x254>
    15d0:	2a6a      	cmp	r2, #106	; 0x6a
    15d2:	d046      	beq.n	1662 <cbvprintf+0x28e>
    15d4:	2a4c      	cmp	r2, #76	; 0x4c
    15d6:	d04c      	beq.n	1672 <cbvprintf+0x29e>
    15d8:	461f      	mov	r7, r3
	conv->specifier = *sp++;
    15da:	f817 2b01 	ldrb.w	r2, [r7], #1
    15de:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    15e2:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
	switch (conv->specifier) {
    15e6:	2a78      	cmp	r2, #120	; 0x78
    15e8:	f200 80d9 	bhi.w	179e <cbvprintf+0x3ca>
    15ec:	2a57      	cmp	r2, #87	; 0x57
    15ee:	d84d      	bhi.n	168c <cbvprintf+0x2b8>
    15f0:	2a41      	cmp	r2, #65	; 0x41
    15f2:	d003      	beq.n	15fc <cbvprintf+0x228>
    15f4:	3a45      	subs	r2, #69	; 0x45
    15f6:	2a02      	cmp	r2, #2
    15f8:	f200 80d1 	bhi.w	179e <cbvprintf+0x3ca>
		conv->specifier_cat = SPECIFIER_FP;
    15fc:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
    1600:	2204      	movs	r2, #4
    1602:	f362 0302 	bfi	r3, r2, #0, #3
    1606:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
			unsupported = true;
    160a:	2301      	movs	r3, #1
			break;
    160c:	e09e      	b.n	174c <cbvprintf+0x378>
		val = 10U * val + *sp++ - '0';
    160e:	fb06 2101 	mla	r1, r6, r1, r2
    1612:	3930      	subs	r1, #48	; 0x30
    1614:	4603      	mov	r3, r0
    1616:	e764      	b.n	14e2 <cbvprintf+0x10e>
	switch (*sp) {
    1618:	2a74      	cmp	r2, #116	; 0x74
    161a:	d026      	beq.n	166a <cbvprintf+0x296>
    161c:	2a7a      	cmp	r2, #122	; 0x7a
    161e:	d1db      	bne.n	15d8 <cbvprintf+0x204>
		conv->length_mod = LENGTH_Z;
    1620:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    1624:	2206      	movs	r2, #6
    1626:	e00d      	b.n	1644 <cbvprintf+0x270>
		if (*++sp == 'h') {
    1628:	785a      	ldrb	r2, [r3, #1]
    162a:	2a68      	cmp	r2, #104	; 0x68
    162c:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    1630:	d106      	bne.n	1640 <cbvprintf+0x26c>
			conv->length_mod = LENGTH_HH;
    1632:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
    1634:	f361 02c6 	bfi	r2, r1, #3, #4
    1638:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
			++sp;
    163c:	1c9f      	adds	r7, r3, #2
    163e:	e7cc      	b.n	15da <cbvprintf+0x206>
			conv->length_mod = LENGTH_H;
    1640:	4613      	mov	r3, r2
    1642:	2202      	movs	r2, #2
		conv->length_mod = LENGTH_T;
    1644:	f362 03c6 	bfi	r3, r2, #3, #4
    1648:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		break;
    164c:	e7c5      	b.n	15da <cbvprintf+0x206>
		if (*++sp == 'l') {
    164e:	785a      	ldrb	r2, [r3, #1]
    1650:	2a6c      	cmp	r2, #108	; 0x6c
    1652:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    1656:	d101      	bne.n	165c <cbvprintf+0x288>
			conv->length_mod = LENGTH_LL;
    1658:	2104      	movs	r1, #4
    165a:	e7eb      	b.n	1634 <cbvprintf+0x260>
			conv->length_mod = LENGTH_L;
    165c:	4613      	mov	r3, r2
    165e:	2203      	movs	r2, #3
    1660:	e7f0      	b.n	1644 <cbvprintf+0x270>
		conv->length_mod = LENGTH_J;
    1662:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    1666:	2205      	movs	r2, #5
    1668:	e7ec      	b.n	1644 <cbvprintf+0x270>
		conv->length_mod = LENGTH_T;
    166a:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    166e:	2207      	movs	r2, #7
    1670:	e7e8      	b.n	1644 <cbvprintf+0x270>
		conv->unsupported = true;
    1672:	f8bd 3030 	ldrh.w	r3, [sp, #48]	; 0x30
    1676:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
    167a:	f023 0302 	bic.w	r3, r3, #2
    167e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    1682:	f043 0302 	orr.w	r3, r3, #2
    1686:	f8ad 3030 	strh.w	r3, [sp, #48]	; 0x30
		break;
    168a:	e7a6      	b.n	15da <cbvprintf+0x206>
    168c:	f1a2 0158 	sub.w	r1, r2, #88	; 0x58
    1690:	2920      	cmp	r1, #32
    1692:	f200 8084 	bhi.w	179e <cbvprintf+0x3ca>
    1696:	a001      	add	r0, pc, #4	; (adr r0, 169c <cbvprintf+0x2c8>)
    1698:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
    169c:	00001761 	.word	0x00001761
    16a0:	0000179f 	.word	0x0000179f
    16a4:	0000179f 	.word	0x0000179f
    16a8:	0000179f 	.word	0x0000179f
    16ac:	0000179f 	.word	0x0000179f
    16b0:	0000179f 	.word	0x0000179f
    16b4:	0000179f 	.word	0x0000179f
    16b8:	0000179f 	.word	0x0000179f
    16bc:	0000179f 	.word	0x0000179f
    16c0:	000015fd 	.word	0x000015fd
    16c4:	0000179f 	.word	0x0000179f
    16c8:	00001761 	.word	0x00001761
    16cc:	00001721 	.word	0x00001721
    16d0:	000015fd 	.word	0x000015fd
    16d4:	000015fd 	.word	0x000015fd
    16d8:	000015fd 	.word	0x000015fd
    16dc:	0000179f 	.word	0x0000179f
    16e0:	00001721 	.word	0x00001721
    16e4:	0000179f 	.word	0x0000179f
    16e8:	0000179f 	.word	0x0000179f
    16ec:	0000179f 	.word	0x0000179f
    16f0:	0000179f 	.word	0x0000179f
    16f4:	00001769 	.word	0x00001769
    16f8:	00001761 	.word	0x00001761
    16fc:	00001785 	.word	0x00001785
    1700:	0000179f 	.word	0x0000179f
    1704:	0000179f 	.word	0x0000179f
    1708:	00001785 	.word	0x00001785
    170c:	0000179f 	.word	0x0000179f
    1710:	00001761 	.word	0x00001761
    1714:	0000179f 	.word	0x0000179f
    1718:	0000179f 	.word	0x0000179f
    171c:	00001761 	.word	0x00001761
		conv->specifier_cat = SPECIFIER_SINT;
    1720:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
    1724:	2001      	movs	r0, #1
		if (conv->length_mod == LENGTH_UPPER_L) {
    1726:	f003 0378 	and.w	r3, r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_UINT;
    172a:	f360 0102 	bfi	r1, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
    172e:	2b40      	cmp	r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_UINT;
    1730:	f88d 1032 	strb.w	r1, [sp, #50]	; 0x32
			conv->invalid = true;
    1734:	bf02      	ittt	eq
    1736:	f89d 1030 	ldrbeq.w	r1, [sp, #48]	; 0x30
    173a:	f041 0101 	orreq.w	r1, r1, #1
    173e:	f88d 1030 	strbeq.w	r1, [sp, #48]	; 0x30
		if (conv->specifier == 'c') {
    1742:	2a63      	cmp	r2, #99	; 0x63
    1744:	d131      	bne.n	17aa <cbvprintf+0x3d6>
			unsupported = (conv->length_mod != LENGTH_NONE);
    1746:	3b00      	subs	r3, #0
    1748:	bf18      	it	ne
    174a:	2301      	movne	r3, #1
	conv->unsupported |= unsupported;
    174c:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    1750:	f3c2 0140 	ubfx	r1, r2, #1, #1
    1754:	430b      	orrs	r3, r1
    1756:	f363 0241 	bfi	r2, r3, #1, #1
    175a:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
    175e:	e6d8      	b.n	1512 <cbvprintf+0x13e>
		conv->specifier_cat = SPECIFIER_UINT;
    1760:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
    1764:	2002      	movs	r0, #2
    1766:	e7de      	b.n	1726 <cbvprintf+0x352>
		conv->specifier_cat = SPECIFIER_PTR;
    1768:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
    176c:	f003 0378 	and.w	r3, r3, #120	; 0x78
    1770:	f1a3 0040 	sub.w	r0, r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_PTR;
    1774:	2103      	movs	r1, #3
    1776:	f361 0202 	bfi	r2, r1, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
    177a:	4243      	negs	r3, r0
		conv->specifier_cat = SPECIFIER_PTR;
    177c:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
    1780:	4143      	adcs	r3, r0
    1782:	e7e3      	b.n	174c <cbvprintf+0x378>
		conv->specifier_cat = SPECIFIER_PTR;
    1784:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
    1788:	2103      	movs	r1, #3
		if (conv->length_mod != LENGTH_NONE) {
    178a:	f013 0f78 	tst.w	r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
    178e:	f361 0202 	bfi	r2, r1, #0, #3
    1792:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod != LENGTH_NONE) {
    1796:	bf14      	ite	ne
    1798:	2301      	movne	r3, #1
    179a:	2300      	moveq	r3, #0
    179c:	e7d6      	b.n	174c <cbvprintf+0x378>
		conv->invalid = true;
    179e:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
    17a2:	f043 0301 	orr.w	r3, r3, #1
    17a6:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
	bool unsupported = false;
    17aa:	2300      	movs	r3, #0
    17ac:	e7ce      	b.n	174c <cbvprintf+0x378>
		} else if (conv->width_present) {
    17ae:	f99d 2030 	ldrsb.w	r2, [sp, #48]	; 0x30
    17b2:	2a00      	cmp	r2, #0
			width = conv->width_value;
    17b4:	bfb4      	ite	lt
    17b6:	f8dd 9034 	ldrlt.w	r9, [sp, #52]	; 0x34
		int width = -1;
    17ba:	f04f 39ff 	movge.w	r9, #4294967295
    17be:	e6ba      	b.n	1536 <cbvprintf+0x162>
		} else if (conv->prec_present) {
    17c0:	079b      	lsls	r3, r3, #30
    17c2:	f57f aec7 	bpl.w	1554 <cbvprintf+0x180>
			precision = conv->prec_value;
    17c6:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
			= (enum length_mod_enum)conv->length_mod;
    17ca:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
		conv->pad0_value = 0;
    17ce:	2300      	movs	r3, #0
		conv->pad0_pre_exp = 0;
    17d0:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
			= (enum specifier_cat_enum)conv->specifier_cat;
    17d4:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
		enum specifier_cat_enum specifier_cat
    17d8:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
    17dc:	2b01      	cmp	r3, #1
			= (enum length_mod_enum)conv->length_mod;
    17de:	f3c2 02c3 	ubfx	r2, r2, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
    17e2:	d136      	bne.n	1852 <cbvprintf+0x47e>
			switch (length_mod) {
    17e4:	1ed3      	subs	r3, r2, #3
    17e6:	2b04      	cmp	r3, #4
    17e8:	d820      	bhi.n	182c <cbvprintf+0x458>
    17ea:	e8df f003 	tbb	[pc, r3]
    17ee:	0703      	.short	0x0703
    17f0:	1f07      	.short	0x1f07
    17f2:	1f          	.byte	0x1f
    17f3:	00          	.byte	0x00
					value->sint = va_arg(ap, long);
    17f4:	f854 0b04 	ldr.w	r0, [r4], #4
				value->sint = (short)value->sint;
    17f8:	17c1      	asrs	r1, r0, #31
    17fa:	e004      	b.n	1806 <cbvprintf+0x432>
					(sint_value_type)va_arg(ap, intmax_t);
    17fc:	3407      	adds	r4, #7
    17fe:	f024 0407 	bic.w	r4, r4, #7
				value->sint =
    1802:	e8f4 0102 	ldrd	r0, r1, [r4], #8
				value->sint = (short)value->sint;
    1806:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
		if (conv->invalid || conv->unsupported) {
    180a:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
    180e:	f013 0603 	ands.w	r6, r3, #3
    1812:	d054      	beq.n	18be <cbvprintf+0x4ea>
			OUTS(sp, fp);
    1814:	9802      	ldr	r0, [sp, #8]
    1816:	463b      	mov	r3, r7
    1818:	4652      	mov	r2, sl
    181a:	4659      	mov	r1, fp
    181c:	f007 fa40 	bl	8ca0 <outs>
    1820:	2800      	cmp	r0, #0
    1822:	f2c0 8143 	blt.w	1aac <cbvprintf+0x6d8>
    1826:	4405      	add	r5, r0
			continue;
    1828:	46ba      	mov	sl, r7
    182a:	e5db      	b.n	13e4 <cbvprintf+0x10>
					(sint_value_type)va_arg(ap, ptrdiff_t);
    182c:	f854 0b04 	ldr.w	r0, [r4], #4
			if (length_mod == LENGTH_HH) {
    1830:	2a01      	cmp	r2, #1
					(sint_value_type)va_arg(ap, ptrdiff_t);
    1832:	ea4f 71e0 	mov.w	r1, r0, asr #31
    1836:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
    183a:	d105      	bne.n	1848 <cbvprintf+0x474>
				value->uint = (unsigned char)value->uint;
    183c:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
				value->uint = (unsigned short)value->uint;
    1840:	930a      	str	r3, [sp, #40]	; 0x28
    1842:	2300      	movs	r3, #0
    1844:	930b      	str	r3, [sp, #44]	; 0x2c
    1846:	e7e0      	b.n	180a <cbvprintf+0x436>
			} else if (length_mod == LENGTH_H) {
    1848:	2a02      	cmp	r2, #2
    184a:	d1de      	bne.n	180a <cbvprintf+0x436>
				value->sint = (short)value->sint;
    184c:	f9bd 0028 	ldrsh.w	r0, [sp, #40]	; 0x28
    1850:	e7d2      	b.n	17f8 <cbvprintf+0x424>
		} else if (specifier_cat == SPECIFIER_UINT) {
    1852:	2b02      	cmp	r3, #2
    1854:	d123      	bne.n	189e <cbvprintf+0x4ca>
			switch (length_mod) {
    1856:	1ed3      	subs	r3, r2, #3
    1858:	2b04      	cmp	r3, #4
    185a:	d813      	bhi.n	1884 <cbvprintf+0x4b0>
    185c:	e8df f003 	tbb	[pc, r3]
    1860:	120a0a03 	.word	0x120a0a03
    1864:	12          	.byte	0x12
    1865:	00          	.byte	0x00
					value->uint = (wchar_t)va_arg(ap,
    1866:	6820      	ldr	r0, [r4, #0]
    1868:	900a      	str	r0, [sp, #40]	; 0x28
    186a:	2100      	movs	r1, #0
    186c:	1d23      	adds	r3, r4, #4
    186e:	910b      	str	r1, [sp, #44]	; 0x2c
					(uint_value_type)va_arg(ap, size_t);
    1870:	461c      	mov	r4, r3
    1872:	e7ca      	b.n	180a <cbvprintf+0x436>
					(uint_value_type)va_arg(ap,
    1874:	3407      	adds	r4, #7
    1876:	f024 0307 	bic.w	r3, r4, #7
				value->uint =
    187a:	e8f3 0102 	ldrd	r0, r1, [r3], #8
    187e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
				break;
    1882:	e7f5      	b.n	1870 <cbvprintf+0x49c>
					(uint_value_type)va_arg(ap, size_t);
    1884:	f854 3b04 	ldr.w	r3, [r4], #4
    1888:	930a      	str	r3, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
    188a:	2a01      	cmp	r2, #1
					(uint_value_type)va_arg(ap, size_t);
    188c:	f04f 0300 	mov.w	r3, #0
    1890:	930b      	str	r3, [sp, #44]	; 0x2c
			if (length_mod == LENGTH_HH) {
    1892:	d0d3      	beq.n	183c <cbvprintf+0x468>
			} else if (length_mod == LENGTH_H) {
    1894:	2a02      	cmp	r2, #2
    1896:	d1b8      	bne.n	180a <cbvprintf+0x436>
				value->uint = (unsigned short)value->uint;
    1898:	f8bd 3028 	ldrh.w	r3, [sp, #40]	; 0x28
    189c:	e7d0      	b.n	1840 <cbvprintf+0x46c>
		} else if (specifier_cat == SPECIFIER_FP) {
    189e:	2b04      	cmp	r3, #4
    18a0:	d107      	bne.n	18b2 <cbvprintf+0x4de>
			if (length_mod == LENGTH_UPPER_L) {
    18a2:	3407      	adds	r4, #7
    18a4:	f024 0407 	bic.w	r4, r4, #7
    18a8:	e8f4 0102 	ldrd	r0, r1, [r4], #8
				value->ldbl = va_arg(ap, long double);
    18ac:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
    18b0:	e7ab      	b.n	180a <cbvprintf+0x436>
		} else if (specifier_cat == SPECIFIER_PTR) {
    18b2:	2b03      	cmp	r3, #3
			value->ptr = va_arg(ap, void *);
    18b4:	bf04      	itt	eq
    18b6:	f854 3b04 	ldreq.w	r3, [r4], #4
    18ba:	930a      	streq	r3, [sp, #40]	; 0x28
    18bc:	e7a5      	b.n	180a <cbvprintf+0x436>
		switch (conv->specifier) {
    18be:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
    18c2:	2878      	cmp	r0, #120	; 0x78
    18c4:	d8b0      	bhi.n	1828 <cbvprintf+0x454>
    18c6:	2862      	cmp	r0, #98	; 0x62
    18c8:	d822      	bhi.n	1910 <cbvprintf+0x53c>
    18ca:	2825      	cmp	r0, #37	; 0x25
    18cc:	f43f ad93 	beq.w	13f6 <cbvprintf+0x22>
    18d0:	2858      	cmp	r0, #88	; 0x58
    18d2:	d1a9      	bne.n	1828 <cbvprintf+0x454>
			bps = encode_uint(value->uint, conv, buf, bpe);
    18d4:	f10d 0326 	add.w	r3, sp, #38	; 0x26
    18d8:	9300      	str	r3, [sp, #0]
    18da:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
    18de:	ab04      	add	r3, sp, #16
    18e0:	aa0c      	add	r2, sp, #48	; 0x30
    18e2:	f007 f992 	bl	8c0a <encode_uint>
    18e6:	4682      	mov	sl, r0
			if (precision >= 0) {
    18e8:	f1b8 0f00 	cmp.w	r8, #0
    18ec:	f10d 0026 	add.w	r0, sp, #38	; 0x26
    18f0:	db0c      	blt.n	190c <cbvprintf+0x538>
				conv->flag_zero = false;
    18f2:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
				size_t len = bpe - bps;
    18f6:	eba0 030a 	sub.w	r3, r0, sl
				conv->flag_zero = false;
    18fa:	f36f 1286 	bfc	r2, #6, #1
				if (len < (size_t)precision) {
    18fe:	4598      	cmp	r8, r3
				conv->flag_zero = false;
    1900:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				if (len < (size_t)precision) {
    1904:	d902      	bls.n	190c <cbvprintf+0x538>
					conv->pad0_value = precision - (int)len;
    1906:	eba8 0303 	sub.w	r3, r8, r3
    190a:	930d      	str	r3, [sp, #52]	; 0x34
		const char *bpe = buf + sizeof(buf);
    190c:	4680      	mov	r8, r0
    190e:	e03d      	b.n	198c <cbvprintf+0x5b8>
    1910:	3863      	subs	r0, #99	; 0x63
    1912:	2815      	cmp	r0, #21
    1914:	d888      	bhi.n	1828 <cbvprintf+0x454>
    1916:	a101      	add	r1, pc, #4	; (adr r1, 191c <cbvprintf+0x548>)
    1918:	f851 f020 	ldr.w	pc, [r1, r0, lsl #2]
    191c:	0000199d 	.word	0x0000199d
    1920:	00001a01 	.word	0x00001a01
    1924:	00001829 	.word	0x00001829
    1928:	00001829 	.word	0x00001829
    192c:	00001829 	.word	0x00001829
    1930:	00001829 	.word	0x00001829
    1934:	00001a01 	.word	0x00001a01
    1938:	00001829 	.word	0x00001829
    193c:	00001829 	.word	0x00001829
    1940:	00001829 	.word	0x00001829
    1944:	00001829 	.word	0x00001829
    1948:	00001a5f 	.word	0x00001a5f
    194c:	00001a2d 	.word	0x00001a2d
    1950:	00001a31 	.word	0x00001a31
    1954:	00001829 	.word	0x00001829
    1958:	00001829 	.word	0x00001829
    195c:	00001975 	.word	0x00001975
    1960:	00001829 	.word	0x00001829
    1964:	00001a2d 	.word	0x00001a2d
    1968:	00001829 	.word	0x00001829
    196c:	00001829 	.word	0x00001829
    1970:	00001a2d 	.word	0x00001a2d
			if (precision >= 0) {
    1974:	f1b8 0f00 	cmp.w	r8, #0
			bps = (const char *)value->ptr;
    1978:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
			if (precision >= 0) {
    197c:	db0a      	blt.n	1994 <cbvprintf+0x5c0>
				len = strnlen(bps, precision);
    197e:	4641      	mov	r1, r8
    1980:	4650      	mov	r0, sl
    1982:	f007 fa49 	bl	8e18 <strnlen>
			bpe = bps + len;
    1986:	eb0a 0800 	add.w	r8, sl, r0
		char sign = 0;
    198a:	2600      	movs	r6, #0
		if (bps == NULL) {
    198c:	f1ba 0f00 	cmp.w	sl, #0
    1990:	d10c      	bne.n	19ac <cbvprintf+0x5d8>
    1992:	e749      	b.n	1828 <cbvprintf+0x454>
				len = strlen(bps);
    1994:	4650      	mov	r0, sl
    1996:	f007 fa38 	bl	8e0a <strlen>
    199a:	e7f4      	b.n	1986 <cbvprintf+0x5b2>
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
    199c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    199e:	f88d 3010 	strb.w	r3, [sp, #16]
			break;
    19a2:	2600      	movs	r6, #0
			bpe = buf + 1;
    19a4:	f10d 0811 	add.w	r8, sp, #17
			bps = buf;
    19a8:	f10d 0a10 	add.w	sl, sp, #16
		size_t nj_len = (bpe - bps);
    19ac:	eba8 030a 	sub.w	r3, r8, sl
		if (sign != 0) {
    19b0:	b106      	cbz	r6, 19b4 <cbvprintf+0x5e0>
			nj_len += 1U;
    19b2:	3301      	adds	r3, #1
		if (conv->altform_0c) {
    19b4:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
    19b8:	06d0      	lsls	r0, r2, #27
    19ba:	d56b      	bpl.n	1a94 <cbvprintf+0x6c0>
			nj_len += 2U;
    19bc:	3302      	adds	r3, #2
		if (conv->pad_fp) {
    19be:	0652      	lsls	r2, r2, #25
		nj_len += conv->pad0_value;
    19c0:	990d      	ldr	r1, [sp, #52]	; 0x34
			nj_len += conv->pad0_pre_exp;
    19c2:	bf48      	it	mi
    19c4:	9a0e      	ldrmi	r2, [sp, #56]	; 0x38
		nj_len += conv->pad0_value;
    19c6:	440b      	add	r3, r1
			nj_len += conv->pad0_pre_exp;
    19c8:	bf48      	it	mi
    19ca:	189b      	addmi	r3, r3, r2
		if (width > 0) {
    19cc:	f1b9 0f00 	cmp.w	r9, #0
    19d0:	dd79      	ble.n	1ac6 <cbvprintf+0x6f2>
			if (!conv->flag_dash) {
    19d2:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
			width -= (int)nj_len;
    19d6:	eba9 0903 	sub.w	r9, r9, r3
			if (!conv->flag_dash) {
    19da:	f3c2 0380 	ubfx	r3, r2, #2, #1
    19de:	9303      	str	r3, [sp, #12]
    19e0:	0753      	lsls	r3, r2, #29
    19e2:	d470      	bmi.n	1ac6 <cbvprintf+0x6f2>
				if (conv->flag_zero) {
    19e4:	0650      	lsls	r0, r2, #25
    19e6:	d564      	bpl.n	1ab2 <cbvprintf+0x6de>
					if (sign != 0) {
    19e8:	b146      	cbz	r6, 19fc <cbvprintf+0x628>
						OUTC(sign);
    19ea:	9b02      	ldr	r3, [sp, #8]
    19ec:	4659      	mov	r1, fp
    19ee:	4630      	mov	r0, r6
    19f0:	4798      	blx	r3
    19f2:	2800      	cmp	r0, #0
    19f4:	db5a      	blt.n	1aac <cbvprintf+0x6d8>
						sign = 0;
    19f6:	9b03      	ldr	r3, [sp, #12]
						OUTC(sign);
    19f8:	3501      	adds	r5, #1
						sign = 0;
    19fa:	461e      	mov	r6, r3
					pad = '0';
    19fc:	2330      	movs	r3, #48	; 0x30
    19fe:	e059      	b.n	1ab4 <cbvprintf+0x6e0>
			if (conv->flag_plus) {
    1a00:	071e      	lsls	r6, r3, #28
    1a02:	d411      	bmi.n	1a28 <cbvprintf+0x654>
				sign = ' ';
    1a04:	f013 0610 	ands.w	r6, r3, #16
    1a08:	bf18      	it	ne
    1a0a:	2620      	movne	r6, #32
			sint = value->sint;
    1a0c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
			if (sint < 0) {
    1a10:	2a00      	cmp	r2, #0
    1a12:	f173 0100 	sbcs.w	r1, r3, #0
    1a16:	f6bf af5d 	bge.w	18d4 <cbvprintf+0x500>
				value->uint = (uint_value_type)-sint;
    1a1a:	4252      	negs	r2, r2
    1a1c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    1a20:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
				sign = '-';
    1a24:	262d      	movs	r6, #45	; 0x2d
    1a26:	e755      	b.n	18d4 <cbvprintf+0x500>
				sign = '+';
    1a28:	262b      	movs	r6, #43	; 0x2b
    1a2a:	e7ef      	b.n	1a0c <cbvprintf+0x638>
		switch (conv->specifier) {
    1a2c:	2600      	movs	r6, #0
    1a2e:	e751      	b.n	18d4 <cbvprintf+0x500>
			if (value->ptr != NULL) {
    1a30:	980a      	ldr	r0, [sp, #40]	; 0x28
    1a32:	b348      	cbz	r0, 1a88 <cbvprintf+0x6b4>
				bps = encode_uint((uintptr_t)value->ptr, conv,
    1a34:	f10d 0326 	add.w	r3, sp, #38	; 0x26
    1a38:	9300      	str	r3, [sp, #0]
    1a3a:	aa0c      	add	r2, sp, #48	; 0x30
    1a3c:	ab04      	add	r3, sp, #16
    1a3e:	2100      	movs	r1, #0
    1a40:	f007 f8e3 	bl	8c0a <encode_uint>
				conv->altform_0c = true;
    1a44:	f8bd 3032 	ldrh.w	r3, [sp, #50]	; 0x32
    1a48:	f003 03ef 	and.w	r3, r3, #239	; 0xef
    1a4c:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
    1a50:	f043 0310 	orr.w	r3, r3, #16
				bps = encode_uint((uintptr_t)value->ptr, conv,
    1a54:	4682      	mov	sl, r0
				conv->altform_0c = true;
    1a56:	f8ad 3032 	strh.w	r3, [sp, #50]	; 0x32
		char sign = 0;
    1a5a:	2600      	movs	r6, #0
				goto prec_int_pad0;
    1a5c:	e744      	b.n	18e8 <cbvprintf+0x514>
				store_count(conv, value->ptr, count);
    1a5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
	switch ((enum length_mod_enum)conv->length_mod) {
    1a60:	2a07      	cmp	r2, #7
    1a62:	f63f aee1 	bhi.w	1828 <cbvprintf+0x454>
    1a66:	e8df f002 	tbb	[pc, r2]
    1a6a:	040d      	.short	0x040d
    1a6c:	08080d06 	.word	0x08080d06
    1a70:	0d0d      	.short	0x0d0d
		*(signed char *)dp = (signed char)count;
    1a72:	701d      	strb	r5, [r3, #0]
		break;
    1a74:	e6d8      	b.n	1828 <cbvprintf+0x454>
		*(short *)dp = (short)count;
    1a76:	801d      	strh	r5, [r3, #0]
		break;
    1a78:	e6d6      	b.n	1828 <cbvprintf+0x454>
		*(intmax_t *)dp = (intmax_t)count;
    1a7a:	4628      	mov	r0, r5
    1a7c:	17e9      	asrs	r1, r5, #31
    1a7e:	e9c3 0100 	strd	r0, r1, [r3]
		break;
    1a82:	e6d1      	b.n	1828 <cbvprintf+0x454>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
    1a84:	601d      	str	r5, [r3, #0]
		break;
    1a86:	e6cf      	b.n	1828 <cbvprintf+0x454>
			bpe = bps + 5;
    1a88:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 1b50 <cbvprintf+0x77c>
    1a8c:	4606      	mov	r6, r0
			bps = "(nil)";
    1a8e:	f1a8 0a05 	sub.w	sl, r8, #5
    1a92:	e78b      	b.n	19ac <cbvprintf+0x5d8>
		} else if (conv->altform_0) {
    1a94:	0711      	lsls	r1, r2, #28
			nj_len += 1U;
    1a96:	bf48      	it	mi
    1a98:	3301      	addmi	r3, #1
    1a9a:	e790      	b.n	19be <cbvprintf+0x5ea>
					OUTC(pad);
    1a9c:	4618      	mov	r0, r3
    1a9e:	9303      	str	r3, [sp, #12]
    1aa0:	4659      	mov	r1, fp
    1aa2:	9b02      	ldr	r3, [sp, #8]
    1aa4:	4798      	blx	r3
    1aa6:	2800      	cmp	r0, #0
    1aa8:	9b03      	ldr	r3, [sp, #12]
    1aaa:	da04      	bge.n	1ab6 <cbvprintf+0x6e2>
#undef OUTS
#undef OUTC
}
    1aac:	b011      	add	sp, #68	; 0x44
    1aae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
    1ab2:	2320      	movs	r3, #32
    1ab4:	444d      	add	r5, r9
    1ab6:	464a      	mov	r2, r9
				while (width-- > 0) {
    1ab8:	2a00      	cmp	r2, #0
    1aba:	eba5 0109 	sub.w	r1, r5, r9
    1abe:	f109 39ff 	add.w	r9, r9, #4294967295
    1ac2:	dceb      	bgt.n	1a9c <cbvprintf+0x6c8>
    1ac4:	460d      	mov	r5, r1
		if (sign != 0) {
    1ac6:	b136      	cbz	r6, 1ad6 <cbvprintf+0x702>
			OUTC(sign);
    1ac8:	9b02      	ldr	r3, [sp, #8]
    1aca:	4659      	mov	r1, fp
    1acc:	4630      	mov	r0, r6
    1ace:	4798      	blx	r3
    1ad0:	2800      	cmp	r0, #0
    1ad2:	dbeb      	blt.n	1aac <cbvprintf+0x6d8>
    1ad4:	3501      	adds	r5, #1
			if (conv->altform_0c | conv->altform_0) {
    1ad6:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
    1ada:	06d9      	lsls	r1, r3, #27
    1adc:	d401      	bmi.n	1ae2 <cbvprintf+0x70e>
    1ade:	071a      	lsls	r2, r3, #28
    1ae0:	d506      	bpl.n	1af0 <cbvprintf+0x71c>
				OUTC('0');
    1ae2:	9b02      	ldr	r3, [sp, #8]
    1ae4:	4659      	mov	r1, fp
    1ae6:	2030      	movs	r0, #48	; 0x30
    1ae8:	4798      	blx	r3
    1aea:	2800      	cmp	r0, #0
    1aec:	dbde      	blt.n	1aac <cbvprintf+0x6d8>
    1aee:	3501      	adds	r5, #1
			if (conv->altform_0c) {
    1af0:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
    1af4:	06db      	lsls	r3, r3, #27
    1af6:	d507      	bpl.n	1b08 <cbvprintf+0x734>
				OUTC(conv->specifier);
    1af8:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
    1afc:	9b02      	ldr	r3, [sp, #8]
    1afe:	4659      	mov	r1, fp
    1b00:	4798      	blx	r3
    1b02:	2800      	cmp	r0, #0
    1b04:	dbd2      	blt.n	1aac <cbvprintf+0x6d8>
    1b06:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
    1b08:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    1b0a:	442e      	add	r6, r5
    1b0c:	1b73      	subs	r3, r6, r5
    1b0e:	2b00      	cmp	r3, #0
    1b10:	dc16      	bgt.n	1b40 <cbvprintf+0x76c>
			OUTS(bps, bpe);
    1b12:	9802      	ldr	r0, [sp, #8]
    1b14:	4643      	mov	r3, r8
    1b16:	4652      	mov	r2, sl
    1b18:	4659      	mov	r1, fp
    1b1a:	f007 f8c1 	bl	8ca0 <outs>
    1b1e:	2800      	cmp	r0, #0
    1b20:	dbc4      	blt.n	1aac <cbvprintf+0x6d8>
    1b22:	4405      	add	r5, r0
		while (width > 0) {
    1b24:	44a9      	add	r9, r5
    1b26:	eba9 0305 	sub.w	r3, r9, r5
    1b2a:	2b00      	cmp	r3, #0
    1b2c:	f77f ae7c 	ble.w	1828 <cbvprintf+0x454>
			OUTC(' ');
    1b30:	9b02      	ldr	r3, [sp, #8]
    1b32:	4659      	mov	r1, fp
    1b34:	2020      	movs	r0, #32
    1b36:	4798      	blx	r3
    1b38:	2800      	cmp	r0, #0
    1b3a:	dbb7      	blt.n	1aac <cbvprintf+0x6d8>
    1b3c:	3501      	adds	r5, #1
			--width;
    1b3e:	e7f2      	b.n	1b26 <cbvprintf+0x752>
				OUTC('0');
    1b40:	9b02      	ldr	r3, [sp, #8]
    1b42:	4659      	mov	r1, fp
    1b44:	2030      	movs	r0, #48	; 0x30
    1b46:	4798      	blx	r3
    1b48:	2800      	cmp	r0, #0
    1b4a:	dbaf      	blt.n	1aac <cbvprintf+0x6d8>
    1b4c:	3501      	adds	r5, #1
    1b4e:	e7dd      	b.n	1b0c <cbvprintf+0x738>
    1b50:	00009c2b 	.word	0x00009c2b

00001b54 <sys_notify_finalize>:
};

/** @internal */
static inline uint32_t sys_notify_get_method(const struct sys_notify *notify)
{
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    1b54:	6843      	ldr	r3, [r0, #4]

	return method & SYS_NOTIFY_METHOD_MASK;
    1b56:	f003 0303 	and.w	r3, r3, #3

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
	switch (method) {
    1b5a:	2b02      	cmp	r3, #2
{
    1b5c:	b570      	push	{r4, r5, r6, lr}
    1b5e:	4604      	mov	r4, r0
    1b60:	460e      	mov	r6, r1
	notify->result = res;
    1b62:	6081      	str	r1, [r0, #8]
	switch (method) {
    1b64:	d010      	beq.n	1b88 <sys_notify_finalize+0x34>
    1b66:	2b03      	cmp	r3, #3
    1b68:	d004      	beq.n	1b74 <sys_notify_finalize+0x20>
    1b6a:	2b01      	cmp	r3, #1
    1b6c:	d10f      	bne.n	1b8e <sys_notify_finalize+0x3a>
    1b6e:	2500      	movs	r5, #0
    1b70:	4628      	mov	r0, r5
    1b72:	e001      	b.n	1b78 <sys_notify_finalize+0x24>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    1b74:	6805      	ldr	r5, [r0, #0]
	struct k_poll_signal *sig = NULL;
    1b76:	2000      	movs	r0, #0
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    1b78:	2300      	movs	r3, #0
    1b7a:	6063      	str	r3, [r4, #4]

	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
    1b7c:	b110      	cbz	r0, 1b84 <sys_notify_finalize+0x30>
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke2(*(uintptr_t *)&sig, *(uintptr_t *)&result, K_SYSCALL_K_POLL_SIGNAL_RAISE);
	}
#endif
	compiler_barrier();
	return z_impl_k_poll_signal_raise(sig, result);
    1b7e:	4631      	mov	r1, r6
    1b80:	f004 fad4 	bl	612c <z_impl_k_poll_signal_raise>
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    1b84:	4628      	mov	r0, r5
    1b86:	bd70      	pop	{r4, r5, r6, pc}
		sig = notify->method.signal;
    1b88:	6800      	ldr	r0, [r0, #0]
	sys_notify_generic_callback rv = NULL;
    1b8a:	2500      	movs	r5, #0
		break;
    1b8c:	e7f4      	b.n	1b78 <sys_notify_finalize+0x24>
		__ASSERT_NO_MSG(false);
    1b8e:	4a06      	ldr	r2, [pc, #24]	; (1ba8 <sys_notify_finalize+0x54>)
    1b90:	4906      	ldr	r1, [pc, #24]	; (1bac <sys_notify_finalize+0x58>)
    1b92:	4807      	ldr	r0, [pc, #28]	; (1bb0 <sys_notify_finalize+0x5c>)
    1b94:	2345      	movs	r3, #69	; 0x45
    1b96:	f007 f908 	bl	8daa <printk>
    1b9a:	4803      	ldr	r0, [pc, #12]	; (1ba8 <sys_notify_finalize+0x54>)
    1b9c:	2145      	movs	r1, #69	; 0x45
    1b9e:	f007 f82d 	bl	8bfc <assert_post_action>
	sys_notify_generic_callback rv = NULL;
    1ba2:	2500      	movs	r5, #0
    1ba4:	e7e7      	b.n	1b76 <sys_notify_finalize+0x22>
    1ba6:	bf00      	nop
    1ba8:	00009c2c 	.word	0x00009c2c
    1bac:	0000a435 	.word	0x0000a435
    1bb0:	00009c4f 	.word	0x00009c4f

00001bb4 <nrf_cc3xx_platform_abort_init>:

/** @brief Function to initialize the nrf_cc3xx_platform abort APIs.
 */
void nrf_cc3xx_platform_abort_init(void)
{
	nrf_cc3xx_platform_set_abort(&apis);
    1bb4:	4801      	ldr	r0, [pc, #4]	; (1bbc <nrf_cc3xx_platform_abort_init+0x8>)
    1bb6:	f006 be8f 	b.w	88d8 <nrf_cc3xx_platform_set_abort>
    1bba:	bf00      	nop
    1bbc:	00009808 	.word	0x00009808

00001bc0 <mutex_unlock_platform>:
    }
}

/** @brief Static function to unlock a mutex
 */
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1bc0:	b508      	push	{r3, lr}
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    1bc2:	b1d0      	cbz	r0, 1bfa <mutex_unlock_platform+0x3a>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags)
    1bc4:	6843      	ldr	r3, [r0, #4]
    1bc6:	2b04      	cmp	r3, #4
    1bc8:	d111      	bne.n	1bee <mutex_unlock_platform+0x2e>
 * @return true if @a new_value is written, false otherwise.
 */
static inline bool atomic_cas(atomic_t *target, atomic_val_t old_value,
			  atomic_val_t new_value)
{
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    1bca:	2200      	movs	r2, #0
    1bcc:	6803      	ldr	r3, [r0, #0]
    1bce:	f3bf 8f5b 	dmb	ish
    1bd2:	e853 1f00 	ldrex	r1, [r3]
    1bd6:	2901      	cmp	r1, #1
    1bd8:	d103      	bne.n	1be2 <mutex_unlock_platform+0x22>
    1bda:	e843 2000 	strex	r0, r2, [r3]
    1bde:	2800      	cmp	r0, #0
    1be0:	d1f7      	bne.n	1bd2 <mutex_unlock_platform+0x12>
    1be2:	f3bf 8f5b 	dmb	ish
    {
    case NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC:
        return atomic_cas((atomic_t *)mutex->mutex, 1, 0) ?
                       NRF_CC3XX_PLATFORM_SUCCESS :
    1be6:	4807      	ldr	r0, [pc, #28]	; (1c04 <mutex_unlock_platform+0x44>)
    1be8:	bf08      	it	eq
    1bea:	4610      	moveq	r0, r2
        p_mutex = (struct k_mutex *)mutex->mutex;

        k_mutex_unlock(p_mutex);
        return NRF_CC3XX_PLATFORM_SUCCESS;
    }
}
    1bec:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    1bee:	b13b      	cbz	r3, 1c00 <mutex_unlock_platform+0x40>
        p_mutex = (struct k_mutex *)mutex->mutex;
    1bf0:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_unlock(mutex);
    1bf2:	f004 f95d 	bl	5eb0 <z_impl_k_mutex_unlock>
        return NRF_CC3XX_PLATFORM_SUCCESS;
    1bf6:	2000      	movs	r0, #0
    1bf8:	e7f8      	b.n	1bec <mutex_unlock_platform+0x2c>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    1bfa:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    1bfe:	e7f5      	b.n	1bec <mutex_unlock_platform+0x2c>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    1c00:	4801      	ldr	r0, [pc, #4]	; (1c08 <mutex_unlock_platform+0x48>)
    1c02:	e7f3      	b.n	1bec <mutex_unlock_platform+0x2c>
    1c04:	ffff8fe9 	.word	0xffff8fe9
    1c08:	ffff8fea 	.word	0xffff8fea

00001c0c <mutex_free_platform>:
static void mutex_free_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1c0c:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    1c0e:	4604      	mov	r4, r0
    1c10:	b918      	cbnz	r0, 1c1a <mutex_free_platform+0xe>
        platform_abort_apis.abort_fn(
    1c12:	4b0d      	ldr	r3, [pc, #52]	; (1c48 <mutex_free_platform+0x3c>)
    1c14:	480d      	ldr	r0, [pc, #52]	; (1c4c <mutex_free_platform+0x40>)
    1c16:	685b      	ldr	r3, [r3, #4]
    1c18:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    1c1a:	6861      	ldr	r1, [r4, #4]
    1c1c:	2908      	cmp	r1, #8
    1c1e:	d00d      	beq.n	1c3c <mutex_free_platform+0x30>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    1c20:	f031 0304 	bics.w	r3, r1, #4
    1c24:	d00a      	beq.n	1c3c <mutex_free_platform+0x30>
    if ((mutex->flags & NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED) != 0) {
    1c26:	f011 0102 	ands.w	r1, r1, #2
    1c2a:	d008      	beq.n	1c3e <mutex_free_platform+0x32>
        k_mem_slab_free(&mutex_slab, &mutex->mutex);
    1c2c:	4808      	ldr	r0, [pc, #32]	; (1c50 <mutex_free_platform+0x44>)
    1c2e:	4621      	mov	r1, r4
    1c30:	f003 ffda 	bl	5be8 <k_mem_slab_free>
        mutex->mutex = NULL;
    1c34:	2300      	movs	r3, #0
    1c36:	6023      	str	r3, [r4, #0]
    mutex->flags = NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID;
    1c38:	2300      	movs	r3, #0
    1c3a:	6063      	str	r3, [r4, #4]
}
    1c3c:	bd10      	pop	{r4, pc}
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    1c3e:	6820      	ldr	r0, [r4, #0]
    1c40:	2214      	movs	r2, #20
    1c42:	f007 f909 	bl	8e58 <memset>
    1c46:	e7f7      	b.n	1c38 <mutex_free_platform+0x2c>
    1c48:	2000018c 	.word	0x2000018c
    1c4c:	00009c6c 	.word	0x00009c6c
    1c50:	200005e0 	.word	0x200005e0

00001c54 <mutex_init_platform>:
static void mutex_init_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1c54:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    1c56:	4604      	mov	r4, r0
    1c58:	b918      	cbnz	r0, 1c62 <mutex_init_platform+0xe>
        platform_abort_apis.abort_fn(
    1c5a:	4b16      	ldr	r3, [pc, #88]	; (1cb4 <mutex_init_platform+0x60>)
    1c5c:	4816      	ldr	r0, [pc, #88]	; (1cb8 <mutex_init_platform+0x64>)
    1c5e:	685b      	ldr	r3, [r3, #4]
    1c60:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    1c62:	6863      	ldr	r3, [r4, #4]
    1c64:	2b04      	cmp	r3, #4
    1c66:	d023      	beq.n	1cb0 <mutex_init_platform+0x5c>
    1c68:	2b08      	cmp	r3, #8
    1c6a:	d021      	beq.n	1cb0 <mutex_init_platform+0x5c>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    1c6c:	b9cb      	cbnz	r3, 1ca2 <mutex_init_platform+0x4e>
    1c6e:	6823      	ldr	r3, [r4, #0]
    1c70:	b9bb      	cbnz	r3, 1ca2 <mutex_init_platform+0x4e>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
    1c72:	4812      	ldr	r0, [pc, #72]	; (1cbc <mutex_init_platform+0x68>)
    1c74:	f04f 32ff 	mov.w	r2, #4294967295
    1c78:	f04f 33ff 	mov.w	r3, #4294967295
    1c7c:	4621      	mov	r1, r4
    1c7e:	f003 ff47 	bl	5b10 <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
    1c82:	b908      	cbnz	r0, 1c88 <mutex_init_platform+0x34>
    1c84:	6823      	ldr	r3, [r4, #0]
    1c86:	b91b      	cbnz	r3, 1c90 <mutex_init_platform+0x3c>
            platform_abort_apis.abort_fn(
    1c88:	4b0a      	ldr	r3, [pc, #40]	; (1cb4 <mutex_init_platform+0x60>)
    1c8a:	480d      	ldr	r0, [pc, #52]	; (1cc0 <mutex_init_platform+0x6c>)
    1c8c:	685b      	ldr	r3, [r3, #4]
    1c8e:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    1c90:	6820      	ldr	r0, [r4, #0]
    1c92:	2214      	movs	r2, #20
    1c94:	2100      	movs	r1, #0
    1c96:	f007 f8df 	bl	8e58 <memset>
        mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
    1c9a:	6863      	ldr	r3, [r4, #4]
    1c9c:	f043 0302 	orr.w	r3, r3, #2
    1ca0:	6063      	str	r3, [r4, #4]
    p_mutex = (struct k_mutex *)mutex->mutex;
    1ca2:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    1ca4:	f007 fbc5 	bl	9432 <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID;
    1ca8:	6863      	ldr	r3, [r4, #4]
    1caa:	f043 0301 	orr.w	r3, r3, #1
    1cae:	6063      	str	r3, [r4, #4]
}
    1cb0:	bd10      	pop	{r4, pc}
    1cb2:	bf00      	nop
    1cb4:	2000018c 	.word	0x2000018c
    1cb8:	00009c6c 	.word	0x00009c6c
    1cbc:	200005e0 	.word	0x200005e0
    1cc0:	00009c92 	.word	0x00009c92

00001cc4 <mutex_lock_platform>:
static int32_t mutex_lock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1cc4:	b508      	push	{r3, lr}
    if(mutex == NULL) {
    1cc6:	b308      	cbz	r0, 1d0c <mutex_lock_platform+0x48>
    switch (mutex->flags) {
    1cc8:	6843      	ldr	r3, [r0, #4]
    1cca:	2b04      	cmp	r3, #4
    1ccc:	d110      	bne.n	1cf0 <mutex_lock_platform+0x2c>
    1cce:	2201      	movs	r2, #1
    1cd0:	6803      	ldr	r3, [r0, #0]
    1cd2:	f3bf 8f5b 	dmb	ish
    1cd6:	e853 1f00 	ldrex	r1, [r3]
    1cda:	2900      	cmp	r1, #0
    1cdc:	d103      	bne.n	1ce6 <mutex_lock_platform+0x22>
    1cde:	e843 2000 	strex	r0, r2, [r3]
    1ce2:	2800      	cmp	r0, #0
    1ce4:	d1f7      	bne.n	1cd6 <mutex_lock_platform+0x12>
    1ce6:	f3bf 8f5b 	dmb	ish
                       NRF_CC3XX_PLATFORM_SUCCESS :
    1cea:	d10b      	bne.n	1d04 <mutex_lock_platform+0x40>
    1cec:	2000      	movs	r0, #0
}
    1cee:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    1cf0:	b153      	cbz	r3, 1d08 <mutex_lock_platform+0x44>
        p_mutex = (struct k_mutex *)mutex->mutex;
    1cf2:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_lock(mutex, timeout);
    1cf4:	f04f 32ff 	mov.w	r2, #4294967295
    1cf8:	f04f 33ff 	mov.w	r3, #4294967295
    1cfc:	f003 ffd8 	bl	5cb0 <z_impl_k_mutex_lock>
        if (ret == 0) {
    1d00:	2800      	cmp	r0, #0
    1d02:	d0f3      	beq.n	1cec <mutex_lock_platform+0x28>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    1d04:	4803      	ldr	r0, [pc, #12]	; (1d14 <mutex_lock_platform+0x50>)
    1d06:	e7f2      	b.n	1cee <mutex_lock_platform+0x2a>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    1d08:	4803      	ldr	r0, [pc, #12]	; (1d18 <mutex_lock_platform+0x54>)
    1d0a:	e7f0      	b.n	1cee <mutex_lock_platform+0x2a>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    1d0c:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    1d10:	e7ed      	b.n	1cee <mutex_lock_platform+0x2a>
    1d12:	bf00      	nop
    1d14:	ffff8fe9 	.word	0xffff8fe9
    1d18:	ffff8fea 	.word	0xffff8fea

00001d1c <nrf_cc3xx_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform mutex APIs
 */
void nrf_cc3xx_platform_mutex_init(void)
{
    1d1c:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
    1d1e:	4906      	ldr	r1, [pc, #24]	; (1d38 <nrf_cc3xx_platform_mutex_init+0x1c>)
    1d20:	4806      	ldr	r0, [pc, #24]	; (1d3c <nrf_cc3xx_platform_mutex_init+0x20>)
    1d22:	2340      	movs	r3, #64	; 0x40
    1d24:	2214      	movs	r2, #20
    1d26:	f007 fb68 	bl	93fa <k_mem_slab_init>
                mutex_slab_buffer,
                sizeof(struct k_mutex),
                NUM_MUTEXES);

    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
}
    1d2a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
    1d2e:	4904      	ldr	r1, [pc, #16]	; (1d40 <nrf_cc3xx_platform_mutex_init+0x24>)
    1d30:	4804      	ldr	r0, [pc, #16]	; (1d44 <nrf_cc3xx_platform_mutex_init+0x28>)
    1d32:	f006 be33 	b.w	899c <nrf_cc3xx_platform_set_mutexes>
    1d36:	bf00      	nop
    1d38:	20000600 	.word	0x20000600
    1d3c:	200005e0 	.word	0x200005e0
    1d40:	00009820 	.word	0x00009820
    1d44:	00009810 	.word	0x00009810

00001d48 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
    1d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    1d4c:	f8b0 901c 	ldrh.w	r9, [r0, #28]
{
    1d50:	b085      	sub	sp, #20
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
    1d52:	f019 0f08 	tst.w	r9, #8
{
    1d56:	4604      	mov	r4, r0
    1d58:	9203      	str	r2, [sp, #12]
	if (processing) {
    1d5a:	d022      	beq.n	1da2 <process_event+0x5a>
		if (evt == EVT_COMPLETE) {
    1d5c:	2901      	cmp	r1, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
    1d5e:	bf0c      	ite	eq
    1d60:	f049 0910 	orreq.w	r9, r9, #16
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);

			mgr->flags |= ONOFF_FLAG_RECHECK;
    1d64:	f049 0920 	orrne.w	r9, r9, #32
    1d68:	f8a0 901c 	strh.w	r9, [r0, #28]

		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
    1d6c:	3414      	adds	r4, #20
static ALWAYS_INLINE void k_spin_unlock(struct k_spinlock *l,
					k_spinlock_key_t key)
{
	ARG_UNUSED(l);
#ifdef CONFIG_SPIN_VALIDATE
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    1d6e:	4620      	mov	r0, r4
    1d70:	f005 fe9e 	bl	7ab0 <z_spin_unlock_valid>
    1d74:	b968      	cbnz	r0, 1d92 <process_event+0x4a>
    1d76:	4a9f      	ldr	r2, [pc, #636]	; (1ff4 <process_event+0x2ac>)
    1d78:	499f      	ldr	r1, [pc, #636]	; (1ff8 <process_event+0x2b0>)
    1d7a:	48a0      	ldr	r0, [pc, #640]	; (1ffc <process_event+0x2b4>)
    1d7c:	23ac      	movs	r3, #172	; 0xac
    1d7e:	f007 f814 	bl	8daa <printk>
    1d82:	489f      	ldr	r0, [pc, #636]	; (2000 <process_event+0x2b8>)
    1d84:	4621      	mov	r1, r4
    1d86:	f007 f810 	bl	8daa <printk>
    1d8a:	489a      	ldr	r0, [pc, #616]	; (1ff4 <process_event+0x2ac>)
    1d8c:	21ac      	movs	r1, #172	; 0xac
    1d8e:	f006 ff35 	bl	8bfc <assert_post_action>
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
    1d92:	9b03      	ldr	r3, [sp, #12]
    1d94:	f383 8811 	msr	BASEPRI, r3
    1d98:	f3bf 8f6f 	isb	sy
}
    1d9c:	b005      	add	sp, #20
    1d9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		__ASSERT_NO_MSG(false);
    1da2:	4f98      	ldr	r7, [pc, #608]	; (2004 <process_event+0x2bc>)
    1da4:	f8df 8254 	ldr.w	r8, [pc, #596]	; 1ffc <process_event+0x2b4>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    1da8:	f009 0907 	and.w	r9, r9, #7
		if (evt == EVT_RECHECK) {
    1dac:	2902      	cmp	r1, #2
    1dae:	d106      	bne.n	1dbe <process_event+0x76>
			evt = process_recheck(mgr);
    1db0:	4620      	mov	r0, r4
    1db2:	f006 ffa4 	bl	8cfe <process_recheck>
		if (evt == EVT_NOP) {
    1db6:	2800      	cmp	r0, #0
    1db8:	d0d8      	beq.n	1d6c <process_event+0x24>
		if (evt == EVT_COMPLETE) {
    1dba:	2801      	cmp	r0, #1
    1dbc:	d168      	bne.n	1e90 <process_event+0x148>
			res = mgr->last_res;
    1dbe:	f8d4 b018 	ldr.w	fp, [r4, #24]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    1dc2:	8ba3      	ldrh	r3, [r4, #28]
	if (res < 0) {
    1dc4:	f1bb 0f00 	cmp.w	fp, #0
    1dc8:	da0a      	bge.n	1de0 <process_event+0x98>
 *
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
    1dca:	2600      	movs	r6, #0
		*clients = mgr->clients;
    1dcc:	6825      	ldr	r5, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1dce:	f023 0307 	bic.w	r3, r3, #7
	list->tail = NULL;
    1dd2:	e9c4 6600 	strd	r6, r6, [r4]
    1dd6:	f043 0301 	orr.w	r3, r3, #1
	mgr->flags = (state & ONOFF_STATE_MASK)
    1dda:	83a3      	strh	r3, [r4, #28]
		onoff_transition_fn transit = NULL;
    1ddc:	9601      	str	r6, [sp, #4]
    1dde:	e027      	b.n	1e30 <process_event+0xe8>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    1de0:	f003 0207 	and.w	r2, r3, #7
		   || (state == ONOFF_STATE_RESETTING)) {
    1de4:	1f51      	subs	r1, r2, #5
	} else if ((state == ONOFF_STATE_TO_ON)
    1de6:	2901      	cmp	r1, #1
    1de8:	d834      	bhi.n	1e54 <process_event+0x10c>
	list->head = NULL;
    1dea:	2100      	movs	r1, #0
    1dec:	f023 0307 	bic.w	r3, r3, #7
		if (state == ONOFF_STATE_TO_ON) {
    1df0:	2a06      	cmp	r2, #6
		*clients = mgr->clients;
    1df2:	6825      	ldr	r5, [r4, #0]
    1df4:	b29b      	uxth	r3, r3
	list->tail = NULL;
    1df6:	e9c4 1100 	strd	r1, r1, [r4]
		if (state == ONOFF_STATE_TO_ON) {
    1dfa:	d10c      	bne.n	1e16 <process_event+0xce>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
    1dfc:	428d      	cmp	r5, r1
    1dfe:	462a      	mov	r2, r5
    1e00:	bf38      	it	cc
    1e02:	460a      	movcc	r2, r1
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    1e04:	b12a      	cbz	r2, 1e12 <process_event+0xca>
				mgr->refs += 1U;
    1e06:	8be1      	ldrh	r1, [r4, #30]
 *
 * @return a pointer on the next node (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_next_no_check(sys_snode_t *node);

Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    1e08:	6812      	ldr	r2, [r2, #0]
    1e0a:	3101      	adds	r1, #1
    1e0c:	83e1      	strh	r1, [r4, #30]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    1e0e:	2a00      	cmp	r2, #0
    1e10:	d1f8      	bne.n	1e04 <process_event+0xbc>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1e12:	f043 0302 	orr.w	r3, r3, #2
	mgr->flags = (state & ONOFF_STATE_MASK)
    1e16:	83a3      	strh	r3, [r4, #28]
		if (process_recheck(mgr) != EVT_NOP) {
    1e18:	4620      	mov	r0, r4
    1e1a:	f006 ff70 	bl	8cfe <process_recheck>
    1e1e:	4606      	mov	r6, r0
    1e20:	2800      	cmp	r0, #0
    1e22:	d0db      	beq.n	1ddc <process_event+0x94>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    1e24:	8ba3      	ldrh	r3, [r4, #28]
    1e26:	f043 0320 	orr.w	r3, r3, #32
    1e2a:	83a3      	strh	r3, [r4, #28]
		onoff_transition_fn transit = NULL;
    1e2c:	2300      	movs	r3, #0
    1e2e:	9301      	str	r3, [sp, #4]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    1e30:	8ba3      	ldrh	r3, [r4, #28]
    1e32:	f003 0207 	and.w	r2, r3, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    1e36:	454a      	cmp	r2, r9
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    1e38:	9202      	str	r2, [sp, #8]
				   && !sys_slist_is_empty(&mgr->monitors);
    1e3a:	d003      	beq.n	1e44 <process_event+0xfc>
		if (do_monitors
    1e3c:	68a2      	ldr	r2, [r4, #8]
    1e3e:	2a00      	cmp	r2, #0
    1e40:	f040 80f0 	bne.w	2024 <process_event+0x2dc>
		    || !sys_slist_is_empty(&clients)
    1e44:	b91d      	cbnz	r5, 1e4e <process_event+0x106>
		    || (transit != NULL)) {
    1e46:	9a01      	ldr	r2, [sp, #4]
    1e48:	2a00      	cmp	r2, #0
    1e4a:	f000 8136 	beq.w	20ba <process_event+0x372>
    1e4e:	f04f 0900 	mov.w	r9, #0
    1e52:	e0e9      	b.n	2028 <process_event+0x2e0>
	} else if (state == ONOFF_STATE_TO_OFF) {
    1e54:	2a04      	cmp	r2, #4
    1e56:	d10e      	bne.n	1e76 <process_event+0x12e>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1e58:	f023 0307 	bic.w	r3, r3, #7
    1e5c:	b29a      	uxth	r2, r3
	mgr->flags = (state & ONOFF_STATE_MASK)
    1e5e:	83a2      	strh	r2, [r4, #28]
		if (process_recheck(mgr) != EVT_NOP) {
    1e60:	4620      	mov	r0, r4
    1e62:	f006 ff4c 	bl	8cfe <process_recheck>
    1e66:	4605      	mov	r5, r0
    1e68:	b118      	cbz	r0, 1e72 <process_event+0x12a>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    1e6a:	f042 0220 	orr.w	r2, r2, #32
    1e6e:	83a2      	strh	r2, [r4, #28]
		__ASSERT_NO_MSG(false);
    1e70:	2500      	movs	r5, #0
		onoff_transition_fn transit = NULL;
    1e72:	9501      	str	r5, [sp, #4]
    1e74:	e7dc      	b.n	1e30 <process_event+0xe8>
		__ASSERT_NO_MSG(false);
    1e76:	4640      	mov	r0, r8
    1e78:	4963      	ldr	r1, [pc, #396]	; (2008 <process_event+0x2c0>)
    1e7a:	f240 131b 	movw	r3, #283	; 0x11b
    1e7e:	463a      	mov	r2, r7
    1e80:	f006 ff93 	bl	8daa <printk>
    1e84:	f240 111b 	movw	r1, #283	; 0x11b
    1e88:	4638      	mov	r0, r7
    1e8a:	f006 feb7 	bl	8bfc <assert_post_action>
    1e8e:	e7ef      	b.n	1e70 <process_event+0x128>
		} else if (evt == EVT_START) {
    1e90:	2803      	cmp	r0, #3
    1e92:	d135      	bne.n	1f00 <process_event+0x1b8>
			__ASSERT_NO_MSG(state == ONOFF_STATE_OFF);
    1e94:	f1b9 0f00 	cmp.w	r9, #0
    1e98:	d00b      	beq.n	1eb2 <process_event+0x16a>
    1e9a:	495c      	ldr	r1, [pc, #368]	; (200c <process_event+0x2c4>)
    1e9c:	4640      	mov	r0, r8
    1e9e:	f44f 73ab 	mov.w	r3, #342	; 0x156
    1ea2:	463a      	mov	r2, r7
    1ea4:	f006 ff81 	bl	8daa <printk>
    1ea8:	f44f 71ab 	mov.w	r1, #342	; 0x156
    1eac:	4638      	mov	r0, r7
    1eae:	f006 fea5 	bl	8bfc <assert_post_action>
			__ASSERT_NO_MSG(!sys_slist_is_empty(&mgr->clients));
    1eb2:	6823      	ldr	r3, [r4, #0]
    1eb4:	b95b      	cbnz	r3, 1ece <process_event+0x186>
    1eb6:	4956      	ldr	r1, [pc, #344]	; (2010 <process_event+0x2c8>)
    1eb8:	4640      	mov	r0, r8
    1eba:	f240 1357 	movw	r3, #343	; 0x157
    1ebe:	463a      	mov	r2, r7
    1ec0:	f006 ff73 	bl	8daa <printk>
    1ec4:	f240 1157 	movw	r1, #343	; 0x157
    1ec8:	4638      	mov	r0, r7
    1eca:	f006 fe97 	bl	8bfc <assert_post_action>
			transit = mgr->transitions->start;
    1ece:	6923      	ldr	r3, [r4, #16]
    1ed0:	681b      	ldr	r3, [r3, #0]
    1ed2:	9301      	str	r3, [sp, #4]
			__ASSERT_NO_MSG(transit != NULL);
    1ed4:	b95b      	cbnz	r3, 1eee <process_event+0x1a6>
    1ed6:	494f      	ldr	r1, [pc, #316]	; (2014 <process_event+0x2cc>)
    1ed8:	4640      	mov	r0, r8
    1eda:	f44f 73ad 	mov.w	r3, #346	; 0x15a
    1ede:	463a      	mov	r2, r7
    1ee0:	f006 ff63 	bl	8daa <printk>
    1ee4:	f44f 71ad 	mov.w	r1, #346	; 0x15a
    1ee8:	4638      	mov	r0, r7
    1eea:	f006 fe87 	bl	8bfc <assert_post_action>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1eee:	8ba3      	ldrh	r3, [r4, #28]
    1ef0:	f023 0307 	bic.w	r3, r3, #7
    1ef4:	f043 0306 	orr.w	r3, r3, #6
	mgr->flags = (state & ONOFF_STATE_MASK)
    1ef8:	83a3      	strh	r3, [r4, #28]
}
    1efa:	2500      	movs	r5, #0
		res = 0;
    1efc:	46ab      	mov	fp, r5
}
    1efe:	e797      	b.n	1e30 <process_event+0xe8>
		} else if (evt == EVT_STOP) {
    1f00:	2804      	cmp	r0, #4
    1f02:	d132      	bne.n	1f6a <process_event+0x222>
			__ASSERT_NO_MSG(state == ONOFF_STATE_ON);
    1f04:	f1b9 0f02 	cmp.w	r9, #2
    1f08:	d00b      	beq.n	1f22 <process_event+0x1da>
    1f0a:	4943      	ldr	r1, [pc, #268]	; (2018 <process_event+0x2d0>)
    1f0c:	4640      	mov	r0, r8
    1f0e:	f240 135d 	movw	r3, #349	; 0x15d
    1f12:	463a      	mov	r2, r7
    1f14:	f006 ff49 	bl	8daa <printk>
    1f18:	f240 115d 	movw	r1, #349	; 0x15d
    1f1c:	4638      	mov	r0, r7
    1f1e:	f006 fe6d 	bl	8bfc <assert_post_action>
			__ASSERT_NO_MSG(mgr->refs == 0);
    1f22:	8be3      	ldrh	r3, [r4, #30]
    1f24:	b15b      	cbz	r3, 1f3e <process_event+0x1f6>
    1f26:	493d      	ldr	r1, [pc, #244]	; (201c <process_event+0x2d4>)
    1f28:	4640      	mov	r0, r8
    1f2a:	f44f 73af 	mov.w	r3, #350	; 0x15e
    1f2e:	463a      	mov	r2, r7
    1f30:	f006 ff3b 	bl	8daa <printk>
    1f34:	f44f 71af 	mov.w	r1, #350	; 0x15e
    1f38:	4638      	mov	r0, r7
    1f3a:	f006 fe5f 	bl	8bfc <assert_post_action>
			transit = mgr->transitions->stop;
    1f3e:	6923      	ldr	r3, [r4, #16]
    1f40:	685b      	ldr	r3, [r3, #4]
    1f42:	9301      	str	r3, [sp, #4]
			__ASSERT_NO_MSG(transit != NULL);
    1f44:	b95b      	cbnz	r3, 1f5e <process_event+0x216>
    1f46:	4933      	ldr	r1, [pc, #204]	; (2014 <process_event+0x2cc>)
    1f48:	4640      	mov	r0, r8
    1f4a:	f240 1361 	movw	r3, #353	; 0x161
    1f4e:	463a      	mov	r2, r7
    1f50:	f006 ff2b 	bl	8daa <printk>
    1f54:	f240 1161 	movw	r1, #353	; 0x161
    1f58:	4638      	mov	r0, r7
    1f5a:	f006 fe4f 	bl	8bfc <assert_post_action>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1f5e:	8ba3      	ldrh	r3, [r4, #28]
    1f60:	f023 0307 	bic.w	r3, r3, #7
    1f64:	f043 0304 	orr.w	r3, r3, #4
    1f68:	e7c6      	b.n	1ef8 <process_event+0x1b0>
		} else if (evt == EVT_RESET) {
    1f6a:	2805      	cmp	r0, #5
    1f6c:	d132      	bne.n	1fd4 <process_event+0x28c>
			__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
    1f6e:	f1b9 0f01 	cmp.w	r9, #1
    1f72:	d00b      	beq.n	1f8c <process_event+0x244>
    1f74:	492a      	ldr	r1, [pc, #168]	; (2020 <process_event+0x2d8>)
    1f76:	4640      	mov	r0, r8
    1f78:	f44f 73b2 	mov.w	r3, #356	; 0x164
    1f7c:	463a      	mov	r2, r7
    1f7e:	f006 ff14 	bl	8daa <printk>
    1f82:	f44f 71b2 	mov.w	r1, #356	; 0x164
    1f86:	4638      	mov	r0, r7
    1f88:	f006 fe38 	bl	8bfc <assert_post_action>
			__ASSERT_NO_MSG(!sys_slist_is_empty(&mgr->clients));
    1f8c:	6823      	ldr	r3, [r4, #0]
    1f8e:	b95b      	cbnz	r3, 1fa8 <process_event+0x260>
    1f90:	491f      	ldr	r1, [pc, #124]	; (2010 <process_event+0x2c8>)
    1f92:	4640      	mov	r0, r8
    1f94:	f240 1365 	movw	r3, #357	; 0x165
    1f98:	463a      	mov	r2, r7
    1f9a:	f006 ff06 	bl	8daa <printk>
    1f9e:	f240 1165 	movw	r1, #357	; 0x165
    1fa2:	4638      	mov	r0, r7
    1fa4:	f006 fe2a 	bl	8bfc <assert_post_action>
			transit = mgr->transitions->reset;
    1fa8:	6923      	ldr	r3, [r4, #16]
    1faa:	689b      	ldr	r3, [r3, #8]
    1fac:	9301      	str	r3, [sp, #4]
			__ASSERT_NO_MSG(transit != NULL);
    1fae:	b95b      	cbnz	r3, 1fc8 <process_event+0x280>
    1fb0:	4918      	ldr	r1, [pc, #96]	; (2014 <process_event+0x2cc>)
    1fb2:	4640      	mov	r0, r8
    1fb4:	f44f 73b4 	mov.w	r3, #360	; 0x168
    1fb8:	463a      	mov	r2, r7
    1fba:	f006 fef6 	bl	8daa <printk>
    1fbe:	f44f 71b4 	mov.w	r1, #360	; 0x168
    1fc2:	4638      	mov	r0, r7
    1fc4:	f006 fe1a 	bl	8bfc <assert_post_action>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1fc8:	8ba3      	ldrh	r3, [r4, #28]
    1fca:	f023 0307 	bic.w	r3, r3, #7
    1fce:	f043 0305 	orr.w	r3, r3, #5
    1fd2:	e791      	b.n	1ef8 <process_event+0x1b0>
			__ASSERT_NO_MSG(false);
    1fd4:	490c      	ldr	r1, [pc, #48]	; (2008 <process_event+0x2c0>)
    1fd6:	f240 136b 	movw	r3, #363	; 0x16b
    1fda:	463a      	mov	r2, r7
    1fdc:	4640      	mov	r0, r8
    1fde:	f006 fee4 	bl	8daa <printk>
    1fe2:	2500      	movs	r5, #0
    1fe4:	f240 116b 	movw	r1, #363	; 0x16b
    1fe8:	4638      	mov	r0, r7
    1fea:	f006 fe07 	bl	8bfc <assert_post_action>
		onoff_transition_fn transit = NULL;
    1fee:	9501      	str	r5, [sp, #4]
    1ff0:	e784      	b.n	1efc <process_event+0x1b4>
    1ff2:	bf00      	nop
    1ff4:	00009d62 	.word	0x00009d62
    1ff8:	00009d88 	.word	0x00009d88
    1ffc:	00009c4f 	.word	0x00009c4f
    2000:	00009d9f 	.word	0x00009d9f
    2004:	00009cbf 	.word	0x00009cbf
    2008:	0000a435 	.word	0x0000a435
    200c:	00009ce1 	.word	0x00009ce1
    2010:	00009ced 	.word	0x00009ced
    2014:	00009d10 	.word	0x00009d10
    2018:	00009d27 	.word	0x00009d27
    201c:	00009d3d 	.word	0x00009d3d
    2020:	00009d4c 	.word	0x00009d4c
				   && !sys_slist_is_empty(&mgr->monitors);
    2024:	f04f 0901 	mov.w	r9, #1
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
    2028:	f043 0308 	orr.w	r3, r3, #8
			k_spin_unlock(&mgr->lock, key);
    202c:	f104 0a14 	add.w	sl, r4, #20
			mgr->flags = flags;
    2030:	83a3      	strh	r3, [r4, #28]
    2032:	4650      	mov	r0, sl
    2034:	f005 fd3c 	bl	7ab0 <z_spin_unlock_valid>
    2038:	b968      	cbnz	r0, 2056 <process_event+0x30e>
    203a:	4a3a      	ldr	r2, [pc, #232]	; (2124 <process_event+0x3dc>)
    203c:	493a      	ldr	r1, [pc, #232]	; (2128 <process_event+0x3e0>)
    203e:	23ac      	movs	r3, #172	; 0xac
    2040:	4640      	mov	r0, r8
    2042:	f006 feb2 	bl	8daa <printk>
    2046:	4839      	ldr	r0, [pc, #228]	; (212c <process_event+0x3e4>)
    2048:	4651      	mov	r1, sl
    204a:	f006 feae 	bl	8daa <printk>
    204e:	4835      	ldr	r0, [pc, #212]	; (2124 <process_event+0x3dc>)
    2050:	21ac      	movs	r1, #172	; 0xac
    2052:	f006 fdd3 	bl	8bfc <assert_post_action>
    2056:	9b03      	ldr	r3, [sp, #12]
    2058:	f383 8811 	msr	BASEPRI, r3
    205c:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
    2060:	f1b9 0f00 	cmp.w	r9, #0
    2064:	d138      	bne.n	20d8 <process_event+0x390>
	while (!sys_slist_is_empty(list)) {
    2066:	2d00      	cmp	r5, #0
    2068:	d14b      	bne.n	2102 <process_event+0x3ba>
			if (transit != NULL) {
    206a:	9b01      	ldr	r3, [sp, #4]
    206c:	b113      	cbz	r3, 2074 <process_event+0x32c>
				transit(mgr, transition_complete);
    206e:	4930      	ldr	r1, [pc, #192]	; (2130 <process_event+0x3e8>)
    2070:	4620      	mov	r0, r4
    2072:	4798      	blx	r3
	__asm__ volatile(
    2074:	f04f 0320 	mov.w	r3, #32
    2078:	f3ef 8b11 	mrs	fp, BASEPRI
    207c:	f383 8812 	msr	BASEPRI_MAX, r3
    2080:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    2084:	4650      	mov	r0, sl
	k.key = arch_irq_lock();
    2086:	f8cd b00c 	str.w	fp, [sp, #12]
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    208a:	f005 fd03 	bl	7a94 <z_spin_lock_valid>
    208e:	b968      	cbnz	r0, 20ac <process_event+0x364>
    2090:	4a24      	ldr	r2, [pc, #144]	; (2124 <process_event+0x3dc>)
    2092:	4928      	ldr	r1, [pc, #160]	; (2134 <process_event+0x3ec>)
    2094:	2381      	movs	r3, #129	; 0x81
    2096:	4640      	mov	r0, r8
    2098:	f006 fe87 	bl	8daa <printk>
    209c:	4826      	ldr	r0, [pc, #152]	; (2138 <process_event+0x3f0>)
    209e:	4651      	mov	r1, sl
    20a0:	f006 fe83 	bl	8daa <printk>
    20a4:	481f      	ldr	r0, [pc, #124]	; (2124 <process_event+0x3dc>)
    20a6:	2181      	movs	r1, #129	; 0x81
    20a8:	f006 fda8 	bl	8bfc <assert_post_action>
	z_spin_lock_set_owner(l);
    20ac:	4650      	mov	r0, sl
    20ae:	f005 fd0f 	bl	7ad0 <z_spin_lock_set_owner>
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
    20b2:	8ba3      	ldrh	r3, [r4, #28]
    20b4:	f023 0308 	bic.w	r3, r3, #8
    20b8:	83a3      	strh	r3, [r4, #28]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
    20ba:	8ba3      	ldrh	r3, [r4, #28]
    20bc:	06da      	lsls	r2, r3, #27
    20be:	d528      	bpl.n	2112 <process_event+0x3ca>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
    20c0:	f023 0310 	bic.w	r3, r3, #16
    20c4:	83a3      	strh	r3, [r4, #28]
			evt = EVT_COMPLETE;
    20c6:	2101      	movs	r1, #1
		state = mgr->flags & ONOFF_STATE_MASK;
    20c8:	f8b4 901c 	ldrh.w	r9, [r4, #28]
    20cc:	f009 0907 	and.w	r9, r9, #7
	} while (evt != EVT_NOP);
    20d0:	2900      	cmp	r1, #0
    20d2:	f47f ae6b 	bne.w	1dac <process_event+0x64>
out:
    20d6:	e649      	b.n	1d6c <process_event+0x24>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    20d8:	68a1      	ldr	r1, [r4, #8]
    20da:	2900      	cmp	r1, #0
    20dc:	d0c3      	beq.n	2066 <process_event+0x31e>
	return node->next;
    20de:	680b      	ldr	r3, [r1, #0]
		mon->callback(mgr, mon, state, res);
    20e0:	9a02      	ldr	r2, [sp, #8]
    20e2:	2b00      	cmp	r3, #0
    20e4:	bf38      	it	cc
    20e6:	2300      	movcc	r3, #0
    20e8:	4699      	mov	r9, r3
    20ea:	684b      	ldr	r3, [r1, #4]
    20ec:	4620      	mov	r0, r4
    20ee:	461e      	mov	r6, r3
    20f0:	465b      	mov	r3, fp
    20f2:	47b0      	blx	r6
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    20f4:	f1b9 0f00 	cmp.w	r9, #0
    20f8:	d0b5      	beq.n	2066 <process_event+0x31e>
    20fa:	f8d9 3000 	ldr.w	r3, [r9]
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    20fe:	4649      	mov	r1, r9
    2100:	e7ee      	b.n	20e0 <process_event+0x398>
 *
 * @return A pointer to the first node of the list
 */
static inline sys_snode_t *sys_slist_get_not_empty(sys_slist_t *list);

Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    2102:	4629      	mov	r1, r5
		notify_one(mgr, cli, state, res);
    2104:	9a02      	ldr	r2, [sp, #8]
    2106:	682d      	ldr	r5, [r5, #0]
    2108:	465b      	mov	r3, fp
    210a:	4620      	mov	r0, r4
    210c:	f006 fe13 	bl	8d36 <notify_one>
    2110:	e7a9      	b.n	2066 <process_event+0x31e>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
    2112:	f013 0120 	ands.w	r1, r3, #32
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
    2116:	bf1e      	ittt	ne
    2118:	f023 0320 	bicne.w	r3, r3, #32
    211c:	83a3      	strhne	r3, [r4, #28]
			evt = EVT_RECHECK;
    211e:	2102      	movne	r1, #2
    2120:	e7d2      	b.n	20c8 <process_event+0x380>
    2122:	bf00      	nop
    2124:	00009d62 	.word	0x00009d62
    2128:	00009d88 	.word	0x00009d88
    212c:	00009d9f 	.word	0x00009d9f
    2130:	0000213d 	.word	0x0000213d
    2134:	00009db4 	.word	0x00009db4
    2138:	00009dc9 	.word	0x00009dc9

0000213c <transition_complete>:
{
    213c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    213e:	4604      	mov	r4, r0
    2140:	460d      	mov	r5, r1
	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
    2142:	f100 0614 	add.w	r6, r0, #20
    2146:	f04f 0320 	mov.w	r3, #32
    214a:	f3ef 8711 	mrs	r7, BASEPRI
    214e:	f383 8812 	msr	BASEPRI_MAX, r3
    2152:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    2156:	4630      	mov	r0, r6
    2158:	f005 fc9c 	bl	7a94 <z_spin_lock_valid>
    215c:	b968      	cbnz	r0, 217a <transition_complete+0x3e>
    215e:	4a0c      	ldr	r2, [pc, #48]	; (2190 <transition_complete+0x54>)
    2160:	490c      	ldr	r1, [pc, #48]	; (2194 <transition_complete+0x58>)
    2162:	480d      	ldr	r0, [pc, #52]	; (2198 <transition_complete+0x5c>)
    2164:	2381      	movs	r3, #129	; 0x81
    2166:	f006 fe20 	bl	8daa <printk>
    216a:	480c      	ldr	r0, [pc, #48]	; (219c <transition_complete+0x60>)
    216c:	4631      	mov	r1, r6
    216e:	f006 fe1c 	bl	8daa <printk>
    2172:	4807      	ldr	r0, [pc, #28]	; (2190 <transition_complete+0x54>)
    2174:	2181      	movs	r1, #129	; 0x81
    2176:	f006 fd41 	bl	8bfc <assert_post_action>
	z_spin_lock_set_owner(l);
    217a:	4630      	mov	r0, r6
    217c:	f005 fca8 	bl	7ad0 <z_spin_lock_set_owner>
	mgr->last_res = res;
    2180:	61a5      	str	r5, [r4, #24]
	process_event(mgr, EVT_COMPLETE, key);
    2182:	463a      	mov	r2, r7
    2184:	4620      	mov	r0, r4
    2186:	2101      	movs	r1, #1
}
    2188:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	process_event(mgr, EVT_COMPLETE, key);
    218c:	f7ff bddc 	b.w	1d48 <process_event>
    2190:	00009d62 	.word	0x00009d62
    2194:	00009db4 	.word	0x00009db4
    2198:	00009c4f 	.word	0x00009c4f
    219c:	00009dc9 	.word	0x00009dc9

000021a0 <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    21a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    21a4:	4604      	mov	r4, r0
    21a6:	460f      	mov	r7, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    21a8:	f006 fddb 	bl	8d62 <validate_args>

	if (rv < 0) {
    21ac:	1e05      	subs	r5, r0, #0
    21ae:	db5e      	blt.n	226e <onoff_request+0xce>
		return rv;
	}

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
    21b0:	f104 0914 	add.w	r9, r4, #20
    21b4:	f04f 0320 	mov.w	r3, #32
    21b8:	f3ef 8a11 	mrs	sl, BASEPRI
    21bc:	f383 8812 	msr	BASEPRI_MAX, r3
    21c0:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    21c4:	4648      	mov	r0, r9
    21c6:	f005 fc65 	bl	7a94 <z_spin_lock_valid>
    21ca:	b968      	cbnz	r0, 21e8 <onoff_request+0x48>
    21cc:	4a38      	ldr	r2, [pc, #224]	; (22b0 <onoff_request+0x110>)
    21ce:	4939      	ldr	r1, [pc, #228]	; (22b4 <onoff_request+0x114>)
    21d0:	4839      	ldr	r0, [pc, #228]	; (22b8 <onoff_request+0x118>)
    21d2:	2381      	movs	r3, #129	; 0x81
    21d4:	f006 fde9 	bl	8daa <printk>
    21d8:	4838      	ldr	r0, [pc, #224]	; (22bc <onoff_request+0x11c>)
    21da:	4649      	mov	r1, r9
    21dc:	f006 fde5 	bl	8daa <printk>
    21e0:	4833      	ldr	r0, [pc, #204]	; (22b0 <onoff_request+0x110>)
    21e2:	2181      	movs	r1, #129	; 0x81
    21e4:	f006 fd0a 	bl	8bfc <assert_post_action>
	z_spin_lock_set_owner(l);
    21e8:	4648      	mov	r0, r9
    21ea:	f005 fc71 	bl	7ad0 <z_spin_lock_set_owner>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    21ee:	8be3      	ldrh	r3, [r4, #30]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    21f0:	8ba2      	ldrh	r2, [r4, #28]
	if (mgr->refs == SERVICE_REFS_MAX) {
    21f2:	f64f 71ff 	movw	r1, #65535	; 0xffff
    21f6:	428b      	cmp	r3, r1
    21f8:	f002 0607 	and.w	r6, r2, #7
    21fc:	d050      	beq.n	22a0 <onoff_request+0x100>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
	if (state == ONOFF_STATE_ON) {
    21fe:	2e02      	cmp	r6, #2
    2200:	d124      	bne.n	224c <onoff_request+0xac>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
    2202:	3301      	adds	r3, #1
    2204:	83e3      	strh	r3, [r4, #30]
	rv = state;
    2206:	4635      	mov	r5, r6
		notify = true;
    2208:	f04f 0801 	mov.w	r8, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    220c:	4648      	mov	r0, r9
    220e:	f005 fc4f 	bl	7ab0 <z_spin_unlock_valid>
    2212:	b968      	cbnz	r0, 2230 <onoff_request+0x90>
    2214:	4a26      	ldr	r2, [pc, #152]	; (22b0 <onoff_request+0x110>)
    2216:	492a      	ldr	r1, [pc, #168]	; (22c0 <onoff_request+0x120>)
    2218:	4827      	ldr	r0, [pc, #156]	; (22b8 <onoff_request+0x118>)
    221a:	23ac      	movs	r3, #172	; 0xac
    221c:	f006 fdc5 	bl	8daa <printk>
    2220:	4828      	ldr	r0, [pc, #160]	; (22c4 <onoff_request+0x124>)
    2222:	4649      	mov	r1, r9
    2224:	f006 fdc1 	bl	8daa <printk>
    2228:	4821      	ldr	r0, [pc, #132]	; (22b0 <onoff_request+0x110>)
    222a:	21ac      	movs	r1, #172	; 0xac
    222c:	f006 fce6 	bl	8bfc <assert_post_action>
	__asm__ volatile(
    2230:	f38a 8811 	msr	BASEPRI, sl
    2234:	f3bf 8f6f 	isb	sy
	if (start) {
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
    2238:	f1b8 0f00 	cmp.w	r8, #0
    223c:	d017      	beq.n	226e <onoff_request+0xce>
			notify_one(mgr, cli, state, 0);
    223e:	2300      	movs	r3, #0
    2240:	4632      	mov	r2, r6
    2242:	4639      	mov	r1, r7
    2244:	4620      	mov	r0, r4
    2246:	f006 fd76 	bl	8d36 <notify_one>
    224a:	e010      	b.n	226e <onoff_request+0xce>
	} else if ((state == ONOFF_STATE_OFF)
    224c:	0793      	lsls	r3, r2, #30
    224e:	d001      	beq.n	2254 <onoff_request+0xb4>
		   || (state == ONOFF_STATE_TO_ON)) {
    2250:	2e06      	cmp	r6, #6
    2252:	d10f      	bne.n	2274 <onoff_request+0xd4>
	parent->next = child;
    2254:	2300      	movs	r3, #0
    2256:	603b      	str	r3, [r7, #0]
Z_GENLIST_APPEND(slist, snode)
    2258:	6863      	ldr	r3, [r4, #4]
    225a:	b9f3      	cbnz	r3, 229a <onoff_request+0xfa>
	list->head = node;
    225c:	e9c4 7700 	strd	r7, r7, [r4]
	if (start) {
    2260:	4635      	mov	r5, r6
    2262:	b9fe      	cbnz	r6, 22a4 <onoff_request+0x104>
		process_event(mgr, EVT_RECHECK, key);
    2264:	4652      	mov	r2, sl
    2266:	2102      	movs	r1, #2
    2268:	4620      	mov	r0, r4
    226a:	f7ff fd6d 	bl	1d48 <process_event>
		}
	}

	return rv;
}
    226e:	4628      	mov	r0, r5
    2270:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	} else if (state == ONOFF_STATE_RESETTING) {
    2274:	2e05      	cmp	r6, #5
    2276:	d018      	beq.n	22aa <onoff_request+0x10a>
		__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
    2278:	2e01      	cmp	r6, #1
    227a:	d00b      	beq.n	2294 <onoff_request+0xf4>
    227c:	4912      	ldr	r1, [pc, #72]	; (22c8 <onoff_request+0x128>)
    227e:	480e      	ldr	r0, [pc, #56]	; (22b8 <onoff_request+0x118>)
    2280:	4a12      	ldr	r2, [pc, #72]	; (22cc <onoff_request+0x12c>)
    2282:	f240 13c9 	movw	r3, #457	; 0x1c9
    2286:	f006 fd90 	bl	8daa <printk>
    228a:	4810      	ldr	r0, [pc, #64]	; (22cc <onoff_request+0x12c>)
    228c:	f240 11c9 	movw	r1, #457	; 0x1c9
    2290:	f006 fcb4 	bl	8bfc <assert_post_action>
		rv = -EIO;
    2294:	f06f 0504 	mvn.w	r5, #4
    2298:	e004      	b.n	22a4 <onoff_request+0x104>
	parent->next = child;
    229a:	601f      	str	r7, [r3, #0]
	list->tail = node;
    229c:	6067      	str	r7, [r4, #4]
}
    229e:	e7df      	b.n	2260 <onoff_request+0xc0>
		rv = -EAGAIN;
    22a0:	f06f 050a 	mvn.w	r5, #10
    22a4:	f04f 0800 	mov.w	r8, #0
    22a8:	e7b0      	b.n	220c <onoff_request+0x6c>
		rv = -ENOTSUP;
    22aa:	f06f 0585 	mvn.w	r5, #133	; 0x85
    22ae:	e7f9      	b.n	22a4 <onoff_request+0x104>
    22b0:	00009d62 	.word	0x00009d62
    22b4:	00009db4 	.word	0x00009db4
    22b8:	00009c4f 	.word	0x00009c4f
    22bc:	00009dc9 	.word	0x00009dc9
    22c0:	00009d88 	.word	0x00009d88
    22c4:	00009d9f 	.word	0x00009d9f
    22c8:	00009d4c 	.word	0x00009d4c
    22cc:	00009cbf 	.word	0x00009cbf

000022d0 <pm_state_notify>:
/*
 * Function called to notify when the system is entering / exiting a
 * power state
 */
static inline void pm_state_notify(bool entering_state)
{
    22d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    22d4:	4605      	mov	r5, r0
	__asm__ volatile(
    22d6:	f04f 0320 	mov.w	r3, #32
    22da:	f3ef 8611 	mrs	r6, BASEPRI
    22de:	f383 8812 	msr	BASEPRI_MAX, r3
    22e2:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    22e6:	4823      	ldr	r0, [pc, #140]	; (2374 <pm_state_notify+0xa4>)
    22e8:	f005 fbd4 	bl	7a94 <z_spin_lock_valid>
    22ec:	b968      	cbnz	r0, 230a <pm_state_notify+0x3a>
    22ee:	4a22      	ldr	r2, [pc, #136]	; (2378 <pm_state_notify+0xa8>)
    22f0:	4922      	ldr	r1, [pc, #136]	; (237c <pm_state_notify+0xac>)
    22f2:	4823      	ldr	r0, [pc, #140]	; (2380 <pm_state_notify+0xb0>)
    22f4:	2381      	movs	r3, #129	; 0x81
    22f6:	f006 fd58 	bl	8daa <printk>
    22fa:	491e      	ldr	r1, [pc, #120]	; (2374 <pm_state_notify+0xa4>)
    22fc:	4821      	ldr	r0, [pc, #132]	; (2384 <pm_state_notify+0xb4>)
    22fe:	f006 fd54 	bl	8daa <printk>
    2302:	481d      	ldr	r0, [pc, #116]	; (2378 <pm_state_notify+0xa8>)
    2304:	2181      	movs	r1, #129	; 0x81
    2306:	f006 fc79 	bl	8bfc <assert_post_action>
	z_spin_lock_set_owner(l);
    230a:	481a      	ldr	r0, [pc, #104]	; (2374 <pm_state_notify+0xa4>)
    230c:	f005 fbe0 	bl	7ad0 <z_spin_lock_set_owner>
	struct pm_notifier *notifier;
	k_spinlock_key_t pm_notifier_key;
	void (*callback)(enum pm_state state);

	pm_notifier_key = k_spin_lock(&pm_notifier_lock);
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    2310:	4b1d      	ldr	r3, [pc, #116]	; (2388 <pm_state_notify+0xb8>)
    2312:	681c      	ldr	r4, [r3, #0]
    2314:	2c00      	cmp	r4, #0
    2316:	bf38      	it	cc
    2318:	2400      	movcc	r4, #0
    231a:	b19c      	cbz	r4, 2344 <pm_state_notify+0x74>
		} else {
			callback = notifier->state_exit;
		}

		if (callback) {
			callback(z_power_states[_current_cpu->id].state);
    231c:	4f1b      	ldr	r7, [pc, #108]	; (238c <pm_state_notify+0xbc>)
    231e:	f8df 8078 	ldr.w	r8, [pc, #120]	; 2398 <pm_state_notify+0xc8>
    2322:	f04f 090c 	mov.w	r9, #12
			callback = notifier->state_exit;
    2326:	e9d4 3201 	ldrd	r3, r2, [r4, #4]
    232a:	2d00      	cmp	r5, #0
    232c:	bf08      	it	eq
    232e:	4613      	moveq	r3, r2
		if (callback) {
    2330:	b12b      	cbz	r3, 233e <pm_state_notify+0x6e>
			callback(z_power_states[_current_cpu->id].state);
    2332:	f898 2014 	ldrb.w	r2, [r8, #20]
    2336:	fb09 f202 	mul.w	r2, r9, r2
    233a:	5cb8      	ldrb	r0, [r7, r2]
    233c:	4798      	blx	r3
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    233e:	6824      	ldr	r4, [r4, #0]
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    2340:	2c00      	cmp	r4, #0
    2342:	d1f0      	bne.n	2326 <pm_state_notify+0x56>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    2344:	480b      	ldr	r0, [pc, #44]	; (2374 <pm_state_notify+0xa4>)
    2346:	f005 fbb3 	bl	7ab0 <z_spin_unlock_valid>
    234a:	b968      	cbnz	r0, 2368 <pm_state_notify+0x98>
    234c:	4a0a      	ldr	r2, [pc, #40]	; (2378 <pm_state_notify+0xa8>)
    234e:	4910      	ldr	r1, [pc, #64]	; (2390 <pm_state_notify+0xc0>)
    2350:	480b      	ldr	r0, [pc, #44]	; (2380 <pm_state_notify+0xb0>)
    2352:	23ac      	movs	r3, #172	; 0xac
    2354:	f006 fd29 	bl	8daa <printk>
    2358:	4906      	ldr	r1, [pc, #24]	; (2374 <pm_state_notify+0xa4>)
    235a:	480e      	ldr	r0, [pc, #56]	; (2394 <pm_state_notify+0xc4>)
    235c:	f006 fd25 	bl	8daa <printk>
    2360:	4805      	ldr	r0, [pc, #20]	; (2378 <pm_state_notify+0xa8>)
    2362:	21ac      	movs	r1, #172	; 0xac
    2364:	f006 fc4a 	bl	8bfc <assert_post_action>
	__asm__ volatile(
    2368:	f386 8811 	msr	BASEPRI, r6
    236c:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}
    2370:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    2374:	20000b00 	.word	0x20000b00
    2378:	00009d62 	.word	0x00009d62
    237c:	00009db4 	.word	0x00009db4
    2380:	00009c4f 	.word	0x00009c4f
    2384:	00009dc9 	.word	0x00009dc9
    2388:	20000b04 	.word	0x20000b04
    238c:	20000b10 	.word	0x20000b10
    2390:	00009d88 	.word	0x00009d88
    2394:	00009d9f 	.word	0x00009d9f
    2398:	20000be8 	.word	0x20000be8

0000239c <atomic_test_and_set_bit.constprop.0>:
 *
 * @return true if the bit was set, false if it wasn't.
 */
static inline bool atomic_test_and_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    239c:	f000 031f 	and.w	r3, r0, #31
    23a0:	2201      	movs	r2, #1
    23a2:	409a      	lsls	r2, r3
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_or(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    23a4:	4b0a      	ldr	r3, [pc, #40]	; (23d0 <atomic_test_and_set_bit.constprop.0+0x34>)
    23a6:	f3bf 8f5b 	dmb	ish
	atomic_val_t old;

	old = atomic_or(ATOMIC_ELEM(target, bit), mask);
    23aa:	0940      	lsrs	r0, r0, #5
    23ac:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    23b0:	e850 3f00 	ldrex	r3, [r0]
    23b4:	ea43 0102 	orr.w	r1, r3, r2
    23b8:	e840 1c00 	strex	ip, r1, [r0]
    23bc:	f1bc 0f00 	cmp.w	ip, #0
    23c0:	d1f6      	bne.n	23b0 <atomic_test_and_set_bit.constprop.0+0x14>
    23c2:	f3bf 8f5b 	dmb	ish

	return (old & mask) != 0;
    23c6:	421a      	tst	r2, r3
}
    23c8:	bf14      	ite	ne
    23ca:	2001      	movne	r0, #1
    23cc:	2000      	moveq	r0, #0
    23ce:	4770      	bx	lr
    23d0:	20000b1c 	.word	0x20000b1c

000023d4 <pm_system_resume>:

void pm_system_resume(void)
{
    23d4:	b530      	push	{r4, r5, lr}
	uint8_t id = _current_cpu->id;
    23d6:	4b1d      	ldr	r3, [pc, #116]	; (244c <pm_system_resume+0x78>)
    23d8:	7d1d      	ldrb	r5, [r3, #20]
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    23da:	f3bf 8f5b 	dmb	ish
	atomic_val_t mask = ATOMIC_MASK(bit);
    23de:	f005 031f 	and.w	r3, r5, #31
    23e2:	2201      	movs	r2, #1
    23e4:	409a      	lsls	r2, r3
    23e6:	4b1a      	ldr	r3, [pc, #104]	; (2450 <pm_system_resume+0x7c>)
	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    23e8:	0969      	lsrs	r1, r5, #5
{
    23ea:	b085      	sub	sp, #20
    23ec:	43d0      	mvns	r0, r2
    23ee:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    23f2:	e853 1f00 	ldrex	r1, [r3]
    23f6:	ea01 0400 	and.w	r4, r1, r0
    23fa:	e843 4c00 	strex	ip, r4, [r3]
    23fe:	f1bc 0f00 	cmp.w	ip, #0
    2402:	d1f6      	bne.n	23f2 <pm_system_resume+0x1e>
    2404:	f3bf 8f5b 	dmb	ish
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
    2408:	4211      	tst	r1, r2
    240a:	d017      	beq.n	243c <pm_system_resume+0x68>
		exit_pos_ops(z_power_states[id]);
    240c:	4c11      	ldr	r4, [pc, #68]	; (2454 <pm_system_resume+0x80>)
    240e:	220c      	movs	r2, #12
    2410:	fb02 4205 	mla	r2, r2, r5, r4
    2414:	ca07      	ldmia	r2, {r0, r1, r2}
    2416:	ab01      	add	r3, sp, #4
    2418:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (pm_power_state_exit_post_ops != NULL) {
    241c:	4a0e      	ldr	r2, [pc, #56]	; (2458 <pm_system_resume+0x84>)
    241e:	b17a      	cbz	r2, 2440 <pm_system_resume+0x6c>
		pm_power_state_exit_post_ops(info);
    2420:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
    2424:	f006 fd34 	bl	8e90 <pm_power_state_exit_post_ops>
		pm_state_notify(false);
    2428:	2000      	movs	r0, #0
    242a:	f7ff ff51 	bl	22d0 <pm_state_notify>
		z_power_states[id] = (struct pm_state_info){PM_STATE_ACTIVE,
    242e:	230c      	movs	r3, #12
    2430:	436b      	muls	r3, r5
    2432:	2200      	movs	r2, #0
    2434:	18e1      	adds	r1, r4, r3
    2436:	50e2      	str	r2, [r4, r3]
    2438:	e9c1 2201 	strd	r2, r2, [r1, #4]
			0, 0};
	}
}
    243c:	b005      	add	sp, #20
    243e:	bd30      	pop	{r4, r5, pc}
    2440:	f382 8811 	msr	BASEPRI, r2
    2444:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    2448:	e7ee      	b.n	2428 <pm_system_resume+0x54>
    244a:	bf00      	nop
    244c:	20000be8 	.word	0x20000be8
    2450:	20000b0c 	.word	0x20000b0c
    2454:	20000b10 	.word	0x20000b10
    2458:	00008e91 	.word	0x00008e91

0000245c <pm_system_suspend>:

	return ret;
}

bool pm_system_suspend(int32_t ticks)
{
    245c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	bool ret = true;
	uint8_t id = _current_cpu->id;
    2460:	4b37      	ldr	r3, [pc, #220]	; (2540 <pm_system_suspend+0xe4>)
    2462:	f8df 80f4 	ldr.w	r8, [pc, #244]	; 2558 <pm_system_suspend+0xfc>
    2466:	7d1c      	ldrb	r4, [r3, #20]
{
    2468:	b088      	sub	sp, #32
    246a:	4607      	mov	r7, r0

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	if (!atomic_test_and_set_bit(z_power_states_forced, id)) {
    246c:	4620      	mov	r0, r4
    246e:	f7ff ff95 	bl	239c <atomic_test_and_set_bit.constprop.0>
    2472:	b960      	cbnz	r0, 248e <pm_system_suspend+0x32>
		z_power_states[id] = pm_policy_next_state(id, ticks);
    2474:	466e      	mov	r6, sp
    2476:	463a      	mov	r2, r7
    2478:	4621      	mov	r1, r4
    247a:	4630      	mov	r0, r6
    247c:	f006 fca2 	bl	8dc4 <pm_policy_next_state>
    2480:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
    2484:	250c      	movs	r5, #12
    2486:	fb05 8504 	mla	r5, r5, r4, r8
    248a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	}

	if (z_power_states[id].state == PM_STATE_ACTIVE) {
    248e:	230c      	movs	r3, #12
    2490:	4363      	muls	r3, r4
    2492:	eb08 0203 	add.w	r2, r8, r3
    2496:	f818 0003 	ldrb.w	r0, [r8, r3]
    249a:	0965      	lsrs	r5, r4, #5
    249c:	f004 061f 	and.w	r6, r4, #31
    24a0:	b3c8      	cbz	r0, 2516 <pm_system_suspend+0xba>
				   z_power_states[id].state);
		ret = false;
		goto end;
	}

	if (ticks != K_TICKS_FOREVER) {
    24a2:	1c7b      	adds	r3, r7, #1
    24a4:	d00f      	beq.n	24c6 <pm_system_suspend+0x6a>
			return (uint32_t)((t * to_hz + off) / from_hz);
    24a6:	f8d2 e008 	ldr.w	lr, [r2, #8]
    24aa:	4826      	ldr	r0, [pc, #152]	; (2544 <pm_system_suspend+0xe8>)
    24ac:	4a26      	ldr	r2, [pc, #152]	; (2548 <pm_system_suspend+0xec>)
    24ae:	f44f 4c00 	mov.w	ip, #32768	; 0x8000
    24b2:	2100      	movs	r1, #0
    24b4:	2300      	movs	r3, #0
    24b6:	fbec 010e 	umlal	r0, r1, ip, lr
    24ba:	f7fe fbf9 	bl	cb0 <__aeabi_uldivmod>
		/*
		 * We need to set the timer to interrupt a little bit early to
		 * accommodate the time required by the CPU to fully wake up.
		 */
		z_set_timeout_expiry(ticks -
    24be:	2101      	movs	r1, #1
    24c0:	1a38      	subs	r0, r7, r0
    24c2:	f005 fcc7 	bl	7e54 <z_set_timeout_expiry>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
    24c6:	f003 ff95 	bl	63f4 <k_sched_lock>
	pm_stats_start();
	/* Enter power state */
	pm_state_notify(true);
    24ca:	2001      	movs	r0, #1
    24cc:	f7ff ff00 	bl	22d0 <pm_state_notify>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    24d0:	f3bf 8f5b 	dmb	ish
    24d4:	4b1d      	ldr	r3, [pc, #116]	; (254c <pm_system_suspend+0xf0>)
 *
 * @return N/A
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    24d6:	2201      	movs	r2, #1
    24d8:	40b2      	lsls	r2, r6
    24da:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    24de:	e853 1f00 	ldrex	r1, [r3]
    24e2:	4311      	orrs	r1, r2
    24e4:	e843 1000 	strex	r0, r1, [r3]
    24e8:	2800      	cmp	r0, #0
    24ea:	d1f8      	bne.n	24de <pm_system_suspend+0x82>
    24ec:	f3bf 8f5b 	dmb	ish
	atomic_set_bit(z_post_ops_required, id);
	pm_state_set(z_power_states[id]);
    24f0:	230c      	movs	r3, #12
    24f2:	fb03 8404 	mla	r4, r3, r4, r8
    24f6:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
    24fa:	ab05      	add	r3, sp, #20
    24fc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (pm_power_state_set != NULL) {
    2500:	4a13      	ldr	r2, [pc, #76]	; (2550 <pm_system_suspend+0xf4>)
    2502:	b11a      	cbz	r2, 250c <pm_system_suspend+0xb0>
		pm_power_state_set(info);
    2504:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
    2508:	f006 fcaf 	bl	8e6a <pm_power_state_set>
	if (atomic_add(&z_cpus_active, 1) == 0) {
		pm_resume_devices();
	}
#endif
	pm_stats_update(z_power_states[id].state);
	pm_system_resume();
    250c:	f7ff ff62 	bl	23d4 <pm_system_resume>
	k_sched_unlock();
    2510:	f004 fcb4 	bl	6e7c <k_sched_unlock>
	bool ret = true;
    2514:	2001      	movs	r0, #1
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    2516:	4a0f      	ldr	r2, [pc, #60]	; (2554 <pm_system_suspend+0xf8>)
    2518:	f3bf 8f5b 	dmb	ish
	atomic_val_t mask = ATOMIC_MASK(bit);
    251c:	2301      	movs	r3, #1
    251e:	40b3      	lsls	r3, r6
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    2520:	43db      	mvns	r3, r3
    2522:	eb02 0585 	add.w	r5, r2, r5, lsl #2
    2526:	e855 2f00 	ldrex	r2, [r5]
    252a:	401a      	ands	r2, r3
    252c:	e845 2100 	strex	r1, r2, [r5]
    2530:	2900      	cmp	r1, #0
    2532:	d1f8      	bne.n	2526 <pm_system_suspend+0xca>
    2534:	f3bf 8f5b 	dmb	ish
				   z_power_states[id].state);

end:
	atomic_clear_bit(z_power_states_forced, id);
	return ret;
}
    2538:	b008      	add	sp, #32
    253a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    253e:	bf00      	nop
    2540:	20000be8 	.word	0x20000be8
    2544:	000f423f 	.word	0x000f423f
    2548:	000f4240 	.word	0x000f4240
    254c:	20000b0c 	.word	0x20000b0c
    2550:	00008e6b 	.word	0x00008e6b
    2554:	20000b1c 	.word	0x20000b1c
    2558:	20000b10 	.word	0x20000b10

0000255c <char_out>:

static int char_out(int c, void *ctx_p)
{
	struct out_context *ctx = ctx_p;

	ctx->count++;
    255c:	680b      	ldr	r3, [r1, #0]
    255e:	3301      	adds	r3, #1
    2560:	600b      	str	r3, [r1, #0]
	return _char_out(c);
    2562:	4b01      	ldr	r3, [pc, #4]	; (2568 <char_out+0xc>)
    2564:	681b      	ldr	r3, [r3, #0]
    2566:	4718      	bx	r3
    2568:	200000d0 	.word	0x200000d0

0000256c <__printk_hook_install>:
	_char_out = fn;
    256c:	4b01      	ldr	r3, [pc, #4]	; (2574 <__printk_hook_install+0x8>)
    256e:	6018      	str	r0, [r3, #0]
}
    2570:	4770      	bx	lr
    2572:	bf00      	nop
    2574:	200000d0 	.word	0x200000d0

00002578 <vprintk>:
#endif
	}
}
#else
void vprintk(const char *fmt, va_list ap)
{
    2578:	b507      	push	{r0, r1, r2, lr}
    257a:	460b      	mov	r3, r1
	struct out_context ctx = { 0 };
    257c:	2100      	movs	r1, #0
{
    257e:	4602      	mov	r2, r0
	struct out_context ctx = { 0 };
    2580:	9101      	str	r1, [sp, #4]
#ifdef CONFIG_PRINTK_SYNC
	k_spinlock_key_t key = k_spin_lock(&lock);
#endif

	cbvprintf(char_out, &ctx, fmt, ap);
    2582:	4803      	ldr	r0, [pc, #12]	; (2590 <vprintk+0x18>)
    2584:	a901      	add	r1, sp, #4
    2586:	f7fe ff25 	bl	13d4 <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
	k_spin_unlock(&lock, key);
#endif
}
    258a:	b003      	add	sp, #12
    258c:	f85d fb04 	ldr.w	pc, [sp], #4
    2590:	0000255d 	.word	0x0000255d

00002594 <sys_reboot>:
#include <sys/printk.h>

extern void sys_arch_reboot(int type);

FUNC_NORETURN void sys_reboot(int type)
{
    2594:	b508      	push	{r3, lr}
	__asm__ volatile(
    2596:	f04f 0220 	mov.w	r2, #32
    259a:	f3ef 8311 	mrs	r3, BASEPRI
    259e:	f382 8812 	msr	BASEPRI_MAX, r2
    25a2:	f3bf 8f6f 	isb	sy
	(void)irq_lock();
	sys_clock_disable();

	sys_arch_reboot(type);
    25a6:	f000 fca1 	bl	2eec <sys_arch_reboot>

	/* should never get here */
	printk("Failed to reboot: spinning endlessly...\n");
    25aa:	4803      	ldr	r0, [pc, #12]	; (25b8 <sys_reboot+0x24>)
    25ac:	f006 fbfd 	bl	8daa <printk>
 *
 * @return N/A
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
    25b0:	f000 f80a 	bl	25c8 <arch_cpu_idle>
    25b4:	e7fc      	b.n	25b0 <sys_reboot+0x1c>
    25b6:	bf00      	nop
    25b8:	00009de1 	.word	0x00009de1

000025bc <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    25bc:	4901      	ldr	r1, [pc, #4]	; (25c4 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    25be:	2210      	movs	r2, #16
	str	r2, [r1]
    25c0:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    25c2:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    25c4:	e000ed10 	.word	0xe000ed10

000025c8 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    25c8:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    25ca:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    25cc:	f380 8811 	msr	BASEPRI, r0
	isb
    25d0:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    25d4:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    25d8:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    25da:	b662      	cpsie	i
	isb
    25dc:	f3bf 8f6f 	isb	sy

	bx	lr
    25e0:	4770      	bx	lr
    25e2:	bf00      	nop

000025e4 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    25e4:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    25e6:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    25e8:	f381 8811 	msr	BASEPRI, r1

	wfe
    25ec:	bf20      	wfe

	msr	BASEPRI, r0
    25ee:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    25f2:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    25f4:	4770      	bx	lr
    25f6:	bf00      	nop

000025f8 <_isr_wrapper>:
 * @return N/A
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    25f8:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    25fa:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    25fc:	4a0b      	ldr	r2, [pc, #44]	; (262c <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    25fe:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
    2600:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    2602:	bf1e      	ittt	ne
	movne	r1, #0
    2604:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    2606:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
    2608:	f006 fef0 	blne	93ec <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    260c:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    260e:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    2612:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    2616:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    261a:	4905      	ldr	r1, [pc, #20]	; (2630 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    261c:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    261e:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    2620:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    2622:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    2626:	4903      	ldr	r1, [pc, #12]	; (2634 <_isr_wrapper+0x3c>)
	bx r1
    2628:	4708      	bx	r1
    262a:	0000      	.short	0x0000
	ldr r2, =_kernel
    262c:	20000be8 	.word	0x20000be8
	ldr r1, =_sw_isr_table
    2630:	00009654 	.word	0x00009654
	ldr r1, =z_arm_int_exit
    2634:	0000285d 	.word	0x0000285d

00002638 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    2638:	bf30      	wfi
    b z_SysNmiOnReset
    263a:	f7ff bffd 	b.w	2638 <z_SysNmiOnReset>
    263e:	bf00      	nop

00002640 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    2640:	4912      	ldr	r1, [pc, #72]	; (268c <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
    2642:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    2644:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    2648:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    264a:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    264e:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    2652:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    2654:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    2658:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    265c:	4f0c      	ldr	r7, [pc, #48]	; (2690 <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    265e:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    2662:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    2664:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    2666:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    2668:	6f90      	ldr	r0, [r2, #120]	; 0x78
    movs r3, #0
    266a:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    266c:	6793      	str	r3, [r2, #120]	; 0x78
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    266e:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
    2672:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
    2674:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
    2676:	f000 fae7 	bl	2c48 <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
    267a:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    267e:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    2682:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    2686:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    268a:	4770      	bx	lr
    ldr r1, =_kernel
    268c:	20000be8 	.word	0x20000be8
    ldr v4, =_SCS_ICSR
    2690:	e000ed04 	.word	0xe000ed04

00002694 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    2694:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    2698:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    269a:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    269e:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    26a2:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    26a4:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    26a8:	2902      	cmp	r1, #2
    beq _oops
    26aa:	d0ff      	beq.n	26ac <_oops>

000026ac <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    26ac:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    26ae:	f006 fb9a 	bl	8de6 <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    26b2:	bd01      	pop	{r0, pc}

000026b4 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    26b4:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    26b6:	2b00      	cmp	r3, #0
    26b8:	db08      	blt.n	26cc <arch_irq_enable+0x18>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    26ba:	2201      	movs	r2, #1
    26bc:	f000 001f 	and.w	r0, r0, #31
    26c0:	fa02 f000 	lsl.w	r0, r2, r0
    26c4:	095b      	lsrs	r3, r3, #5
    26c6:	4a02      	ldr	r2, [pc, #8]	; (26d0 <arch_irq_enable+0x1c>)
    26c8:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
    26cc:	4770      	bx	lr
    26ce:	bf00      	nop
    26d0:	e000e100 	.word	0xe000e100

000026d4 <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    26d4:	4b05      	ldr	r3, [pc, #20]	; (26ec <arch_irq_is_enabled+0x18>)
    26d6:	0942      	lsrs	r2, r0, #5
    26d8:	f000 001f 	and.w	r0, r0, #31
    26dc:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    26e0:	2301      	movs	r3, #1
    26e2:	fa03 f000 	lsl.w	r0, r3, r0
}
    26e6:	4010      	ands	r0, r2
    26e8:	4770      	bx	lr
    26ea:	bf00      	nop
    26ec:	e000e100 	.word	0xe000e100

000026f0 <z_arm_irq_priority_set>:
 * priority levels which are reserved.
 *
 * @return N/A
 */
void z_arm_irq_priority_set(unsigned int irq, unsigned int prio, uint32_t flags)
{
    26f0:	b570      	push	{r4, r5, r6, lr}
	 * via flags
	 */
	if (IS_ENABLED(CONFIG_ZERO_LATENCY_IRQS) && (flags & IRQ_ZERO_LATENCY)) {
		prio = _EXC_ZERO_LATENCY_IRQS_PRIO;
	} else {
		prio += _IRQ_PRIO_OFFSET;
    26f2:	1c4c      	adds	r4, r1, #1
	/* The last priority level is also used by PendSV exception, but
	 * allow other interrupts to use the same level, even if it ends up
	 * affecting performance (can still be useful on systems with a
	 * reduced set of priorities, like Cortex-M0/M0+).
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
    26f4:	2c07      	cmp	r4, #7
{
    26f6:	4605      	mov	r5, r0
    26f8:	460e      	mov	r6, r1
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
    26fa:	d90f      	bls.n	271c <z_arm_irq_priority_set+0x2c>
    26fc:	4a11      	ldr	r2, [pc, #68]	; (2744 <z_arm_irq_priority_set+0x54>)
    26fe:	4912      	ldr	r1, [pc, #72]	; (2748 <z_arm_irq_priority_set+0x58>)
    2700:	4812      	ldr	r0, [pc, #72]	; (274c <z_arm_irq_priority_set+0x5c>)
    2702:	2359      	movs	r3, #89	; 0x59
    2704:	f006 fb51 	bl	8daa <printk>
    2708:	4811      	ldr	r0, [pc, #68]	; (2750 <z_arm_irq_priority_set+0x60>)
    270a:	4631      	mov	r1, r6
    270c:	2307      	movs	r3, #7
    270e:	462a      	mov	r2, r5
    2710:	f006 fb4b 	bl	8daa <printk>
    2714:	480b      	ldr	r0, [pc, #44]	; (2744 <z_arm_irq_priority_set+0x54>)
    2716:	2159      	movs	r1, #89	; 0x59
    2718:	f006 fa70 	bl	8bfc <assert_post_action>
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    271c:	b26b      	sxtb	r3, r5
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    271e:	2b00      	cmp	r3, #0
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2720:	bfac      	ite	ge
    2722:	f103 4360 	addge.w	r3, r3, #3758096384	; 0xe0000000
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2726:	4b0b      	ldrlt	r3, [pc, #44]	; (2754 <z_arm_irq_priority_set+0x64>)
    2728:	ea4f 1444 	mov.w	r4, r4, lsl #5
    272c:	bfb8      	it	lt
    272e:	f005 050f 	andlt.w	r5, r5, #15
    2732:	b2e4      	uxtb	r4, r4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2734:	bfaa      	itet	ge
    2736:	f503 4361 	addge.w	r3, r3, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    273a:	555c      	strblt	r4, [r3, r5]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    273c:	f883 4300 	strbge.w	r4, [r3, #768]	; 0x300
}
    2740:	bd70      	pop	{r4, r5, r6, pc}
    2742:	bf00      	nop
    2744:	00009e0a 	.word	0x00009e0a
    2748:	00009e40 	.word	0x00009e40
    274c:	00009c4f 	.word	0x00009c4f
    2750:	00009e5b 	.word	0x00009e5b
    2754:	e000ed14 	.word	0xe000ed14

00002758 <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    2758:	4a0b      	ldr	r2, [pc, #44]	; (2788 <z_arm_prep_c+0x30>)
 * This routine prepares for the execution of and runs C code.
 *
 * @return N/A
 */
void z_arm_prep_c(void)
{
    275a:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    275c:	4b0b      	ldr	r3, [pc, #44]	; (278c <z_arm_prep_c+0x34>)
    275e:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    2762:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    2764:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2768:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    276c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    2770:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    2774:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    2778:	f003 f912 	bl	59a0 <z_bss_zero>
	z_data_copy();
    277c:	f006 f838 	bl	87f0 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    2780:	f000 f9f6 	bl	2b70 <z_arm_interrupt_init>
	z_cstart();
    2784:	f003 f916 	bl	59b4 <z_cstart>
    2788:	00000000 	.word	0x00000000
    278c:	e000ed00 	.word	0xe000ed00

00002790 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    2790:	4a09      	ldr	r2, [pc, #36]	; (27b8 <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
    2792:	490a      	ldr	r1, [pc, #40]	; (27bc <arch_swap+0x2c>)
	_current->arch.basepri = key;
    2794:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
    2796:	6809      	ldr	r1, [r1, #0]
    2798:	67d9      	str	r1, [r3, #124]	; 0x7c

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    279a:	4909      	ldr	r1, [pc, #36]	; (27c0 <arch_swap+0x30>)
	_current->arch.basepri = key;
    279c:	6798      	str	r0, [r3, #120]	; 0x78
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    279e:	684b      	ldr	r3, [r1, #4]
    27a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    27a4:	604b      	str	r3, [r1, #4]
	__asm__ volatile(
    27a6:	2300      	movs	r3, #0
    27a8:	f383 8811 	msr	BASEPRI, r3
    27ac:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    27b0:	6893      	ldr	r3, [r2, #8]
}
    27b2:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
    27b4:	4770      	bx	lr
    27b6:	bf00      	nop
    27b8:	20000be8 	.word	0x20000be8
    27bc:	00009980 	.word	0x00009980
    27c0:	e000ed00 	.word	0xe000ed00

000027c4 <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
    27c4:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    27c8:	9b00      	ldr	r3, [sp, #0]
    27ca:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->pc &= 0xfffffffe;
    27ce:	490a      	ldr	r1, [pc, #40]	; (27f8 <arch_new_thread+0x34>)
	iframe->a3 = (uint32_t)p2;
    27d0:	9b01      	ldr	r3, [sp, #4]
    27d2:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    27d6:	9b02      	ldr	r3, [sp, #8]
    27d8:	f842 3c14 	str.w	r3, [r2, #-20]
	iframe->pc &= 0xfffffffe;
    27dc:	f021 0101 	bic.w	r1, r1, #1

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    27e0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    27e4:	f842 3c04 	str.w	r3, [r2, #-4]
	iframe->pc &= 0xfffffffe;
    27e8:	f842 1c08 	str.w	r1, [r2, #-8]
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
    27ec:	2300      	movs	r3, #0
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    27ee:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
    27f0:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    27f2:	6783      	str	r3, [r0, #120]	; 0x78
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    27f4:	4770      	bx	lr
    27f6:	bf00      	nop
    27f8:	00008dcf 	.word	0x00008dcf

000027fc <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
    27fc:	4a0b      	ldr	r2, [pc, #44]	; (282c <z_check_thread_stack_fail+0x30>)
{
    27fe:	4603      	mov	r3, r0
	const struct k_thread *thread = _current;
    2800:	6890      	ldr	r0, [r2, #8]

	if (thread == NULL) {
    2802:	b190      	cbz	r0, 282a <z_check_thread_stack_fail+0x2e>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    2804:	f113 0f16 	cmn.w	r3, #22
    2808:	6e80      	ldr	r0, [r0, #104]	; 0x68
    280a:	d005      	beq.n	2818 <z_check_thread_stack_fail+0x1c>
    280c:	f1a0 0220 	sub.w	r2, r0, #32
    2810:	429a      	cmp	r2, r3
    2812:	d806      	bhi.n	2822 <z_check_thread_stack_fail+0x26>
    2814:	4283      	cmp	r3, r0
    2816:	d204      	bcs.n	2822 <z_check_thread_stack_fail+0x26>
    2818:	4281      	cmp	r1, r0
    281a:	bf2c      	ite	cs
    281c:	2100      	movcs	r1, #0
    281e:	2101      	movcc	r1, #1
    2820:	e000      	b.n	2824 <z_check_thread_stack_fail+0x28>
    2822:	2100      	movs	r1, #0
    2824:	2900      	cmp	r1, #0
		return (uint32_t)Z_THREAD_STACK_BUFFER(z_main_stack);
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
    2826:	bf08      	it	eq
    2828:	2000      	moveq	r0, #0
}
    282a:	4770      	bx	lr
    282c:	20000be8 	.word	0x20000be8

00002830 <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
    2830:	b508      	push	{r3, lr}
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    2832:	4b09      	ldr	r3, [pc, #36]	; (2858 <arch_switch_to_main_thread+0x28>)
    2834:	6098      	str	r0, [r3, #8]
{
    2836:	460d      	mov	r5, r1
    2838:	4614      	mov	r4, r2
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
    283a:	f000 fa05 	bl	2c48 <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    283e:	4620      	mov	r0, r4
    2840:	f385 8809 	msr	PSP, r5
    2844:	2100      	movs	r1, #0
    2846:	b663      	cpsie	if
    2848:	f381 8811 	msr	BASEPRI, r1
    284c:	f3bf 8f6f 	isb	sy
    2850:	2200      	movs	r2, #0
    2852:	2300      	movs	r3, #0
    2854:	f006 fabb 	bl	8dce <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    2858:	20000be8 	.word	0x20000be8

0000285c <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    285c:	4b04      	ldr	r3, [pc, #16]	; (2870 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    285e:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    2860:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
    2862:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    2864:	d003      	beq.n	286e <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    2866:	4903      	ldr	r1, [pc, #12]	; (2874 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    2868:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    286c:	600a      	str	r2, [r1, #0]

0000286e <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    286e:	4770      	bx	lr
	ldr r3, =_kernel
    2870:	20000be8 	.word	0x20000be8
	ldr r1, =_SCS_ICSR
    2874:	e000ed04 	.word	0xe000ed04

00002878 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    2878:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    287c:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    2880:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    2882:	4672      	mov	r2, lr
	bl z_arm_fault
    2884:	f000 f8ae 	bl	29e4 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    2888:	bd01      	pop	{r0, pc}
    288a:	bf00      	nop

0000288c <__start>:
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    288c:	2000      	movs	r0, #0
    msr CONTROL, r0
    288e:	f380 8814 	msr	CONTROL, r0
    isb
    2892:	f3bf 8f6f 	isb	sy
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    2896:	f006 fe4b 	bl	9530 <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    289a:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    289c:	490d      	ldr	r1, [pc, #52]	; (28d4 <__start+0x48>)
    str r0, [r1]
    289e:	6008      	str	r0, [r1, #0]
    dsb
    28a0:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    28a4:	480c      	ldr	r0, [pc, #48]	; (28d8 <__start+0x4c>)
    msr msp, r0
    28a6:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    28aa:	f000 f97d 	bl	2ba8 <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    28ae:	2020      	movs	r0, #32
    msr BASEPRI, r0
    28b0:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    28b4:	4809      	ldr	r0, [pc, #36]	; (28dc <__start+0x50>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    28b6:	f44f 6102 	mov.w	r1, #2080	; 0x820
    adds r0, r0, r1
    28ba:	1840      	adds	r0, r0, r1
    msr PSP, r0
    28bc:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    28c0:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    28c4:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    28c6:	4308      	orrs	r0, r1
    msr CONTROL, r0
    28c8:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    28cc:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    28d0:	f7ff ff42 	bl	2758 <z_arm_prep_c>
    ldr r1, =_SCS_MPU_CTRL
    28d4:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    28d8:	20001e80 	.word	0x20001e80
    ldr r0, =z_interrupt_stacks
    28dc:	20002000 	.word	0x20002000

000028e0 <mem_manage_fault>:
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    28e0:	4b23      	ldr	r3, [pc, #140]	; (2970 <mem_manage_fault+0x90>)
{
    28e2:	b570      	push	{r4, r5, r6, lr}
    28e4:	4615      	mov	r5, r2
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    28e6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    28e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    28ea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
{
    28ec:	4604      	mov	r4, r0
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    28ee:	0790      	lsls	r0, r2, #30
    28f0:	d51a      	bpl.n	2928 <mem_manage_fault+0x48>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		uint32_t temp = SCB->MMFAR;
    28f2:	6b58      	ldr	r0, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    28f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    28f6:	0612      	lsls	r2, r2, #24
    28f8:	d516      	bpl.n	2928 <mem_manage_fault+0x48>
			mmfar = temp;
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault != 0) {
    28fa:	b119      	cbz	r1, 2904 <mem_manage_fault+0x24>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    28fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    28fe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    2902:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    2904:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Instruction Access Violation");
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    2906:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	 * crossed into an area beyond the thread stack.]
	 *
	 * Data Access Violation errors may or may not be caused by
	 * thread stack overflows.
	 */
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    2908:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    290a:	06d6      	lsls	r6, r2, #27
    290c:	d40f      	bmi.n	292e <mem_manage_fault+0x4e>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    290e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    2910:	0799      	lsls	r1, r3, #30
    2912:	d40c      	bmi.n	292e <mem_manage_fault+0x4e>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    2914:	2400      	movs	r4, #0
		"without stack guard, user-mode or null-pointer detection\n");
#endif /* CONFIG_MPU_STACK_GUARD || CONFIG_USERSPACE */
	}

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    2916:	4a16      	ldr	r2, [pc, #88]	; (2970 <mem_manage_fault+0x90>)
    2918:	6a93      	ldr	r3, [r2, #40]	; 0x28
    291a:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    291e:	6293      	str	r3, [r2, #40]	; 0x28

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf, true);
    2920:	2300      	movs	r3, #0
    2922:	702b      	strb	r3, [r5, #0]

	return reason;
}
    2924:	4620      	mov	r0, r4
    2926:	bd70      	pop	{r4, r5, r6, pc}
	uint32_t mmfar = -EINVAL;
    2928:	f06f 0015 	mvn.w	r0, #21
    292c:	e7ea      	b.n	2904 <mem_manage_fault+0x24>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
    292e:	4e10      	ldr	r6, [pc, #64]	; (2970 <mem_manage_fault+0x90>)
    2930:	6873      	ldr	r3, [r6, #4]
    2932:	051a      	lsls	r2, r3, #20
    2934:	d5ee      	bpl.n	2914 <mem_manage_fault+0x34>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
    2936:	4621      	mov	r1, r4
    2938:	f7ff ff60 	bl	27fc <z_check_thread_stack_fail>
			if (min_stack_ptr) {
    293c:	4604      	mov	r4, r0
    293e:	b118      	cbz	r0, 2948 <mem_manage_fault+0x68>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
    2940:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
    2944:	2402      	movs	r4, #2
    2946:	e7e6      	b.n	2916 <mem_manage_fault+0x36>
				__ASSERT(!(SCB->CFSR & SCB_CFSR_MSTKERR_Msk),
    2948:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    294a:	06db      	lsls	r3, r3, #27
    294c:	d5e2      	bpl.n	2914 <mem_manage_fault+0x34>
    294e:	4a09      	ldr	r2, [pc, #36]	; (2974 <mem_manage_fault+0x94>)
    2950:	4909      	ldr	r1, [pc, #36]	; (2978 <mem_manage_fault+0x98>)
    2952:	480a      	ldr	r0, [pc, #40]	; (297c <mem_manage_fault+0x9c>)
    2954:	f240 1349 	movw	r3, #329	; 0x149
    2958:	f006 fa27 	bl	8daa <printk>
    295c:	4808      	ldr	r0, [pc, #32]	; (2980 <mem_manage_fault+0xa0>)
    295e:	f006 fa24 	bl	8daa <printk>
    2962:	4804      	ldr	r0, [pc, #16]	; (2974 <mem_manage_fault+0x94>)
    2964:	f240 1149 	movw	r1, #329	; 0x149
    2968:	f006 f948 	bl	8bfc <assert_post_action>
    296c:	e7d3      	b.n	2916 <mem_manage_fault+0x36>
    296e:	bf00      	nop
    2970:	e000ed00 	.word	0xe000ed00
    2974:	00009e9b 	.word	0x00009e9b
    2978:	00009ed5 	.word	0x00009ed5
    297c:	00009c4f 	.word	0x00009c4f
    2980:	00009f1f 	.word	0x00009f1f

00002984 <bus_fault.isra.0>:
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    2984:	4b0d      	ldr	r3, [pc, #52]	; (29bc <bus_fault.isra.0+0x38>)
    2986:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    2988:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    298a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    298c:	0592      	lsls	r2, r2, #22
    298e:	d508      	bpl.n	29a2 <bus_fault.isra.0+0x1e>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    2990:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    2992:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2994:	0412      	lsls	r2, r2, #16
    2996:	d504      	bpl.n	29a2 <bus_fault.isra.0+0x1e>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault != 0) {
    2998:	b118      	cbz	r0, 29a2 <bus_fault.isra.0+0x1e>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    299a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    299c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    29a0:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    29a2:	4b06      	ldr	r3, [pc, #24]	; (29bc <bus_fault.isra.0+0x38>)
    29a4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    29a6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    29a8:	05d2      	lsls	r2, r2, #23
		PR_FAULT_INFO("  Instruction bus error");
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    29aa:	bf58      	it	pl
    29ac:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    29ae:	6a9a      	ldr	r2, [r3, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
    29b0:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    29b2:	f442 427f 	orr.w	r2, r2, #65280	; 0xff00
    29b6:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    29b8:	7008      	strb	r0, [r1, #0]

	return reason;
}
    29ba:	4770      	bx	lr
    29bc:	e000ed00 	.word	0xe000ed00

000029c0 <usage_fault.isra.0>:
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    29c0:	4b07      	ldr	r3, [pc, #28]	; (29e0 <usage_fault.isra.0+0x20>)
    29c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Division by zero");
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    29c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    29c6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  No coprocessor instructions");
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    29c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    29ca:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal use of the EPSR");
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    29cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    29ce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    29d0:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    29d4:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    29d8:	629a      	str	r2, [r3, #40]	; 0x28

	return reason;
}
    29da:	2000      	movs	r0, #0
    29dc:	4770      	bx	lr
    29de:	bf00      	nop
    29e0:	e000ed00 	.word	0xe000ed00

000029e4 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    29e4:	b570      	push	{r4, r5, r6, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    29e6:	4b54      	ldr	r3, [pc, #336]	; (2b38 <z_arm_fault+0x154>)
    29e8:	685c      	ldr	r4, [r3, #4]
{
    29ea:	b08a      	sub	sp, #40	; 0x28
    29ec:	460d      	mov	r5, r1
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    29ee:	f3c4 0408 	ubfx	r4, r4, #0, #9
    29f2:	2600      	movs	r6, #0
    29f4:	f386 8811 	msr	BASEPRI, r6
    29f8:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    29fc:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
    2a00:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
    2a04:	d108      	bne.n	2a18 <z_arm_fault+0x34>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    2a06:	f002 030c 	and.w	r3, r2, #12
    2a0a:	2b08      	cmp	r3, #8
    2a0c:	d004      	beq.n	2a18 <z_arm_fault+0x34>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    2a0e:	0712      	lsls	r2, r2, #28
			ptr_esf = (z_arch_esf_t *)msp;
    2a10:	bf5c      	itt	pl
    2a12:	4605      	movpl	r5, r0
			*nested_exc = true;
    2a14:	2601      	movpl	r6, #1

	/* Retrieve the Exception Stack Frame (ESF) to be supplied
	 * as argument to the remainder of the fault handling process.
	 */
	 esf = get_esf(msp, psp, exc_return, &nested_exc);
	__ASSERT(esf != NULL,
    2a16:	b97d      	cbnz	r5, 2a38 <z_arm_fault+0x54>
    2a18:	4a48      	ldr	r2, [pc, #288]	; (2b3c <z_arm_fault+0x158>)
    2a1a:	4949      	ldr	r1, [pc, #292]	; (2b40 <z_arm_fault+0x15c>)
    2a1c:	4849      	ldr	r0, [pc, #292]	; (2b44 <z_arm_fault+0x160>)
    2a1e:	f240 33f2 	movw	r3, #1010	; 0x3f2
    2a22:	f006 f9c2 	bl	8daa <printk>
    2a26:	4848      	ldr	r0, [pc, #288]	; (2b48 <z_arm_fault+0x164>)
    2a28:	f006 f9bf 	bl	8daa <printk>
    2a2c:	4843      	ldr	r0, [pc, #268]	; (2b3c <z_arm_fault+0x158>)
    2a2e:	f240 31f2 	movw	r1, #1010	; 0x3f2
    2a32:	f006 f8e3 	bl	8bfc <assert_post_action>
    2a36:	2500      	movs	r5, #0
	*recoverable = false;
    2a38:	2300      	movs	r3, #0
    2a3a:	f88d 3007 	strb.w	r3, [sp, #7]
	switch (fault) {
    2a3e:	1ee3      	subs	r3, r4, #3
    2a40:	2b03      	cmp	r3, #3
    2a42:	d872      	bhi.n	2b2a <z_arm_fault+0x146>
    2a44:	e8df f003 	tbb	[pc, r3]
    2a48:	496d6902 	.word	0x496d6902
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    2a4c:	4b3a      	ldr	r3, [pc, #232]	; (2b38 <z_arm_fault+0x154>)
    2a4e:	6adc      	ldr	r4, [r3, #44]	; 0x2c
    2a50:	f014 0402 	ands.w	r4, r4, #2
    2a54:	d169      	bne.n	2b2a <z_arm_fault+0x146>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    2a56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    2a58:	2a00      	cmp	r2, #0
    2a5a:	db18      	blt.n	2a8e <z_arm_fault+0xaa>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    2a5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    2a5e:	005b      	lsls	r3, r3, #1
    2a60:	d54e      	bpl.n	2b00 <z_arm_fault+0x11c>
	uint16_t fault_insn = *(ret_addr - 1);
    2a62:	69ab      	ldr	r3, [r5, #24]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    2a64:	f833 2c02 	ldrh.w	r2, [r3, #-2]
    2a68:	f64d 7302 	movw	r3, #57090	; 0xdf02
    2a6c:	429a      	cmp	r2, r3
    2a6e:	d00d      	beq.n	2a8c <z_arm_fault+0xa8>
		} else if (SCB_MMFSR != 0) {
    2a70:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    2a74:	f603 6326 	addw	r3, r3, #3622	; 0xe26
    2a78:	781b      	ldrb	r3, [r3, #0]
    2a7a:	b30b      	cbz	r3, 2ac0 <z_arm_fault+0xdc>
			reason = mem_manage_fault(esf, 1, recoverable);
    2a7c:	f10d 0207 	add.w	r2, sp, #7
    2a80:	2101      	movs	r1, #1
		reason = mem_manage_fault(esf, 0, recoverable);
    2a82:	4628      	mov	r0, r5
    2a84:	f7ff ff2c 	bl	28e0 <mem_manage_fault>
		reason = usage_fault(esf);
    2a88:	4604      	mov	r4, r0
		break;
    2a8a:	e000      	b.n	2a8e <z_arm_fault+0xaa>
			reason = esf->basic.r0;
    2a8c:	682c      	ldr	r4, [r5, #0]
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    2a8e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    2a92:	b99b      	cbnz	r3, 2abc <z_arm_fault+0xd8>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    2a94:	2220      	movs	r2, #32
    2a96:	4629      	mov	r1, r5
    2a98:	a802      	add	r0, sp, #8
    2a9a:	f006 f9d2 	bl	8e42 <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    2a9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2aa0:	2e00      	cmp	r6, #0
    2aa2:	d044      	beq.n	2b2e <z_arm_fault+0x14a>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    2aa4:	f3c3 0208 	ubfx	r2, r3, #0, #9
    2aa8:	b922      	cbnz	r2, 2ab4 <z_arm_fault+0xd0>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    2aaa:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    2aae:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    2ab2:	9309      	str	r3, [sp, #36]	; 0x24
	}

	z_arm_fatal_error(reason, &esf_copy);
    2ab4:	a902      	add	r1, sp, #8
    2ab6:	4620      	mov	r0, r4
    2ab8:	f006 f993 	bl	8de2 <z_arm_fatal_error>
}
    2abc:	b00a      	add	sp, #40	; 0x28
    2abe:	bd70      	pop	{r4, r5, r6, pc}
		} else if (SCB_BFSR != 0) {
    2ac0:	4b22      	ldr	r3, [pc, #136]	; (2b4c <z_arm_fault+0x168>)
    2ac2:	781b      	ldrb	r3, [r3, #0]
    2ac4:	b12b      	cbz	r3, 2ad2 <z_arm_fault+0xee>
			reason = bus_fault(esf, 1, recoverable);
    2ac6:	f10d 0107 	add.w	r1, sp, #7
    2aca:	2001      	movs	r0, #1
		reason = bus_fault(esf, 0, recoverable);
    2acc:	f7ff ff5a 	bl	2984 <bus_fault.isra.0>
    2ad0:	e7da      	b.n	2a88 <z_arm_fault+0xa4>
		} else if (SCB_UFSR != 0) {
    2ad2:	4b1f      	ldr	r3, [pc, #124]	; (2b50 <z_arm_fault+0x16c>)
    2ad4:	881b      	ldrh	r3, [r3, #0]
    2ad6:	b29b      	uxth	r3, r3
    2ad8:	b113      	cbz	r3, 2ae0 <z_arm_fault+0xfc>
		reason = usage_fault(esf);
    2ada:	f7ff ff71 	bl	29c0 <usage_fault.isra.0>
    2ade:	e7d3      	b.n	2a88 <z_arm_fault+0xa4>
			__ASSERT(0,
    2ae0:	491c      	ldr	r1, [pc, #112]	; (2b54 <z_arm_fault+0x170>)
    2ae2:	4a16      	ldr	r2, [pc, #88]	; (2b3c <z_arm_fault+0x158>)
    2ae4:	4817      	ldr	r0, [pc, #92]	; (2b44 <z_arm_fault+0x160>)
    2ae6:	f240 23c3 	movw	r3, #707	; 0x2c3
    2aea:	f006 f95e 	bl	8daa <printk>
    2aee:	481a      	ldr	r0, [pc, #104]	; (2b58 <z_arm_fault+0x174>)
    2af0:	f006 f95b 	bl	8daa <printk>
    2af4:	f240 21c3 	movw	r1, #707	; 0x2c3
		__ASSERT(0,
    2af8:	4810      	ldr	r0, [pc, #64]	; (2b3c <z_arm_fault+0x158>)
    2afa:	f006 f87f 	bl	8bfc <assert_post_action>
    2afe:	e7c6      	b.n	2a8e <z_arm_fault+0xaa>
    2b00:	4914      	ldr	r1, [pc, #80]	; (2b54 <z_arm_fault+0x170>)
    2b02:	4a0e      	ldr	r2, [pc, #56]	; (2b3c <z_arm_fault+0x158>)
    2b04:	480f      	ldr	r0, [pc, #60]	; (2b44 <z_arm_fault+0x160>)
    2b06:	f240 23c7 	movw	r3, #711	; 0x2c7
    2b0a:	f006 f94e 	bl	8daa <printk>
    2b0e:	4813      	ldr	r0, [pc, #76]	; (2b5c <z_arm_fault+0x178>)
    2b10:	f006 f94b 	bl	8daa <printk>
    2b14:	f240 21c7 	movw	r1, #711	; 0x2c7
    2b18:	e7ee      	b.n	2af8 <z_arm_fault+0x114>
		reason = mem_manage_fault(esf, 0, recoverable);
    2b1a:	f10d 0207 	add.w	r2, sp, #7
    2b1e:	2100      	movs	r1, #0
    2b20:	e7af      	b.n	2a82 <z_arm_fault+0x9e>
		reason = bus_fault(esf, 0, recoverable);
    2b22:	f10d 0107 	add.w	r1, sp, #7
    2b26:	2000      	movs	r0, #0
    2b28:	e7d0      	b.n	2acc <z_arm_fault+0xe8>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    2b2a:	2400      	movs	r4, #0
    2b2c:	e7af      	b.n	2a8e <z_arm_fault+0xaa>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    2b2e:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    2b32:	f023 0301 	bic.w	r3, r3, #1
    2b36:	e7bc      	b.n	2ab2 <z_arm_fault+0xce>
    2b38:	e000ed00 	.word	0xe000ed00
    2b3c:	00009e9b 	.word	0x00009e9b
    2b40:	00009f42 	.word	0x00009f42
    2b44:	00009c4f 	.word	0x00009c4f
    2b48:	00009f55 	.word	0x00009f55
    2b4c:	e000ed29 	.word	0xe000ed29
    2b50:	e000ed2a 	.word	0xe000ed2a
    2b54:	0000a435 	.word	0x0000a435
    2b58:	00009f93 	.word	0x00009f93
    2b5c:	00009fb7 	.word	0x00009fb7

00002b60 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    2b60:	4a02      	ldr	r2, [pc, #8]	; (2b6c <z_arm_fault_init+0xc>)
    2b62:	6953      	ldr	r3, [r2, #20]
    2b64:	f043 0310 	orr.w	r3, r3, #16
    2b68:	6153      	str	r3, [r2, #20]
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
    2b6a:	4770      	bx	lr
    2b6c:	e000ed00 	.word	0xe000ed00

00002b70 <z_arm_interrupt_init>:
    2b70:	4804      	ldr	r0, [pc, #16]	; (2b84 <z_arm_interrupt_init+0x14>)
 * @return N/A
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    2b72:	2300      	movs	r3, #0
    2b74:	2120      	movs	r1, #32
    2b76:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    2b78:	3301      	adds	r3, #1
    2b7a:	2b30      	cmp	r3, #48	; 0x30
    2b7c:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    2b80:	d1f9      	bne.n	2b76 <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    2b82:	4770      	bx	lr
    2b84:	e000e100 	.word	0xe000e100

00002b88 <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    2b88:	4a06      	ldr	r2, [pc, #24]	; (2ba4 <z_arm_clear_arm_mpu_config+0x1c>)
    2b8a:	6811      	ldr	r1, [r2, #0]

	for (i = 0; i < num_regions; i++) {
    2b8c:	2300      	movs	r3, #0
	int num_regions =
    2b8e:	f3c1 2107 	ubfx	r1, r1, #8, #8
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
  MPU->RASR = 0U;
    2b92:	4618      	mov	r0, r3
	for (i = 0; i < num_regions; i++) {
    2b94:	428b      	cmp	r3, r1
    2b96:	d100      	bne.n	2b9a <z_arm_clear_arm_mpu_config+0x12>
		ARM_MPU_ClrRegion(i);
	}
}
    2b98:	4770      	bx	lr
  MPU->RNR = rnr;
    2b9a:	6093      	str	r3, [r2, #8]
  MPU->RASR = 0U;
    2b9c:	6110      	str	r0, [r2, #16]
	for (i = 0; i < num_regions; i++) {
    2b9e:	3301      	adds	r3, #1
    2ba0:	e7f8      	b.n	2b94 <z_arm_clear_arm_mpu_config+0xc>
    2ba2:	bf00      	nop
    2ba4:	e000ed90 	.word	0xe000ed90

00002ba8 <z_arm_init_arch_hw_at_boot>:
 * components and core registers.
 *
 * @return N/A
 */
void z_arm_init_arch_hw_at_boot(void)
{
    2ba8:	b508      	push	{r3, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    2baa:	b672      	cpsid	i
  \details Assigns the given value to the Fault Mask register.
  \param [in]    faultMask  Fault Mask value to set
 */
__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    2bac:	2300      	movs	r3, #0
    2bae:	f383 8813 	msr	FAULTMASK, r3

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    2bb2:	f7ff ffe9 	bl	2b88 <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
		NVIC->ICER[i] = 0xFFFFFFFF;
    2bb6:	4b14      	ldr	r3, [pc, #80]	; (2c08 <z_arm_init_arch_hw_at_boot+0x60>)
    2bb8:	f04f 32ff 	mov.w	r2, #4294967295
    2bbc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    2bc0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    2bc4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    2bc8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    2bcc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    2bd0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    2bd4:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    2bd8:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
		NVIC->ICPR[i] = 0xFFFFFFFF;
    2bdc:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    2be0:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    2be4:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    2be8:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    2bec:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    2bf0:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
    2bf4:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
    2bf8:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
  __ASM volatile ("cpsie i" : : : "memory");
    2bfc:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    2bfe:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2c02:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    2c06:	bd08      	pop	{r3, pc}
    2c08:	e000e100 	.word	0xe000e100

00002c0c <z_impl_k_thread_abort>:
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
    2c0c:	4b06      	ldr	r3, [pc, #24]	; (2c28 <z_impl_k_thread_abort+0x1c>)
    2c0e:	689b      	ldr	r3, [r3, #8]
    2c10:	4283      	cmp	r3, r0
    2c12:	d107      	bne.n	2c24 <z_impl_k_thread_abort+0x18>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    2c14:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    2c18:	b123      	cbz	r3, 2c24 <z_impl_k_thread_abort+0x18>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    2c1a:	4a04      	ldr	r2, [pc, #16]	; (2c2c <z_impl_k_thread_abort+0x20>)
    2c1c:	6853      	ldr	r3, [r2, #4]
    2c1e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    2c22:	6053      	str	r3, [r2, #4]
		}
	}

	z_thread_abort(thread);
    2c24:	f004 bbee 	b.w	7404 <z_thread_abort>
    2c28:	20000be8 	.word	0x20000be8
    2c2c:	e000ed00 	.word	0xe000ed00

00002c30 <z_arm_configure_static_mpu_regions>:
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    2c30:	4b02      	ldr	r3, [pc, #8]	; (2c3c <z_arm_configure_static_mpu_regions+0xc>)
    2c32:	4a03      	ldr	r2, [pc, #12]	; (2c40 <z_arm_configure_static_mpu_regions+0x10>)
    2c34:	4803      	ldr	r0, [pc, #12]	; (2c44 <z_arm_configure_static_mpu_regions+0x14>)
    2c36:	2101      	movs	r1, #1
    2c38:	f000 b868 	b.w	2d0c <arm_core_mpu_configure_static_mpu_regions>
    2c3c:	20040000 	.word	0x20040000
    2c40:	20000000 	.word	0x20000000
    2c44:	00009834 	.word	0x00009834

00002c48 <z_arm_configure_dynamic_mpu_regions>:
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
    2c48:	6e82      	ldr	r2, [r0, #104]	; 0x68
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
    2c4a:	4b05      	ldr	r3, [pc, #20]	; (2c60 <z_arm_configure_dynamic_mpu_regions+0x18>)
		guard_start = thread->stack_info.start - guard_size;
    2c4c:	3a20      	subs	r2, #32
	dynamic_regions[region_num].start = guard_start;
    2c4e:	601a      	str	r2, [r3, #0]
	dynamic_regions[region_num].size = guard_size;
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
    2c50:	4a04      	ldr	r2, [pc, #16]	; (2c64 <z_arm_configure_dynamic_mpu_regions+0x1c>)
    2c52:	2120      	movs	r1, #32
    2c54:	e9c3 1201 	strd	r1, r2, [r3, #4]

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
    2c58:	4618      	mov	r0, r3
    2c5a:	2101      	movs	r1, #1
    2c5c:	f000 b87e 	b.w	2d5c <arm_core_mpu_configure_dynamic_mpu_regions>
    2c60:	20000b20 	.word	0x20000b20
    2c64:	150b0000 	.word	0x150b0000

00002c68 <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
    2c68:	b5f0      	push	{r4, r5, r6, r7, lr}
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
    2c6a:	4f1e      	ldr	r7, [pc, #120]	; (2ce4 <mpu_configure_regions+0x7c>)
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
    2c6c:	2600      	movs	r6, #0
    2c6e:	428e      	cmp	r6, r1
    2c70:	db01      	blt.n	2c76 <mpu_configure_regions+0xe>
		/* Increment number of programmed MPU indices. */
		reg_index++;
	}

	return reg_index;
}
    2c72:	4610      	mov	r0, r2
    2c74:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (regions[i].size == 0U) {
    2c76:	6844      	ldr	r4, [r0, #4]
    2c78:	b384      	cbz	r4, 2cdc <mpu_configure_regions+0x74>
		if (do_sanity_check &&
    2c7a:	b153      	cbz	r3, 2c92 <mpu_configure_regions+0x2a>
	 * and greater or equal to the minimum
	 * MPU region size. Start address of the
	 * partition must align with size.
	 */
	int partition_is_valid =
		((part->size & (part->size - 1U)) == 0U)
    2c7c:	f104 3cff 	add.w	ip, r4, #4294967295
		&&
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
		&&
    2c80:	ea14 0f0c 	tst.w	r4, ip
    2c84:	d118      	bne.n	2cb8 <mpu_configure_regions+0x50>
		&&
    2c86:	2c1f      	cmp	r4, #31
    2c88:	d916      	bls.n	2cb8 <mpu_configure_regions+0x50>
		((part->start & (part->size - 1U)) == 0U);
    2c8a:	6805      	ldr	r5, [r0, #0]
		&&
    2c8c:	ea1c 0f05 	tst.w	ip, r5
    2c90:	d112      	bne.n	2cb8 <mpu_configure_regions+0x50>
 * to that power-of-two value.
 */
static inline uint32_t size_to_mpu_rasr_size(uint32_t size)
{
	/* The minimal supported region size is 32 bytes */
	if (size <= 32U) {
    2c92:	2c20      	cmp	r4, #32
	region_conf.base = new_region->start;
    2c94:	6805      	ldr	r5, [r0, #0]
	get_region_attr_from_mpu_partition_info(&region_conf.attr,
    2c96:	f8d0 c008 	ldr.w	ip, [r0, #8]
		reg_index = mpu_configure_region(reg_index, &regions[i]);
    2c9a:	b2d2      	uxtb	r2, r2
    2c9c:	d90f      	bls.n	2cbe <mpu_configure_regions+0x56>
	/*
	 * A size value greater than 2^31 could not be handled by
	 * round_up_to_next_power_of_two() properly. We handle
	 * it separately here.
	 */
	if (size > (1UL << 31)) {
    2c9e:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
    2ca2:	d80e      	bhi.n	2cc2 <mpu_configure_regions+0x5a>
		return REGION_4G;
	}

	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
    2ca4:	3c01      	subs	r4, #1
    2ca6:	fab4 f484 	clz	r4, r4
    2caa:	f1c4 041f 	rsb	r4, r4, #31
    2cae:	0064      	lsls	r4, r4, #1
	if (index > (get_num_regions() - 1U)) {
    2cb0:	2a07      	cmp	r2, #7
#if defined(CONFIG_CPU_CORTEX_R)
	(void) size;

	p_attr->rasr = attr->rasr_attr;
#else
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    2cb2:	ea4c 0404 	orr.w	r4, ip, r4
    2cb6:	d906      	bls.n	2cc6 <mpu_configure_regions+0x5e>
			return -EINVAL;
    2cb8:	f06f 0215 	mvn.w	r2, #21
    2cbc:	e7d9      	b.n	2c72 <mpu_configure_regions+0xa>
		return REGION_32B;
    2cbe:	2408      	movs	r4, #8
    2cc0:	e7f6      	b.n	2cb0 <mpu_configure_regions+0x48>
		return REGION_4G;
    2cc2:	243e      	movs	r4, #62	; 0x3e
    2cc4:	e7f4      	b.n	2cb0 <mpu_configure_regions+0x48>
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    2cc6:	f025 051f 	bic.w	r5, r5, #31
				| MPU_RBAR_VALID_Msk | index;
    2cca:	4315      	orrs	r5, r2
    2ccc:	f045 0510 	orr.w	r5, r5, #16
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    2cd0:	f044 0401 	orr.w	r4, r4, #1
    2cd4:	60ba      	str	r2, [r7, #8]
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    2cd6:	60fd      	str	r5, [r7, #12]
		reg_index++;
    2cd8:	3201      	adds	r2, #1
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    2cda:	613c      	str	r4, [r7, #16]
	for (i = 0; i < regions_num; i++) {
    2cdc:	3601      	adds	r6, #1
    2cde:	300c      	adds	r0, #12
    2ce0:	e7c5      	b.n	2c6e <mpu_configure_regions+0x6>
    2ce2:	bf00      	nop
    2ce4:	e000ed90 	.word	0xe000ed90

00002ce8 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    2ce8:	4b03      	ldr	r3, [pc, #12]	; (2cf8 <arm_core_mpu_enable+0x10>)
    2cea:	2205      	movs	r2, #5
    2cec:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
    2cee:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2cf2:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    2cf6:	4770      	bx	lr
    2cf8:	e000ed90 	.word	0xe000ed90

00002cfc <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    2cfc:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    2d00:	4b01      	ldr	r3, [pc, #4]	; (2d08 <arm_core_mpu_disable+0xc>)
    2d02:	2200      	movs	r2, #0
    2d04:	605a      	str	r2, [r3, #4]
}
    2d06:	4770      	bx	lr
    2d08:	e000ed90 	.word	0xe000ed90

00002d0c <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
    2d0c:	b538      	push	{r3, r4, r5, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    2d0e:	4d0e      	ldr	r5, [pc, #56]	; (2d48 <arm_core_mpu_configure_static_mpu_regions+0x3c>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
    2d10:	2301      	movs	r3, #1
    2d12:	782a      	ldrb	r2, [r5, #0]
    2d14:	460c      	mov	r4, r1
    2d16:	f7ff ffa7 	bl	2c68 <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    2d1a:	7028      	strb	r0, [r5, #0]
	if (mpu_configure_static_mpu_regions(static_regions, regions_num,
    2d1c:	3016      	adds	r0, #22
    2d1e:	d111      	bne.n	2d44 <arm_core_mpu_configure_static_mpu_regions+0x38>
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
    2d20:	f240 1311 	movw	r3, #273	; 0x111
    2d24:	4a09      	ldr	r2, [pc, #36]	; (2d4c <arm_core_mpu_configure_static_mpu_regions+0x40>)
    2d26:	490a      	ldr	r1, [pc, #40]	; (2d50 <arm_core_mpu_configure_static_mpu_regions+0x44>)
    2d28:	480a      	ldr	r0, [pc, #40]	; (2d54 <arm_core_mpu_configure_static_mpu_regions+0x48>)
    2d2a:	f006 f83e 	bl	8daa <printk>
    2d2e:	4621      	mov	r1, r4
    2d30:	4809      	ldr	r0, [pc, #36]	; (2d58 <arm_core_mpu_configure_static_mpu_regions+0x4c>)
    2d32:	f006 f83a 	bl	8daa <printk>
			regions_num);
	}
}
    2d36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		__ASSERT(0, "Configuring %u static MPU regions failed\n",
    2d3a:	4804      	ldr	r0, [pc, #16]	; (2d4c <arm_core_mpu_configure_static_mpu_regions+0x40>)
    2d3c:	f240 1111 	movw	r1, #273	; 0x111
    2d40:	f005 bf5c 	b.w	8bfc <assert_post_action>
}
    2d44:	bd38      	pop	{r3, r4, r5, pc}
    2d46:	bf00      	nop
    2d48:	20000c62 	.word	0x20000c62
    2d4c:	00009fe7 	.word	0x00009fe7
    2d50:	0000a435 	.word	0x0000a435
    2d54:	00009c4f 	.word	0x00009c4f
    2d58:	0000a01e 	.word	0x0000a01e

00002d5c <arm_core_mpu_configure_dynamic_mpu_regions>:
/**
 * @brief configure dynamic MPU regions.
 */
void arm_core_mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
    2d5c:	b510      	push	{r4, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
    2d5e:	4a12      	ldr	r2, [pc, #72]	; (2da8 <arm_core_mpu_configure_dynamic_mpu_regions+0x4c>)
    2d60:	2300      	movs	r3, #0
    2d62:	7812      	ldrb	r2, [r2, #0]
    2d64:	460c      	mov	r4, r1
    2d66:	f7ff ff7f 	bl	2c68 <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
    2d6a:	f110 0f16 	cmn.w	r0, #22
    2d6e:	d008      	beq.n	2d82 <arm_core_mpu_configure_dynamic_mpu_regions+0x26>
  MPU->RNR = rnr;
    2d70:	4b0e      	ldr	r3, [pc, #56]	; (2dac <arm_core_mpu_configure_dynamic_mpu_regions+0x50>)
  MPU->RASR = 0U;
    2d72:	2200      	movs	r2, #0

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    2d74:	2807      	cmp	r0, #7
    2d76:	dd00      	ble.n	2d7a <arm_core_mpu_configure_dynamic_mpu_regions+0x1e>
		== -EINVAL) {

		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
			regions_num);
	}
}
    2d78:	bd10      	pop	{r4, pc}
  MPU->RNR = rnr;
    2d7a:	6098      	str	r0, [r3, #8]
  MPU->RASR = 0U;
    2d7c:	611a      	str	r2, [r3, #16]
    2d7e:	3001      	adds	r0, #1
    2d80:	e7f8      	b.n	2d74 <arm_core_mpu_configure_dynamic_mpu_regions+0x18>
		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
    2d82:	4a0b      	ldr	r2, [pc, #44]	; (2db0 <arm_core_mpu_configure_dynamic_mpu_regions+0x54>)
    2d84:	490b      	ldr	r1, [pc, #44]	; (2db4 <arm_core_mpu_configure_dynamic_mpu_regions+0x58>)
    2d86:	480c      	ldr	r0, [pc, #48]	; (2db8 <arm_core_mpu_configure_dynamic_mpu_regions+0x5c>)
    2d88:	f44f 7398 	mov.w	r3, #304	; 0x130
    2d8c:	f006 f80d 	bl	8daa <printk>
    2d90:	4621      	mov	r1, r4
    2d92:	480a      	ldr	r0, [pc, #40]	; (2dbc <arm_core_mpu_configure_dynamic_mpu_regions+0x60>)
    2d94:	f006 f809 	bl	8daa <printk>
}
    2d98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
    2d9c:	4804      	ldr	r0, [pc, #16]	; (2db0 <arm_core_mpu_configure_dynamic_mpu_regions+0x54>)
    2d9e:	f44f 7198 	mov.w	r1, #304	; 0x130
    2da2:	f005 bf2b 	b.w	8bfc <assert_post_action>
    2da6:	bf00      	nop
    2da8:	20000c62 	.word	0x20000c62
    2dac:	e000ed90 	.word	0xe000ed90
    2db0:	00009fe7 	.word	0x00009fe7
    2db4:	0000a435 	.word	0x0000a435
    2db8:	00009c4f 	.word	0x00009c4f
    2dbc:	0000a04a 	.word	0x0000a04a

00002dc0 <z_arm_mpu_init>:
 */
int z_arm_mpu_init(void)
{
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    2dc0:	4925      	ldr	r1, [pc, #148]	; (2e58 <z_arm_mpu_init+0x98>)
{
    2dc2:	b510      	push	{r4, lr}
	if (mpu_config.num_regions > get_num_regions()) {
    2dc4:	680c      	ldr	r4, [r1, #0]
    2dc6:	2c08      	cmp	r4, #8
    2dc8:	d913      	bls.n	2df2 <z_arm_mpu_init+0x32>
		 * what is supported by hardware. As this operation
		 * is executed during system (pre-kernel) initialization,
		 * we want to ensure we can detect an attempt to
		 * perform invalid configuration.
		 */
		__ASSERT(0,
    2dca:	f44f 73a4 	mov.w	r3, #328	; 0x148
    2dce:	4a23      	ldr	r2, [pc, #140]	; (2e5c <z_arm_mpu_init+0x9c>)
    2dd0:	4923      	ldr	r1, [pc, #140]	; (2e60 <z_arm_mpu_init+0xa0>)
    2dd2:	4824      	ldr	r0, [pc, #144]	; (2e64 <z_arm_mpu_init+0xa4>)
    2dd4:	f005 ffe9 	bl	8daa <printk>
    2dd8:	4823      	ldr	r0, [pc, #140]	; (2e68 <z_arm_mpu_init+0xa8>)
    2dda:	2208      	movs	r2, #8
    2ddc:	4621      	mov	r1, r4
    2dde:	f005 ffe4 	bl	8daa <printk>
    2de2:	481e      	ldr	r0, [pc, #120]	; (2e5c <z_arm_mpu_init+0x9c>)
    2de4:	f44f 71a4 	mov.w	r1, #328	; 0x148
    2de8:	f005 ff08 	bl	8bfc <assert_post_action>
			"Request to configure: %u regions (supported: %u)\n",
			mpu_config.num_regions,
			get_num_regions()
		);
		return -1;
    2dec:	f04f 30ff 	mov.w	r0, #4294967295
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
}
    2df0:	bd10      	pop	{r4, pc}
	arm_core_mpu_disable();
    2df2:	f7ff ff83 	bl	2cfc <arm_core_mpu_disable>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    2df6:	6848      	ldr	r0, [r1, #4]
    2df8:	491c      	ldr	r1, [pc, #112]	; (2e6c <z_arm_mpu_init+0xac>)
    2dfa:	2200      	movs	r2, #0
    2dfc:	4294      	cmp	r4, r2
    2dfe:	f100 000c 	add.w	r0, r0, #12
    2e02:	d119      	bne.n	2e38 <z_arm_mpu_init+0x78>
	static_regions_num = mpu_config.num_regions;
    2e04:	4b1a      	ldr	r3, [pc, #104]	; (2e70 <z_arm_mpu_init+0xb0>)
    2e06:	701c      	strb	r4, [r3, #0]
	arm_core_mpu_enable();
    2e08:	f7ff ff6e 	bl	2ce8 <arm_core_mpu_enable>
	__ASSERT(
    2e0c:	680b      	ldr	r3, [r1, #0]
    2e0e:	f3c3 2307 	ubfx	r3, r3, #8, #8
    2e12:	2b08      	cmp	r3, #8
    2e14:	d00e      	beq.n	2e34 <z_arm_mpu_init+0x74>
    2e16:	4917      	ldr	r1, [pc, #92]	; (2e74 <z_arm_mpu_init+0xb4>)
    2e18:	4a10      	ldr	r2, [pc, #64]	; (2e5c <z_arm_mpu_init+0x9c>)
    2e1a:	4812      	ldr	r0, [pc, #72]	; (2e64 <z_arm_mpu_init+0xa4>)
    2e1c:	f44f 73d4 	mov.w	r3, #424	; 0x1a8
    2e20:	f005 ffc3 	bl	8daa <printk>
    2e24:	4814      	ldr	r0, [pc, #80]	; (2e78 <z_arm_mpu_init+0xb8>)
    2e26:	f005 ffc0 	bl	8daa <printk>
    2e2a:	480c      	ldr	r0, [pc, #48]	; (2e5c <z_arm_mpu_init+0x9c>)
    2e2c:	f44f 71d4 	mov.w	r1, #424	; 0x1a8
    2e30:	f005 fee4 	bl	8bfc <assert_post_action>
	return 0;
    2e34:	2000      	movs	r0, #0
    2e36:	e7db      	b.n	2df0 <z_arm_mpu_init+0x30>
    2e38:	608a      	str	r2, [r1, #8]
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    2e3a:	f850 3c0c 	ldr.w	r3, [r0, #-12]
    2e3e:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
    2e42:	4313      	orrs	r3, r2
    2e44:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    2e48:	60cb      	str	r3, [r1, #12]
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    2e4a:	f850 3c04 	ldr.w	r3, [r0, #-4]
    2e4e:	f043 0301 	orr.w	r3, r3, #1
    2e52:	610b      	str	r3, [r1, #16]
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    2e54:	3201      	adds	r2, #1
    2e56:	e7d1      	b.n	2dfc <z_arm_mpu_init+0x3c>
    2e58:	00009840 	.word	0x00009840
    2e5c:	00009fe7 	.word	0x00009fe7
    2e60:	0000a435 	.word	0x0000a435
    2e64:	00009c4f 	.word	0x00009c4f
    2e68:	0000a077 	.word	0x0000a077
    2e6c:	e000ed90 	.word	0xe000ed90
    2e70:	20000c62 	.word	0x20000c62
    2e74:	0000a0ab 	.word	0x0000a0ab
    2e78:	0000a0fb 	.word	0x0000a0fb

00002e7c <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    2e7c:	4b01      	ldr	r3, [pc, #4]	; (2e84 <__stdout_hook_install+0x8>)
    2e7e:	6018      	str	r0, [r3, #0]
}
    2e80:	4770      	bx	lr
    2e82:	bf00      	nop
    2e84:	200000d4 	.word	0x200000d4

00002e88 <nordicsemi_nrf52_init>:
	__asm__ volatile(
    2e88:	f04f 0320 	mov.w	r3, #32
    2e8c:	f3ef 8111 	mrs	r1, BASEPRI
    2e90:	f383 8812 	msr	BASEPRI_MAX, r3
    2e94:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
    2e98:	4a0f      	ldr	r2, [pc, #60]	; (2ed8 <nordicsemi_nrf52_init+0x50>)
    2e9a:	2301      	movs	r3, #1
    2e9c:	f8c2 3540 	str.w	r3, [r2, #1344]	; 0x540
#endif

#if NRF_POWER_HAS_DCDCEN
NRF_STATIC_INLINE void nrf_power_dcdcen_set(NRF_POWER_Type * p_reg, bool enable)
{
    p_reg->DCDCEN = (enable ? POWER_DCDCEN_DCDCEN_Enabled : POWER_DCDCEN_DCDCEN_Disabled) <<
    2ea0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2ea4:	f8c2 3578 	str.w	r3, [r2, #1400]	; 0x578
{
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    2ea8:	4a0c      	ldr	r2, [pc, #48]	; (2edc <nordicsemi_nrf52_init+0x54>)
            uint32_t var2 = *(uint32_t *)0x10000134ul;
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    2eaa:	6812      	ldr	r2, [r2, #0]
    2eac:	2a08      	cmp	r2, #8
    2eae:	d108      	bne.n	2ec2 <nordicsemi_nrf52_init+0x3a>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    2eb0:	4a0b      	ldr	r2, [pc, #44]	; (2ee0 <nordicsemi_nrf52_init+0x58>)
    2eb2:	6812      	ldr	r2, [r2, #0]
            {
                switch(var2)
    2eb4:	2a05      	cmp	r2, #5
    2eb6:	d804      	bhi.n	2ec2 <nordicsemi_nrf52_init+0x3a>
#endif // defined(POWER_RAM_POWER_S0POWER_Msk)

#if NRF_POWER_HAS_DCDCEN_VDDH
NRF_STATIC_INLINE void nrf_power_dcdcen_vddh_set(NRF_POWER_Type * p_reg, bool enable)
{
    if (enable && nrf52_errata_197())
    2eb8:	480a      	ldr	r0, [pc, #40]	; (2ee4 <nordicsemi_nrf52_init+0x5c>)
    2eba:	5c82      	ldrb	r2, [r0, r2]
    2ebc:	b10a      	cbz	r2, 2ec2 <nordicsemi_nrf52_init+0x3a>
    {
        // Workaround for anomaly 197 "POWER: DCDC of REG0 not functional".
        *(volatile uint32_t *)0x40000638ul = 1ul;
    2ebe:	4a0a      	ldr	r2, [pc, #40]	; (2ee8 <nordicsemi_nrf52_init+0x60>)
    2ec0:	6013      	str	r3, [r2, #0]
    }
    p_reg->DCDCEN0 = (enable ? POWER_DCDCEN0_DCDCEN_Enabled : POWER_DCDCEN0_DCDCEN_Disabled) <<
    2ec2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2ec6:	2201      	movs	r2, #1
    2ec8:	f8c3 2580 	str.w	r2, [r3, #1408]	; 0x580
	__asm__ volatile(
    2ecc:	f381 8811 	msr	BASEPRI, r1
    2ed0:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    2ed4:	2000      	movs	r0, #0
    2ed6:	4770      	bx	lr
    2ed8:	4001e000 	.word	0x4001e000
    2edc:	10000130 	.word	0x10000130
    2ee0:	10000134 	.word	0x10000134
    2ee4:	0000a12b 	.word	0x0000a12b
    2ee8:	40000638 	.word	0x40000638

00002eec <sys_arch_reboot>:
    *p_gpregret = val;
    2eec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2ef0:	b2c0      	uxtb	r0, r0
    2ef2:	f8c3 051c 	str.w	r0, [r3, #1308]	; 0x51c
  __ASM volatile ("dsb 0xF":::"memory");
    2ef6:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    2efa:	4905      	ldr	r1, [pc, #20]	; (2f10 <sys_arch_reboot+0x24>)
    2efc:	4b05      	ldr	r3, [pc, #20]	; (2f14 <sys_arch_reboot+0x28>)
    2efe:	68ca      	ldr	r2, [r1, #12]
    2f00:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    2f04:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    2f06:	60cb      	str	r3, [r1, #12]
    2f08:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    2f0c:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    2f0e:	e7fd      	b.n	2f0c <sys_arch_reboot+0x20>
    2f10:	e000ed00 	.word	0xe000ed00
    2f14:	05fa0004 	.word	0x05fa0004

00002f18 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    2f18:	b120      	cbz	r0, 2f24 <arch_busy_wait+0xc>
    };

    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    2f1a:	4b03      	ldr	r3, [pc, #12]	; (2f28 <arch_busy_wait+0x10>)
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    2f1c:	0180      	lsls	r0, r0, #6
    2f1e:	f043 0301 	orr.w	r3, r3, #1
    2f22:	4718      	bx	r3

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
    2f24:	4770      	bx	lr
    2f26:	bf00      	nop
    2f28:	00009800 	.word	0x00009800

00002f2c <adc_context_start_sampling.isra.0>:
    return (p_reg->STATUS == (SAADC_STATUS_STATUS_Busy << SAADC_STATUS_STATUS_Pos));
}

NRF_STATIC_INLINE void nrf_saadc_enable(NRF_SAADC_Type * p_reg)
{
    p_reg->ENABLE = (SAADC_ENABLE_ENABLE_Enabled << SAADC_ENABLE_ENABLE_Pos);
    2f2c:	4a05      	ldr	r2, [pc, #20]	; (2f44 <adc_context_start_sampling.isra.0+0x18>)
    2f2e:	2301      	movs	r3, #1
    2f30:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500

static void adc_context_start_sampling(struct adc_context *ctx)
{
	nrf_saadc_enable(NRF_SAADC);

	if (ctx->sequence.calibrate) {
    2f34:	b108      	cbz	r0, 2f3a <adc_context_start_sampling.isra.0+0xe>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2f36:	60d3      	str	r3, [r2, #12]
}
    2f38:	4770      	bx	lr
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2f3a:	6013      	str	r3, [r2, #0]
    2f3c:	4a02      	ldr	r2, [pc, #8]	; (2f48 <adc_context_start_sampling.isra.0+0x1c>)
    2f3e:	6013      	str	r3, [r2, #0]
				       NRF_SAADC_TASK_CALIBRATEOFFSET);
	} else {
		nrf_saadc_task_trigger(NRF_SAADC, NRF_SAADC_TASK_START);
		nrf_saadc_task_trigger(NRF_SAADC, NRF_SAADC_TASK_SAMPLE);
	}
}
    2f40:	4770      	bx	lr
    2f42:	bf00      	nop
    2f44:	40007000 	.word	0x40007000
    2f48:	40007004 	.word	0x40007004

00002f4c <adc_nrfx_channel_setup>:
	uint8_t channel_id = channel_cfg->channel_id;
    2f4c:	7908      	ldrb	r0, [r1, #4]
{
    2f4e:	b570      	push	{r4, r5, r6, lr}
	uint8_t channel_id = channel_cfg->channel_id;
    2f50:	f000 041f 	and.w	r4, r0, #31
	if (channel_id >= SAADC_CH_NUM) {
    2f54:	2c07      	cmp	r4, #7
    2f56:	d81f      	bhi.n	2f98 <adc_nrfx_channel_setup+0x4c>
	switch (channel_cfg->gain) {
    2f58:	780b      	ldrb	r3, [r1, #0]
    2f5a:	2b09      	cmp	r3, #9
    2f5c:	d81c      	bhi.n	2f98 <adc_nrfx_channel_setup+0x4c>
    2f5e:	e8df f003 	tbb	[pc, r3]
    2f62:	0606      	.short	0x0606
    2f64:	1b060606 	.word	0x1b060606
    2f68:	201b1e05 	.word	0x201b1e05
		config.gain = NRF_SAADC_GAIN1;
    2f6c:	2305      	movs	r3, #5
	switch (channel_cfg->reference) {
    2f6e:	784a      	ldrb	r2, [r1, #1]
    2f70:	2a03      	cmp	r2, #3
    2f72:	d018      	beq.n	2fa6 <adc_nrfx_channel_setup+0x5a>
    2f74:	2a04      	cmp	r2, #4
    2f76:	d10f      	bne.n	2f98 <adc_nrfx_channel_setup+0x4c>
    2f78:	2500      	movs	r5, #0
	switch (channel_cfg->acquisition_time) {
    2f7a:	884a      	ldrh	r2, [r1, #2]
    2f7c:	f244 060a 	movw	r6, #16394	; 0x400a
    2f80:	42b2      	cmp	r2, r6
    2f82:	d044      	beq.n	300e <adc_nrfx_channel_setup+0xc2>
    2f84:	d811      	bhi.n	2faa <adc_nrfx_channel_setup+0x5e>
    2f86:	f244 0603 	movw	r6, #16387	; 0x4003
    2f8a:	42b2      	cmp	r2, r6
    2f8c:	d03b      	beq.n	3006 <adc_nrfx_channel_setup+0xba>
    2f8e:	f244 0605 	movw	r6, #16389	; 0x4005
    2f92:	42b2      	cmp	r2, r6
    2f94:	d039      	beq.n	300a <adc_nrfx_channel_setup+0xbe>
    2f96:	b3d2      	cbz	r2, 300e <adc_nrfx_channel_setup+0xc2>
    2f98:	f06f 0015 	mvn.w	r0, #21
    2f9c:	e032      	b.n	3004 <adc_nrfx_channel_setup+0xb8>
		config.gain = NRF_SAADC_GAIN2;
    2f9e:	2306      	movs	r3, #6
		break;
    2fa0:	e7e5      	b.n	2f6e <adc_nrfx_channel_setup+0x22>
		config.gain = NRF_SAADC_GAIN4;
    2fa2:	2307      	movs	r3, #7
		break;
    2fa4:	e7e3      	b.n	2f6e <adc_nrfx_channel_setup+0x22>
		config.reference = NRF_SAADC_REFERENCE_VDD4;
    2fa6:	2501      	movs	r5, #1
    2fa8:	e7e7      	b.n	2f7a <adc_nrfx_channel_setup+0x2e>
	switch (channel_cfg->acquisition_time) {
    2faa:	f244 0614 	movw	r6, #16404	; 0x4014
    2fae:	42b2      	cmp	r2, r6
    2fb0:	d02f      	beq.n	3012 <adc_nrfx_channel_setup+0xc6>
    2fb2:	f244 0628 	movw	r6, #16424	; 0x4028
    2fb6:	42b2      	cmp	r2, r6
    2fb8:	d02d      	beq.n	3016 <adc_nrfx_channel_setup+0xca>
    2fba:	f244 060f 	movw	r6, #16399	; 0x400f
    2fbe:	42b2      	cmp	r2, r6
    2fc0:	d1ea      	bne.n	2f98 <adc_nrfx_channel_setup+0x4c>
		config.acq_time = NRF_SAADC_ACQTIME_15US;
    2fc2:	2203      	movs	r2, #3
            ((config->resistor_p   << SAADC_CH_CONFIG_RESP_Pos)   & SAADC_CH_CONFIG_RESP_Msk)
            | ((config->resistor_n << SAADC_CH_CONFIG_RESN_Pos)   & SAADC_CH_CONFIG_RESN_Msk)
            | ((config->gain       << SAADC_CH_CONFIG_GAIN_Pos)   & SAADC_CH_CONFIG_GAIN_Msk)
            | ((config->reference  << SAADC_CH_CONFIG_REFSEL_Pos) & SAADC_CH_CONFIG_REFSEL_Msk)
            | ((config->acq_time   << SAADC_CH_CONFIG_TACQ_Pos)   & SAADC_CH_CONFIG_TACQ_Msk)
            | ((config->mode       << SAADC_CH_CONFIG_MODE_Pos)   & SAADC_CH_CONFIG_MODE_Msk)
    2fc4:	f3c0 1040 	ubfx	r0, r0, #5, #1
            | ((config->gain       << SAADC_CH_CONFIG_GAIN_Pos)   & SAADC_CH_CONFIG_GAIN_Msk)
    2fc8:	021b      	lsls	r3, r3, #8
            | ((config->mode       << SAADC_CH_CONFIG_MODE_Pos)   & SAADC_CH_CONFIG_MODE_Msk)
    2fca:	ea43 5300 	orr.w	r3, r3, r0, lsl #20
    2fce:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    2fd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    p_reg->CH[channel].CONFIG =
    2fd6:	0122      	lsls	r2, r4, #4
    2fd8:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    2fdc:	f502 42e0 	add.w	r2, r2, #28672	; 0x7000
    p_reg->CH[channel].PSELP = pselp;
    2fe0:	2000      	movs	r0, #0
    p_reg->CH[channel].CONFIG =
    2fe2:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    p_reg->CH[channel].PSELN = pseln;
    2fe6:	0123      	lsls	r3, r4, #4
    2fe8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    2fec:	f503 43e0 	add.w	r3, r3, #28672	; 0x7000
    2ff0:	798a      	ldrb	r2, [r1, #6]
    2ff2:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
    p_reg->CH[channel].PSELP = pselp;
    2ff6:	f8c3 0510 	str.w	r0, [r3, #1296]	; 0x510
	m_data.positive_inputs[channel_id] = channel_cfg->input_positive;
    2ffa:	4b08      	ldr	r3, [pc, #32]	; (301c <adc_nrfx_channel_setup+0xd0>)
    2ffc:	441c      	add	r4, r3
    2ffe:	794b      	ldrb	r3, [r1, #5]
    3000:	f884 30a8 	strb.w	r3, [r4, #168]	; 0xa8
}
    3004:	bd70      	pop	{r4, r5, r6, pc}
	switch (channel_cfg->acquisition_time) {
    3006:	2200      	movs	r2, #0
    3008:	e7dc      	b.n	2fc4 <adc_nrfx_channel_setup+0x78>
		config.acq_time = NRF_SAADC_ACQTIME_5US;
    300a:	2201      	movs	r2, #1
    300c:	e7da      	b.n	2fc4 <adc_nrfx_channel_setup+0x78>
		config.acq_time = NRF_SAADC_ACQTIME_10US;
    300e:	2202      	movs	r2, #2
    3010:	e7d8      	b.n	2fc4 <adc_nrfx_channel_setup+0x78>
		config.acq_time = NRF_SAADC_ACQTIME_20US;
    3012:	2204      	movs	r2, #4
    3014:	e7d6      	b.n	2fc4 <adc_nrfx_channel_setup+0x78>
		config.acq_time = NRF_SAADC_ACQTIME_40US;
    3016:	2205      	movs	r2, #5
    3018:	e7d4      	b.n	2fc4 <adc_nrfx_channel_setup+0x78>
    301a:	bf00      	nop
    301c:	20000000 	.word	0x20000000

00003020 <start_read.isra.0>:
	}

	return 0;
}

static int start_read(const struct device *dev,
    3020:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    3022:	4605      	mov	r5, r0
		      const struct adc_sequence *sequence)
{
	int error;
	uint32_t selected_channels = sequence->channels;
    3024:	6840      	ldr	r0, [r0, #4]
	uint8_t channel_id;

	/* Signal an error if channel selection is invalid (no channels or
	 * a non-existing one is selected).
	 */
	if (!selected_channels ||
    3026:	b910      	cbnz	r0, 302e <start_read.isra.0+0xe>
				channel_id,
				NRF_SAADC_INPUT_DISABLED);
		}
	} while (++channel_id < SAADC_CH_NUM);

	error = set_resolution(sequence);
    3028:	f06f 0015 	mvn.w	r0, #21
    302c:	e09c      	b.n	3168 <start_read.isra.0+0x148>
	if (!selected_channels ||
    302e:	f030 02ff 	bics.w	r2, r0, #255	; 0xff
    3032:	d1f9      	bne.n	3028 <start_read.isra.0+0x8>
    p_reg->CH[channel].PSELP = pselp;
    3034:	4c57      	ldr	r4, [pc, #348]	; (3194 <start_read.isra.0+0x174>)
			if (m_data.positive_inputs[channel_id] == 0U) {
    3036:	4f58      	ldr	r7, [pc, #352]	; (3198 <start_read.isra.0+0x178>)
	active_channels = 0U;
    3038:	4611      	mov	r1, r2
		if (selected_channels & BIT(channel_id)) {
    303a:	fa20 f302 	lsr.w	r3, r0, r2
    303e:	f013 0301 	ands.w	r3, r3, #1
    3042:	d033      	beq.n	30ac <start_read.isra.0+0x8c>
			if (m_data.positive_inputs[channel_id] == 0U) {
    3044:	18bb      	adds	r3, r7, r2
    3046:	f893 c0a8 	ldrb.w	ip, [r3, #168]	; 0xa8
    304a:	f1bc 0f00 	cmp.w	ip, #0
    304e:	d0eb      	beq.n	3028 <start_read.isra.0+0x8>

NRF_STATIC_INLINE void nrf_saadc_burst_set(NRF_SAADC_Type *  p_reg,
                                           uint8_t           channel,
                                           nrf_saadc_burst_t burst)
{
    p_reg->CH[channel].CONFIG = (p_reg->CH[channel].CONFIG & ~SAADC_CH_CONFIG_BURST_Msk) |
    3050:	eb04 1e02 	add.w	lr, r4, r2, lsl #4
			nrf_saadc_burst_set(NRF_SAADC, channel_id,
    3054:	7c6e      	ldrb	r6, [r5, #17]
    3056:	f8de 3518 	ldr.w	r3, [lr, #1304]	; 0x518
    305a:	3e00      	subs	r6, #0
    305c:	bf18      	it	ne
    305e:	2601      	movne	r6, #1
    3060:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
    3064:	ea43 6306 	orr.w	r3, r3, r6, lsl #24
    3068:	f8ce 3518 	str.w	r3, [lr, #1304]	; 0x518
    p_reg->CH[channel].PSELP = pselp;
    306c:	f102 0351 	add.w	r3, r2, #81	; 0x51
    3070:	011b      	lsls	r3, r3, #4
			++active_channels;
    3072:	3101      	adds	r1, #1
    3074:	f844 c003 	str.w	ip, [r4, r3]
    3078:	b2c9      	uxtb	r1, r1
	} while (++channel_id < SAADC_CH_NUM);
    307a:	3201      	adds	r2, #1
    307c:	2a08      	cmp	r2, #8
    307e:	d1dc      	bne.n	303a <start_read.isra.0+0x1a>
	switch (sequence->resolution) {
    3080:	7c2b      	ldrb	r3, [r5, #16]
    3082:	3b08      	subs	r3, #8
    3084:	2b06      	cmp	r3, #6
    3086:	d8cf      	bhi.n	3028 <start_read.isra.0+0x8>
    3088:	a201      	add	r2, pc, #4	; (adr r2, 3090 <start_read.isra.0+0x70>)
    308a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    308e:	bf00      	nop
    3090:	00003175 	.word	0x00003175
    3094:	00003029 	.word	0x00003029
    3098:	000030b7 	.word	0x000030b7
    309c:	00003029 	.word	0x00003029
    30a0:	0000316d 	.word	0x0000316d
    30a4:	00003029 	.word	0x00003029
    30a8:	00003171 	.word	0x00003171
    30ac:	f102 0651 	add.w	r6, r2, #81	; 0x51
    30b0:	0136      	lsls	r6, r6, #4
    30b2:	51a3      	str	r3, [r4, r6]
}
    30b4:	e7e1      	b.n	307a <start_read.isra.0+0x5a>
	error = set_resolution(sequence);
    30b6:	2201      	movs	r2, #1
    p_reg->RESOLUTION = resolution;
    30b8:	4b36      	ldr	r3, [pc, #216]	; (3194 <start_read.isra.0+0x174>)
	if ((active_channels > 1) && (sequence->oversampling > 0)) {
    30ba:	2901      	cmp	r1, #1
    30bc:	f8c3 25f0 	str.w	r2, [r3, #1520]	; 0x5f0
	if (error) {
		return error;
	}

	error = set_oversampling(sequence, active_channels);
    30c0:	7c6a      	ldrb	r2, [r5, #17]
	if ((active_channels > 1) && (sequence->oversampling > 0)) {
    30c2:	d959      	bls.n	3178 <start_read.isra.0+0x158>
    30c4:	2a00      	cmp	r2, #0
    30c6:	d1af      	bne.n	3028 <start_read.isra.0+0x8>
    p_reg->OVERSAMPLE = oversample;
    30c8:	f8c3 25f4 	str.w	r2, [r3, #1524]	; 0x5f4
	if (sequence->options) {
    30cc:	682a      	ldr	r2, [r5, #0]
	needed_buffer_size = active_channels * sizeof(nrf_saadc_value_t);
    30ce:	004b      	lsls	r3, r1, #1
	if (sequence->options) {
    30d0:	b112      	cbz	r2, 30d8 <start_read.isra.0+0xb8>
		needed_buffer_size *= (1 + sequence->options->extra_samplings);
    30d2:	8992      	ldrh	r2, [r2, #12]
    30d4:	fb02 3303 	mla	r3, r2, r3, r3
	if (sequence->buffer_size < needed_buffer_size) {
    30d8:	68ea      	ldr	r2, [r5, #12]
    30da:	429a      	cmp	r2, r3
    30dc:	d356      	bcc.n	318c <start_read.isra.0+0x16c>
    p_reg->RESULT.PTR = (uint32_t)p_buffer;
    30de:	4b2d      	ldr	r3, [pc, #180]	; (3194 <start_read.isra.0+0x174>)
    30e0:	68aa      	ldr	r2, [r5, #8]
    30e2:	f8c3 262c 	str.w	r2, [r3, #1580]	; 0x62c
}

static inline void adc_context_start_read(struct adc_context *ctx,
					  const struct adc_sequence *sequence)
{
	ctx->sequence = *sequence;
    30e6:	462f      	mov	r7, r5
    p_reg->RESULT.MAXCNT = size;
    30e8:	f8c3 1630 	str.w	r1, [r3, #1584]	; 0x630
    30ec:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
    30ee:	4c2a      	ldr	r4, [pc, #168]	; (3198 <start_read.isra.0+0x178>)
    30f0:	f104 067c 	add.w	r6, r4, #124	; 0x7c
    30f4:	c60f      	stmia	r6!, {r0, r1, r2, r3}
    30f6:	683b      	ldr	r3, [r7, #0]
    30f8:	6033      	str	r3, [r6, #0]
	ctx->status = 0;

	if (sequence->options) {
    30fa:	682b      	ldr	r3, [r5, #0]
	ctx->status = 0;
    30fc:	2600      	movs	r6, #0
    30fe:	6726      	str	r6, [r4, #112]	; 0x70
	if (sequence->options) {
    3100:	2b00      	cmp	r3, #0
    3102:	d03c      	beq.n	317e <start_read.isra.0+0x15e>
		ctx->options = *sequence->options;
    3104:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    3106:	f104 0590 	add.w	r5, r4, #144	; 0x90
    310a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
		ctx->sequence.options = &ctx->options;
    310e:	67e5      	str	r5, [r4, #124]	; 0x7c
		ctx->sampling_index = 0U;
    3110:	f8a4 60a0 	strh.w	r6, [r4, #160]	; 0xa0

		if (ctx->options.interval_us != 0U) {
    3114:	b398      	cbz	r0, 317e <start_read.isra.0+0x15e>
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    3116:	f3bf 8f5b 	dmb	ish
    311a:	e854 3f00 	ldrex	r3, [r4]
    311e:	e844 6200 	strex	r2, r6, [r4]
    3122:	2a00      	cmp	r2, #0
    3124:	d1f9      	bne.n	311a <start_read.isra.0+0xfa>
    3126:	f3bf 8f5b 	dmb	ish
			return (t * to_hz + off) / from_hz;
    312a:	481c      	ldr	r0, [pc, #112]	; (319c <start_read.isra.0+0x17c>)
    312c:	f8d4 6090 	ldr.w	r6, [r4, #144]	; 0x90
    3130:	4a1b      	ldr	r2, [pc, #108]	; (31a0 <start_read.isra.0+0x180>)
    3132:	f44f 4500 	mov.w	r5, #32768	; 0x8000
    3136:	2100      	movs	r1, #0
    3138:	2300      	movs	r3, #0
    313a:	fbe5 0106 	umlal	r0, r1, r5, r6
    313e:	f7fd fdb7 	bl	cb0 <__aeabi_uldivmod>
	z_impl_k_timer_start(timer, duration, period);
    3142:	2200      	movs	r2, #0
    3144:	e9cd 0100 	strd	r0, r1, [sp]
    3148:	2300      	movs	r3, #0
    314a:	f104 0008 	add.w	r0, r4, #8
    314e:	f005 f8a1 	bl	8294 <z_impl_k_timer_start>
	if (ctx->asynchronous) {
    3152:	f894 3078 	ldrb.w	r3, [r4, #120]	; 0x78
    3156:	b9bb      	cbnz	r3, 3188 <start_read.isra.0+0x168>
	return z_impl_k_sem_take(sem, timeout);
    3158:	4812      	ldr	r0, [pc, #72]	; (31a4 <start_read.isra.0+0x184>)
    315a:	f04f 32ff 	mov.w	r2, #4294967295
    315e:	f04f 33ff 	mov.w	r3, #4294967295
    3162:	f004 fab1 	bl	76c8 <z_impl_k_sem_take>
	return ctx->status;
    3166:	6f20      	ldr	r0, [r4, #112]	; 0x70

	adc_context_start_read(&m_data.ctx, sequence);

	error = adc_context_wait_for_completion(&m_data.ctx);
	return error;
}
    3168:	b003      	add	sp, #12
    316a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_resolution = NRF_SAADC_RESOLUTION_12BIT;
    316c:	2202      	movs	r2, #2
		break;
    316e:	e7a3      	b.n	30b8 <start_read.isra.0+0x98>
		nrf_resolution = NRF_SAADC_RESOLUTION_14BIT;
    3170:	2203      	movs	r2, #3
		break;
    3172:	e7a1      	b.n	30b8 <start_read.isra.0+0x98>
		nrf_resolution = NRF_SAADC_RESOLUTION_8BIT;
    3174:	2200      	movs	r2, #0
    3176:	e79f      	b.n	30b8 <start_read.isra.0+0x98>
	switch (sequence->oversampling) {
    3178:	2a08      	cmp	r2, #8
    317a:	d9a5      	bls.n	30c8 <start_read.isra.0+0xa8>
    317c:	e754      	b.n	3028 <start_read.isra.0+0x8>
			adc_context_enable_timer(ctx);
			return;
		}
	}

	adc_context_start_sampling(ctx);
    317e:	f894 008e 	ldrb.w	r0, [r4, #142]	; 0x8e
    3182:	f7ff fed3 	bl	2f2c <adc_context_start_sampling.isra.0>
    3186:	e7e4      	b.n	3152 <start_read.isra.0+0x132>
		return 0;
    3188:	2000      	movs	r0, #0
	return error;
    318a:	e7ed      	b.n	3168 <start_read.isra.0+0x148>
		return -ENOMEM;
    318c:	f06f 000b 	mvn.w	r0, #11
    3190:	e7ea      	b.n	3168 <start_read.isra.0+0x148>
    3192:	bf00      	nop
    3194:	40007000 	.word	0x40007000
    3198:	20000000 	.word	0x20000000
    319c:	000f423f 	.word	0x000f423f
    31a0:	000f4240 	.word	0x000f4240
    31a4:	20000058 	.word	0x20000058

000031a8 <adc_nrfx_read_async>:
#ifdef CONFIG_ADC_ASYNC
/* Implementation of the ADC driver API function: adc_read_async. */
static int adc_nrfx_read_async(const struct device *dev,
			       const struct adc_sequence *sequence,
			       struct k_poll_signal *async)
{
    31a8:	b570      	push	{r4, r5, r6, lr}
    31aa:	460c      	mov	r4, r1
    31ac:	4616      	mov	r6, r2
    31ae:	4d0d      	ldr	r5, [pc, #52]	; (31e4 <adc_nrfx_read_async+0x3c>)
    31b0:	f04f 32ff 	mov.w	r2, #4294967295
    31b4:	f04f 33ff 	mov.w	r3, #4294967295
    31b8:	f105 0040 	add.w	r0, r5, #64	; 0x40
    31bc:	f004 fa84 	bl	76c8 <z_impl_k_sem_take>
	ctx->asynchronous = asynchronous;
    31c0:	2301      	movs	r3, #1
	int error;

	adc_context_lock(&m_data.ctx, true, async);
	error = start_read(dev, sequence);
    31c2:	4620      	mov	r0, r4
    31c4:	f885 3078 	strb.w	r3, [r5, #120]	; 0x78
	ctx->signal = signal;
    31c8:	676e      	str	r6, [r5, #116]	; 0x74
    31ca:	f7ff ff29 	bl	3020 <start_read.isra.0>
	if (ctx->asynchronous && (status == 0)) {
    31ce:	f895 3078 	ldrb.w	r3, [r5, #120]	; 0x78
    31d2:	4604      	mov	r4, r0
    31d4:	b103      	cbz	r3, 31d8 <adc_nrfx_read_async+0x30>
    31d6:	b110      	cbz	r0, 31de <adc_nrfx_read_async+0x36>
	z_impl_k_sem_give(sem);
    31d8:	4803      	ldr	r0, [pc, #12]	; (31e8 <adc_nrfx_read_async+0x40>)
    31da:	f004 fa31 	bl	7640 <z_impl_k_sem_give>
	adc_context_release(&m_data.ctx, error);

	return error;
}
    31de:	4620      	mov	r0, r4
    31e0:	bd70      	pop	{r4, r5, r6, pc}
    31e2:	bf00      	nop
    31e4:	20000000 	.word	0x20000000
    31e8:	20000040 	.word	0x20000040

000031ec <init_saadc>:
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    31ec:	4b0d      	ldr	r3, [pc, #52]	; (3224 <init_saadc+0x38>)
		nrf_saadc_task_trigger(NRF_SAADC, NRF_SAADC_TASK_SAMPLE);
	}
}

static int init_saadc(const struct device *dev)
{
    31ee:	b510      	push	{r4, lr}
    31f0:	2400      	movs	r4, #0
    31f2:	601c      	str	r4, [r3, #0]
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    31f4:	681b      	ldr	r3, [r3, #0]
    31f6:	4b0c      	ldr	r3, [pc, #48]	; (3228 <init_saadc+0x3c>)
    31f8:	601c      	str	r4, [r3, #0]
    31fa:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    31fc:	4b0b      	ldr	r3, [pc, #44]	; (322c <init_saadc+0x40>)
    31fe:	2212      	movs	r2, #18
    3200:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
	nrf_saadc_event_clear(NRF_SAADC, NRF_SAADC_EVENT_END);
	nrf_saadc_event_clear(NRF_SAADC, NRF_SAADC_EVENT_CALIBRATEDONE);
	nrf_saadc_int_enable(NRF_SAADC,
			     NRF_SAADC_INT_END | NRF_SAADC_INT_CALIBRATEDONE);
	NRFX_IRQ_ENABLE(DT_INST_IRQN(0));
    3204:	2007      	movs	r0, #7
    3206:	f7ff fa55 	bl	26b4 <arch_irq_enable>

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    320a:	4622      	mov	r2, r4
    320c:	2101      	movs	r1, #1
    320e:	2007      	movs	r0, #7
    3210:	f7ff fa6e 	bl	26f0 <z_arm_irq_priority_set>
	return z_impl_k_sem_count_get(sem);
    3214:	4806      	ldr	r0, [pc, #24]	; (3230 <init_saadc+0x44>)
	if (!k_sem_count_get(&ctx->lock)) {
    3216:	6c83      	ldr	r3, [r0, #72]	; 0x48
    3218:	b913      	cbnz	r3, 3220 <init_saadc+0x34>
	z_impl_k_sem_give(sem);
    321a:	3040      	adds	r0, #64	; 0x40
    321c:	f004 fa10 	bl	7640 <z_impl_k_sem_give>
		    saadc_irq_handler, DEVICE_DT_INST_GET(0), 0);

	adc_context_unlock_unconditionally(&m_data.ctx);

	return 0;
}
    3220:	2000      	movs	r0, #0
    3222:	bd10      	pop	{r4, pc}
    3224:	40007104 	.word	0x40007104
    3228:	40007110 	.word	0x40007110
    322c:	40007000 	.word	0x40007000
    3230:	20000000 	.word	0x20000000

00003234 <saadc_irq_handler>:
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3234:	4b34      	ldr	r3, [pc, #208]	; (3308 <saadc_irq_handler+0xd4>)
    3236:	681a      	ldr	r2, [r3, #0]
{
    3238:	b510      	push	{r4, lr}
	if (nrf_saadc_event_check(NRF_SAADC, NRF_SAADC_EVENT_END)) {
    323a:	2a00      	cmp	r2, #0
    323c:	d055      	beq.n	32ea <saadc_irq_handler+0xb6>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    323e:	2200      	movs	r2, #0
    3240:	601a      	str	r2, [r3, #0]
    3242:	681b      	ldr	r3, [r3, #0]
 * function if required and takes further actions accordingly.
 */
static inline void adc_context_on_sampling_done(struct adc_context *ctx,
						const struct device *dev)
{
	if (ctx->sequence.options) {
    3244:	4c31      	ldr	r4, [pc, #196]	; (330c <saadc_irq_handler+0xd8>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3246:	4b32      	ldr	r3, [pc, #200]	; (3310 <saadc_irq_handler+0xdc>)
    3248:	2101      	movs	r1, #1
    324a:	6019      	str	r1, [r3, #0]
    p_reg->ENABLE = (SAADC_ENABLE_ENABLE_Disabled << SAADC_ENABLE_ENABLE_Pos);
    324c:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8
    3250:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
    3252:	b3db      	cbz	r3, 32cc <saadc_irq_handler+0x98>
		adc_sequence_callback callback = ctx->options.callback;
    3254:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
		enum adc_action action;
		bool finish = false;
		bool repeat = false;

		if (callback) {
    3258:	b143      	cbz	r3, 326c <saadc_irq_handler+0x38>
			action = callback(dev,
    325a:	f8b4 20a0 	ldrh.w	r2, [r4, #160]	; 0xa0
    325e:	f104 017c 	add.w	r1, r4, #124	; 0x7c
    3262:	4798      	blx	r3
					  ctx->sampling_index);
		} else {
			action = ADC_ACTION_CONTINUE;
		}

		switch (action) {
    3264:	2801      	cmp	r0, #1
    3266:	d014      	beq.n	3292 <saadc_irq_handler+0x5e>
    3268:	2802      	cmp	r0, #2
    326a:	d029      	beq.n	32c0 <saadc_irq_handler+0x8c>
			break;
		case ADC_ACTION_FINISH:
			finish = true;
			break;
		default: /* ADC_ACTION_CONTINUE */
			if (ctx->sampling_index <
    326c:	f8b4 30a0 	ldrh.w	r3, [r4, #160]	; 0xa0
    3270:	f8b4 209c 	ldrh.w	r2, [r4, #156]	; 0x9c
    3274:	429a      	cmp	r2, r3
    3276:	d923      	bls.n	32c0 <saadc_irq_handler+0x8c>
			    ctx->options.extra_samplings) {
				++ctx->sampling_index;
    3278:	3301      	adds	r3, #1
    327a:	f8a4 30a0 	strh.w	r3, [r4, #160]	; 0xa0
    return (nrf_saadc_value_t *)p_reg->RESULT.PTR;
    327e:	4b25      	ldr	r3, [pc, #148]	; (3314 <saadc_irq_handler+0xe0>)
    3280:	f8d3 262c 	ldr.w	r2, [r3, #1580]	; 0x62c
    return p_reg->RESULT.AMOUNT;
    3284:	f8d3 1634 	ldr.w	r1, [r3, #1588]	; 0x634
			nrf_saadc_buffer_pointer_get(NRF_SAADC) +
    3288:	b289      	uxth	r1, r1
		nrf_saadc_buffer_pointer_set(
    328a:	eb02 0241 	add.w	r2, r2, r1, lsl #1
    p_reg->RESULT.PTR = (uint32_t)p_buffer;
    328e:	f8c3 262c 	str.w	r2, [r3, #1580]	; 0x62c
			/*
			 * Immediately start the next sampling if working with
			 * a zero interval or if the timer expired again while
			 * the current sampling was in progress.
			 */
			if (ctx->options.interval_us == 0U) {
    3292:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
    3296:	b92b      	cbnz	r3, 32a4 <saadc_irq_handler+0x70>
				adc_context_start_sampling(ctx);
			} else if (atomic_dec(&ctx->sampling_requested) > 1) {
				adc_context_start_sampling(ctx);
    3298:	f894 008e 	ldrb.w	r0, [r4, #142]	; 0x8e
}
    329c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    32a0:	f7ff be44 	b.w	2f2c <adc_context_start_sampling.isra.0>
	return __atomic_fetch_sub(target, value, __ATOMIC_SEQ_CST);
    32a4:	f3bf 8f5b 	dmb	ish
    32a8:	e854 3f00 	ldrex	r3, [r4]
    32ac:	1e5a      	subs	r2, r3, #1
    32ae:	e844 2100 	strex	r1, r2, [r4]
    32b2:	2900      	cmp	r1, #0
    32b4:	d1f8      	bne.n	32a8 <saadc_irq_handler+0x74>
    32b6:	f3bf 8f5b 	dmb	ish
			} else if (atomic_dec(&ctx->sampling_requested) > 1) {
    32ba:	2b01      	cmp	r3, #1
    32bc:	dcec      	bgt.n	3298 <saadc_irq_handler+0x64>
    32be:	bd10      	pop	{r4, pc}
			}

			return;
		}

		if (ctx->options.interval_us != 0U) {
    32c0:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
    32c4:	b113      	cbz	r3, 32cc <saadc_irq_handler+0x98>
	z_impl_k_timer_stop(timer);
    32c6:	4814      	ldr	r0, [pc, #80]	; (3318 <saadc_irq_handler+0xe4>)
    32c8:	f006 f90d 	bl	94e6 <z_impl_k_timer_stop>
	if (ctx->asynchronous) {
    32cc:	f894 3078 	ldrb.w	r3, [r4, #120]	; 0x78
    32d0:	b14b      	cbz	r3, 32e6 <saadc_irq_handler+0xb2>
		if (ctx->signal) {
    32d2:	6f60      	ldr	r0, [r4, #116]	; 0x74
    32d4:	b110      	cbz	r0, 32dc <saadc_irq_handler+0xa8>
	return z_impl_k_poll_signal_raise(sig, result);
    32d6:	2100      	movs	r1, #0
    32d8:	f002 ff28 	bl	612c <z_impl_k_poll_signal_raise>
	z_impl_k_sem_give(sem);
    32dc:	480f      	ldr	r0, [pc, #60]	; (331c <saadc_irq_handler+0xe8>)
    32de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    32e2:	f004 b9ad 	b.w	7640 <z_impl_k_sem_give>
    32e6:	480e      	ldr	r0, [pc, #56]	; (3320 <saadc_irq_handler+0xec>)
    32e8:	e7f9      	b.n	32de <saadc_irq_handler+0xaa>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    32ea:	4b0e      	ldr	r3, [pc, #56]	; (3324 <saadc_irq_handler+0xf0>)
    32ec:	6819      	ldr	r1, [r3, #0]
	} else if (nrf_saadc_event_check(NRF_SAADC,
    32ee:	2900      	cmp	r1, #0
    32f0:	d0e5      	beq.n	32be <saadc_irq_handler+0x8a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    32f2:	601a      	str	r2, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    32f4:	4a06      	ldr	r2, [pc, #24]	; (3310 <saadc_irq_handler+0xdc>)
    32f6:	681b      	ldr	r3, [r3, #0]
    32f8:	2301      	movs	r3, #1
    32fa:	6013      	str	r3, [r2, #0]
    32fc:	f842 3c08 	str.w	r3, [r2, #-8]
    3300:	f842 3c04 	str.w	r3, [r2, #-4]
}
    3304:	e7db      	b.n	32be <saadc_irq_handler+0x8a>
    3306:	bf00      	nop
    3308:	40007104 	.word	0x40007104
    330c:	20000000 	.word	0x20000000
    3310:	40007008 	.word	0x40007008
    3314:	40007000 	.word	0x40007000
    3318:	20000008 	.word	0x20000008
    331c:	20000040 	.word	0x20000040
    3320:	20000058 	.word	0x20000058
    3324:	40007110 	.word	0x40007110

00003328 <adc_nrfx_read>:
{
    3328:	b538      	push	{r3, r4, r5, lr}
    332a:	460c      	mov	r4, r1
	return z_impl_k_sem_take(sem, timeout);
    332c:	4d0c      	ldr	r5, [pc, #48]	; (3360 <adc_nrfx_read+0x38>)
    332e:	f04f 32ff 	mov.w	r2, #4294967295
    3332:	f04f 33ff 	mov.w	r3, #4294967295
    3336:	f105 0040 	add.w	r0, r5, #64	; 0x40
    333a:	f004 f9c5 	bl	76c8 <z_impl_k_sem_take>
	ctx->asynchronous = asynchronous;
    333e:	2300      	movs	r3, #0
	error = start_read(dev, sequence);
    3340:	4620      	mov	r0, r4
    3342:	f885 3078 	strb.w	r3, [r5, #120]	; 0x78
	ctx->signal = signal;
    3346:	676b      	str	r3, [r5, #116]	; 0x74
    3348:	f7ff fe6a 	bl	3020 <start_read.isra.0>
	if (ctx->asynchronous && (status == 0)) {
    334c:	f895 3078 	ldrb.w	r3, [r5, #120]	; 0x78
    3350:	4604      	mov	r4, r0
    3352:	b103      	cbz	r3, 3356 <adc_nrfx_read+0x2e>
    3354:	b110      	cbz	r0, 335c <adc_nrfx_read+0x34>
	z_impl_k_sem_give(sem);
    3356:	4803      	ldr	r0, [pc, #12]	; (3364 <adc_nrfx_read+0x3c>)
    3358:	f004 f972 	bl	7640 <z_impl_k_sem_give>
}
    335c:	4620      	mov	r0, r4
    335e:	bd38      	pop	{r3, r4, r5, pc}
    3360:	20000000 	.word	0x20000000
    3364:	20000040 	.word	0x20000040

00003368 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    3368:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    336c:	4c10      	ldr	r4, [pc, #64]	; (33b0 <onoff_start+0x48>)
    336e:	1b07      	subs	r7, r0, r4
    3370:	f3c7 1747 	ubfx	r7, r7, #5, #8
	err = set_starting_state(&subdata->flags, ctx);
    3374:	f04f 080c 	mov.w	r8, #12
    3378:	fb08 f807 	mul.w	r8, r8, r7
{
    337c:	4606      	mov	r6, r0
	err = set_starting_state(&subdata->flags, ctx);
    337e:	f108 0048 	add.w	r0, r8, #72	; 0x48
{
    3382:	460d      	mov	r5, r1
	err = set_starting_state(&subdata->flags, ctx);
    3384:	4420      	add	r0, r4
    3386:	2140      	movs	r1, #64	; 0x40
    3388:	f005 fda4 	bl	8ed4 <set_starting_state>
	if (err < 0) {
    338c:	1e01      	subs	r1, r0, #0
    338e:	db09      	blt.n	33a4 <onoff_start+0x3c>
	subdata->cb = cb;
    3390:	4b08      	ldr	r3, [pc, #32]	; (33b4 <onoff_start+0x4c>)
    3392:	4444      	add	r4, r8
	subdata->user_data = user_data;
    3394:	e9c4 3510 	strd	r3, r5, [r4, #64]	; 0x40
	 get_sub_config(dev, type)->start();
    3398:	4b07      	ldr	r3, [pc, #28]	; (33b8 <onoff_start+0x50>)
    339a:	f853 3037 	ldr.w	r3, [r3, r7, lsl #3]
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
		notify(mgr, err);
	}
}
    339e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	 get_sub_config(dev, type)->start();
    33a2:	4718      	bx	r3
		notify(mgr, err);
    33a4:	4630      	mov	r0, r6
    33a6:	462b      	mov	r3, r5
}
    33a8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		notify(mgr, err);
    33ac:	4718      	bx	r3
    33ae:	bf00      	nop
    33b0:	20000b3c 	.word	0x20000b3c
    33b4:	00008f37 	.word	0x00008f37
    33b8:	00009888 	.word	0x00009888

000033bc <get_status>:
{
    33bc:	b538      	push	{r3, r4, r5, lr}
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    33be:	b2cc      	uxtb	r4, r1
    33c0:	2c01      	cmp	r4, #1
{
    33c2:	4605      	mov	r5, r0
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    33c4:	d909      	bls.n	33da <get_status+0x1e>
    33c6:	4909      	ldr	r1, [pc, #36]	; (33ec <get_status+0x30>)
    33c8:	4809      	ldr	r0, [pc, #36]	; (33f0 <get_status+0x34>)
    33ca:	4a0a      	ldr	r2, [pc, #40]	; (33f4 <get_status+0x38>)
    33cc:	2379      	movs	r3, #121	; 0x79
    33ce:	f005 fcec 	bl	8daa <printk>
    33d2:	4808      	ldr	r0, [pc, #32]	; (33f4 <get_status+0x38>)
    33d4:	2179      	movs	r1, #121	; 0x79
    33d6:	f005 fc11 	bl	8bfc <assert_post_action>
	return GET_STATUS(get_sub_data(dev, type)->flags);
    33da:	692b      	ldr	r3, [r5, #16]
    33dc:	210c      	movs	r1, #12
    33de:	fb04 3401 	mla	r4, r4, r1, r3
    33e2:	6ca0      	ldr	r0, [r4, #72]	; 0x48
}
    33e4:	f000 0007 	and.w	r0, r0, #7
    33e8:	bd38      	pop	{r3, r4, r5, pc}
    33ea:	bf00      	nop
    33ec:	0000a16e 	.word	0x0000a16e
    33f0:	00009c4f 	.word	0x00009c4f
    33f4:	0000a131 	.word	0x0000a131

000033f8 <stop>:
{
    33f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    33fa:	b2cc      	uxtb	r4, r1
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    33fc:	2c01      	cmp	r4, #1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    33fe:	6907      	ldr	r7, [r0, #16]
{
    3400:	4605      	mov	r5, r0
    3402:	4616      	mov	r6, r2
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    3404:	d90b      	bls.n	341e <stop+0x26>
    3406:	4918      	ldr	r1, [pc, #96]	; (3468 <stop+0x70>)
    3408:	4818      	ldr	r0, [pc, #96]	; (346c <stop+0x74>)
    340a:	4a19      	ldr	r2, [pc, #100]	; (3470 <stop+0x78>)
    340c:	f240 134d 	movw	r3, #333	; 0x14d
    3410:	f005 fccb 	bl	8daa <printk>
    3414:	4816      	ldr	r0, [pc, #88]	; (3470 <stop+0x78>)
    3416:	f240 114d 	movw	r1, #333	; 0x14d
    341a:	f005 fbef 	bl	8bfc <assert_post_action>
	__asm__ volatile(
    341e:	f04f 0320 	mov.w	r3, #32
    3422:	f3ef 8211 	mrs	r2, BASEPRI
    3426:	f383 8812 	msr	BASEPRI_MAX, r3
    342a:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    342e:	230c      	movs	r3, #12
    3430:	fb03 7104 	mla	r1, r3, r4, r7
    3434:	6c89      	ldr	r1, [r1, #72]	; 0x48
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    3436:	f011 01c0 	ands.w	r1, r1, #192	; 0xc0
    343a:	d001      	beq.n	3440 <stop+0x48>
    343c:	428e      	cmp	r6, r1
    343e:	d110      	bne.n	3462 <stop+0x6a>
		*flags = CLOCK_CONTROL_STATUS_OFF;
    3440:	fb03 7304 	mla	r3, r3, r4, r7
    3444:	2101      	movs	r1, #1
    3446:	6499      	str	r1, [r3, #72]	; 0x48
	int err = 0;
    3448:	2000      	movs	r0, #0
	__asm__ volatile(
    344a:	f382 8811 	msr	BASEPRI, r2
    344e:	f3bf 8f6f 	isb	sy
	if (err < 0) {
    3452:	b928      	cbnz	r0, 3460 <stop+0x68>
	get_sub_config(dev, type)->stop();
    3454:	6869      	ldr	r1, [r5, #4]
    3456:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
    345a:	6863      	ldr	r3, [r4, #4]
    345c:	4798      	blx	r3
	return 0;
    345e:	2000      	movs	r0, #0
}
    3460:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		err = -EPERM;
    3462:	f04f 30ff 	mov.w	r0, #4294967295
    3466:	e7f0      	b.n	344a <stop+0x52>
    3468:	0000a16e 	.word	0x0000a16e
    346c:	00009c4f 	.word	0x00009c4f
    3470:	0000a131 	.word	0x0000a131

00003474 <onoff_stop>:
{
    3474:	b570      	push	{r4, r5, r6, lr}
    3476:	460d      	mov	r5, r1
	size_t offset = (size_t)(mgr - data->mgr);
    3478:	4906      	ldr	r1, [pc, #24]	; (3494 <onoff_stop+0x20>)
    347a:	1a41      	subs	r1, r0, r1
{
    347c:	4604      	mov	r4, r0
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    347e:	1149      	asrs	r1, r1, #5
    3480:	4805      	ldr	r0, [pc, #20]	; (3498 <onoff_stop+0x24>)
    3482:	2240      	movs	r2, #64	; 0x40
    3484:	f7ff ffb8 	bl	33f8 <stop>
	notify(mgr, res);
    3488:	462b      	mov	r3, r5
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    348a:	4601      	mov	r1, r0
	notify(mgr, res);
    348c:	4620      	mov	r0, r4
}
    348e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
    3492:	4718      	bx	r3
    3494:	20000b3c 	.word	0x20000b3c
    3498:	000095ac 	.word	0x000095ac

0000349c <clk_init>:
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    349c:	2200      	movs	r2, #0
{
    349e:	b570      	push	{r4, r5, r6, lr}
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    34a0:	2101      	movs	r1, #1
{
    34a2:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    34a4:	4610      	mov	r0, r2
    34a6:	f7ff f923 	bl	26f0 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);
	irq_enable(DT_INST_IRQN(0));
    34aa:	2000      	movs	r0, #0
    34ac:	f7ff f902 	bl	26b4 <arch_irq_enable>

	nrfx_err = nrfx_clock_init(clock_event_handler);
    34b0:	480f      	ldr	r0, [pc, #60]	; (34f0 <clk_init+0x54>)
    34b2:	f001 f8c3 	bl	463c <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    34b6:	4b0f      	ldr	r3, [pc, #60]	; (34f4 <clk_init+0x58>)
    34b8:	4298      	cmp	r0, r3
    34ba:	d115      	bne.n	34e8 <clk_init+0x4c>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    34bc:	f001 f8e2 	bl	4684 <nrfx_clock_enable>

	for (enum clock_control_nrf_type i = 0;
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);
    34c0:	6926      	ldr	r6, [r4, #16]

		err = onoff_manager_init(get_onoff_manager(dev, i),
    34c2:	490d      	ldr	r1, [pc, #52]	; (34f8 <clk_init+0x5c>)
    34c4:	4630      	mov	r0, r6
    34c6:	f005 fc5b 	bl	8d80 <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    34ca:	2800      	cmp	r0, #0
    34cc:	db0b      	blt.n	34e6 <clk_init+0x4a>
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    34ce:	2501      	movs	r5, #1
    34d0:	64b5      	str	r5, [r6, #72]	; 0x48
						get_sub_data(dev, i);
    34d2:	6924      	ldr	r4, [r4, #16]
		err = onoff_manager_init(get_onoff_manager(dev, i),
    34d4:	4908      	ldr	r1, [pc, #32]	; (34f8 <clk_init+0x5c>)
    34d6:	f104 0020 	add.w	r0, r4, #32
    34da:	f005 fc51 	bl	8d80 <onoff_manager_init>
		if (err < 0) {
    34de:	2800      	cmp	r0, #0
    34e0:	db01      	blt.n	34e6 <clk_init+0x4a>
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    34e2:	6565      	str	r5, [r4, #84]	; 0x54
	}

	return 0;
    34e4:	2000      	movs	r0, #0
}
    34e6:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    34e8:	f06f 0004 	mvn.w	r0, #4
    34ec:	e7fb      	b.n	34e6 <clk_init+0x4a>
    34ee:	bf00      	nop
    34f0:	00003531 	.word	0x00003531
    34f4:	0bad0000 	.word	0x0bad0000
    34f8:	00009898 	.word	0x00009898

000034fc <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
    34fc:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
    34fe:	230c      	movs	r3, #12
    3500:	4809      	ldr	r0, [pc, #36]	; (3528 <clkstarted_handle.constprop.0+0x2c>)
    3502:	434b      	muls	r3, r1
static void clkstarted_handle(const struct device *dev,
    3504:	b570      	push	{r4, r5, r6, lr}
	clock_control_cb_t callback = sub_data->cb;
    3506:	18c4      	adds	r4, r0, r3
	void *user_data = sub_data->user_data;
    3508:	e9d4 5610 	ldrd	r5, r6, [r4, #64]	; 0x40
	sub_data->cb = NULL;
    350c:	2200      	movs	r2, #0
	set_on_state(&sub_data->flags);
    350e:	3348      	adds	r3, #72	; 0x48
	sub_data->cb = NULL;
    3510:	6422      	str	r2, [r4, #64]	; 0x40
	set_on_state(&sub_data->flags);
    3512:	4418      	add	r0, r3
    3514:	f005 fcfc 	bl	8f10 <set_on_state>
	if (callback) {
    3518:	b12d      	cbz	r5, 3526 <clkstarted_handle.constprop.0+0x2a>
		callback(dev, (clock_control_subsys_t)type, user_data);
    351a:	4632      	mov	r2, r6
    351c:	462b      	mov	r3, r5
    351e:	4803      	ldr	r0, [pc, #12]	; (352c <clkstarted_handle.constprop.0+0x30>)
}
    3520:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
    3524:	4718      	bx	r3
}
    3526:	bd70      	pop	{r4, r5, r6, pc}
    3528:	20000b3c 	.word	0x20000b3c
    352c:	000095ac 	.word	0x000095ac

00003530 <clock_event_handler>:
	switch (event) {
    3530:	2801      	cmp	r0, #1
{
    3532:	b508      	push	{r3, lr}
	switch (event) {
    3534:	d006      	beq.n	3544 <clock_event_handler+0x14>
    3536:	2803      	cmp	r0, #3
    3538:	d008      	beq.n	354c <clock_event_handler+0x1c>
    353a:	b9a8      	cbnz	r0, 3568 <clock_event_handler+0x38>
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    353c:	4b10      	ldr	r3, [pc, #64]	; (3580 <clock_event_handler+0x50>)
    353e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    3540:	075b      	lsls	r3, r3, #29
    3542:	d11b      	bne.n	357c <clock_event_handler+0x4c>
}
    3544:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    3548:	f7ff bfd8 	b.w	34fc <clkstarted_handle.constprop.0>
			__ASSERT_NO_MSG(false);
    354c:	490d      	ldr	r1, [pc, #52]	; (3584 <clock_event_handler+0x54>)
    354e:	4a0e      	ldr	r2, [pc, #56]	; (3588 <clock_event_handler+0x58>)
    3550:	480e      	ldr	r0, [pc, #56]	; (358c <clock_event_handler+0x5c>)
    3552:	f240 235e 	movw	r3, #606	; 0x25e
    3556:	f005 fc28 	bl	8daa <printk>
    355a:	f240 215e 	movw	r1, #606	; 0x25e
}
    355e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		__ASSERT_NO_MSG(0);
    3562:	4809      	ldr	r0, [pc, #36]	; (3588 <clock_event_handler+0x58>)
    3564:	f005 bb4a 	b.w	8bfc <assert_post_action>
    3568:	4906      	ldr	r1, [pc, #24]	; (3584 <clock_event_handler+0x54>)
    356a:	4a07      	ldr	r2, [pc, #28]	; (3588 <clock_event_handler+0x58>)
    356c:	4807      	ldr	r0, [pc, #28]	; (358c <clock_event_handler+0x5c>)
    356e:	f240 2362 	movw	r3, #610	; 0x262
    3572:	f005 fc1a 	bl	8daa <printk>
    3576:	f240 2162 	movw	r1, #610	; 0x262
    357a:	e7f0      	b.n	355e <clock_event_handler+0x2e>
}
    357c:	bd08      	pop	{r3, pc}
    357e:	bf00      	nop
    3580:	20000b3c 	.word	0x20000b3c
    3584:	0000a435 	.word	0x0000a435
    3588:	0000a131 	.word	0x0000a131
    358c:	00009c4f 	.word	0x00009c4f

00003590 <generic_hfclk_start>:
{
    3590:	b508      	push	{r3, lr}
	__asm__ volatile(
    3592:	f04f 0320 	mov.w	r3, #32
    3596:	f3ef 8111 	mrs	r1, BASEPRI
    359a:	f383 8812 	msr	BASEPRI_MAX, r3
    359e:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    35a2:	4a12      	ldr	r2, [pc, #72]	; (35ec <generic_hfclk_start+0x5c>)
    35a4:	6813      	ldr	r3, [r2, #0]
    35a6:	f043 0002 	orr.w	r0, r3, #2
	if (hfclk_users & HF_USER_BT) {
    35aa:	f013 0301 	ands.w	r3, r3, #1
	hfclk_users |= HF_USER_GENERIC;
    35ae:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    35b0:	d00c      	beq.n	35cc <generic_hfclk_start+0x3c>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    35b2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    35b6:	f8d2 340c 	ldr.w	r3, [r2, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    35ba:	f8d2 240c 	ldr.w	r2, [r2, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    35be:	f013 0301 	ands.w	r3, r3, #1
    35c2:	d003      	beq.n	35cc <generic_hfclk_start+0x3c>
			set_on_state(get_hf_flags());
    35c4:	480a      	ldr	r0, [pc, #40]	; (35f0 <generic_hfclk_start+0x60>)
    35c6:	f005 fca3 	bl	8f10 <set_on_state>
			already_started = true;
    35ca:	2301      	movs	r3, #1
	__asm__ volatile(
    35cc:	f381 8811 	msr	BASEPRI, r1
    35d0:	f3bf 8f6f 	isb	sy
	if (already_started) {
    35d4:	b123      	cbz	r3, 35e0 <generic_hfclk_start+0x50>
}
    35d6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(CLOCK_DEVICE,
    35da:	2000      	movs	r0, #0
    35dc:	f7ff bf8e 	b.w	34fc <clkstarted_handle.constprop.0>
}
    35e0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    35e4:	2001      	movs	r0, #1
    35e6:	f001 b86d 	b.w	46c4 <nrfx_clock_start>
    35ea:	bf00      	nop
    35ec:	20000b94 	.word	0x20000b94
    35f0:	20000b84 	.word	0x20000b84

000035f4 <generic_hfclk_stop>:
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    35f4:	4b09      	ldr	r3, [pc, #36]	; (361c <generic_hfclk_stop+0x28>)
    35f6:	f3bf 8f5b 	dmb	ish
    35fa:	e853 2f00 	ldrex	r2, [r3]
    35fe:	f022 0102 	bic.w	r1, r2, #2
    3602:	e843 1000 	strex	r0, r1, [r3]
    3606:	2800      	cmp	r0, #0
    3608:	d1f7      	bne.n	35fa <generic_hfclk_stop+0x6>
    360a:	f3bf 8f5b 	dmb	ish
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    360e:	07d3      	lsls	r3, r2, #31
    3610:	d402      	bmi.n	3618 <generic_hfclk_stop+0x24>
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    3612:	2001      	movs	r0, #1
    3614:	f001 b8aa 	b.w	476c <nrfx_clock_stop>
}
    3618:	4770      	bx	lr
    361a:	bf00      	nop
    361c:	20000b94 	.word	0x20000b94

00003620 <api_blocking_start>:
{
    3620:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    3622:	2200      	movs	r2, #0
    3624:	2301      	movs	r3, #1
    3626:	e9cd 2302 	strd	r2, r3, [sp, #8]
    362a:	ab04      	add	r3, sp, #16
    362c:	e9cd 3304 	strd	r3, r3, [sp, #16]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    3630:	4a09      	ldr	r2, [pc, #36]	; (3658 <api_blocking_start+0x38>)
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    3632:	f8cd d000 	str.w	sp, [sp]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    3636:	466b      	mov	r3, sp
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    3638:	f8cd d004 	str.w	sp, [sp, #4]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    363c:	f005 fc8d 	bl	8f5a <api_start>
	if (err < 0) {
    3640:	2800      	cmp	r0, #0
    3642:	db05      	blt.n	3650 <api_blocking_start+0x30>
	return z_impl_k_sem_take(sem, timeout);
    3644:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    3648:	2300      	movs	r3, #0
    364a:	4668      	mov	r0, sp
    364c:	f004 f83c 	bl	76c8 <z_impl_k_sem_take>
}
    3650:	b007      	add	sp, #28
    3652:	f85d fb04 	ldr.w	pc, [sp], #4
    3656:	bf00      	nop
    3658:	00008f55 	.word	0x00008f55

0000365c <z_nrf_clock_control_lf_on>:
{
    365c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    3660:	4949      	ldr	r1, [pc, #292]	; (3788 <z_nrf_clock_control_lf_on+0x12c>)
    3662:	f3bf 8f5b 	dmb	ish
    3666:	4605      	mov	r5, r0
    3668:	2201      	movs	r2, #1
    366a:	e851 3f00 	ldrex	r3, [r1]
    366e:	e841 2000 	strex	r0, r2, [r1]
    3672:	2800      	cmp	r0, #0
    3674:	d1f9      	bne.n	366a <z_nrf_clock_control_lf_on+0xe>
    3676:	f3bf 8f5b 	dmb	ish
	if (atomic_set(&on, 1) == 0) {
    367a:	b9a3      	cbnz	r3, 36a6 <z_nrf_clock_control_lf_on+0x4a>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    367c:	4943      	ldr	r1, [pc, #268]	; (378c <z_nrf_clock_control_lf_on+0x130>)
		err = onoff_request(mgr, &cli);
    367e:	4844      	ldr	r0, [pc, #272]	; (3790 <z_nrf_clock_control_lf_on+0x134>)
    3680:	604b      	str	r3, [r1, #4]
    3682:	60cb      	str	r3, [r1, #12]
    3684:	608a      	str	r2, [r1, #8]
    3686:	f7fe fd8b 	bl	21a0 <onoff_request>
		__ASSERT_NO_MSG(err >= 0);
    368a:	2800      	cmp	r0, #0
    368c:	da0b      	bge.n	36a6 <z_nrf_clock_control_lf_on+0x4a>
    368e:	4941      	ldr	r1, [pc, #260]	; (3794 <z_nrf_clock_control_lf_on+0x138>)
    3690:	4841      	ldr	r0, [pc, #260]	; (3798 <z_nrf_clock_control_lf_on+0x13c>)
    3692:	4a42      	ldr	r2, [pc, #264]	; (379c <z_nrf_clock_control_lf_on+0x140>)
    3694:	f44f 7308 	mov.w	r3, #544	; 0x220
    3698:	f005 fb87 	bl	8daa <printk>
    369c:	483f      	ldr	r0, [pc, #252]	; (379c <z_nrf_clock_control_lf_on+0x140>)
    369e:	f44f 7108 	mov.w	r1, #544	; 0x220
    36a2:	f005 faab 	bl	8bfc <assert_post_action>
	switch (start_mode) {
    36a6:	b3ad      	cbz	r5, 3714 <z_nrf_clock_control_lf_on+0xb8>
    36a8:	1e6b      	subs	r3, r5, #1
    36aa:	2b01      	cmp	r3, #1
    36ac:	d856      	bhi.n	375c <z_nrf_clock_control_lf_on+0x100>
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    36ae:	2d01      	cmp	r5, #1
    36b0:	d107      	bne.n	36c2 <z_nrf_clock_control_lf_on+0x66>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    36b2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    36b6:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    36ba:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    36be:	2b01      	cmp	r3, #1
    36c0:	d028      	beq.n	3714 <z_nrf_clock_control_lf_on+0xb8>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    36c2:	f005 fefb 	bl	94bc <k_is_in_isr>
    36c6:	4604      	mov	r4, r0
    36c8:	b918      	cbnz	r0, 36d2 <z_nrf_clock_control_lf_on+0x76>
	return !z_sys_post_kernel;
    36ca:	4b35      	ldr	r3, [pc, #212]	; (37a0 <z_nrf_clock_control_lf_on+0x144>)
	int key = isr_mode ? irq_lock() : 0;
    36cc:	781b      	ldrb	r3, [r3, #0]
    36ce:	2b00      	cmp	r3, #0
    36d0:	d152      	bne.n	3778 <z_nrf_clock_control_lf_on+0x11c>
	__asm__ volatile(
    36d2:	f04f 0320 	mov.w	r3, #32
    36d6:	f3ef 8611 	mrs	r6, BASEPRI
    36da:	f383 8812 	msr	BASEPRI_MAX, r3
    36de:	f3bf 8f6f 	isb	sy
    36e2:	2401      	movs	r4, #1
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    36e4:	4f2f      	ldr	r7, [pc, #188]	; (37a4 <z_nrf_clock_control_lf_on+0x148>)
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    36e6:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 37ac <z_nrf_clock_control_lf_on+0x150>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    36ea:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 37b0 <z_nrf_clock_control_lf_on+0x154>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    36ee:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    36f2:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    36f6:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
    36fa:	03d2      	lsls	r2, r2, #15
    36fc:	d50c      	bpl.n	3718 <z_nrf_clock_control_lf_on+0xbc>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    36fe:	f003 0303 	and.w	r3, r3, #3
	while (!(nrfx_clock_is_running(d, (void *)&type)
    3702:	2b01      	cmp	r3, #1
    3704:	d001      	beq.n	370a <z_nrf_clock_control_lf_on+0xae>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    3706:	2d01      	cmp	r5, #1
    3708:	d106      	bne.n	3718 <z_nrf_clock_control_lf_on+0xbc>
	if (isr_mode) {
    370a:	b30c      	cbz	r4, 3750 <z_nrf_clock_control_lf_on+0xf4>
	__asm__ volatile(
    370c:	f386 8811 	msr	BASEPRI, r6
    3710:	f3bf 8f6f 	isb	sy
}
    3714:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    3718:	b1ac      	cbz	r4, 3746 <z_nrf_clock_control_lf_on+0xea>
 *
 * @return N/A
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    371a:	4630      	mov	r0, r6
    371c:	f7fe ff62 	bl	25e4 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    3720:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    3724:	f8d2 3518 	ldr.w	r3, [r2, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    3728:	2b00      	cmp	r3, #0
    372a:	d1e0      	bne.n	36ee <z_nrf_clock_control_lf_on+0x92>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    372c:	6839      	ldr	r1, [r7, #0]
		    && nrf_clock_event_check(NRF_CLOCK,
    372e:	2900      	cmp	r1, #0
    3730:	d0dd      	beq.n	36ee <z_nrf_clock_control_lf_on+0x92>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3732:	603b      	str	r3, [r7, #0]
    3734:	683b      	ldr	r3, [r7, #0]
    p_reg->LFCLKSRC = (uint32_t)(source);
    3736:	2301      	movs	r3, #1
    3738:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    373c:	f8c8 3180 	str.w	r3, [r8, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3740:	f8c9 3000 	str.w	r3, [r9]
}
    3744:	e7d3      	b.n	36ee <z_nrf_clock_control_lf_on+0x92>
	return z_impl_k_sleep(timeout);
    3746:	2100      	movs	r1, #0
    3748:	2021      	movs	r0, #33	; 0x21
    374a:	f003 fe0d 	bl	7368 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    374e:	e7e7      	b.n	3720 <z_nrf_clock_control_lf_on+0xc4>
    p_reg->INTENSET = mask;
    3750:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3754:	2202      	movs	r2, #2
    3756:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    375a:	e7db      	b.n	3714 <z_nrf_clock_control_lf_on+0xb8>
		__ASSERT_NO_MSG(false);
    375c:	4912      	ldr	r1, [pc, #72]	; (37a8 <z_nrf_clock_control_lf_on+0x14c>)
    375e:	480e      	ldr	r0, [pc, #56]	; (3798 <z_nrf_clock_control_lf_on+0x13c>)
    3760:	4a0e      	ldr	r2, [pc, #56]	; (379c <z_nrf_clock_control_lf_on+0x140>)
    3762:	f240 2332 	movw	r3, #562	; 0x232
    3766:	f005 fb20 	bl	8daa <printk>
}
    376a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		__ASSERT_NO_MSG(false);
    376e:	480b      	ldr	r0, [pc, #44]	; (379c <z_nrf_clock_control_lf_on+0x140>)
    3770:	f240 2132 	movw	r1, #562	; 0x232
    3774:	f005 ba42 	b.w	8bfc <assert_post_action>
    p_reg->INTENCLR = mask;
    3778:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    377c:	2202      	movs	r2, #2
    377e:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
	int key = isr_mode ? irq_lock() : 0;
    3782:	4606      	mov	r6, r0
}
    3784:	e7ae      	b.n	36e4 <z_nrf_clock_control_lf_on+0x88>
    3786:	bf00      	nop
    3788:	20000b98 	.word	0x20000b98
    378c:	20000b2c 	.word	0x20000b2c
    3790:	20000b5c 	.word	0x20000b5c
    3794:	0000a192 	.word	0x0000a192
    3798:	00009c4f 	.word	0x00009c4f
    379c:	0000a131 	.word	0x0000a131
    37a0:	20000c63 	.word	0x20000c63
    37a4:	40000104 	.word	0x40000104
    37a8:	0000a435 	.word	0x0000a435
    37ac:	e000e100 	.word	0xe000e100
    37b0:	40000008 	.word	0x40000008

000037b4 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
    37b4:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
    37b6:	4b08      	ldr	r3, [pc, #32]	; (37d8 <uart_console_init+0x24>)
    37b8:	4808      	ldr	r0, [pc, #32]	; (37dc <uart_console_init+0x28>)
    37ba:	6018      	str	r0, [r3, #0]
 *
 * @return a non-positive integer as documented in device_usable_check().
 */
static inline int z_device_usable_check(const struct device *dev)
{
	return z_device_ready(dev) ? 0 : -ENODEV;
    37bc:	f005 fe0c 	bl	93d8 <z_device_ready>
    37c0:	b138      	cbz	r0, 37d2 <uart_console_init+0x1e>
	__stdout_hook_install(console_out);
    37c2:	4807      	ldr	r0, [pc, #28]	; (37e0 <uart_console_init+0x2c>)
    37c4:	f7ff fb5a 	bl	2e7c <__stdout_hook_install>
	__printk_hook_install(console_out);
    37c8:	4805      	ldr	r0, [pc, #20]	; (37e0 <uart_console_init+0x2c>)
    37ca:	f7fe fecf 	bl	256c <__printk_hook_install>
		return -ENODEV;
	}

	uart_console_hook_install();

	return 0;
    37ce:	2000      	movs	r0, #0
}
    37d0:	bd08      	pop	{r3, pc}
		return -ENODEV;
    37d2:	f06f 0012 	mvn.w	r0, #18
    37d6:	e7fb      	b.n	37d0 <uart_console_init+0x1c>
    37d8:	20000b9c 	.word	0x20000b9c
    37dc:	0000960c 	.word	0x0000960c
    37e0:	000037e5 	.word	0x000037e5

000037e4 <console_out>:
	if ('\n' == c) {
    37e4:	280a      	cmp	r0, #10
{
    37e6:	b538      	push	{r3, r4, r5, lr}
    37e8:	4d07      	ldr	r5, [pc, #28]	; (3808 <console_out+0x24>)
    37ea:	4604      	mov	r4, r0
	if ('\n' == c) {
    37ec:	d104      	bne.n	37f8 <console_out+0x14>
    37ee:	6828      	ldr	r0, [r5, #0]
						unsigned char out_char)
{
	const struct uart_driver_api *api =
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
    37f0:	6883      	ldr	r3, [r0, #8]
    37f2:	210d      	movs	r1, #13
    37f4:	685b      	ldr	r3, [r3, #4]
    37f6:	4798      	blx	r3
	uart_poll_out(uart_console_dev, c);
    37f8:	6828      	ldr	r0, [r5, #0]
    37fa:	6883      	ldr	r3, [r0, #8]
    37fc:	b2e1      	uxtb	r1, r4
    37fe:	685b      	ldr	r3, [r3, #4]
    3800:	4798      	blx	r3
}
    3802:	4620      	mov	r0, r4
    3804:	bd38      	pop	{r3, r4, r5, pc}
    3806:	bf00      	nop
    3808:	20000b9c 	.word	0x20000b9c

0000380c <gpio_nrfx_manage_callback>:
}

static int gpio_nrfx_manage_callback(const struct device *port,
				     struct gpio_callback *callback,
				     bool set)
{
    380c:	b570      	push	{r4, r5, r6, lr}
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    380e:	6905      	ldr	r5, [r0, #16]
{
    3810:	4616      	mov	r6, r2
 */
static inline int gpio_manage_callback(sys_slist_t *callbacks,
					struct gpio_callback *callback,
					bool set)
{
	__ASSERT(callback, "No callback!");
    3812:	460c      	mov	r4, r1
    3814:	b961      	cbnz	r1, 3830 <gpio_nrfx_manage_callback+0x24>
    3816:	4922      	ldr	r1, [pc, #136]	; (38a0 <gpio_nrfx_manage_callback+0x94>)
    3818:	4a22      	ldr	r2, [pc, #136]	; (38a4 <gpio_nrfx_manage_callback+0x98>)
    381a:	4823      	ldr	r0, [pc, #140]	; (38a8 <gpio_nrfx_manage_callback+0x9c>)
    381c:	2324      	movs	r3, #36	; 0x24
    381e:	f005 fac4 	bl	8daa <printk>
    3822:	4822      	ldr	r0, [pc, #136]	; (38ac <gpio_nrfx_manage_callback+0xa0>)
    3824:	f005 fac1 	bl	8daa <printk>
    3828:	481e      	ldr	r0, [pc, #120]	; (38a4 <gpio_nrfx_manage_callback+0x98>)
    382a:	2124      	movs	r1, #36	; 0x24
    382c:	f005 f9e6 	bl	8bfc <assert_post_action>
	__ASSERT(callback->handler, "No callback handler!");
    3830:	6863      	ldr	r3, [r4, #4]
    3832:	b963      	cbnz	r3, 384e <gpio_nrfx_manage_callback+0x42>
    3834:	491e      	ldr	r1, [pc, #120]	; (38b0 <gpio_nrfx_manage_callback+0xa4>)
    3836:	4a1b      	ldr	r2, [pc, #108]	; (38a4 <gpio_nrfx_manage_callback+0x98>)
    3838:	481b      	ldr	r0, [pc, #108]	; (38a8 <gpio_nrfx_manage_callback+0x9c>)
    383a:	2325      	movs	r3, #37	; 0x25
    383c:	f005 fab5 	bl	8daa <printk>
    3840:	481c      	ldr	r0, [pc, #112]	; (38b4 <gpio_nrfx_manage_callback+0xa8>)
    3842:	f005 fab2 	bl	8daa <printk>
    3846:	4817      	ldr	r0, [pc, #92]	; (38a4 <gpio_nrfx_manage_callback+0x98>)
    3848:	2125      	movs	r1, #37	; 0x25
    384a:	f005 f9d7 	bl	8bfc <assert_post_action>
Z_GENLIST_IS_EMPTY(slist)
    384e:	686b      	ldr	r3, [r5, #4]

	if (!sys_slist_is_empty(callbacks)) {
    3850:	b15b      	cbz	r3, 386a <gpio_nrfx_manage_callback+0x5e>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    3852:	2200      	movs	r2, #0
    3854:	429c      	cmp	r4, r3
    3856:	d113      	bne.n	3880 <gpio_nrfx_manage_callback+0x74>
Z_GENLIST_REMOVE(slist, snode)
    3858:	6823      	ldr	r3, [r4, #0]
    385a:	b95a      	cbnz	r2, 3874 <gpio_nrfx_manage_callback+0x68>
    385c:	68aa      	ldr	r2, [r5, #8]
	list->head = node;
    385e:	606b      	str	r3, [r5, #4]
Z_GENLIST_REMOVE(slist, snode)
    3860:	4294      	cmp	r4, r2
    3862:	d100      	bne.n	3866 <gpio_nrfx_manage_callback+0x5a>
	list->tail = node;
    3864:	60ab      	str	r3, [r5, #8]
	parent->next = child;
    3866:	2300      	movs	r3, #0
    3868:	6023      	str	r3, [r4, #0]
				return -EINVAL;
			}
		}
	}

	if (set) {
    386a:	b976      	cbnz	r6, 388a <gpio_nrfx_manage_callback+0x7e>
		sys_slist_prepend(callbacks, &callback->node);
	}

	return 0;
    386c:	2000      	movs	r0, #0
				     callback, set);
}
    386e:	bd70      	pop	{r4, r5, r6, pc}
    3870:	460b      	mov	r3, r1
    3872:	e7ef      	b.n	3854 <gpio_nrfx_manage_callback+0x48>
    3874:	6013      	str	r3, [r2, #0]
Z_GENLIST_REMOVE(slist, snode)
    3876:	68ab      	ldr	r3, [r5, #8]
    3878:	429c      	cmp	r4, r3
	list->tail = node;
    387a:	bf08      	it	eq
    387c:	60aa      	streq	r2, [r5, #8]
}
    387e:	e7f2      	b.n	3866 <gpio_nrfx_manage_callback+0x5a>
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    3880:	6819      	ldr	r1, [r3, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    3882:	461a      	mov	r2, r3
    3884:	2900      	cmp	r1, #0
    3886:	d1f3      	bne.n	3870 <gpio_nrfx_manage_callback+0x64>
			if (!set) {
    3888:	b13e      	cbz	r6, 389a <gpio_nrfx_manage_callback+0x8e>
Z_GENLIST_PREPEND(slist, snode)
    388a:	686b      	ldr	r3, [r5, #4]
	parent->next = child;
    388c:	6023      	str	r3, [r4, #0]
Z_GENLIST_PREPEND(slist, snode)
    388e:	68a8      	ldr	r0, [r5, #8]
	list->head = node;
    3890:	606c      	str	r4, [r5, #4]
Z_GENLIST_PREPEND(slist, snode)
    3892:	2800      	cmp	r0, #0
    3894:	d1ea      	bne.n	386c <gpio_nrfx_manage_callback+0x60>
	list->tail = node;
    3896:	60ac      	str	r4, [r5, #8]
}
    3898:	e7e9      	b.n	386e <gpio_nrfx_manage_callback+0x62>
				return -EINVAL;
    389a:	f06f 0015 	mvn.w	r0, #21
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    389e:	e7e6      	b.n	386e <gpio_nrfx_manage_callback+0x62>
    38a0:	0000a1ce 	.word	0x0000a1ce
    38a4:	0000a1a1 	.word	0x0000a1a1
    38a8:	00009c4f 	.word	0x00009c4f
    38ac:	0000a1d7 	.word	0x0000a1d7
    38b0:	0000a1e6 	.word	0x0000a1e6
    38b4:	0000a1f8 	.word	0x0000a1f8

000038b8 <nrfx_gpio_handler>:
			dev = DEVICE_DT_INST_GET(i); \
		}

	if (0) {
	} /* Followed by else if from FOREACH macro. Done to avoid return statement in macro.  */
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    38b8:	0943      	lsrs	r3, r0, #5
}

static void nrfx_gpio_handler(nrfx_gpiote_pin_t abs_pin,
			      nrfx_gpiote_trigger_t trigger,
			      void *context)
{
    38ba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    38be:	d003      	beq.n	38c8 <nrfx_gpio_handler+0x10>
    38c0:	2b01      	cmp	r3, #1
    38c2:	d036      	beq.n	3932 <nrfx_gpio_handler+0x7a>

	struct gpio_nrfx_data *data = get_port_data(port);
	sys_slist_t *list = &data->callbacks;

	gpio_fire_callbacks(list, port, BIT(pin));
}
    38c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    38c8:	4f1b      	ldr	r7, [pc, #108]	; (3938 <nrfx_gpio_handler+0x80>)
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    38ca:	693b      	ldr	r3, [r7, #16]
    38cc:	685c      	ldr	r4, [r3, #4]
    38ce:	2c00      	cmp	r4, #0
    38d0:	d0f8      	beq.n	38c4 <nrfx_gpio_handler+0xc>
    38d2:	6825      	ldr	r5, [r4, #0]
		if (cb->pin_mask & pins) {
			__ASSERT(cb->handler, "No callback handler!");
    38d4:	f8df 806c 	ldr.w	r8, [pc, #108]	; 3944 <nrfx_gpio_handler+0x8c>
    38d8:	f8df 906c 	ldr.w	r9, [pc, #108]	; 3948 <nrfx_gpio_handler+0x90>
    38dc:	f8df a06c 	ldr.w	sl, [pc, #108]	; 394c <nrfx_gpio_handler+0x94>
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;
    38e0:	f000 001f 	and.w	r0, r0, #31
	gpio_fire_callbacks(list, port, BIT(pin));
    38e4:	2601      	movs	r6, #1
    38e6:	2d00      	cmp	r5, #0
    38e8:	fa06 f600 	lsl.w	r6, r6, r0
	return node->next;
    38ec:	bf38      	it	cc
    38ee:	2500      	movcc	r5, #0
		if (cb->pin_mask & pins) {
    38f0:	68a3      	ldr	r3, [r4, #8]
    38f2:	421e      	tst	r6, r3
    38f4:	d014      	beq.n	3920 <nrfx_gpio_handler+0x68>
			__ASSERT(cb->handler, "No callback handler!");
    38f6:	6863      	ldr	r3, [r4, #4]
    38f8:	b963      	cbnz	r3, 3914 <nrfx_gpio_handler+0x5c>
    38fa:	4649      	mov	r1, r9
    38fc:	2345      	movs	r3, #69	; 0x45
    38fe:	4642      	mov	r2, r8
    3900:	4650      	mov	r0, sl
    3902:	f005 fa52 	bl	8daa <printk>
    3906:	480d      	ldr	r0, [pc, #52]	; (393c <nrfx_gpio_handler+0x84>)
    3908:	f005 fa4f 	bl	8daa <printk>
    390c:	2145      	movs	r1, #69	; 0x45
    390e:	4640      	mov	r0, r8
    3910:	f005 f974 	bl	8bfc <assert_post_action>
			cb->handler(port, cb, cb->pin_mask & pins);
    3914:	e9d4 3201 	ldrd	r3, r2, [r4, #4]
    3918:	4621      	mov	r1, r4
    391a:	4032      	ands	r2, r6
    391c:	4638      	mov	r0, r7
    391e:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    3920:	2d00      	cmp	r5, #0
    3922:	d0cf      	beq.n	38c4 <nrfx_gpio_handler+0xc>
    3924:	682b      	ldr	r3, [r5, #0]
    3926:	2b00      	cmp	r3, #0
    3928:	bf38      	it	cc
    392a:	2300      	movcc	r3, #0
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    392c:	462c      	mov	r4, r5
    392e:	461d      	mov	r5, r3
    3930:	e7de      	b.n	38f0 <nrfx_gpio_handler+0x38>
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    3932:	4f03      	ldr	r7, [pc, #12]	; (3940 <nrfx_gpio_handler+0x88>)
    3934:	e7c9      	b.n	38ca <nrfx_gpio_handler+0x12>
    3936:	bf00      	nop
    3938:	000095c4 	.word	0x000095c4
    393c:	0000a1f8 	.word	0x0000a1f8
    3940:	000095dc 	.word	0x000095dc
    3944:	0000a1a1 	.word	0x0000a1a1
    3948:	0000a20f 	.word	0x0000a20f
    394c:	00009c4f 	.word	0x00009c4f

00003950 <gpio_nrfx_pin_interrupt_configure>:
{
    3950:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    3952:	6840      	ldr	r0, [r0, #4]
    3954:	7b05      	ldrb	r5, [r0, #12]
    3956:	f001 041f 	and.w	r4, r1, #31
	if (mode == GPIO_INT_MODE_DISABLED) {
    395a:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    395e:	ea44 1445 	orr.w	r4, r4, r5, lsl #5
	if (mode == GPIO_INT_MODE_DISABLED) {
    3962:	f04f 0500 	mov.w	r5, #0
    3966:	d104      	bne.n	3972 <gpio_nrfx_pin_interrupt_configure+0x22>
		nrfx_gpiote_trigger_disable(abs_pin);
    3968:	4620      	mov	r0, r4
    396a:	f001 fa97 	bl	4e9c <nrfx_gpiote_trigger_disable>
	return 0;
    396e:	2000      	movs	r0, #0
    3970:	e054      	b.n	3a1c <gpio_nrfx_pin_interrupt_configure+0xcc>
	if (mode == GPIO_INT_MODE_LEVEL) {
    3972:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
	nrfx_gpiote_trigger_config_t trigger_config = {
    3976:	e9cd 5502 	strd	r5, r5, [sp, #8]
	if (mode == GPIO_INT_MODE_LEVEL) {
    397a:	d151      	bne.n	3a20 <gpio_nrfx_pin_interrupt_configure+0xd0>
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
    397c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
    3980:	bf0c      	ite	eq
    3982:	2304      	moveq	r3, #4
    3984:	2305      	movne	r3, #5
	nrfx_gpiote_trigger_config_t trigger_config = {
    3986:	f88d 3008 	strb.w	r3, [sp, #8]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
    398a:	6883      	ldr	r3, [r0, #8]
    398c:	fa23 f101 	lsr.w	r1, r3, r1
    3990:	f011 0101 	ands.w	r1, r1, #1
    3994:	d155      	bne.n	3a42 <gpio_nrfx_pin_interrupt_configure+0xf2>
    3996:	f5b2 3fa0 	cmp.w	r2, #81920	; 0x14000
    399a:	d152      	bne.n	3a42 <gpio_nrfx_pin_interrupt_configure+0xf2>
    switch (port)
    399c:	0966      	lsrs	r6, r4, #5
    399e:	d04a      	beq.n	3a36 <gpio_nrfx_pin_interrupt_configure+0xe6>
            mask = P1_FEATURE_PINS_PRESENT;
    39a0:	f64f 73ff 	movw	r3, #65535	; 0xffff
    39a4:	2e01      	cmp	r6, #1
    39a6:	bf08      	it	eq
    39a8:	4619      	moveq	r1, r3
    pin_number &= 0x1F;
    39aa:	f004 051f 	and.w	r5, r4, #31
    return (mask & (1UL << pin_number)) ? true : false;
    39ae:	40e9      	lsrs	r1, r5
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    39b0:	07ca      	lsls	r2, r1, #31
    39b2:	d40b      	bmi.n	39cc <gpio_nrfx_pin_interrupt_configure+0x7c>
    39b4:	492b      	ldr	r1, [pc, #172]	; (3a64 <gpio_nrfx_pin_interrupt_configure+0x114>)
    39b6:	482c      	ldr	r0, [pc, #176]	; (3a68 <gpio_nrfx_pin_interrupt_configure+0x118>)
    39b8:	4a2c      	ldr	r2, [pc, #176]	; (3a6c <gpio_nrfx_pin_interrupt_configure+0x11c>)
    39ba:	f240 2329 	movw	r3, #553	; 0x229
    39be:	f005 f9f4 	bl	8daa <printk>
    39c2:	482a      	ldr	r0, [pc, #168]	; (3a6c <gpio_nrfx_pin_interrupt_configure+0x11c>)
    39c4:	f240 2129 	movw	r1, #553	; 0x229
    39c8:	f005 f918 	bl	8bfc <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    39cc:	b16e      	cbz	r6, 39ea <gpio_nrfx_pin_interrupt_configure+0x9a>
    39ce:	2e01      	cmp	r6, #1
    39d0:	d034      	beq.n	3a3c <gpio_nrfx_pin_interrupt_configure+0xec>
            NRFX_ASSERT(0);
    39d2:	4927      	ldr	r1, [pc, #156]	; (3a70 <gpio_nrfx_pin_interrupt_configure+0x120>)
    39d4:	4824      	ldr	r0, [pc, #144]	; (3a68 <gpio_nrfx_pin_interrupt_configure+0x118>)
    39d6:	4a25      	ldr	r2, [pc, #148]	; (3a6c <gpio_nrfx_pin_interrupt_configure+0x11c>)
    39d8:	f240 232e 	movw	r3, #558	; 0x22e
    39dc:	f005 f9e5 	bl	8daa <printk>
    39e0:	4822      	ldr	r0, [pc, #136]	; (3a6c <gpio_nrfx_pin_interrupt_configure+0x11c>)
    39e2:	f240 212e 	movw	r1, #558	; 0x22e
    39e6:	f005 f909 	bl	8bfc <assert_post_action>
        case 0: return NRF_P0;
    39ea:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    39ee:	f505 75e0 	add.w	r5, r5, #448	; 0x1c0
    39f2:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    39f6:	07db      	lsls	r3, r3, #31
    39f8:	d423      	bmi.n	3a42 <gpio_nrfx_pin_interrupt_configure+0xf2>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
    39fa:	f10d 0507 	add.w	r5, sp, #7
    39fe:	4629      	mov	r1, r5
    3a00:	4620      	mov	r0, r4
    3a02:	f001 f975 	bl	4cf0 <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
    3a06:	4b1b      	ldr	r3, [pc, #108]	; (3a74 <gpio_nrfx_pin_interrupt_configure+0x124>)
    3a08:	4298      	cmp	r0, r3
    3a0a:	d119      	bne.n	3a40 <gpio_nrfx_pin_interrupt_configure+0xf0>
			err = nrfx_gpiote_channel_alloc(&ch);
    3a0c:	4628      	mov	r0, r5
    3a0e:	f001 f9cf 	bl	4db0 <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
    3a12:	4b19      	ldr	r3, [pc, #100]	; (3a78 <gpio_nrfx_pin_interrupt_configure+0x128>)
    3a14:	4298      	cmp	r0, r3
    3a16:	d013      	beq.n	3a40 <gpio_nrfx_pin_interrupt_configure+0xf0>
				return -ENOMEM;
    3a18:	f06f 000b 	mvn.w	r0, #11
}
    3a1c:	b004      	add	sp, #16
    3a1e:	bd70      	pop	{r4, r5, r6, pc}
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    3a20:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
    3a24:	d005      	beq.n	3a32 <gpio_nrfx_pin_interrupt_configure+0xe2>
    3a26:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
    3a2a:	bf0c      	ite	eq
    3a2c:	2302      	moveq	r3, #2
    3a2e:	2301      	movne	r3, #1
    3a30:	e7a9      	b.n	3986 <gpio_nrfx_pin_interrupt_configure+0x36>
    3a32:	2303      	movs	r3, #3
    3a34:	e7a7      	b.n	3986 <gpio_nrfx_pin_interrupt_configure+0x36>
            mask = P0_FEATURE_PINS_PRESENT;
    3a36:	f04f 31ff 	mov.w	r1, #4294967295
    3a3a:	e7b6      	b.n	39aa <gpio_nrfx_pin_interrupt_configure+0x5a>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3a3c:	4b0f      	ldr	r3, [pc, #60]	; (3a7c <gpio_nrfx_pin_interrupt_configure+0x12c>)
    3a3e:	e7d6      	b.n	39ee <gpio_nrfx_pin_interrupt_configure+0x9e>
		trigger_config.p_in_channel = &ch;
    3a40:	9503      	str	r5, [sp, #12]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    3a42:	2300      	movs	r3, #0
    3a44:	4619      	mov	r1, r3
    3a46:	aa02      	add	r2, sp, #8
    3a48:	4620      	mov	r0, r4
    3a4a:	f001 f833 	bl	4ab4 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    3a4e:	4b0a      	ldr	r3, [pc, #40]	; (3a78 <gpio_nrfx_pin_interrupt_configure+0x128>)
    3a50:	4298      	cmp	r0, r3
    3a52:	d104      	bne.n	3a5e <gpio_nrfx_pin_interrupt_configure+0x10e>
	nrfx_gpiote_trigger_enable(abs_pin, true);
    3a54:	2101      	movs	r1, #1
    3a56:	4620      	mov	r0, r4
    3a58:	f001 f9b0 	bl	4dbc <nrfx_gpiote_trigger_enable>
    3a5c:	e787      	b.n	396e <gpio_nrfx_pin_interrupt_configure+0x1e>
		return -EIO;
    3a5e:	f06f 0004 	mvn.w	r0, #4
    3a62:	e7db      	b.n	3a1c <gpio_nrfx_pin_interrupt_configure+0xcc>
    3a64:	0000a24e 	.word	0x0000a24e
    3a68:	00009c4f 	.word	0x00009c4f
    3a6c:	0000a21b 	.word	0x0000a21b
    3a70:	0000a435 	.word	0x0000a435
    3a74:	0bad0004 	.word	0x0bad0004
    3a78:	0bad0000 	.word	0x0bad0000
    3a7c:	50000300 	.word	0x50000300

00003a80 <gpio_nrfx_init>:

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    3a80:	b510      	push	{r4, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
    3a82:	f001 f985 	bl	4d90 <nrfx_gpiote_is_init>
    3a86:	4604      	mov	r4, r0
    3a88:	b968      	cbnz	r0, 3aa6 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xe>
		return 0;
	}

	err = nrfx_gpiote_init(0/*not used*/);
    3a8a:	f001 f959 	bl	4d40 <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
    3a8e:	4b08      	ldr	r3, [pc, #32]	; (3ab0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x18>)
    3a90:	4298      	cmp	r0, r3
    3a92:	d10a      	bne.n	3aaa <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x12>
		return -EIO;
	}

	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
    3a94:	4807      	ldr	r0, [pc, #28]	; (3ab4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x1c>)
    3a96:	4621      	mov	r1, r4
    3a98:	f001 f924 	bl	4ce4 <nrfx_gpiote_global_callback_set>

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    3a9c:	4622      	mov	r2, r4
    3a9e:	2105      	movs	r1, #5
    3aa0:	2006      	movs	r0, #6
    3aa2:	f7fe fe25 	bl	26f0 <z_arm_irq_priority_set>
		return 0;
    3aa6:	2000      	movs	r0, #0
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
    3aa8:	bd10      	pop	{r4, pc}
		return -EIO;
    3aaa:	f06f 0004 	mvn.w	r0, #4
    3aae:	e7fb      	b.n	3aa8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x10>
    3ab0:	0bad0000 	.word	0x0bad0000
    3ab4:	000038b9 	.word	0x000038b9

00003ab8 <gpio_nrfx_pin_configure>:
{
    3ab8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	const struct gpio_nrfx_cfg *cfg = get_port_cfg(port);
    3abc:	6847      	ldr	r7, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    3abe:	7b3b      	ldrb	r3, [r7, #12]
    3ac0:	f001 051f 	and.w	r5, r1, #31
{
    3ac4:	b085      	sub	sp, #20
    3ac6:	460e      	mov	r6, r1
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    3ac8:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	if (flags == GPIO_DISCONNECTED) {
    3acc:	4614      	mov	r4, r2
    3ace:	b9ca      	cbnz	r2, 3b04 <gpio_nrfx_pin_configure+0x4c>
	err = nrfx_gpiote_channel_get(pin, &ch);
    3ad0:	a902      	add	r1, sp, #8
    3ad2:	4628      	mov	r0, r5
    3ad4:	f001 f90c 	bl	4cf0 <nrfx_gpiote_channel_get>
    3ad8:	4604      	mov	r4, r0
	err = nrfx_gpiote_pin_uninit(pin);
    3ada:	4628      	mov	r0, r5
    3adc:	f001 fa00 	bl	4ee0 <nrfx_gpiote_pin_uninit>
	if (err != NRFX_SUCCESS) {
    3ae0:	4b48      	ldr	r3, [pc, #288]	; (3c04 <gpio_nrfx_pin_configure+0x14c>)
    3ae2:	4298      	cmp	r0, r3
    3ae4:	d004      	beq.n	3af0 <gpio_nrfx_pin_configure+0x38>
		return -EIO;
    3ae6:	f06f 0004 	mvn.w	r0, #4
}
    3aea:	b005      	add	sp, #20
    3aec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (free_ch) {
    3af0:	4284      	cmp	r4, r0
    3af2:	d105      	bne.n	3b00 <gpio_nrfx_pin_configure+0x48>
		err = nrfx_gpiote_channel_free(ch);
    3af4:	f89d 0008 	ldrb.w	r0, [sp, #8]
    3af8:	f001 f954 	bl	4da4 <nrfx_gpiote_channel_free>
	return (err != NRFX_SUCCESS) ? -EIO : 0;
    3afc:	42a0      	cmp	r0, r4
    3afe:	d1f2      	bne.n	3ae6 <gpio_nrfx_pin_configure+0x2e>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    3b00:	2000      	movs	r0, #0
    3b02:	e7f2      	b.n	3aea <gpio_nrfx_pin_configure+0x32>
	nrfx_gpiote_trigger_config_t trigger_config = {
    3b04:	f04f 0900 	mov.w	r9, #0
	err = nrfx_gpiote_channel_get(pin, &ch);
    3b08:	f10d 0103 	add.w	r1, sp, #3
    3b0c:	4630      	mov	r0, r6
	nrfx_gpiote_trigger_config_t trigger_config = {
    3b0e:	e9cd 9902 	strd	r9, r9, [sp, #8]
	err = nrfx_gpiote_channel_get(pin, &ch);
    3b12:	f001 f8ed 	bl	4cf0 <nrfx_gpiote_channel_get>
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    3b16:	464b      	mov	r3, r9
	err = nrfx_gpiote_channel_get(pin, &ch);
    3b18:	4680      	mov	r8, r0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    3b1a:	aa02      	add	r2, sp, #8
    3b1c:	4649      	mov	r1, r9
    3b1e:	4628      	mov	r0, r5
    3b20:	f000 ffc8 	bl	4ab4 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    3b24:	4b37      	ldr	r3, [pc, #220]	; (3c04 <gpio_nrfx_pin_configure+0x14c>)
    3b26:	4298      	cmp	r0, r3
    3b28:	d002      	beq.n	3b30 <gpio_nrfx_pin_configure+0x78>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    3b2a:	f06f 0015 	mvn.w	r0, #21
    3b2e:	e7dc      	b.n	3aea <gpio_nrfx_pin_configure+0x32>
	if (free_ch) {
    3b30:	4580      	cmp	r8, r0
    3b32:	d103      	bne.n	3b3c <gpio_nrfx_pin_configure+0x84>
		err = nrfx_gpiote_channel_free(ch);
    3b34:	f89d 0003 	ldrb.w	r0, [sp, #3]
    3b38:	f001 f934 	bl	4da4 <nrfx_gpiote_channel_free>
	if (flags & GPIO_OUTPUT) {
    3b3c:	05a3      	lsls	r3, r4, #22
    3b3e:	d54e      	bpl.n	3bde <gpio_nrfx_pin_configure+0x126>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    3b40:	4b31      	ldr	r3, [pc, #196]	; (3c08 <gpio_nrfx_pin_configure+0x150>)
    3b42:	4a32      	ldr	r2, [pc, #200]	; (3c0c <gpio_nrfx_pin_configure+0x154>)
    3b44:	4023      	ands	r3, r4
    3b46:	4293      	cmp	r3, r2
    3b48:	d03a      	beq.n	3bc0 <gpio_nrfx_pin_configure+0x108>
    3b4a:	d80c      	bhi.n	3b66 <gpio_nrfx_pin_configure+0xae>
    3b4c:	2b06      	cmp	r3, #6
    3b4e:	d014      	beq.n	3b7a <gpio_nrfx_pin_configure+0xc2>
    3b50:	d804      	bhi.n	3b5c <gpio_nrfx_pin_configure+0xa4>
    3b52:	b193      	cbz	r3, 3b7a <gpio_nrfx_pin_configure+0xc2>
    3b54:	2b02      	cmp	r3, #2
    3b56:	d1e8      	bne.n	3b2a <gpio_nrfx_pin_configure+0x72>
    3b58:	2304      	movs	r3, #4
    3b5a:	e00e      	b.n	3b7a <gpio_nrfx_pin_configure+0xc2>
    3b5c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    3b60:	d1e3      	bne.n	3b2a <gpio_nrfx_pin_configure+0x72>
		*drive = NRF_GPIO_PIN_H0S1;
    3b62:	2301      	movs	r3, #1
    3b64:	e009      	b.n	3b7a <gpio_nrfx_pin_configure+0xc2>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    3b66:	4a2a      	ldr	r2, [pc, #168]	; (3c10 <gpio_nrfx_pin_configure+0x158>)
    3b68:	4293      	cmp	r3, r2
    3b6a:	d02b      	beq.n	3bc4 <gpio_nrfx_pin_configure+0x10c>
    3b6c:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
    3b70:	d02a      	beq.n	3bc8 <gpio_nrfx_pin_configure+0x110>
    3b72:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
    3b76:	d1d8      	bne.n	3b2a <gpio_nrfx_pin_configure+0x72>
		*drive = NRF_GPIO_PIN_S0H1;
    3b78:	2302      	movs	r3, #2
		nrfx_gpiote_output_config_t output_config = {
    3b7a:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
    3b7e:	f484 7380 	eor.w	r3, r4, #256	; 0x100
    3b82:	f3c3 2300 	ubfx	r3, r3, #8, #1
	if (flags & GPIO_PULL_UP) {
    3b86:	06e0      	lsls	r0, r4, #27
		nrfx_gpiote_output_config_t output_config = {
    3b88:	f88d 3005 	strb.w	r3, [sp, #5]
		return NRF_GPIO_PIN_PULLDOWN;
    3b8c:	bf54      	ite	pl
    3b8e:	f3c4 1340 	ubfxpl	r3, r4, #5, #1
		return NRF_GPIO_PIN_PULLUP;
    3b92:	2303      	movmi	r3, #3
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    3b94:	0521      	lsls	r1, r4, #20
		nrfx_gpiote_output_config_t output_config = {
    3b96:	f88d 3006 	strb.w	r3, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    3b9a:	d517      	bpl.n	3bcc <gpio_nrfx_pin_configure+0x114>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
    3b9c:	687b      	ldr	r3, [r7, #4]
    3b9e:	2101      	movs	r1, #1
    3ba0:	fa01 f606 	lsl.w	r6, r1, r6
    p_reg->OUTSET = set_mask;
    3ba4:	f8c3 6508 	str.w	r6, [r3, #1288]	; 0x508
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
    3ba8:	2200      	movs	r2, #0
    3baa:	a901      	add	r1, sp, #4
    3bac:	4628      	mov	r0, r5
    3bae:	f001 f829 	bl	4c04 <nrfx_gpiote_output_configure>
		return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    3bb2:	4b14      	ldr	r3, [pc, #80]	; (3c04 <gpio_nrfx_pin_configure+0x14c>)
    3bb4:	4298      	cmp	r0, r3
    3bb6:	bf14      	ite	ne
    3bb8:	f06f 0015 	mvnne.w	r0, #21
    3bbc:	2000      	moveq	r0, #0
    3bbe:	e794      	b.n	3aea <gpio_nrfx_pin_configure+0x32>
		*drive = NRF_GPIO_PIN_H0D1;
    3bc0:	2307      	movs	r3, #7
    3bc2:	e7da      	b.n	3b7a <gpio_nrfx_pin_configure+0xc2>
		*drive = NRF_GPIO_PIN_D0H1;
    3bc4:	2305      	movs	r3, #5
    3bc6:	e7d8      	b.n	3b7a <gpio_nrfx_pin_configure+0xc2>
		*drive = NRF_GPIO_PIN_H0H1;
    3bc8:	2303      	movs	r3, #3
    3bca:	e7d6      	b.n	3b7a <gpio_nrfx_pin_configure+0xc2>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
    3bcc:	0562      	lsls	r2, r4, #21
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
    3bce:	bf41      	itttt	mi
    3bd0:	687b      	ldrmi	r3, [r7, #4]
    3bd2:	2101      	movmi	r1, #1
    3bd4:	fa01 f606 	lslmi.w	r6, r1, r6
    p_reg->OUTCLR = clr_mask;
    3bd8:	f8c3 650c 	strmi.w	r6, [r3, #1292]	; 0x50c
}
    3bdc:	e7e4      	b.n	3ba8 <gpio_nrfx_pin_configure+0xf0>
	if (flags & GPIO_PULL_UP) {
    3bde:	06e3      	lsls	r3, r4, #27
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    3be0:	f04f 0300 	mov.w	r3, #0
		return NRF_GPIO_PIN_PULLUP;
    3be4:	bf54      	ite	pl
    3be6:	f3c4 1440 	ubfxpl	r4, r4, #5, #1
    3bea:	2403      	movmi	r4, #3
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    3bec:	461a      	mov	r2, r3
    3bee:	a901      	add	r1, sp, #4
    3bf0:	4628      	mov	r0, r5
	nrfx_gpiote_input_config_t input_config = {
    3bf2:	f88d 4004 	strb.w	r4, [sp, #4]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    3bf6:	f000 ff5d 	bl	4ab4 <nrfx_gpiote_input_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    3bfa:	4b02      	ldr	r3, [pc, #8]	; (3c04 <gpio_nrfx_pin_configure+0x14c>)
    3bfc:	4298      	cmp	r0, r3
    3bfe:	f43f af7f 	beq.w	3b00 <gpio_nrfx_pin_configure+0x48>
    3c02:	e792      	b.n	3b2a <gpio_nrfx_pin_configure+0x72>
    3c04:	0bad0000 	.word	0x0bad0000
    3c08:	00f00006 	.word	0x00f00006
    3c0c:	00100006 	.word	0x00100006
    3c10:	00400002 	.word	0x00400002

00003c14 <pwm_nrfx_get_cycles_per_sec>:
{
	/* TODO: Since this function might be removed, we will always return
	 * 16MHz from this function and handle the conversion with prescaler,
	 * etc, in the pin set function. See issue #6958.
	 */
	*cycles = 16ul * 1000ul * 1000ul;
    3c14:	4802      	ldr	r0, [pc, #8]	; (3c20 <pwm_nrfx_get_cycles_per_sec+0xc>)
    3c16:	2100      	movs	r1, #0
    3c18:	e9c2 0100 	strd	r0, r1, [r2]

	return 0;
}
    3c1c:	2000      	movs	r0, #0
    3c1e:	4770      	bx	lr
    3c20:	00f42400 	.word	0x00f42400

00003c24 <pwm_nrfx_init>:
	.pin_set = pwm_nrfx_pin_set,
	.get_cycles_per_sec = pwm_nrfx_get_cycles_per_sec,
};

static int pwm_nrfx_init(const struct device *dev)
{
    3c24:	4602      	mov	r2, r0
	const struct pwm_nrfx_config *config = dev->config;
    3c26:	6840      	ldr	r0, [r0, #4]
	struct pwm_nrfx_data *data = dev->data;

	for (size_t i = 0; i < ARRAY_SIZE(data->current); i++) {
    3c28:	6912      	ldr	r2, [r2, #16]
{
    3c2a:	b538      	push	{r3, r4, r5, lr}
    3c2c:	f100 0308 	add.w	r3, r0, #8
    3c30:	3204      	adds	r2, #4
    3c32:	f100 040c 	add.w	r4, r0, #12
    3c36:	4619      	mov	r1, r3
		bool inverted = config->initial_config.output_pins[i] & NRFX_PWM_PIN_INVERTED;
		uint16_t value = (inverted)?(PWM_NRFX_CH_VALUE_INVERTED):(PWM_NRFX_CH_VALUE_NORMAL);
    3c38:	f913 5b01 	ldrsb.w	r5, [r3], #1
    3c3c:	2d00      	cmp	r5, #0
    3c3e:	bfb4      	ite	lt
    3c40:	2500      	movlt	r5, #0
    3c42:	f44f 4500 	movge.w	r5, #32768	; 0x8000
	for (size_t i = 0; i < ARRAY_SIZE(data->current); i++) {
    3c46:	42a3      	cmp	r3, r4

		data->current[i] = value;
    3c48:	f822 5b02 	strh.w	r5, [r2], #2
	for (size_t i = 0; i < ARRAY_SIZE(data->current); i++) {
    3c4c:	d1f4      	bne.n	3c38 <pwm_nrfx_init+0x14>
	};

	nrfx_err_t result = nrfx_pwm_init(&config->pwm,
    3c4e:	2300      	movs	r3, #0
    3c50:	461a      	mov	r2, r3
    3c52:	f001 fb07 	bl	5264 <nrfx_pwm_init>
					  &config->initial_config,
					  NULL,
					  NULL);
	if (result != NRFX_SUCCESS) {
    3c56:	4b03      	ldr	r3, [pc, #12]	; (3c64 <pwm_nrfx_init+0x40>)
		LOG_ERR("Failed to initialize device: %s", dev->name);
		return -EBUSY;
    3c58:	4298      	cmp	r0, r3
	}

	return 0;
}
    3c5a:	bf14      	ite	ne
    3c5c:	f06f 000f 	mvnne.w	r0, #15
    3c60:	2000      	moveq	r0, #0
    3c62:	bd38      	pop	{r3, r4, r5, pc}
    3c64:	0bad0000 	.word	0x0bad0000

00003c68 <nrf_gpio_pin_port_decode>:
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    3c68:	6802      	ldr	r2, [r0, #0]
    switch (port)
    3c6a:	0953      	lsrs	r3, r2, #5
{
    3c6c:	b510      	push	{r4, lr}
    3c6e:	4604      	mov	r4, r0
    switch (port)
    3c70:	d02c      	beq.n	3ccc <nrf_gpio_pin_port_decode+0x64>
    3c72:	2b01      	cmp	r3, #1
    uint32_t mask = 0;
    3c74:	f64f 73ff 	movw	r3, #65535	; 0xffff
    3c78:	bf18      	it	ne
    3c7a:	2300      	movne	r3, #0
    pin_number &= 0x1F;
    3c7c:	f002 021f 	and.w	r2, r2, #31
    return (mask & (1UL << pin_number)) ? true : false;
    3c80:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    3c82:	07db      	lsls	r3, r3, #31
    3c84:	d40b      	bmi.n	3c9e <nrf_gpio_pin_port_decode+0x36>
    3c86:	4914      	ldr	r1, [pc, #80]	; (3cd8 <nrf_gpio_pin_port_decode+0x70>)
    3c88:	4814      	ldr	r0, [pc, #80]	; (3cdc <nrf_gpio_pin_port_decode+0x74>)
    3c8a:	4a15      	ldr	r2, [pc, #84]	; (3ce0 <nrf_gpio_pin_port_decode+0x78>)
    3c8c:	f240 2329 	movw	r3, #553	; 0x229
    3c90:	f005 f88b 	bl	8daa <printk>
    3c94:	4812      	ldr	r0, [pc, #72]	; (3ce0 <nrf_gpio_pin_port_decode+0x78>)
    3c96:	f240 2129 	movw	r1, #553	; 0x229
    3c9a:	f004 ffaf 	bl	8bfc <assert_post_action>
    uint32_t pin_number = *p_pin;
    3c9e:	6823      	ldr	r3, [r4, #0]
    *p_pin = pin_number & 0x1F;
    3ca0:	f003 021f 	and.w	r2, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3ca4:	095b      	lsrs	r3, r3, #5
    *p_pin = pin_number & 0x1F;
    3ca6:	6022      	str	r2, [r4, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3ca8:	d00d      	beq.n	3cc6 <nrf_gpio_pin_port_decode+0x5e>
    3caa:	2b01      	cmp	r3, #1
    3cac:	d011      	beq.n	3cd2 <nrf_gpio_pin_port_decode+0x6a>
            NRFX_ASSERT(0);
    3cae:	490d      	ldr	r1, [pc, #52]	; (3ce4 <nrf_gpio_pin_port_decode+0x7c>)
    3cb0:	480a      	ldr	r0, [pc, #40]	; (3cdc <nrf_gpio_pin_port_decode+0x74>)
    3cb2:	4a0b      	ldr	r2, [pc, #44]	; (3ce0 <nrf_gpio_pin_port_decode+0x78>)
    3cb4:	f240 232e 	movw	r3, #558	; 0x22e
    3cb8:	f005 f877 	bl	8daa <printk>
    3cbc:	4808      	ldr	r0, [pc, #32]	; (3ce0 <nrf_gpio_pin_port_decode+0x78>)
    3cbe:	f240 212e 	movw	r1, #558	; 0x22e
    3cc2:	f004 ff9b 	bl	8bfc <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3cc6:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
}
    3cca:	bd10      	pop	{r4, pc}
    switch (port)
    3ccc:	f04f 33ff 	mov.w	r3, #4294967295
    3cd0:	e7d4      	b.n	3c7c <nrf_gpio_pin_port_decode+0x14>
        case 1: return NRF_P1;
    3cd2:	4805      	ldr	r0, [pc, #20]	; (3ce8 <nrf_gpio_pin_port_decode+0x80>)
    3cd4:	e7f9      	b.n	3cca <nrf_gpio_pin_port_decode+0x62>
    3cd6:	bf00      	nop
    3cd8:	0000a24e 	.word	0x0000a24e
    3cdc:	00009c4f 	.word	0x00009c4f
    3ce0:	0000a21b 	.word	0x0000a21b
    3ce4:	0000a435 	.word	0x0000a435
    3ce8:	50000300 	.word	0x50000300

00003cec <uarte_nrfx_configure>:
	return 0;
}

static int uarte_nrfx_configure(const struct device *dev,
				const struct uart_config *cfg)
{
    3cec:	b5f0      	push	{r4, r5, r6, r7, lr}
	nrf_uarte_config_t uarte_cfg;

#if defined(UARTE_CONFIG_STOP_Msk)
	switch (cfg->stop_bits) {
    3cee:	794b      	ldrb	r3, [r1, #5]
    3cf0:	2b01      	cmp	r3, #1
    3cf2:	d026      	beq.n	3d42 <uarte_nrfx_configure+0x56>
    3cf4:	2b03      	cmp	r3, #3
    3cf6:	d121      	bne.n	3d3c <uarte_nrfx_configure+0x50>
	case UART_CFG_STOP_BITS_1:
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
		break;
	case UART_CFG_STOP_BITS_2:
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    3cf8:	2610      	movs	r6, #16
	if (cfg->stop_bits != UART_CFG_STOP_BITS_1) {
		return -ENOTSUP;
	}
#endif

	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    3cfa:	798b      	ldrb	r3, [r1, #6]
    3cfc:	2b03      	cmp	r3, #3
    3cfe:	d11d      	bne.n	3d3c <uarte_nrfx_configure+0x50>
		return -ENOTSUP;
	}

	switch (cfg->flow_ctrl) {
    3d00:	79cc      	ldrb	r4, [r1, #7]
    3d02:	b10c      	cbz	r4, 3d08 <uarte_nrfx_configure+0x1c>
    3d04:	2c01      	cmp	r4, #1
    3d06:	d119      	bne.n	3d3c <uarte_nrfx_configure+0x50>
	}

#if defined(UARTE_CONFIG_PARITYTYPE_Msk)
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
#endif
	switch (cfg->parity) {
    3d08:	790a      	ldrb	r2, [r1, #4]
    3d0a:	b112      	cbz	r2, 3d12 <uarte_nrfx_configure+0x26>
    3d0c:	2a02      	cmp	r2, #2
    3d0e:	d115      	bne.n	3d3c <uarte_nrfx_configure+0x50>
	case UART_CFG_PARITY_NONE:
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
		break;
	case UART_CFG_PARITY_EVEN:
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    3d10:	220e      	movs	r2, #14
#endif
	default:
		return -ENOTSUP;
	}

	if (baudrate_set(dev, cfg->baudrate) != 0) {
    3d12:	680b      	ldr	r3, [r1, #0]
	return config->uarte_regs;
    3d14:	6845      	ldr	r5, [r0, #4]
	switch (baudrate) {
    3d16:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
	return config->uarte_regs;
    3d1a:	682d      	ldr	r5, [r5, #0]
	switch (baudrate) {
    3d1c:	d065      	beq.n	3dea <uarte_nrfx_configure+0xfe>
    3d1e:	d82d      	bhi.n	3d7c <uarte_nrfx_configure+0x90>
    3d20:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
    3d24:	d064      	beq.n	3df0 <uarte_nrfx_configure+0x104>
    3d26:	d816      	bhi.n	3d56 <uarte_nrfx_configure+0x6a>
    3d28:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
    3d2c:	d062      	beq.n	3df4 <uarte_nrfx_configure+0x108>
    3d2e:	d80a      	bhi.n	3d46 <uarte_nrfx_configure+0x5a>
    3d30:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
    3d34:	d061      	beq.n	3dfa <uarte_nrfx_configure+0x10e>
    3d36:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
    3d3a:	d061      	beq.n	3e00 <uarte_nrfx_configure+0x114>
    3d3c:	f06f 0085 	mvn.w	r0, #133	; 0x85
    3d40:	e052      	b.n	3de8 <uarte_nrfx_configure+0xfc>
	switch (cfg->stop_bits) {
    3d42:	2600      	movs	r6, #0
    3d44:	e7d9      	b.n	3cfa <uarte_nrfx_configure+0xe>
	switch (baudrate) {
    3d46:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
    3d4a:	d05c      	beq.n	3e06 <uarte_nrfx_configure+0x11a>
    3d4c:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
    3d50:	d1f4      	bne.n	3d3c <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    3d52:	4b37      	ldr	r3, [pc, #220]	; (3e30 <uarte_nrfx_configure+0x144>)
    3d54:	e03c      	b.n	3dd0 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    3d56:	f5b3 4fe1 	cmp.w	r3, #28800	; 0x7080
    3d5a:	d057      	beq.n	3e0c <uarte_nrfx_configure+0x120>
    3d5c:	d807      	bhi.n	3d6e <uarte_nrfx_configure+0x82>
    3d5e:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
    3d62:	d055      	beq.n	3e10 <uarte_nrfx_configure+0x124>
    3d64:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
    3d68:	d1e8      	bne.n	3d3c <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    3d6a:	4b32      	ldr	r3, [pc, #200]	; (3e34 <uarte_nrfx_configure+0x148>)
    3d6c:	e030      	b.n	3dd0 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    3d6e:	f647 2712 	movw	r7, #31250	; 0x7a12
    3d72:	42bb      	cmp	r3, r7
    3d74:	d1e2      	bne.n	3d3c <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    3d76:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    3d7a:	e029      	b.n	3dd0 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    3d7c:	f5b3 3f61 	cmp.w	r3, #230400	; 0x38400
    3d80:	d048      	beq.n	3e14 <uarte_nrfx_configure+0x128>
    3d82:	d813      	bhi.n	3dac <uarte_nrfx_configure+0xc0>
    3d84:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
    3d88:	d047      	beq.n	3e1a <uarte_nrfx_configure+0x12e>
    3d8a:	d809      	bhi.n	3da0 <uarte_nrfx_configure+0xb4>
    3d8c:	f64d 27c0 	movw	r7, #56000	; 0xdac0
    3d90:	42bb      	cmp	r3, r7
    3d92:	d044      	beq.n	3e1e <uarte_nrfx_configure+0x132>
    3d94:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
    3d98:	d1d0      	bne.n	3d3c <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    3d9a:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    3d9e:	e017      	b.n	3dd0 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    3da0:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
    3da4:	d1ca      	bne.n	3d3c <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    3da6:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    3daa:	e011      	b.n	3dd0 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    3dac:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
    3db0:	d038      	beq.n	3e24 <uarte_nrfx_configure+0x138>
    3db2:	d808      	bhi.n	3dc6 <uarte_nrfx_configure+0xda>
    3db4:	4f20      	ldr	r7, [pc, #128]	; (3e38 <uarte_nrfx_configure+0x14c>)
    3db6:	42bb      	cmp	r3, r7
    3db8:	d037      	beq.n	3e2a <uarte_nrfx_configure+0x13e>
    3dba:	f5b3 2fe1 	cmp.w	r3, #460800	; 0x70800
    3dbe:	d1bd      	bne.n	3d3c <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    3dc0:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    3dc4:	e004      	b.n	3dd0 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    3dc6:	4f1d      	ldr	r7, [pc, #116]	; (3e3c <uarte_nrfx_configure+0x150>)
    3dc8:	42bb      	cmp	r3, r7
    3dca:	d1b7      	bne.n	3d3c <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    3dcc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    3dd0:	f8c5 3524 	str.w	r3, [r5, #1316]	; 0x524
		return -ENOTSUP;
	}

	nrf_uarte_configure(get_uarte_instance(dev), &uarte_cfg);

	get_dev_data(dev)->uart_config = *cfg;
    3dd4:	6903      	ldr	r3, [r0, #16]
    3dd6:	c903      	ldmia	r1, {r0, r1}
                    | (uint32_t)p_cfg->hwfc;
    3dd8:	4334      	orrs	r4, r6
    3dda:	4322      	orrs	r2, r4
    3ddc:	3304      	adds	r3, #4
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    3dde:	f8c5 256c 	str.w	r2, [r5, #1388]	; 0x56c
    3de2:	e883 0003 	stmia.w	r3, {r0, r1}

	return 0;
    3de6:	2000      	movs	r0, #0
}
    3de8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    3dea:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    3dee:	e7ef      	b.n	3dd0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    3df0:	4b13      	ldr	r3, [pc, #76]	; (3e40 <uarte_nrfx_configure+0x154>)
    3df2:	e7ed      	b.n	3dd0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    3df4:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    3df8:	e7ea      	b.n	3dd0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = 0x00014000;
    3dfa:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    3dfe:	e7e7      	b.n	3dd0 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    3e00:	f44f 331c 	mov.w	r3, #159744	; 0x27000
    3e04:	e7e4      	b.n	3dd0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    3e06:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    3e0a:	e7e1      	b.n	3dd0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    3e0c:	4b0d      	ldr	r3, [pc, #52]	; (3e44 <uarte_nrfx_configure+0x158>)
    3e0e:	e7df      	b.n	3dd0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    3e10:	4b0d      	ldr	r3, [pc, #52]	; (3e48 <uarte_nrfx_configure+0x15c>)
    3e12:	e7dd      	b.n	3dd0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    3e14:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    3e18:	e7da      	b.n	3dd0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    3e1a:	4b0c      	ldr	r3, [pc, #48]	; (3e4c <uarte_nrfx_configure+0x160>)
    3e1c:	e7d8      	b.n	3dd0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    3e1e:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    3e22:	e7d5      	b.n	3dd0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    3e24:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    3e28:	e7d2      	b.n	3dd0 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    3e2a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    3e2e:	e7cf      	b.n	3dd0 <uarte_nrfx_configure+0xe4>
    3e30:	0013b000 	.word	0x0013b000
    3e34:	004ea000 	.word	0x004ea000
    3e38:	0003d090 	.word	0x0003d090
    3e3c:	000f4240 	.word	0x000f4240
    3e40:	00275000 	.word	0x00275000
    3e44:	0075c000 	.word	0x0075c000
    3e48:	003af000 	.word	0x003af000
    3e4c:	013a9000 	.word	0x013a9000

00003e50 <nrf_gpio_pin_port_decode>:
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    3e50:	6802      	ldr	r2, [r0, #0]
    switch (port)
    3e52:	0953      	lsrs	r3, r2, #5
{
    3e54:	b510      	push	{r4, lr}
    3e56:	4604      	mov	r4, r0
    switch (port)
    3e58:	d02c      	beq.n	3eb4 <nrf_gpio_pin_port_decode+0x64>
    3e5a:	2b01      	cmp	r3, #1
    uint32_t mask = 0;
    3e5c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    3e60:	bf18      	it	ne
    3e62:	2300      	movne	r3, #0
    pin_number &= 0x1F;
    3e64:	f002 021f 	and.w	r2, r2, #31
    return (mask & (1UL << pin_number)) ? true : false;
    3e68:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    3e6a:	07db      	lsls	r3, r3, #31
    3e6c:	d40b      	bmi.n	3e86 <nrf_gpio_pin_port_decode+0x36>
    3e6e:	4914      	ldr	r1, [pc, #80]	; (3ec0 <nrf_gpio_pin_port_decode+0x70>)
    3e70:	4814      	ldr	r0, [pc, #80]	; (3ec4 <nrf_gpio_pin_port_decode+0x74>)
    3e72:	4a15      	ldr	r2, [pc, #84]	; (3ec8 <nrf_gpio_pin_port_decode+0x78>)
    3e74:	f240 2329 	movw	r3, #553	; 0x229
    3e78:	f004 ff97 	bl	8daa <printk>
    3e7c:	4812      	ldr	r0, [pc, #72]	; (3ec8 <nrf_gpio_pin_port_decode+0x78>)
    3e7e:	f240 2129 	movw	r1, #553	; 0x229
    3e82:	f004 febb 	bl	8bfc <assert_post_action>
    uint32_t pin_number = *p_pin;
    3e86:	6823      	ldr	r3, [r4, #0]
    *p_pin = pin_number & 0x1F;
    3e88:	f003 021f 	and.w	r2, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3e8c:	095b      	lsrs	r3, r3, #5
    *p_pin = pin_number & 0x1F;
    3e8e:	6022      	str	r2, [r4, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3e90:	d00d      	beq.n	3eae <nrf_gpio_pin_port_decode+0x5e>
    3e92:	2b01      	cmp	r3, #1
    3e94:	d011      	beq.n	3eba <nrf_gpio_pin_port_decode+0x6a>
            NRFX_ASSERT(0);
    3e96:	490d      	ldr	r1, [pc, #52]	; (3ecc <nrf_gpio_pin_port_decode+0x7c>)
    3e98:	480a      	ldr	r0, [pc, #40]	; (3ec4 <nrf_gpio_pin_port_decode+0x74>)
    3e9a:	4a0b      	ldr	r2, [pc, #44]	; (3ec8 <nrf_gpio_pin_port_decode+0x78>)
    3e9c:	f240 232e 	movw	r3, #558	; 0x22e
    3ea0:	f004 ff83 	bl	8daa <printk>
    3ea4:	4808      	ldr	r0, [pc, #32]	; (3ec8 <nrf_gpio_pin_port_decode+0x78>)
    3ea6:	f240 212e 	movw	r1, #558	; 0x22e
    3eaa:	f004 fea7 	bl	8bfc <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3eae:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
}
    3eb2:	bd10      	pop	{r4, pc}
    switch (port)
    3eb4:	f04f 33ff 	mov.w	r3, #4294967295
    3eb8:	e7d4      	b.n	3e64 <nrf_gpio_pin_port_decode+0x14>
        case 1: return NRF_P1;
    3eba:	4805      	ldr	r0, [pc, #20]	; (3ed0 <nrf_gpio_pin_port_decode+0x80>)
    3ebc:	e7f9      	b.n	3eb2 <nrf_gpio_pin_port_decode+0x62>
    3ebe:	bf00      	nop
    3ec0:	0000a24e 	.word	0x0000a24e
    3ec4:	00009c4f 	.word	0x00009c4f
    3ec8:	0000a21b 	.word	0x0000a21b
    3ecc:	0000a435 	.word	0x0000a435
    3ed0:	50000300 	.word	0x50000300

00003ed4 <uarte_nrfx_poll_out>:
 *
 * @param dev UARTE device struct
 * @param c Character to send
 */
static void uarte_nrfx_poll_out(const struct device *dev, unsigned char c)
{
    3ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct uarte_nrfx_data *data = get_dev_data(dev);
    3ed6:	6906      	ldr	r6, [r0, #16]
{
    3ed8:	4605      	mov	r5, r0
    3eda:	460f      	mov	r7, r1
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    3edc:	f005 faee 	bl	94bc <k_is_in_isr>
    3ee0:	b910      	cbnz	r0, 3ee8 <uarte_nrfx_poll_out+0x14>
	return !z_sys_post_kernel;
    3ee2:	4b2c      	ldr	r3, [pc, #176]	; (3f94 <uarte_nrfx_poll_out+0xc0>)
	int key;

	if (isr_mode) {
    3ee4:	781b      	ldrb	r3, [r3, #0]
    3ee6:	b983      	cbnz	r3, 3f0a <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    3ee8:	f04f 0320 	mov.w	r3, #32
    3eec:	f3ef 8411 	mrs	r4, BASEPRI
    3ef0:	f383 8812 	msr	BASEPRI_MAX, r3
    3ef4:	f3bf 8f6f 	isb	sy
		while (1) {
			key = irq_lock();
			if (is_tx_ready(dev)) {
    3ef8:	4628      	mov	r0, r5
    3efa:	f005 f986 	bl	920a <is_tx_ready>
    3efe:	bb28      	cbnz	r0, 3f4c <uarte_nrfx_poll_out+0x78>
	__asm__ volatile(
    3f00:	f384 8811 	msr	BASEPRI, r4
    3f04:	f3bf 8f6f 	isb	sy
}
    3f08:	e7ee      	b.n	3ee8 <uarte_nrfx_poll_out+0x14>
{
    3f0a:	2464      	movs	r4, #100	; 0x64
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    3f0c:	4628      	mov	r0, r5
    3f0e:	f005 f97c 	bl	920a <is_tx_ready>
    3f12:	b970      	cbnz	r0, 3f32 <uarte_nrfx_poll_out+0x5e>
    3f14:	2001      	movs	r0, #1
    3f16:	f005 f9ca 	bl	92ae <nrfx_busy_wait>
    3f1a:	3c01      	subs	r4, #1
    3f1c:	d1f6      	bne.n	3f0c <uarte_nrfx_poll_out+0x38>
    3f1e:	2100      	movs	r1, #0
    3f20:	2021      	movs	r0, #33	; 0x21
    3f22:	f003 fa21 	bl	7368 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    3f26:	e7f0      	b.n	3f0a <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    3f28:	f384 8811 	msr	BASEPRI, r4
    3f2c:	f3bf 8f6f 	isb	sy
}
    3f30:	e7f5      	b.n	3f1e <uarte_nrfx_poll_out+0x4a>
	__asm__ volatile(
    3f32:	f04f 0320 	mov.w	r3, #32
    3f36:	f3ef 8411 	mrs	r4, BASEPRI
    3f3a:	f383 8812 	msr	BASEPRI_MAX, r3
    3f3e:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    3f42:	4628      	mov	r0, r5
    3f44:	f005 f961 	bl	920a <is_tx_ready>
    3f48:	2800      	cmp	r0, #0
    3f4a:	d0ed      	beq.n	3f28 <uarte_nrfx_poll_out+0x54>
		}
	} else {
		key = wait_tx_ready(dev);
	}

	data->char_out = c;
    3f4c:	f806 7f10 	strb.w	r7, [r6, #16]!
	const struct uarte_nrfx_config *config = get_dev_config(dev);
    3f50:	6869      	ldr	r1, [r5, #4]
	return config->uarte_regs;
    3f52:	680b      	ldr	r3, [r1, #0]
NRF_STATIC_INLINE void nrf_uarte_tx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t  const * p_buffer,
                                               size_t           length)
{
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    p_reg->TXD.MAXCNT = length;
    3f54:	2201      	movs	r2, #1
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    3f56:	f8c3 6544 	str.w	r6, [r3, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    3f5a:	f8c3 2548 	str.w	r2, [r3, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3f5e:	2200      	movs	r2, #0
    3f60:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    3f64:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    3f68:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
    3f6c:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
    3f70:	684a      	ldr	r2, [r1, #4]
    3f72:	06d2      	lsls	r2, r2, #27
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    3f74:	bf41      	itttt	mi
    3f76:	2208      	movmi	r2, #8
    3f78:	f8c3 2500 	strmi.w	r2, [r3, #1280]	; 0x500
    p_reg->INTENSET = mask;
    3f7c:	f44f 0280 	movmi.w	r2, #4194304	; 0x400000
    3f80:	f8c3 2304 	strmi.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3f84:	2201      	movs	r2, #1
    3f86:	609a      	str	r2, [r3, #8]
	__asm__ volatile(
    3f88:	f384 8811 	msr	BASEPRI, r4
    3f8c:	f3bf 8f6f 	isb	sy
	tx_start(dev, &data->char_out, 1);

	irq_unlock(key);
}
    3f90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3f92:	bf00      	nop
    3f94:	20000c63 	.word	0x20000c63

00003f98 <uarte_instance_init.isra.0>:
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));

	return 0;
}

static int uarte_instance_init(const struct device *dev,
    3f98:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
	const struct uarte_nrfx_config *config = get_dev_config(dev);
    3f9c:	f8d0 8004 	ldr.w	r8, [r0, #4]
			       uint8_t interrupts_active)
{
	int err;
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);
	struct uarte_nrfx_data *data = get_dev_data(dev);
    3fa0:	6907      	ldr	r7, [r0, #16]
	return config->uarte_regs;
    3fa2:	f8d8 4000 	ldr.w	r4, [r8]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    3fa6:	2300      	movs	r3, #0
    3fa8:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
	const struct uarte_nrfx_config *cfg = get_dev_config(dev);

	nrf_uarte_disable(uarte);

	data->dev = dev;
    3fac:	6038      	str	r0, [r7, #0]
	const struct uarte_nrfx_config *cfg = get_dev_config(dev);
    3fae:	6845      	ldr	r5, [r0, #4]
		if (cfg->tx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    3fb0:	68eb      	ldr	r3, [r5, #12]
static int uarte_instance_init(const struct device *dev,
    3fb2:	4606      	mov	r6, r0
		if (cfg->tx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    3fb4:	1c58      	adds	r0, r3, #1
    3fb6:	d013      	beq.n	3fe0 <uarte_instance_init.isra.0+0x48>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3fb8:	a801      	add	r0, sp, #4
    3fba:	9301      	str	r3, [sp, #4]
    3fbc:	f7ff ff48 	bl	3e50 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    3fc0:	9a01      	ldr	r2, [sp, #4]
    3fc2:	2301      	movs	r3, #1
    3fc4:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
    3fc6:	f8c0 3508 	str.w	r3, [r0, #1288]	; 0x508
    nrf_gpio_cfg(
    3fca:	68eb      	ldr	r3, [r5, #12]
    3fcc:	9301      	str	r3, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3fce:	a801      	add	r0, sp, #4
    3fd0:	f7ff ff3e 	bl	3e50 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    3fd4:	9b01      	ldr	r3, [sp, #4]
    3fd6:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    3fda:	2203      	movs	r2, #3
    3fdc:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		if (cfg->rx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    3fe0:	692b      	ldr	r3, [r5, #16]
    3fe2:	1c59      	adds	r1, r3, #1
    3fe4:	d011      	beq.n	400a <uarte_instance_init.isra.0+0x72>
			nrf_gpio_cfg_input(cfg->rx_pin,
    3fe6:	7f2a      	ldrb	r2, [r5, #28]
    3fe8:	9301      	str	r3, [sp, #4]
    3fea:	2a00      	cmp	r2, #0
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3fec:	a801      	add	r0, sp, #4
    3fee:	bf14      	ite	ne
    3ff0:	f04f 0903 	movne.w	r9, #3
    3ff4:	f04f 0900 	moveq.w	r9, #0
    3ff8:	f7ff ff2a 	bl	3e50 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    3ffc:	9b01      	ldr	r3, [sp, #4]
    3ffe:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    4002:	ea4f 0289 	mov.w	r2, r9, lsl #2
    reg->PIN_CNF[pin_number] = cnf;
    4006:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		if (cfg->rts_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    400a:	696b      	ldr	r3, [r5, #20]
    400c:	1c5a      	adds	r2, r3, #1
    400e:	d013      	beq.n	4038 <uarte_instance_init.isra.0+0xa0>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4010:	a801      	add	r0, sp, #4
    4012:	9301      	str	r3, [sp, #4]
    4014:	f7ff ff1c 	bl	3e50 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    4018:	9a01      	ldr	r2, [sp, #4]
    401a:	2301      	movs	r3, #1
    401c:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
    401e:	f8c0 3508 	str.w	r3, [r0, #1288]	; 0x508
    nrf_gpio_cfg(
    4022:	696b      	ldr	r3, [r5, #20]
    4024:	9301      	str	r3, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4026:	a801      	add	r0, sp, #4
    4028:	f7ff ff12 	bl	3e50 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    402c:	9b01      	ldr	r3, [sp, #4]
    402e:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    4032:	2203      	movs	r2, #3
    4034:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		if (cfg->cts_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    4038:	69ab      	ldr	r3, [r5, #24]
    403a:	1c58      	adds	r0, r3, #1
    403c:	d011      	beq.n	4062 <uarte_instance_init.isra.0+0xca>
			nrf_gpio_cfg_input(cfg->cts_pin,
    403e:	7f6a      	ldrb	r2, [r5, #29]
    4040:	9301      	str	r3, [sp, #4]
    4042:	2a00      	cmp	r2, #0
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4044:	a801      	add	r0, sp, #4
    4046:	bf14      	ite	ne
    4048:	f04f 0903 	movne.w	r9, #3
    404c:	f04f 0900 	moveq.w	r9, #0
    4050:	f7ff fefe 	bl	3e50 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    4054:	9b01      	ldr	r3, [sp, #4]
    4056:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    405a:	ea4f 0289 	mov.w	r2, r9, lsl #2
    reg->PIN_CNF[pin_number] = cnf;
    405e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
	nrf_uarte_txrx_pins_set(cfg->uarte_regs, cfg->tx_pin, cfg->rx_pin);
    4062:	e9d5 1203 	ldrd	r1, r2, [r5, #12]
    4066:	682b      	ldr	r3, [r5, #0]
    p_reg->PSEL.TXD = pseltxd;
    4068:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    p_reg->PSEL.RXD = pselrxd;
    406c:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
	nrf_uarte_hwfc_pins_set(cfg->uarte_regs, cfg->rts_pin, cfg->cts_pin);
    4070:	e9d5 1205 	ldrd	r1, r2, [r5, #20]
    p_reg->PSEL.RTS = pselrts;
    4074:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
	}
#else
	uarte_nrfx_pins_configure(dev, false);
#endif /* CONFIG_PINCTRL */

	err = uarte_nrfx_configure(dev, &get_dev_data(dev)->uart_config);
    4078:	6931      	ldr	r1, [r6, #16]
    p_reg->PSEL.CTS = pselcts;
    407a:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
    407e:	3104      	adds	r1, #4
    4080:	4630      	mov	r0, r6
    4082:	f7ff fe33 	bl	3cec <uarte_nrfx_configure>
	if (err) {
    4086:	4605      	mov	r5, r0
    4088:	2800      	cmp	r0, #0
    408a:	d146      	bne.n	411a <uarte_instance_init.isra.0+0x182>
		return err;
	}

	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
    408c:	f8d8 3004 	ldr.w	r3, [r8, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
    4090:	0799      	lsls	r1, r3, #30
    4092:	d519      	bpl.n	40c8 <uarte_instance_init.isra.0+0x130>
	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    4094:	f107 0012 	add.w	r0, r7, #18
    4098:	f001 f820 	bl	50dc <nrfx_ppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    409c:	4b22      	ldr	r3, [pc, #136]	; (4128 <uarte_instance_init.isra.0+0x190>)
    409e:	4298      	cmp	r0, r3
    40a0:	d13f      	bne.n	4122 <uarte_instance_init.isra.0+0x18a>
	nrfx_gppi_channel_endpoints_setup(data->ppi_ch_endtx,
    40a2:	7cb8      	ldrb	r0, [r7, #18]
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    40a4:	00c3      	lsls	r3, r0, #3
    40a6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    40aa:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    return (uint32_t)p_reg + (uint32_t)task;
    40ae:	f104 020c 	add.w	r2, r4, #12
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    40b2:	f504 7190 	add.w	r1, r4, #288	; 0x120
NRF_STATIC_INLINE void nrf_ppi_channel_endpoint_setup(NRF_PPI_Type *    p_reg,
                                                      nrf_ppi_channel_t channel,
                                                      uint32_t          eep,
                                                      uint32_t          tep)
{
    p_reg->CH[(uint32_t) channel].EEP = eep;
    40b6:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    40ba:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
    p_reg->CHENSET = mask;
    40be:	4a1b      	ldr	r2, [pc, #108]	; (412c <uarte_instance_init.isra.0+0x194>)
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    40c0:	2301      	movs	r3, #1
    40c2:	4083      	lsls	r3, r0
    40c4:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    40c8:	2308      	movs	r3, #8
    40ca:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
#endif
	{
		/* Enable receiver and transmitter */
		nrf_uarte_enable(uarte);

		if (!cfg->disable_rx) {
    40ce:	f898 3008 	ldrb.w	r3, [r8, #8]
    40d2:	b95b      	cbnz	r3, 40ec <uarte_instance_init.isra.0+0x154>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    40d4:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
    40d8:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
			nrf_uarte_event_clear(uarte, NRF_UARTE_EVENT_ENDRX);

			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    40dc:	f107 0311 	add.w	r3, r7, #17

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    40e0:	f8c4 3534 	str.w	r3, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    40e4:	2301      	movs	r3, #1
    40e6:	f8c4 3538 	str.w	r3, [r4, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    40ea:	6023      	str	r3, [r4, #0]
			nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STARTRX);
		}
	}

	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    40ec:	f8d8 3004 	ldr.w	r3, [r8, #4]
    40f0:	079a      	lsls	r2, r3, #30
    p_reg->INTENSET = mask;
    40f2:	bf5c      	itt	pl
    40f4:	f44f 7280 	movpl.w	r2, #256	; 0x100
    40f8:	f8c4 2304 	strpl.w	r2, [r4, #772]	; 0x304
		nrf_uarte_int_enable(uarte, NRF_UARTE_INT_ENDTX_MASK);
	}

	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    40fc:	06db      	lsls	r3, r3, #27
    40fe:	bf44      	itt	mi
    4100:	f44f 0380 	movmi.w	r3, #4194304	; 0x400000
    4104:	f8c4 3304 	strmi.w	r3, [r4, #772]	; 0x304

	/* Set TXSTOPPED event by requesting fake (zero-length) transfer.
	 * Pointer to RAM variable (data->tx_buffer) is set because otherwise
	 * such operation may result in HardFault or RAM corruption.
	 */
	nrf_uarte_tx_buffer_set(uarte, &data->char_out, 0);
    4108:	3710      	adds	r7, #16
    p_reg->TXD.MAXCNT = length;
    410a:	2300      	movs	r3, #0
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    410c:	f8c4 7544 	str.w	r7, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    4110:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4114:	2301      	movs	r3, #1
    4116:	60a3      	str	r3, [r4, #8]
    4118:	60e3      	str	r3, [r4, #12]

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
    411a:	4628      	mov	r0, r5
    411c:	b003      	add	sp, #12
    411e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		return -EIO;
    4122:	f06f 0504 	mvn.w	r5, #4
    4126:	e7f8      	b.n	411a <uarte_instance_init.isra.0+0x182>
    4128:	0bad0000 	.word	0x0bad0000
    412c:	4001f000 	.word	0x4001f000

00004130 <sys_clock_timeout_handler>:
static void sys_clock_timeout_handler(int32_t chan,
				      uint64_t expire_time,
				      void *user_data)
{
	uint32_t cc_value = absolute_time_to_cc(expire_time);
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    4130:	4919      	ldr	r1, [pc, #100]	; (4198 <sys_clock_timeout_handler+0x68>)
{
    4132:	b570      	push	{r4, r5, r6, lr}
    4134:	4604      	mov	r4, r0
	return absolute_time & COUNTER_MAX;
    4136:	f022 467f 	bic.w	r6, r2, #4278190080	; 0xff000000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    413a:	6808      	ldr	r0, [r1, #0]

	last_count += dticks * CYC_PER_TICK;
    413c:	e9c1 2300 	strd	r2, r3, [r1]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    4140:	f5a6 1300 	sub.w	r3, r6, #2097152	; 0x200000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    4144:	1a10      	subs	r0, r2, r0
	if (in_anchor_range(cc_value)) {
    4146:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    414a:	f04f 0500 	mov.w	r5, #0
    414e:	d20a      	bcs.n	4166 <sys_clock_timeout_handler+0x36>
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    4150:	4b12      	ldr	r3, [pc, #72]	; (419c <sys_clock_timeout_handler+0x6c>)
    4152:	6819      	ldr	r1, [r3, #0]
    4154:	060a      	lsls	r2, r1, #24
    4156:	0a0b      	lsrs	r3, r1, #8
    4158:	1992      	adds	r2, r2, r6
    415a:	4911      	ldr	r1, [pc, #68]	; (41a0 <sys_clock_timeout_handler+0x70>)
    415c:	f143 0300 	adc.w	r3, r3, #0
    4160:	e9c1 2300 	strd	r2, r3, [r1]
		return true;
    4164:	2501      	movs	r5, #1
		 */
		compare_set(chan, last_count + CYC_PER_TICK,
					  sys_clock_timeout_handler, NULL);
	}

	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    4166:	f003 fec5 	bl	7ef4 <sys_clock_announce>
    p_reg->CC[ch] = cc_val;
}

NRF_STATIC_INLINE  uint32_t nrf_rtc_cc_get(NRF_RTC_Type const * p_reg, uint32_t ch)
{
    return p_reg->CC[ch];
    416a:	00a3      	lsls	r3, r4, #2
    416c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    4170:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    4174:	f8d3 2540 	ldr.w	r2, [r3, #1344]	; 0x540
			   (int32_t)dticks : (dticks > 0));

	if (cc_value == get_comparator(chan)) {
    4178:	42b2      	cmp	r2, r6
    417a:	d10b      	bne.n	4194 <sys_clock_timeout_handler+0x64>
		 * If anchor was updated we can enable same CC value to trigger
		 * interrupt after full cycle. Else set event in anchor update
		 * range. Since anchor was not updated we know that it's very
		 * far from mid point so setting is done without any protection.
		 */
		if (!anchor_updated) {
    417c:	b91d      	cbnz	r5, 4186 <sys_clock_timeout_handler+0x56>
    p_reg->CC[ch] = cc_val;
    417e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
    4182:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    4186:	4b07      	ldr	r3, [pc, #28]	; (41a4 <sys_clock_timeout_handler+0x74>)
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    4188:	f44f 3080 	mov.w	r0, #65536	; 0x10000
    418c:	fa00 f404 	lsl.w	r4, r0, r4
    4190:	f8c3 4344 	str.w	r4, [r3, #836]	; 0x344
			set_comparator(chan, COUNTER_HALF_SPAN);
		}
		event_enable(chan);
	}
}
    4194:	bd70      	pop	{r4, r5, r6, pc}
    4196:	bf00      	nop
    4198:	200003f0 	.word	0x200003f0
    419c:	20000bd0 	.word	0x20000bd0
    41a0:	200003d8 	.word	0x200003d8
    41a4:	40011000 	.word	0x40011000

000041a8 <compare_int_lock>:
{
    41a8:	b510      	push	{r4, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    41aa:	2301      	movs	r3, #1
    41ac:	4083      	lsls	r3, r0
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    41ae:	4a11      	ldr	r2, [pc, #68]	; (41f4 <compare_int_lock+0x4c>)
    41b0:	f3bf 8f5b 	dmb	ish
    41b4:	43dc      	mvns	r4, r3
    41b6:	e852 1f00 	ldrex	r1, [r2]
    41ba:	ea01 0c04 	and.w	ip, r1, r4
    41be:	e842 ce00 	strex	lr, ip, [r2]
    41c2:	f1be 0f00 	cmp.w	lr, #0
    41c6:	d1f6      	bne.n	41b6 <compare_int_lock+0xe>
    41c8:	f3bf 8f5b 	dmb	ish
	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    41cc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    41d0:	fa02 f000 	lsl.w	r0, r2, r0
    p_reg->INTENCLR = mask;
    41d4:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    41d8:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
    41dc:	f8c2 0308 	str.w	r0, [r2, #776]	; 0x308
  __ASM volatile ("dmb 0xF":::"memory");
    41e0:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    41e4:	f3bf 8f6f 	isb	sy
	return prev & BIT(chan);
    41e8:	420b      	tst	r3, r1
}
    41ea:	bf14      	ite	ne
    41ec:	2001      	movne	r0, #1
    41ee:	2000      	moveq	r0, #0
    41f0:	bd10      	pop	{r4, pc}
    41f2:	bf00      	nop
    41f4:	20000bcc 	.word	0x20000bcc

000041f8 <compare_int_unlock.part.0>:
		atomic_or(&int_mask, BIT(chan));
    41f8:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    41fa:	4a12      	ldr	r2, [pc, #72]	; (4244 <compare_int_unlock.part.0+0x4c>)
    41fc:	f3bf 8f5b 	dmb	ish
    4200:	4083      	lsls	r3, r0
    4202:	e852 1f00 	ldrex	r1, [r2]
    4206:	4319      	orrs	r1, r3
    4208:	e842 1c00 	strex	ip, r1, [r2]
    420c:	f1bc 0f00 	cmp.w	ip, #0
    4210:	d1f7      	bne.n	4202 <compare_int_unlock.part.0+0xa>
    4212:	f3bf 8f5b 	dmb	ish
    p_reg->INTENSET = mask;
    4216:	4a0c      	ldr	r2, [pc, #48]	; (4248 <compare_int_unlock.part.0+0x50>)
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    4218:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    421c:	4083      	lsls	r3, r0
    421e:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    4222:	4b0a      	ldr	r3, [pc, #40]	; (424c <compare_int_unlock.part.0+0x54>)
    4224:	f3bf 8f5b 	dmb	ish
    4228:	681b      	ldr	r3, [r3, #0]
    422a:	f3bf 8f5b 	dmb	ish
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    422e:	fa23 f000 	lsr.w	r0, r3, r0
    4232:	07c3      	lsls	r3, r0, #31
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    4234:	bf42      	ittt	mi
    4236:	4b06      	ldrmi	r3, [pc, #24]	; (4250 <compare_int_unlock.part.0+0x58>)
    4238:	f44f 3200 	movmi.w	r2, #131072	; 0x20000
    423c:	f8c3 2100 	strmi.w	r2, [r3, #256]	; 0x100
}
    4240:	4770      	bx	lr
    4242:	bf00      	nop
    4244:	20000bcc 	.word	0x20000bcc
    4248:	40011000 	.word	0x40011000
    424c:	20000bc8 	.word	0x20000bc8
    4250:	e000e100 	.word	0xe000e100

00004254 <z_nrf_rtc_timer_read>:
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    4254:	4b0d      	ldr	r3, [pc, #52]	; (428c <z_nrf_rtc_timer_read+0x38>)
    4256:	681b      	ldr	r3, [r3, #0]
    4258:	0a19      	lsrs	r1, r3, #8
    425a:	0618      	lsls	r0, r3, #24
  __ASM volatile ("dmb 0xF":::"memory");
    425c:	f3bf 8f5f 	dmb	sy
     return p_reg->COUNTER;
    4260:	4b0b      	ldr	r3, [pc, #44]	; (4290 <z_nrf_rtc_timer_read+0x3c>)
    4262:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
	val += cntr;
    4266:	18c0      	adds	r0, r0, r3
    4268:	f141 0100 	adc.w	r1, r1, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    426c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    4270:	d20a      	bcs.n	4288 <z_nrf_rtc_timer_read+0x34>
		if (val < anchor) {
    4272:	4b08      	ldr	r3, [pc, #32]	; (4294 <z_nrf_rtc_timer_read+0x40>)
    4274:	e9d3 2300 	ldrd	r2, r3, [r3]
    4278:	4299      	cmp	r1, r3
    427a:	bf08      	it	eq
    427c:	4290      	cmpeq	r0, r2
    427e:	d203      	bcs.n	4288 <z_nrf_rtc_timer_read+0x34>
			val += COUNTER_SPAN;
    4280:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    4284:	f141 0100 	adc.w	r1, r1, #0
}
    4288:	4770      	bx	lr
    428a:	bf00      	nop
    428c:	20000bd0 	.word	0x20000bd0
    4290:	40011000 	.word	0x40011000
    4294:	200003d8 	.word	0x200003d8

00004298 <compare_set>:
{
    4298:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    429c:	b085      	sub	sp, #20
    429e:	4616      	mov	r6, r2
    42a0:	461f      	mov	r7, r3
    42a2:	4605      	mov	r5, r0
	key = compare_int_lock(chan);
    42a4:	f7ff ff80 	bl	41a8 <compare_int_lock>
    42a8:	9001      	str	r0, [sp, #4]
	uint64_t curr_time = z_nrf_rtc_timer_read();
    42aa:	f7ff ffd3 	bl	4254 <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    42ae:	42b9      	cmp	r1, r7
    42b0:	bf08      	it	eq
    42b2:	42b0      	cmpeq	r0, r6
    42b4:	d27f      	bcs.n	43b6 <compare_set+0x11e>
		if (target_time - curr_time > COUNTER_SPAN) {
    42b6:	ebb6 0800 	subs.w	r8, r6, r0
    42ba:	eb67 0901 	sbc.w	r9, r7, r1
    42be:	2300      	movs	r3, #0
    42c0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    42c4:	454b      	cmp	r3, r9
    42c6:	bf08      	it	eq
    42c8:	4542      	cmpeq	r2, r8
    42ca:	f0c0 8085 	bcc.w	43d8 <compare_set+0x140>
		if (target_time != cc_data[chan].target_time) {
    42ce:	4b44      	ldr	r3, [pc, #272]	; (43e0 <compare_set+0x148>)
    42d0:	eb03 1305 	add.w	r3, r3, r5, lsl #4
    42d4:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    42d8:	429f      	cmp	r7, r3
    42da:	bf08      	it	eq
    42dc:	4296      	cmpeq	r6, r2
    42de:	d054      	beq.n	438a <compare_set+0xf2>
    42e0:	ea4f 0985 	mov.w	r9, r5, lsl #2
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    42e4:	f44f 3b80 	mov.w	fp, #65536	; 0x10000
    42e8:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    42ec:	f105 0850 	add.w	r8, r5, #80	; 0x50
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    42f0:	fa0b f205 	lsl.w	r2, fp, r5
    42f4:	f509 3988 	add.w	r9, r9, #69632	; 0x11000
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    42f8:	ea4f 0888 	mov.w	r8, r8, lsl #2
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    42fc:	fa1f f888 	uxth.w	r8, r8
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    4300:	9202      	str	r2, [sp, #8]
     return p_reg->COUNTER;
    4302:	4a38      	ldr	r2, [pc, #224]	; (43e4 <compare_set+0x14c>)
    return p_reg->CC[ch];
    4304:	f8d9 0540 	ldr.w	r0, [r9, #1344]	; 0x540
	return absolute_time & COUNTER_MAX;
    4308:	f026 437f 	bic.w	r3, r6, #4278190080	; 0xff000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    430c:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
    4310:	f508 3888 	add.w	r8, r8, #69632	; 0x11000
	uint32_t cc_val = abs_val & COUNTER_MAX;
    4314:	461c      	mov	r4, r3
    4316:	4693      	mov	fp, r2
     return p_reg->COUNTER;
    4318:	f8d2 a504 	ldr.w	sl, [r2, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    431c:	eba0 000a 	sub.w	r0, r0, sl
    4320:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    4324:	f02a 417f 	bic.w	r1, sl, #4278190080	; 0xff000000
		if (counter_sub(prev_cc, now) == 1) {
    4328:	2801      	cmp	r0, #1
    p_reg->CC[ch] = cc_val;
    432a:	f8c9 1540 	str.w	r1, [r9, #1344]	; 0x540
    432e:	d105      	bne.n	433c <compare_set+0xa4>
    4330:	9303      	str	r3, [sp, #12]
	z_impl_k_busy_wait(usec_to_wait);
    4332:	2013      	movs	r0, #19
    4334:	f005 f8d3 	bl	94de <z_impl_k_busy_wait>
    4338:	4a2a      	ldr	r2, [pc, #168]	; (43e4 <compare_set+0x14c>)
    433a:	9b03      	ldr	r3, [sp, #12]
    p_reg->EVTENSET = mask;
    433c:	9902      	ldr	r1, [sp, #8]
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
    433e:	f10a 0c02 	add.w	ip, sl, #2
	return (a - b) & COUNTER_MAX;
    4342:	eba4 000c 	sub.w	r0, r4, ip
    4346:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
			cc_val = now + 2;
    434a:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    434e:	bf88      	it	hi
    4350:	4664      	movhi	r4, ip
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    4352:	2000      	movs	r0, #0
    4354:	f8c8 0000 	str.w	r0, [r8]
    4358:	f8d8 0000 	ldr.w	r0, [r8]
    p_reg->EVTENSET = mask;
    435c:	f8cb 1344 	str.w	r1, [fp, #836]	; 0x344
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    4360:	f024 407f 	bic.w	r0, r4, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
    4364:	f8c9 0540 	str.w	r0, [r9, #1344]	; 0x540
     return p_reg->COUNTER;
    4368:	f8db 0504 	ldr.w	r0, [fp, #1284]	; 0x504
		 (counter_sub(cc_val, now2 + 2) > COUNTER_HALF_SPAN));
    436c:	4582      	cmp	sl, r0
    436e:	d006      	beq.n	437e <compare_set+0xe6>
	return (a - b) & COUNTER_MAX;
    4370:	1a20      	subs	r0, r4, r0
    4372:	3802      	subs	r0, #2
    4374:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	} while ((now2 != now) &&
    4378:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    437c:	d819      	bhi.n	43b2 <compare_set+0x11a>
	return (a - b) & COUNTER_MAX;
    437e:	1ae4      	subs	r4, r4, r3
    4380:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
			target_time += counter_sub(cc_set, cc_value);
    4384:	1932      	adds	r2, r6, r4
    4386:	f147 0300 	adc.w	r3, r7, #0
	cc_data[chan].target_time = target_time;
    438a:	4c15      	ldr	r4, [pc, #84]	; (43e0 <compare_set+0x148>)
    438c:	0129      	lsls	r1, r5, #4
    438e:	eb04 1005 	add.w	r0, r4, r5, lsl #4
    4392:	e9c0 2302 	strd	r2, r3, [r0, #8]
	cc_data[chan].callback = handler;
    4396:	9a0e      	ldr	r2, [sp, #56]	; 0x38
	cc_data[chan].user_context = user_data;
    4398:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
	cc_data[chan].callback = handler;
    439a:	5062      	str	r2, [r4, r1]
	cc_data[chan].user_context = user_data;
    439c:	6043      	str	r3, [r0, #4]
	return ret;
    439e:	2400      	movs	r4, #0
	if (key) {
    43a0:	9b01      	ldr	r3, [sp, #4]
    43a2:	b113      	cbz	r3, 43aa <compare_set+0x112>
    43a4:	4628      	mov	r0, r5
    43a6:	f7ff ff27 	bl	41f8 <compare_int_unlock.part.0>
}
    43aa:	4620      	mov	r0, r4
    43ac:	b005      	add	sp, #20
    43ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    43b2:	4620      	mov	r0, r4
    43b4:	e7b0      	b.n	4318 <compare_set+0x80>
		atomic_or(&force_isr_mask, BIT(chan));
    43b6:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    43b8:	4a0b      	ldr	r2, [pc, #44]	; (43e8 <compare_set+0x150>)
    43ba:	f3bf 8f5b 	dmb	ish
    43be:	40ab      	lsls	r3, r5
    43c0:	e852 1f00 	ldrex	r1, [r2]
    43c4:	4319      	orrs	r1, r3
    43c6:	e842 1000 	strex	r0, r1, [r2]
    43ca:	2800      	cmp	r0, #0
    43cc:	d1f8      	bne.n	43c0 <compare_set+0x128>
    43ce:	f3bf 8f5b 	dmb	ish
    43d2:	4632      	mov	r2, r6
    43d4:	463b      	mov	r3, r7
    43d6:	e7d8      	b.n	438a <compare_set+0xf2>
			return -EINVAL;
    43d8:	f06f 0415 	mvn.w	r4, #21
    43dc:	e7e0      	b.n	43a0 <compare_set+0x108>
    43de:	bf00      	nop
    43e0:	200003e0 	.word	0x200003e0
    43e4:	40011000 	.word	0x40011000
    43e8:	20000bc8 	.word	0x20000bc8

000043ec <sys_clock_driver_init>:
{
	return (uint32_t)z_nrf_rtc_timer_read();
}

static int sys_clock_driver_init(const struct device *dev)
{
    43ec:	b573      	push	{r0, r1, r4, r5, r6, lr}
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    43ee:	4b19      	ldr	r3, [pc, #100]	; (4454 <sys_clock_driver_init+0x68>)
    p_reg->PRESCALER = val;
    43f0:	4d19      	ldr	r5, [pc, #100]	; (4458 <sys_clock_driver_init+0x6c>)
    43f2:	2400      	movs	r4, #0
    43f4:	f04f 30ff 	mov.w	r0, #4294967295
    43f8:	f04f 31ff 	mov.w	r1, #4294967295
    43fc:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    4400:	e9c3 0102 	strd	r0, r1, [r3, #8]
    p_reg->INTENSET = mask;
    4404:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    4408:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    440c:	4b13      	ldr	r3, [pc, #76]	; (445c <sys_clock_driver_init+0x70>)
    440e:	2602      	movs	r6, #2
    4410:	f44f 3200 	mov.w	r2, #131072	; 0x20000

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    4414:	2101      	movs	r1, #1
    4416:	f8c5 6304 	str.w	r6, [r5, #772]	; 0x304
    441a:	2011      	movs	r0, #17
    441c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    4420:	4622      	mov	r2, r4
    4422:	f7fe f965 	bl	26f0 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    4426:	2011      	movs	r0, #17
    4428:	f7fe f944 	bl	26b4 <arch_irq_enable>
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    442c:	4a0c      	ldr	r2, [pc, #48]	; (4460 <sys_clock_driver_init+0x74>)
    442e:	2301      	movs	r3, #1
    4430:	6013      	str	r3, [r2, #0]

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    4432:	4a0c      	ldr	r2, [pc, #48]	; (4464 <sys_clock_driver_init+0x78>)
    4434:	602b      	str	r3, [r5, #0]
    4436:	6013      	str	r3, [r2, #0]

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		(COUNTER_HALF_SPAN - 1) :
		(counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    4438:	4b0b      	ldr	r3, [pc, #44]	; (4468 <sys_clock_driver_init+0x7c>)
    443a:	4a0c      	ldr	r2, [pc, #48]	; (446c <sys_clock_driver_init+0x80>)
    443c:	9300      	str	r3, [sp, #0]
    443e:	9401      	str	r4, [sp, #4]
    4440:	2300      	movs	r3, #0
    4442:	4620      	mov	r0, r4
    4444:	f7ff ff28 	bl	4298 <compare_set>

	z_nrf_clock_control_lf_on(mode);
    4448:	4630      	mov	r0, r6
    444a:	f7ff f907 	bl	365c <z_nrf_clock_control_lf_on>

	return 0;
}
    444e:	4620      	mov	r0, r4
    4450:	b002      	add	sp, #8
    4452:	bd70      	pop	{r4, r5, r6, pc}
    4454:	200003e0 	.word	0x200003e0
    4458:	40011000 	.word	0x40011000
    445c:	e000e100 	.word	0xe000e100
    4460:	40011008 	.word	0x40011008
    4464:	20000bcc 	.word	0x20000bcc
    4468:	00004131 	.word	0x00004131
    446c:	007fffff 	.word	0x007fffff

00004470 <rtc_nrf_isr>:
{
    4470:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    return p_reg->INTENSET & mask;
    4474:	4c34      	ldr	r4, [pc, #208]	; (4548 <rtc_nrf_isr+0xd8>)
    4476:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    447a:	079a      	lsls	r2, r3, #30
    447c:	d509      	bpl.n	4492 <rtc_nrf_isr+0x22>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    447e:	4b33      	ldr	r3, [pc, #204]	; (454c <rtc_nrf_isr+0xdc>)
    4480:	681a      	ldr	r2, [r3, #0]
    4482:	b132      	cbz	r2, 4492 <rtc_nrf_isr+0x22>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    4484:	2200      	movs	r2, #0
    4486:	601a      	str	r2, [r3, #0]
		overflow_cnt++;
    4488:	4a31      	ldr	r2, [pc, #196]	; (4550 <rtc_nrf_isr+0xe0>)
    448a:	681b      	ldr	r3, [r3, #0]
    448c:	6813      	ldr	r3, [r2, #0]
    448e:	3301      	adds	r3, #1
    4490:	6013      	str	r3, [r2, #0]
	__asm__ volatile(
    4492:	f04f 0320 	mov.w	r3, #32
    4496:	f3ef 8211 	mrs	r2, BASEPRI
    449a:	f383 8812 	msr	BASEPRI_MAX, r3
    449e:	f3bf 8f6f 	isb	sy
    return p_reg->INTENSET & mask;
    44a2:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    44a6:	03db      	lsls	r3, r3, #15
    44a8:	d512      	bpl.n	44d0 <rtc_nrf_isr+0x60>
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    44aa:	f3bf 8f5b 	dmb	ish
    44ae:	4b29      	ldr	r3, [pc, #164]	; (4554 <rtc_nrf_isr+0xe4>)
    44b0:	e853 1f00 	ldrex	r1, [r3]
    44b4:	f021 0001 	bic.w	r0, r1, #1
    44b8:	e843 0600 	strex	r6, r0, [r3]
    44bc:	2e00      	cmp	r6, #0
    44be:	d1f7      	bne.n	44b0 <rtc_nrf_isr+0x40>
    44c0:	f3bf 8f5b 	dmb	ish
    44c4:	4b24      	ldr	r3, [pc, #144]	; (4558 <rtc_nrf_isr+0xe8>)
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    44c6:	2900      	cmp	r1, #0
    44c8:	d136      	bne.n	4538 <rtc_nrf_isr+0xc8>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    44ca:	6819      	ldr	r1, [r3, #0]
		if (result) {
    44cc:	2900      	cmp	r1, #0
    44ce:	d133      	bne.n	4538 <rtc_nrf_isr+0xc8>
{
    44d0:	2300      	movs	r3, #0
	__asm__ volatile(
    44d2:	f382 8811 	msr	BASEPRI, r2
    44d6:	f3bf 8f6f 	isb	sy
	if (channel_processing_check_and_clear(chan)) {
    44da:	b353      	cbz	r3, 4532 <rtc_nrf_isr+0xc2>
		curr_time = z_nrf_rtc_timer_read();
    44dc:	f7ff feba 	bl	4254 <z_nrf_rtc_timer_read>
    44e0:	4606      	mov	r6, r0
	__asm__ volatile(
    44e2:	f04f 0320 	mov.w	r3, #32
    44e6:	f3ef 8011 	mrs	r0, BASEPRI
    44ea:	f383 8812 	msr	BASEPRI_MAX, r3
    44ee:	f3bf 8f6f 	isb	sy
		expire_time = cc_data[chan].target_time;
    44f2:	4b1a      	ldr	r3, [pc, #104]	; (455c <rtc_nrf_isr+0xec>)
    44f4:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
		if (curr_time >= expire_time) {
    44f8:	4549      	cmp	r1, r9
    44fa:	bf08      	it	eq
    44fc:	4546      	cmpeq	r6, r8
    44fe:	f04f 0200 	mov.w	r2, #0
    4502:	d31e      	bcc.n	4542 <rtc_nrf_isr+0xd2>
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    4504:	f04f 36ff 	mov.w	r6, #4294967295
    4508:	f04f 37ff 	mov.w	r7, #4294967295
			user_context = cc_data[chan].user_context;
    450c:	e9d3 1500 	ldrd	r1, r5, [r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    4510:	e9c3 6702 	strd	r6, r7, [r3, #8]
			cc_data[chan].callback = NULL;
    4514:	601a      	str	r2, [r3, #0]
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    4516:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    451a:	f8c4 3348 	str.w	r3, [r4, #840]	; 0x348
	__asm__ volatile(
    451e:	f380 8811 	msr	BASEPRI, r0
    4522:	f3bf 8f6f 	isb	sy
		if (handler) {
    4526:	b121      	cbz	r1, 4532 <rtc_nrf_isr+0xc2>
			handler(chan, expire_time, user_context);
    4528:	9500      	str	r5, [sp, #0]
    452a:	4642      	mov	r2, r8
    452c:	464b      	mov	r3, r9
    452e:	2000      	movs	r0, #0
    4530:	4788      	blx	r1
}
    4532:	b003      	add	sp, #12
    4534:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    4538:	2100      	movs	r1, #0
    453a:	6019      	str	r1, [r3, #0]
    453c:	681b      	ldr	r3, [r3, #0]
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    453e:	2301      	movs	r3, #1
}
    4540:	e7c7      	b.n	44d2 <rtc_nrf_isr+0x62>
		z_nrf_rtc_timer_compare_handler_t handler = NULL;
    4542:	4611      	mov	r1, r2
    4544:	e7eb      	b.n	451e <rtc_nrf_isr+0xae>
    4546:	bf00      	nop
    4548:	40011000 	.word	0x40011000
    454c:	40011104 	.word	0x40011104
    4550:	20000bd0 	.word	0x20000bd0
    4554:	20000bc8 	.word	0x20000bc8
    4558:	40011140 	.word	0x40011140
    455c:	200003e0 	.word	0x200003e0

00004560 <sys_clock_set_timeout>:
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    4560:	4b14      	ldr	r3, [pc, #80]	; (45b4 <sys_clock_set_timeout+0x54>)
{
    4562:	b513      	push	{r0, r1, r4, lr}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    4564:	f1b0 3fff 	cmp.w	r0, #4294967295
    4568:	bf08      	it	eq
    456a:	4618      	moveq	r0, r3
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    456c:	1e44      	subs	r4, r0, #1
    456e:	2c00      	cmp	r4, #0
    4570:	dd1e      	ble.n	45b0 <sys_clock_set_timeout+0x50>
    4572:	429c      	cmp	r4, r3
    4574:	bfa8      	it	ge
    4576:	461c      	movge	r4, r3
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    4578:	f7ff fe6c 	bl	4254 <z_nrf_rtc_timer_read>
    457c:	4b0e      	ldr	r3, [pc, #56]	; (45b8 <sys_clock_set_timeout+0x58>)
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    457e:	490f      	ldr	r1, [pc, #60]	; (45bc <sys_clock_set_timeout+0x5c>)
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    4580:	e9d3 2300 	ldrd	r2, r3, [r3]
    4584:	1a80      	subs	r0, r0, r2
		ticks = 0;
    4586:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    458a:	bf28      	it	cs
    458c:	2400      	movcs	r4, #0
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    458e:	3001      	adds	r0, #1
    4590:	4404      	add	r4, r0
	uint64_t target_time = cyc + last_count;
    4592:	4808      	ldr	r0, [pc, #32]	; (45b4 <sys_clock_set_timeout+0x54>)
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    4594:	9100      	str	r1, [sp, #0]
	uint64_t target_time = cyc + last_count;
    4596:	4284      	cmp	r4, r0
    4598:	bf28      	it	cs
    459a:	4604      	movcs	r4, r0
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    459c:	1912      	adds	r2, r2, r4
    459e:	f04f 0000 	mov.w	r0, #0
    45a2:	9001      	str	r0, [sp, #4]
    45a4:	f143 0300 	adc.w	r3, r3, #0
    45a8:	f7ff fe76 	bl	4298 <compare_set>
}
    45ac:	b002      	add	sp, #8
    45ae:	bd10      	pop	{r4, pc}
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    45b0:	2400      	movs	r4, #0
    45b2:	e7e1      	b.n	4578 <sys_clock_set_timeout+0x18>
    45b4:	007fffff 	.word	0x007fffff
    45b8:	200003f0 	.word	0x200003f0
    45bc:	00004131 	.word	0x00004131

000045c0 <sys_clock_elapsed>:
{
    45c0:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    45c2:	f7ff fe47 	bl	4254 <z_nrf_rtc_timer_read>
    45c6:	4b02      	ldr	r3, [pc, #8]	; (45d0 <sys_clock_elapsed+0x10>)
    45c8:	681b      	ldr	r3, [r3, #0]
}
    45ca:	1ac0      	subs	r0, r0, r3
    45cc:	bd08      	pop	{r3, pc}
    45ce:	bf00      	nop
    45d0:	200003f0 	.word	0x200003f0

000045d4 <nrf_clock_is_running.constprop.0>:
NRF_STATIC_INLINE bool nrf_clock_is_running(NRF_CLOCK_Type const * p_reg,
    45d4:	b508      	push	{r3, lr}
    switch (domain)
    45d6:	b178      	cbz	r0, 45f8 <nrf_clock_is_running.constprop.0+0x24>
    45d8:	2801      	cmp	r0, #1
    45da:	d01c      	beq.n	4616 <nrf_clock_is_running.constprop.0+0x42>
            NRFX_ASSERT(0);
    45dc:	4a14      	ldr	r2, [pc, #80]	; (4630 <nrf_clock_is_running.constprop.0+0x5c>)
    45de:	4915      	ldr	r1, [pc, #84]	; (4634 <nrf_clock_is_running.constprop.0+0x60>)
    45e0:	4815      	ldr	r0, [pc, #84]	; (4638 <nrf_clock_is_running.constprop.0+0x64>)
    45e2:	f44f 734f 	mov.w	r3, #828	; 0x33c
    45e6:	f004 fbe0 	bl	8daa <printk>
    45ea:	4811      	ldr	r0, [pc, #68]	; (4630 <nrf_clock_is_running.constprop.0+0x5c>)
    45ec:	f44f 714f 	mov.w	r1, #828	; 0x33c
    45f0:	f004 fb04 	bl	8bfc <assert_post_action>
            return false;
    45f4:	2000      	movs	r0, #0
    45f6:	e00d      	b.n	4614 <nrf_clock_is_running.constprop.0+0x40>
            if (p_clk_src != NULL)
    45f8:	b131      	cbz	r1, 4608 <nrf_clock_is_running.constprop.0+0x34>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    45fa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    45fe:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    4602:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    4606:	600b      	str	r3, [r1, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    4608:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    460c:	f8d3 0418 	ldr.w	r0, [r3, #1048]	; 0x418
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    4610:	f3c0 4000 	ubfx	r0, r0, #16, #1
}
    4614:	bd08      	pop	{r3, pc}
            if (p_clk_src != NULL)
    4616:	b131      	cbz	r1, 4626 <nrf_clock_is_running.constprop.0+0x52>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    4618:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    461c:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
    4620:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    4624:	700b      	strb	r3, [r1, #0]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    4626:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    462a:	f8d3 040c 	ldr.w	r0, [r3, #1036]	; 0x40c
    462e:	e7ef      	b.n	4610 <nrf_clock_is_running.constprop.0+0x3c>
    4630:	0000a28d 	.word	0x0000a28d
    4634:	0000a435 	.word	0x0000a435
    4638:	00009c4f 	.word	0x00009c4f

0000463c <nrfx_clock_init>:
    CoreDebug->DEMCR = core_debug;
}
#endif // NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_132)

nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    463c:	b510      	push	{r4, lr}
    NRFX_ASSERT(event_handler);
    463e:	4604      	mov	r4, r0
    4640:	b948      	cbnz	r0, 4656 <nrfx_clock_init+0x1a>
    4642:	490a      	ldr	r1, [pc, #40]	; (466c <nrfx_clock_init+0x30>)
    4644:	480a      	ldr	r0, [pc, #40]	; (4670 <nrfx_clock_init+0x34>)
    4646:	4a0b      	ldr	r2, [pc, #44]	; (4674 <nrfx_clock_init+0x38>)
    4648:	23bd      	movs	r3, #189	; 0xbd
    464a:	f004 fbae 	bl	8daa <printk>
    464e:	4809      	ldr	r0, [pc, #36]	; (4674 <nrfx_clock_init+0x38>)
    4650:	21bd      	movs	r1, #189	; 0xbd
    4652:	f004 fad3 	bl	8bfc <assert_post_action>

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    4656:	4b08      	ldr	r3, [pc, #32]	; (4678 <nrfx_clock_init+0x3c>)
    4658:	791a      	ldrb	r2, [r3, #4]
    465a:	b922      	cbnz	r2, 4666 <nrfx_clock_init+0x2a>
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
    465c:	2201      	movs	r2, #1
    nrfx_err_t err_code = NRFX_SUCCESS;
    465e:	4807      	ldr	r0, [pc, #28]	; (467c <nrfx_clock_init+0x40>)
        m_clock_cb.event_handler = event_handler;
    4660:	601c      	str	r4, [r3, #0]
        m_clock_cb.module_initialized = true;
    4662:	809a      	strh	r2, [r3, #4]
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    4664:	bd10      	pop	{r4, pc}
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    4666:	4806      	ldr	r0, [pc, #24]	; (4680 <nrfx_clock_init+0x44>)
    return err_code;
    4668:	e7fc      	b.n	4664 <nrfx_clock_init+0x28>
    466a:	bf00      	nop
    466c:	0000a2fe 	.word	0x0000a2fe
    4670:	00009c4f 	.word	0x00009c4f
    4674:	0000a2c1 	.word	0x0000a2c1
    4678:	20000bd4 	.word	0x20000bd4
    467c:	0bad0000 	.word	0x0bad0000
    4680:	0bad000c 	.word	0x0bad000c

00004684 <nrfx_clock_enable>:

void nrfx_clock_enable(void)
{
    4684:	b508      	push	{r3, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    4686:	4b0b      	ldr	r3, [pc, #44]	; (46b4 <nrfx_clock_enable+0x30>)
    4688:	791b      	ldrb	r3, [r3, #4]
    468a:	b94b      	cbnz	r3, 46a0 <nrfx_clock_enable+0x1c>
    468c:	490a      	ldr	r1, [pc, #40]	; (46b8 <nrfx_clock_enable+0x34>)
    468e:	480b      	ldr	r0, [pc, #44]	; (46bc <nrfx_clock_enable+0x38>)
    4690:	4a0b      	ldr	r2, [pc, #44]	; (46c0 <nrfx_clock_enable+0x3c>)
    4692:	23d6      	movs	r3, #214	; 0xd6
    4694:	f004 fb89 	bl	8daa <printk>
    4698:	4809      	ldr	r0, [pc, #36]	; (46c0 <nrfx_clock_enable+0x3c>)
    469a:	21d6      	movs	r1, #214	; 0xd6
    469c:	f004 faae 	bl	8bfc <assert_post_action>
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    46a0:	2000      	movs	r0, #0
    46a2:	f7fe f817 	bl	26d4 <arch_irq_is_enabled>
    46a6:	b918      	cbnz	r0, 46b0 <nrfx_clock_enable+0x2c>
#if NRFX_CHECK(NRFX_POWER_ENABLED)
    nrfx_clock_irq_enabled = true;
#endif

    NRFX_LOG_INFO("Module enabled.");
}
    46a8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    46ac:	f7fe b802 	b.w	26b4 <arch_irq_enable>
    46b0:	bd08      	pop	{r3, pc}
    46b2:	bf00      	nop
    46b4:	20000bd4 	.word	0x20000bd4
    46b8:	0000a30c 	.word	0x0000a30c
    46bc:	00009c4f 	.word	0x00009c4f
    46c0:	0000a2c1 	.word	0x0000a2c1

000046c4 <nrfx_clock_start>:
    NRFX_LOG_INFO("Uninitialized.");
}

void nrfx_clock_start(nrf_clock_domain_t domain)
{
    NRFX_ASSERT(m_clock_cb.module_initialized);
    46c4:	4b22      	ldr	r3, [pc, #136]	; (4750 <nrfx_clock_start+0x8c>)
    46c6:	791b      	ldrb	r3, [r3, #4]
{
    46c8:	b513      	push	{r0, r1, r4, lr}
    46ca:	4604      	mov	r4, r0
    NRFX_ASSERT(m_clock_cb.module_initialized);
    46cc:	b95b      	cbnz	r3, 46e6 <nrfx_clock_start+0x22>
    46ce:	4921      	ldr	r1, [pc, #132]	; (4754 <nrfx_clock_start+0x90>)
    46d0:	4821      	ldr	r0, [pc, #132]	; (4758 <nrfx_clock_start+0x94>)
    46d2:	4a22      	ldr	r2, [pc, #136]	; (475c <nrfx_clock_start+0x98>)
    46d4:	f44f 7389 	mov.w	r3, #274	; 0x112
    46d8:	f004 fb67 	bl	8daa <printk>
    46dc:	481f      	ldr	r0, [pc, #124]	; (475c <nrfx_clock_start+0x98>)
    46de:	f44f 7189 	mov.w	r1, #274	; 0x112
    46e2:	f004 fa8b 	bl	8bfc <assert_post_action>
    switch (domain)
    46e6:	b174      	cbz	r4, 4706 <nrfx_clock_start+0x42>
    46e8:	2c01      	cmp	r4, #1
    46ea:	d027      	beq.n	473c <nrfx_clock_start+0x78>
            nrf_clock_int_enable(NRF_CLOCK, NRF_CLOCK_INT_HFAUDIO_STARTED_MASK);
            nrf_clock_task_trigger(NRF_CLOCK, NRF_CLOCK_TASK_HFCLKAUDIOSTART);
            break;
#endif
        default:
            NRFX_ASSERT(0);
    46ec:	4a1b      	ldr	r2, [pc, #108]	; (475c <nrfx_clock_start+0x98>)
    46ee:	491c      	ldr	r1, [pc, #112]	; (4760 <nrfx_clock_start+0x9c>)
    46f0:	4819      	ldr	r0, [pc, #100]	; (4758 <nrfx_clock_start+0x94>)
    46f2:	f44f 73a2 	mov.w	r3, #324	; 0x144
    46f6:	f004 fb58 	bl	8daa <printk>
    46fa:	4818      	ldr	r0, [pc, #96]	; (475c <nrfx_clock_start+0x98>)
    46fc:	f44f 71a2 	mov.w	r1, #324	; 0x144
    4700:	f004 fa7c 	bl	8bfc <assert_post_action>
            break;
    }
}
    4704:	e016      	b.n	4734 <nrfx_clock_start+0x70>
                if (nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc) &&
    4706:	a901      	add	r1, sp, #4
    4708:	4620      	mov	r0, r4
    470a:	f7ff ff63 	bl	45d4 <nrf_clock_is_running.constprop.0>
    470e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4712:	b188      	cbz	r0, 4738 <nrfx_clock_start+0x74>
    4714:	9a01      	ldr	r2, [sp, #4]
    4716:	2a01      	cmp	r2, #1
    4718:	d10e      	bne.n	4738 <nrfx_clock_start+0x74>
    p_reg->LFCLKSRC = (uint32_t)(source);
    471a:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    471e:	4b11      	ldr	r3, [pc, #68]	; (4764 <nrfx_clock_start+0xa0>)
    4720:	2200      	movs	r2, #0
    4722:	601a      	str	r2, [r3, #0]
    4724:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    4726:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    472a:	2202      	movs	r2, #2
    472c:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4730:	2201      	movs	r2, #1
    4732:	609a      	str	r2, [r3, #8]
}
    4734:	b002      	add	sp, #8
    4736:	bd10      	pop	{r4, pc}
    p_reg->LFCLKSRC = (uint32_t)(source);
    4738:	2200      	movs	r2, #0
    473a:	e7ee      	b.n	471a <nrfx_clock_start+0x56>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    473c:	4b0a      	ldr	r3, [pc, #40]	; (4768 <nrfx_clock_start+0xa4>)
    473e:	2200      	movs	r2, #0
    4740:	601a      	str	r2, [r3, #0]
    4742:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    4744:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4748:	f8c3 4304 	str.w	r4, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    474c:	601c      	str	r4, [r3, #0]
}
    474e:	e7f1      	b.n	4734 <nrfx_clock_start+0x70>
    4750:	20000bd4 	.word	0x20000bd4
    4754:	0000a30c 	.word	0x0000a30c
    4758:	00009c4f 	.word	0x00009c4f
    475c:	0000a2c1 	.word	0x0000a2c1
    4760:	0000a435 	.word	0x0000a435
    4764:	40000104 	.word	0x40000104
    4768:	40000100 	.word	0x40000100

0000476c <nrfx_clock_stop>:

void nrfx_clock_stop(nrf_clock_domain_t domain)
{
    476c:	b537      	push	{r0, r1, r2, r4, r5, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    476e:	4d2f      	ldr	r5, [pc, #188]	; (482c <nrfx_clock_stop+0xc0>)
    4770:	792a      	ldrb	r2, [r5, #4]
{
    4772:	4604      	mov	r4, r0
    NRFX_ASSERT(m_clock_cb.module_initialized);
    4774:	b95a      	cbnz	r2, 478e <nrfx_clock_stop+0x22>
    4776:	492e      	ldr	r1, [pc, #184]	; (4830 <nrfx_clock_stop+0xc4>)
    4778:	482e      	ldr	r0, [pc, #184]	; (4834 <nrfx_clock_stop+0xc8>)
    477a:	4a2f      	ldr	r2, [pc, #188]	; (4838 <nrfx_clock_stop+0xcc>)
    477c:	f240 134b 	movw	r3, #331	; 0x14b
    4780:	f004 fb13 	bl	8daa <printk>
    4784:	482c      	ldr	r0, [pc, #176]	; (4838 <nrfx_clock_stop+0xcc>)
    4786:	f240 114b 	movw	r1, #331	; 0x14b
    478a:	f004 fa37 	bl	8bfc <assert_post_action>
    switch (domain)
    478e:	b17c      	cbz	r4, 47b0 <nrfx_clock_stop+0x44>
    4790:	2c01      	cmp	r4, #1
    4792:	d028      	beq.n	47e6 <nrfx_clock_stop+0x7a>
            nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED);
            nrf_clock_task_trigger(NRF_CLOCK, NRF_CLOCK_TASK_HFCLKAUDIOSTOP);
            break;
#endif
        default:
            NRFX_ASSERT(0);
    4794:	4929      	ldr	r1, [pc, #164]	; (483c <nrfx_clock_stop+0xd0>)
    4796:	4827      	ldr	r0, [pc, #156]	; (4834 <nrfx_clock_stop+0xc8>)
    4798:	4a27      	ldr	r2, [pc, #156]	; (4838 <nrfx_clock_stop+0xcc>)
    479a:	f240 1367 	movw	r3, #359	; 0x167
    479e:	f004 fb04 	bl	8daa <printk>
    47a2:	4825      	ldr	r0, [pc, #148]	; (4838 <nrfx_clock_stop+0xcc>)
    47a4:	f240 1167 	movw	r1, #359	; 0x167
    47a8:	f004 fa28 	bl	8bfc <assert_post_action>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    47ac:	b003      	add	sp, #12
    47ae:	bd30      	pop	{r4, r5, pc}
    p_reg->INTENCLR = mask;
    47b0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    47b4:	2202      	movs	r2, #2
    47b6:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    47ba:	f8c3 4104 	str.w	r4, [r3, #260]	; 0x104
    47be:	f503 7382 	add.w	r3, r3, #260	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    47c2:	2201      	movs	r2, #1
    47c4:	681b      	ldr	r3, [r3, #0]
    47c6:	4b1e      	ldr	r3, [pc, #120]	; (4840 <nrfx_clock_stop+0xd4>)
    47c8:	f242 7410 	movw	r4, #10000	; 0x2710
    47cc:	601a      	str	r2, [r3, #0]
    return nrf_clock_event_address_get(NRF_CLOCK, event);
}

NRFX_STATIC_INLINE bool nrfx_clock_is_running(nrf_clock_domain_t domain, void * p_clk_src)
{
    return nrf_clock_is_running(NRF_CLOCK, domain, p_clk_src);
    47ce:	2100      	movs	r1, #0
    47d0:	4608      	mov	r0, r1
    47d2:	f7ff feff 	bl	45d4 <nrf_clock_is_running.constprop.0>
        NRFX_WAIT_FOR(!nrfx_clock_is_running(domain, NULL), 10000, 1, stopped);
    47d6:	2800      	cmp	r0, #0
    47d8:	d0e8      	beq.n	47ac <nrfx_clock_stop+0x40>
    47da:	2001      	movs	r0, #1
    47dc:	f004 fd67 	bl	92ae <nrfx_busy_wait>
    47e0:	3c01      	subs	r4, #1
    47e2:	d1f4      	bne.n	47ce <nrfx_clock_stop+0x62>
    47e4:	e7e2      	b.n	47ac <nrfx_clock_stop+0x40>
    p_reg->INTENCLR = mask;
    47e6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    47ea:	2200      	movs	r2, #0
    p_reg->INTENCLR = mask;
    47ec:	f8c3 4308 	str.w	r4, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    47f0:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    47f4:	f503 7380 	add.w	r3, r3, #256	; 0x100
    47f8:	681b      	ldr	r3, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    47fa:	4b12      	ldr	r3, [pc, #72]	; (4844 <nrfx_clock_stop+0xd8>)
    47fc:	601c      	str	r4, [r3, #0]
        nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    47fe:	f88d 4007 	strb.w	r4, [sp, #7]
    4802:	f242 7410 	movw	r4, #10000	; 0x2710
    4806:	f10d 0107 	add.w	r1, sp, #7
    480a:	2001      	movs	r0, #1
    480c:	f7ff fee2 	bl	45d4 <nrf_clock_is_running.constprop.0>
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
    4810:	b910      	cbnz	r0, 4818 <nrfx_clock_stop+0xac>
            m_clock_cb.hfclk_started = false;
    4812:	2300      	movs	r3, #0
    4814:	716b      	strb	r3, [r5, #5]
    4816:	e7c9      	b.n	47ac <nrfx_clock_stop+0x40>
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
    4818:	f89d 0007 	ldrb.w	r0, [sp, #7]
    481c:	2801      	cmp	r0, #1
    481e:	d1f8      	bne.n	4812 <nrfx_clock_stop+0xa6>
    4820:	f004 fd45 	bl	92ae <nrfx_busy_wait>
    4824:	3c01      	subs	r4, #1
    4826:	d1ee      	bne.n	4806 <nrfx_clock_stop+0x9a>
    4828:	e7f3      	b.n	4812 <nrfx_clock_stop+0xa6>
    482a:	bf00      	nop
    482c:	20000bd4 	.word	0x20000bd4
    4830:	0000a30c 	.word	0x0000a30c
    4834:	00009c4f 	.word	0x00009c4f
    4838:	0000a2c1 	.word	0x0000a2c1
    483c:	0000a435 	.word	0x0000a435
    4840:	4000000c 	.word	0x4000000c
    4844:	40000004 	.word	0x40000004

00004848 <nrfx_power_clock_irq_handler>:
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    4848:	4b16      	ldr	r3, [pc, #88]	; (48a4 <nrfx_power_clock_irq_handler+0x5c>)
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    484a:	b507      	push	{r0, r1, r2, lr}
    484c:	681a      	ldr	r2, [r3, #0]
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    484e:	b16a      	cbz	r2, 486c <nrfx_power_clock_irq_handler+0x24>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4850:	2200      	movs	r2, #0
    4852:	601a      	str	r2, [r3, #0]
    4854:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    4856:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    485a:	2201      	movs	r2, #1
    485c:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF_STARTED_MASK);

#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        if (!m_clock_cb.hfclk_started)
    4860:	4b11      	ldr	r3, [pc, #68]	; (48a8 <nrfx_power_clock_irq_handler+0x60>)
    4862:	7958      	ldrb	r0, [r3, #5]
    4864:	b910      	cbnz	r0, 486c <nrfx_power_clock_irq_handler+0x24>
        {
            m_clock_cb.hfclk_started = true;
    4866:	715a      	strb	r2, [r3, #5]
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    4868:	681b      	ldr	r3, [r3, #0]
    486a:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    486c:	4b0f      	ldr	r3, [pc, #60]	; (48ac <nrfx_power_clock_irq_handler+0x64>)
    486e:	681a      	ldr	r2, [r3, #0]
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    4870:	b16a      	cbz	r2, 488e <nrfx_power_clock_irq_handler+0x46>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4872:	2000      	movs	r0, #0
    4874:	6018      	str	r0, [r3, #0]
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
    4876:	a901      	add	r1, sp, #4
    4878:	681b      	ldr	r3, [r3, #0]
    487a:	f7ff feab 	bl	45d4 <nrf_clock_is_running.constprop.0>
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    487e:	9a01      	ldr	r2, [sp, #4]
    4880:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4884:	b932      	cbnz	r2, 4894 <nrfx_power_clock_irq_handler+0x4c>
    p_reg->LFCLKSRC = (uint32_t)(source);
    4886:	2201      	movs	r2, #1
    4888:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    488c:	609a      	str	r2, [r3, #8]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    488e:	b003      	add	sp, #12
    4890:	f85d fb04 	ldr.w	pc, [sp], #4
    p_reg->INTENCLR = mask;
    4894:	2202      	movs	r2, #2
    4896:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    489a:	4b03      	ldr	r3, [pc, #12]	; (48a8 <nrfx_power_clock_irq_handler+0x60>)
    489c:	2001      	movs	r0, #1
    489e:	681b      	ldr	r3, [r3, #0]
    48a0:	4798      	blx	r3
}
    48a2:	e7f4      	b.n	488e <nrfx_power_clock_irq_handler+0x46>
    48a4:	40000100 	.word	0x40000100
    48a8:	20000bd4 	.word	0x20000bd4
    48ac:	40000104 	.word	0x40000104

000048b0 <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
    48b0:	b570      	push	{r4, r5, r6, lr}
        idx = 31 - NRF_CLZ(prev_mask);
        if (idx < 0) {
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
    48b2:	2501      	movs	r5, #1
        prev_mask = *p_mask;
    48b4:	6803      	ldr	r3, [r0, #0]
        idx = 31 - NRF_CLZ(prev_mask);
    48b6:	fab3 f283 	clz	r2, r3
        if (idx < 0) {
    48ba:	2a20      	cmp	r2, #32
        idx = 31 - NRF_CLZ(prev_mask);
    48bc:	f1c2 041f 	rsb	r4, r2, #31
        if (idx < 0) {
    48c0:	d014      	beq.n	48ec <nrfx_flag32_alloc+0x3c>
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    48c2:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask & ~NRFX_BIT(idx);
    48c6:	fa05 f204 	lsl.w	r2, r5, r4
    48ca:	ea23 0202 	bic.w	r2, r3, r2
    48ce:	e850 6f00 	ldrex	r6, [r0]
    48d2:	429e      	cmp	r6, r3
    48d4:	d104      	bne.n	48e0 <nrfx_flag32_alloc+0x30>
    48d6:	e840 2c00 	strex	ip, r2, [r0]
    48da:	f1bc 0f00 	cmp.w	ip, #0
    48de:	d1f6      	bne.n	48ce <nrfx_flag32_alloc+0x1e>
    48e0:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    48e4:	d1e6      	bne.n	48b4 <nrfx_flag32_alloc+0x4>

    *p_flag = idx;

    return NRFX_SUCCESS;
    48e6:	4802      	ldr	r0, [pc, #8]	; (48f0 <nrfx_flag32_alloc+0x40>)
    *p_flag = idx;
    48e8:	700c      	strb	r4, [r1, #0]
}
    48ea:	bd70      	pop	{r4, r5, r6, pc}
            return NRFX_ERROR_NO_MEM;
    48ec:	4801      	ldr	r0, [pc, #4]	; (48f4 <nrfx_flag32_alloc+0x44>)
    48ee:	e7fc      	b.n	48ea <nrfx_flag32_alloc+0x3a>
    48f0:	0bad0000 	.word	0x0bad0000
    48f4:	0bad0002 	.word	0x0bad0002

000048f8 <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
    48f8:	6803      	ldr	r3, [r0, #0]
    48fa:	40cb      	lsrs	r3, r1
    48fc:	07db      	lsls	r3, r3, #31
{
    48fe:	b510      	push	{r4, lr}
    if ((NRFX_BIT(flag) & *p_mask))
    4900:	d415      	bmi.n	492e <nrfx_flag32_free+0x36>
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
        new_mask = prev_mask | NRFX_BIT(flag);
    4902:	2301      	movs	r3, #1
    4904:	fa03 f101 	lsl.w	r1, r3, r1
        prev_mask = *p_mask;
    4908:	6803      	ldr	r3, [r0, #0]
    490a:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask | NRFX_BIT(flag);
    490e:	ea41 0203 	orr.w	r2, r1, r3
    4912:	e850 4f00 	ldrex	r4, [r0]
    4916:	429c      	cmp	r4, r3
    4918:	d104      	bne.n	4924 <nrfx_flag32_free+0x2c>
    491a:	e840 2c00 	strex	ip, r2, [r0]
    491e:	f1bc 0f00 	cmp.w	ip, #0
    4922:	d1f6      	bne.n	4912 <nrfx_flag32_free+0x1a>
    4924:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    4928:	d1ee      	bne.n	4908 <nrfx_flag32_free+0x10>

    return NRFX_SUCCESS;
    492a:	4802      	ldr	r0, [pc, #8]	; (4934 <nrfx_flag32_free+0x3c>)
}
    492c:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    492e:	4802      	ldr	r0, [pc, #8]	; (4938 <nrfx_flag32_free+0x40>)
    4930:	e7fc      	b.n	492c <nrfx_flag32_free+0x34>
    4932:	bf00      	nop
    4934:	0bad0000 	.word	0x0bad0000
    4938:	0bad0004 	.word	0x0bad0004

0000493c <pin_is_task_output>:
 *
 * @return True if pin is task output.
 */
static bool pin_is_task_output(uint32_t pin)
{
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    493c:	4b05      	ldr	r3, [pc, #20]	; (4954 <pin_is_task_output+0x18>)
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    493e:	3008      	adds	r0, #8
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    4940:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
    4944:	f000 0022 	and.w	r0, r0, #34	; 0x22
}
    4948:	f1a0 0322 	sub.w	r3, r0, #34	; 0x22
    494c:	4258      	negs	r0, r3
    494e:	4158      	adcs	r0, r3
    4950:	4770      	bx	lr
    4952:	bf00      	nop
    4954:	20000100 	.word	0x20000100

00004958 <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
    4958:	b570      	push	{r4, r5, r6, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    495a:	f100 0308 	add.w	r3, r0, #8
    495e:	4c0c      	ldr	r4, [pc, #48]	; (4990 <call_handler+0x38>)
    4960:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
    4964:	05da      	lsls	r2, r3, #23
{
    4966:	4605      	mov	r5, r0
    4968:	460e      	mov	r6, r1
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    496a:	d507      	bpl.n	497c <call_handler+0x24>
    496c:	f3c3 2343 	ubfx	r3, r3, #9, #4
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);

    if (handler)
    {
        handler->handler(pin, trigger, handler->p_context);
    4970:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
    4974:	f854 3033 	ldr.w	r3, [r4, r3, lsl #3]
    4978:	6852      	ldr	r2, [r2, #4]
    497a:	4798      	blx	r3
    }
    if (m_cb.global_handler.handler)
    497c:	68a3      	ldr	r3, [r4, #8]
    497e:	b12b      	cbz	r3, 498c <call_handler+0x34>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    4980:	68e2      	ldr	r2, [r4, #12]
    4982:	4631      	mov	r1, r6
    4984:	4628      	mov	r0, r5
    }
}
    4986:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    498a:	4718      	bx	r3
}
    498c:	bd70      	pop	{r4, r5, r6, pc}
    498e:	bf00      	nop
    4990:	20000100 	.word	0x20000100

00004994 <release_handler>:
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    4994:	4b19      	ldr	r3, [pc, #100]	; (49fc <release_handler+0x68>)
    4996:	3008      	adds	r0, #8
{
    4998:	b510      	push	{r4, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    499a:	f833 2010 	ldrh.w	r2, [r3, r0, lsl #1]
    499e:	05d1      	lsls	r1, r2, #23
    49a0:	d51d      	bpl.n	49de <release_handler+0x4a>
    49a2:	f3c2 2143 	ubfx	r1, r2, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
    49a6:	f422 52f8 	bic.w	r2, r2, #7936	; 0x1f00
    49aa:	f823 2010 	strh.w	r2, [r3, r0, lsl #1]
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    49ae:	f103 0410 	add.w	r4, r3, #16
    49b2:	2000      	movs	r0, #0
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    49b4:	f834 2b02 	ldrh.w	r2, [r4], #2
    49b8:	f412 7f80 	tst.w	r2, #256	; 0x100
    49bc:	d003      	beq.n	49c6 <release_handler+0x32>
    49be:	f3c2 2243 	ubfx	r2, r2, #9, #4
    49c2:	4291      	cmp	r1, r2
    49c4:	d00b      	beq.n	49de <release_handler+0x4a>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    49c6:	3001      	adds	r0, #1
    49c8:	2830      	cmp	r0, #48	; 0x30
    49ca:	d1f3      	bne.n	49b4 <release_handler+0x20>
        m_cb.handlers[handler_id].handler = NULL;
    49cc:	2200      	movs	r2, #0
    49ce:	f843 2031 	str.w	r2, [r3, r1, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    49d2:	480b      	ldr	r0, [pc, #44]	; (4a00 <release_handler+0x6c>)
    49d4:	f7ff ff90 	bl	48f8 <nrfx_flag32_free>
        NRFX_ASSERT(err == NRFX_SUCCESS);
    49d8:	4b0a      	ldr	r3, [pc, #40]	; (4a04 <release_handler+0x70>)
    49da:	4298      	cmp	r0, r3
    49dc:	d100      	bne.n	49e0 <release_handler+0x4c>
}
    49de:	bd10      	pop	{r4, pc}
        NRFX_ASSERT(err == NRFX_SUCCESS);
    49e0:	4909      	ldr	r1, [pc, #36]	; (4a08 <release_handler+0x74>)
    49e2:	480a      	ldr	r0, [pc, #40]	; (4a0c <release_handler+0x78>)
    49e4:	4a0a      	ldr	r2, [pc, #40]	; (4a10 <release_handler+0x7c>)
    49e6:	f44f 7399 	mov.w	r3, #306	; 0x132
    49ea:	f004 f9de 	bl	8daa <printk>
}
    49ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        NRFX_ASSERT(err == NRFX_SUCCESS);
    49f2:	4807      	ldr	r0, [pc, #28]	; (4a10 <release_handler+0x7c>)
    49f4:	f44f 7199 	mov.w	r1, #306	; 0x132
    49f8:	f004 b900 	b.w	8bfc <assert_post_action>
    49fc:	20000100 	.word	0x20000100
    4a00:	20000174 	.word	0x20000174
    4a04:	0bad0000 	.word	0x0bad0000
    4a08:	0000a38e 	.word	0x0000a38e
    4a0c:	00009c4f 	.word	0x00009c4f
    4a10:	0000a32a 	.word	0x0000a32a

00004a14 <pin_handler_trigger_uninit>:
{
    4a14:	b538      	push	{r3, r4, r5, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    4a16:	4c0a      	ldr	r4, [pc, #40]	; (4a40 <pin_handler_trigger_uninit+0x2c>)
    4a18:	f100 0508 	add.w	r5, r0, #8
    4a1c:	f834 3015 	ldrh.w	r3, [r4, r5, lsl #1]
    if (pin_in_use_by_te(pin))
    4a20:	069a      	lsls	r2, r3, #26
    4a22:	d506      	bpl.n	4a32 <pin_handler_trigger_uninit+0x1e>
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
    4a24:	0b5b      	lsrs	r3, r3, #13
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
    4a26:	4a07      	ldr	r2, [pc, #28]	; (4a44 <pin_handler_trigger_uninit+0x30>)
    4a28:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    4a2c:	2100      	movs	r1, #0
    4a2e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    release_handler(pin);
    4a32:	f7ff ffaf 	bl	4994 <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
    4a36:	2300      	movs	r3, #0
    4a38:	f824 3015 	strh.w	r3, [r4, r5, lsl #1]
}
    4a3c:	bd38      	pop	{r3, r4, r5, pc}
    4a3e:	bf00      	nop
    4a40:	20000100 	.word	0x20000100
    4a44:	40006000 	.word	0x40006000

00004a48 <nrf_gpio_pin_port_decode>:
{
    4a48:	b510      	push	{r4, lr}
    4a4a:	4604      	mov	r4, r0
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    4a4c:	6800      	ldr	r0, [r0, #0]
    4a4e:	f004 fc30 	bl	92b2 <nrf_gpio_pin_present_check>
    4a52:	b958      	cbnz	r0, 4a6c <nrf_gpio_pin_port_decode+0x24>
    4a54:	4912      	ldr	r1, [pc, #72]	; (4aa0 <nrf_gpio_pin_port_decode+0x58>)
    4a56:	4813      	ldr	r0, [pc, #76]	; (4aa4 <nrf_gpio_pin_port_decode+0x5c>)
    4a58:	4a13      	ldr	r2, [pc, #76]	; (4aa8 <nrf_gpio_pin_port_decode+0x60>)
    4a5a:	f240 2329 	movw	r3, #553	; 0x229
    4a5e:	f004 f9a4 	bl	8daa <printk>
    4a62:	4811      	ldr	r0, [pc, #68]	; (4aa8 <nrf_gpio_pin_port_decode+0x60>)
    4a64:	f240 2129 	movw	r1, #553	; 0x229
    4a68:	f004 f8c8 	bl	8bfc <assert_post_action>
    uint32_t pin_number = *p_pin;
    4a6c:	6823      	ldr	r3, [r4, #0]
    *p_pin = pin_number & 0x1F;
    4a6e:	f003 021f 	and.w	r2, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4a72:	095b      	lsrs	r3, r3, #5
    *p_pin = pin_number & 0x1F;
    4a74:	6022      	str	r2, [r4, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4a76:	d00d      	beq.n	4a94 <nrf_gpio_pin_port_decode+0x4c>
    4a78:	2b01      	cmp	r3, #1
    4a7a:	d00e      	beq.n	4a9a <nrf_gpio_pin_port_decode+0x52>
            NRFX_ASSERT(0);
    4a7c:	490b      	ldr	r1, [pc, #44]	; (4aac <nrf_gpio_pin_port_decode+0x64>)
    4a7e:	4809      	ldr	r0, [pc, #36]	; (4aa4 <nrf_gpio_pin_port_decode+0x5c>)
    4a80:	4a09      	ldr	r2, [pc, #36]	; (4aa8 <nrf_gpio_pin_port_decode+0x60>)
    4a82:	f240 232e 	movw	r3, #558	; 0x22e
    4a86:	f004 f990 	bl	8daa <printk>
    4a8a:	4807      	ldr	r0, [pc, #28]	; (4aa8 <nrf_gpio_pin_port_decode+0x60>)
    4a8c:	f240 212e 	movw	r1, #558	; 0x22e
    4a90:	f004 f8b4 	bl	8bfc <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4a94:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
}
    4a98:	bd10      	pop	{r4, pc}
        case 1: return NRF_P1;
    4a9a:	4805      	ldr	r0, [pc, #20]	; (4ab0 <nrf_gpio_pin_port_decode+0x68>)
    4a9c:	e7fc      	b.n	4a98 <nrf_gpio_pin_port_decode+0x50>
    4a9e:	bf00      	nop
    4aa0:	0000a24e 	.word	0x0000a24e
    4aa4:	00009c4f 	.word	0x00009c4f
    4aa8:	0000a21b 	.word	0x0000a21b
    4aac:	0000a435 	.word	0x0000a435
    4ab0:	50000300 	.word	0x50000300

00004ab4 <nrfx_gpiote_input_configure>:
{
    4ab4:	b5f0      	push	{r4, r5, r6, r7, lr}
    4ab6:	4604      	mov	r4, r0
    4ab8:	b085      	sub	sp, #20
    4aba:	4617      	mov	r7, r2
    4abc:	461d      	mov	r5, r3
    if (p_input_config)
    4abe:	b1f1      	cbz	r1, 4afe <nrfx_gpiote_input_configure+0x4a>
        if (pin_is_task_output(pin))
    4ac0:	f7ff ff3c 	bl	493c <pin_is_task_output>
    4ac4:	b110      	cbz	r0, 4acc <nrfx_gpiote_input_configure+0x18>
                return NRFX_ERROR_INVALID_PARAM;
    4ac6:	484a      	ldr	r0, [pc, #296]	; (4bf0 <nrfx_gpiote_input_configure+0x13c>)
}
    4ac8:	b005      	add	sp, #20
    4aca:	bdf0      	pop	{r4, r5, r6, r7, pc}
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    4acc:	460b      	mov	r3, r1
    4ace:	e9cd 0000 	strd	r0, r0, [sp]
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
    4ad2:	f88d 000e 	strb.w	r0, [sp, #14]
        nrf_gpio_pin_input_t input_connect = NRF_GPIO_PIN_INPUT_CONNECT;
    4ad6:	f88d 000f 	strb.w	r0, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    4ada:	f10d 020f 	add.w	r2, sp, #15
    4ade:	f10d 010e 	add.w	r1, sp, #14
    4ae2:	4620      	mov	r0, r4
    4ae4:	f004 fbfa 	bl	92dc <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    4ae8:	4a42      	ldr	r2, [pc, #264]	; (4bf4 <nrfx_gpiote_input_configure+0x140>)
    4aea:	f104 0108 	add.w	r1, r4, #8
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
    4aee:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    4af2:	f023 0302 	bic.w	r3, r3, #2
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    4af6:	f043 0301 	orr.w	r3, r3, #1
    4afa:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_trigger_config)
    4afe:	b197      	cbz	r7, 4b26 <nrfx_gpiote_input_configure+0x72>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    4b00:	4b3c      	ldr	r3, [pc, #240]	; (4bf4 <nrfx_gpiote_input_configure+0x140>)
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
    4b02:	783e      	ldrb	r6, [r7, #0]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
    4b04:	687a      	ldr	r2, [r7, #4]
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    4b06:	f104 0008 	add.w	r0, r4, #8
    4b0a:	f833 1010 	ldrh.w	r1, [r3, r0, lsl #1]
        if (pin_is_output(pin))
    4b0e:	078f      	lsls	r7, r1, #30
    4b10:	d50c      	bpl.n	4b2c <nrfx_gpiote_input_configure+0x78>
            if (use_evt)
    4b12:	2a00      	cmp	r2, #0
    4b14:	d1d7      	bne.n	4ac6 <nrfx_gpiote_input_configure+0x12>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
    4b16:	f833 2010 	ldrh.w	r2, [r3, r0, lsl #1]
    4b1a:	f022 021c 	bic.w	r2, r2, #28
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    4b1e:	ea42 0286 	orr.w	r2, r2, r6, lsl #2
    4b22:	f823 2010 	strh.w	r2, [r3, r0, lsl #1]
    if (p_handler_config)
    4b26:	bbcd      	cbnz	r5, 4b9c <nrfx_gpiote_input_configure+0xe8>
    return NRFX_SUCCESS;
    4b28:	4833      	ldr	r0, [pc, #204]	; (4bf8 <nrfx_gpiote_input_configure+0x144>)
    4b2a:	e7cd      	b.n	4ac8 <nrfx_gpiote_input_configure+0x14>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
    4b2c:	f021 0120 	bic.w	r1, r1, #32
    4b30:	04c9      	lsls	r1, r1, #19
    4b32:	0cc9      	lsrs	r1, r1, #19
    4b34:	f823 1010 	strh.w	r1, [r3, r0, lsl #1]
            if (use_evt)
    4b38:	2a00      	cmp	r2, #0
    4b3a:	d0ec      	beq.n	4b16 <nrfx_gpiote_input_configure+0x62>
                if (!edge)
    4b3c:	2e03      	cmp	r6, #3
    4b3e:	d8c2      	bhi.n	4ac6 <nrfx_gpiote_input_configure+0x12>
                uint8_t ch = *p_trigger_config->p_in_channel;
    4b40:	7817      	ldrb	r7, [r2, #0]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
    4b42:	b92e      	cbnz	r6, 4b50 <nrfx_gpiote_input_configure+0x9c>
    4b44:	4a2d      	ldr	r2, [pc, #180]	; (4bfc <nrfx_gpiote_input_configure+0x148>)
    4b46:	f507 71a2 	add.w	r1, r7, #324	; 0x144
    4b4a:	f842 6021 	str.w	r6, [r2, r1, lsl #2]
#if defined(NRF9160_XXAA) || defined(NRF5340_XXAA)
    p_reg->CONFIG[idx] = 0;
#endif
}
    4b4e:	e7e2      	b.n	4b16 <nrfx_gpiote_input_configure+0x62>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    4b50:	00ba      	lsls	r2, r7, #2
    4b52:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    4b56:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    4b5a:	ea41 3147 	orr.w	r1, r1, r7, lsl #13
    4b5e:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
    4b62:	f02c 0c03 	bic.w	ip, ip, #3
    4b66:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    4b6a:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
    4b6e:	f42c 3c4f 	bic.w	ip, ip, #211968	; 0x33c00
    4b72:	f42c 7c40 	bic.w	ip, ip, #768	; 0x300
    4b76:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    4b7a:	f8d2 e510 	ldr.w	lr, [r2, #1296]	; 0x510
    4b7e:	ea4f 2c04 	mov.w	ip, r4, lsl #8
    4b82:	f40c 5c7c 	and.w	ip, ip, #16128	; 0x3f00
    4b86:	ea4e 4e06 	orr.w	lr, lr, r6, lsl #16
    4b8a:	ea4c 0c0e 	orr.w	ip, ip, lr
    4b8e:	f041 0120 	orr.w	r1, r1, #32
    4b92:	f823 1010 	strh.w	r1, [r3, r0, lsl #1]
    4b96:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
    4b9a:	e7bc      	b.n	4b16 <nrfx_gpiote_input_configure+0x62>
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
    4b9c:	e9d5 6700 	ldrd	r6, r7, [r5]
    release_handler(pin);
    4ba0:	4620      	mov	r0, r4
    4ba2:	f7ff fef7 	bl	4994 <release_handler>
    if (!handler)
    4ba6:	2e00      	cmp	r6, #0
    4ba8:	d0be      	beq.n	4b28 <nrfx_gpiote_input_configure+0x74>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    4baa:	4d12      	ldr	r5, [pc, #72]	; (4bf4 <nrfx_gpiote_input_configure+0x140>)
    4bac:	682b      	ldr	r3, [r5, #0]
    4bae:	429e      	cmp	r6, r3
    4bb0:	d104      	bne.n	4bbc <nrfx_gpiote_input_configure+0x108>
    4bb2:	686b      	ldr	r3, [r5, #4]
    4bb4:	429f      	cmp	r7, r3
    4bb6:	d101      	bne.n	4bbc <nrfx_gpiote_input_configure+0x108>
    4bb8:	2200      	movs	r2, #0
    4bba:	e00a      	b.n	4bd2 <nrfx_gpiote_input_configure+0x11e>
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
    4bbc:	4810      	ldr	r0, [pc, #64]	; (4c00 <nrfx_gpiote_input_configure+0x14c>)
    4bbe:	f10d 010f 	add.w	r1, sp, #15
    4bc2:	f7ff fe75 	bl	48b0 <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
    4bc6:	4b0c      	ldr	r3, [pc, #48]	; (4bf8 <nrfx_gpiote_input_configure+0x144>)
    4bc8:	4298      	cmp	r0, r3
    4bca:	f47f af7d 	bne.w	4ac8 <nrfx_gpiote_input_configure+0x14>
        handler_id = (int32_t)id;
    4bce:	f89d 200f 	ldrb.w	r2, [sp, #15]
    m_cb.handlers[handler_id].handler = handler;
    4bd2:	f845 6032 	str.w	r6, [r5, r2, lsl #3]
    m_cb.handlers[handler_id].p_context = p_context;
    4bd6:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    4bda:	3408      	adds	r4, #8
    m_cb.handlers[handler_id].p_context = p_context;
    4bdc:	605f      	str	r7, [r3, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    4bde:	f835 3014 	ldrh.w	r3, [r5, r4, lsl #1]
    4be2:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
    4be6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    4bea:	f825 3014 	strh.w	r3, [r5, r4, lsl #1]
    4bee:	e79b      	b.n	4b28 <nrfx_gpiote_input_configure+0x74>
    4bf0:	0bad0004 	.word	0x0bad0004
    4bf4:	20000100 	.word	0x20000100
    4bf8:	0bad0000 	.word	0x0bad0000
    4bfc:	40006000 	.word	0x40006000
    4c00:	20000174 	.word	0x20000174

00004c04 <nrfx_gpiote_output_configure>:
{
    4c04:	b5f0      	push	{r4, r5, r6, r7, lr}
    4c06:	4604      	mov	r4, r0
    4c08:	b085      	sub	sp, #20
    4c0a:	4615      	mov	r5, r2
    if (p_config)
    4c0c:	b309      	cbz	r1, 4c52 <nrfx_gpiote_output_configure+0x4e>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    4c0e:	f100 0708 	add.w	r7, r0, #8
    4c12:	4e31      	ldr	r6, [pc, #196]	; (4cd8 <nrfx_gpiote_output_configure+0xd4>)
    4c14:	f836 3017 	ldrh.w	r3, [r6, r7, lsl #1]
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
    4c18:	0798      	lsls	r0, r3, #30
    4c1a:	d401      	bmi.n	4c20 <nrfx_gpiote_output_configure+0x1c>
    4c1c:	069a      	lsls	r2, r3, #26
    4c1e:	d458      	bmi.n	4cd2 <nrfx_gpiote_output_configure+0xce>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    4c20:	f013 0f1c 	tst.w	r3, #28
    4c24:	d002      	beq.n	4c2c <nrfx_gpiote_output_configure+0x28>
    4c26:	784b      	ldrb	r3, [r1, #1]
    4c28:	2b01      	cmp	r3, #1
    4c2a:	d052      	beq.n	4cd2 <nrfx_gpiote_output_configure+0xce>
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_OUTPUT;
    4c2c:	2301      	movs	r3, #1
    4c2e:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &p_config->input_connect, &p_config->pull,
    4c32:	2300      	movs	r3, #0
    4c34:	e9cd 1300 	strd	r1, r3, [sp]
    4c38:	1c4a      	adds	r2, r1, #1
    4c3a:	1c8b      	adds	r3, r1, #2
    4c3c:	4620      	mov	r0, r4
    4c3e:	f10d 010f 	add.w	r1, sp, #15
    4c42:	f004 fb4b 	bl	92dc <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    4c46:	f836 3017 	ldrh.w	r3, [r6, r7, lsl #1]
    4c4a:	f043 0303 	orr.w	r3, r3, #3
    4c4e:	f826 3017 	strh.w	r3, [r6, r7, lsl #1]
    if (p_task_config)
    4c52:	b915      	cbnz	r5, 4c5a <nrfx_gpiote_output_configure+0x56>
    return NRFX_SUCCESS;
    4c54:	4821      	ldr	r0, [pc, #132]	; (4cdc <nrfx_gpiote_output_configure+0xd8>)
}
    4c56:	b005      	add	sp, #20
    4c58:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    4c5a:	4e1f      	ldr	r6, [pc, #124]	; (4cd8 <nrfx_gpiote_output_configure+0xd4>)
    4c5c:	f104 0708 	add.w	r7, r4, #8
    4c60:	f836 0017 	ldrh.w	r0, [r6, r7, lsl #1]
        if (pin_is_input(pin))
    4c64:	0783      	lsls	r3, r0, #30
    4c66:	d534      	bpl.n	4cd2 <nrfx_gpiote_output_configure+0xce>
        uint32_t ch = p_task_config->task_ch;
    4c68:	f895 c000 	ldrb.w	ip, [r5]
    p_reg->CONFIG[idx] = 0;
    4c6c:	4661      	mov	r1, ip
    4c6e:	0089      	lsls	r1, r1, #2
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    4c70:	f020 0020 	bic.w	r0, r0, #32
    4c74:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    4c78:	04c0      	lsls	r0, r0, #19
    4c7a:	f501 41c0 	add.w	r1, r1, #24576	; 0x6000
    4c7e:	0cc0      	lsrs	r0, r0, #19
    4c80:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    4c84:	2300      	movs	r3, #0
    4c86:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
    4c8a:	786a      	ldrb	r2, [r5, #1]
    4c8c:	2a00      	cmp	r2, #0
    4c8e:	d0e1      	beq.n	4c54 <nrfx_gpiote_output_configure+0x50>
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
    4c90:	f8d1 3510 	ldr.w	r3, [r1, #1296]	; 0x510
            nrf_gpiote_task_configure(NRF_GPIOTE, ch, pin,
    4c94:	78ad      	ldrb	r5, [r5, #2]
    4c96:	f423 1399 	bic.w	r3, r3, #1253376	; 0x132000
    4c9a:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    4c9e:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    4ca2:	f8d1 e510 	ldr.w	lr, [r1, #1296]	; 0x510
    4ca6:	0223      	lsls	r3, r4, #8
    4ca8:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    4cac:	0412      	lsls	r2, r2, #16
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    4cae:	ea43 030e 	orr.w	r3, r3, lr
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    4cb2:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    4cb6:	052d      	lsls	r5, r5, #20
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    4cb8:	4313      	orrs	r3, r2
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    4cba:	f405 1580 	and.w	r5, r5, #1048576	; 0x100000
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    4cbe:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    4cc2:	432b      	orrs	r3, r5
    4cc4:	f040 0020 	orr.w	r0, r0, #32
    4cc8:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    4ccc:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
    4cd0:	e7c0      	b.n	4c54 <nrfx_gpiote_output_configure+0x50>
            return NRFX_ERROR_INVALID_PARAM;
    4cd2:	4803      	ldr	r0, [pc, #12]	; (4ce0 <nrfx_gpiote_output_configure+0xdc>)
    4cd4:	e7bf      	b.n	4c56 <nrfx_gpiote_output_configure+0x52>
    4cd6:	bf00      	nop
    4cd8:	20000100 	.word	0x20000100
    4cdc:	0bad0000 	.word	0x0bad0000
    4ce0:	0bad0004 	.word	0x0bad0004

00004ce4 <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
    4ce4:	4b01      	ldr	r3, [pc, #4]	; (4cec <nrfx_gpiote_global_callback_set+0x8>)
    m_cb.global_handler.p_context = p_context;
    4ce6:	e9c3 0102 	strd	r0, r1, [r3, #8]
}
    4cea:	4770      	bx	lr
    4cec:	20000100 	.word	0x20000100

00004cf0 <nrfx_gpiote_channel_get>:
{
    4cf0:	b538      	push	{r3, r4, r5, lr}
    4cf2:	4604      	mov	r4, r0
    NRFX_ASSERT(p_channel);
    4cf4:	460d      	mov	r5, r1
    4cf6:	b959      	cbnz	r1, 4d10 <nrfx_gpiote_channel_get+0x20>
    4cf8:	490b      	ldr	r1, [pc, #44]	; (4d28 <nrfx_gpiote_channel_get+0x38>)
    4cfa:	480c      	ldr	r0, [pc, #48]	; (4d2c <nrfx_gpiote_channel_get+0x3c>)
    4cfc:	4a0c      	ldr	r2, [pc, #48]	; (4d30 <nrfx_gpiote_channel_get+0x40>)
    4cfe:	f240 2335 	movw	r3, #565	; 0x235
    4d02:	f004 f852 	bl	8daa <printk>
    4d06:	480a      	ldr	r0, [pc, #40]	; (4d30 <nrfx_gpiote_channel_get+0x40>)
    4d08:	f240 2135 	movw	r1, #565	; 0x235
    4d0c:	f003 ff76 	bl	8bfc <assert_post_action>
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    4d10:	3408      	adds	r4, #8
    4d12:	4b08      	ldr	r3, [pc, #32]	; (4d34 <nrfx_gpiote_channel_get+0x44>)
    4d14:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
    if (pin_in_use_by_te(pin))
    4d18:	069a      	lsls	r2, r3, #26
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    4d1a:	bf43      	ittte	mi
    4d1c:	0b5b      	lsrmi	r3, r3, #13
    4d1e:	702b      	strbmi	r3, [r5, #0]
        return NRFX_SUCCESS;
    4d20:	4805      	ldrmi	r0, [pc, #20]	; (4d38 <nrfx_gpiote_channel_get+0x48>)
        return NRFX_ERROR_INVALID_PARAM;
    4d22:	4806      	ldrpl	r0, [pc, #24]	; (4d3c <nrfx_gpiote_channel_get+0x4c>)
}
    4d24:	bd38      	pop	{r3, r4, r5, pc}
    4d26:	bf00      	nop
    4d28:	0000a3a2 	.word	0x0000a3a2
    4d2c:	00009c4f 	.word	0x00009c4f
    4d30:	0000a32a 	.word	0x0000a32a
    4d34:	20000100 	.word	0x20000100
    4d38:	0bad0000 	.word	0x0bad0000
    4d3c:	0bad0004 	.word	0x0bad0004

00004d40 <nrfx_gpiote_init>:
{
    4d40:	b538      	push	{r3, r4, r5, lr}
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
    4d42:	4c0e      	ldr	r4, [pc, #56]	; (4d7c <nrfx_gpiote_init+0x3c>)
    4d44:	f894 5078 	ldrb.w	r5, [r4, #120]	; 0x78
    4d48:	b9b5      	cbnz	r5, 4d78 <nrfx_gpiote_init+0x38>
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
    4d4a:	2260      	movs	r2, #96	; 0x60
    4d4c:	4629      	mov	r1, r5
    4d4e:	f104 0010 	add.w	r0, r4, #16
    4d52:	f004 f881 	bl	8e58 <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
    4d56:	2006      	movs	r0, #6
    4d58:	f7fd fcac 	bl	26b4 <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    4d5c:	4b08      	ldr	r3, [pc, #32]	; (4d80 <nrfx_gpiote_init+0x40>)
    return err_code;
    4d5e:	4809      	ldr	r0, [pc, #36]	; (4d84 <nrfx_gpiote_init+0x44>)
    4d60:	601d      	str	r5, [r3, #0]
    4d62:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    4d64:	4b08      	ldr	r3, [pc, #32]	; (4d88 <nrfx_gpiote_init+0x48>)
    4d66:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    4d6a:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
    4d6e:	2301      	movs	r3, #1
    4d70:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
    4d74:	6763      	str	r3, [r4, #116]	; 0x74
}
    4d76:	bd38      	pop	{r3, r4, r5, pc}
        return err_code;
    4d78:	4804      	ldr	r0, [pc, #16]	; (4d8c <nrfx_gpiote_init+0x4c>)
    4d7a:	e7fc      	b.n	4d76 <nrfx_gpiote_init+0x36>
    4d7c:	20000100 	.word	0x20000100
    4d80:	4000617c 	.word	0x4000617c
    4d84:	0bad0000 	.word	0x0bad0000
    4d88:	40006000 	.word	0x40006000
    4d8c:	0bad0005 	.word	0x0bad0005

00004d90 <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
    4d90:	4b03      	ldr	r3, [pc, #12]	; (4da0 <nrfx_gpiote_is_init+0x10>)
    4d92:	f893 0078 	ldrb.w	r0, [r3, #120]	; 0x78
}
    4d96:	3800      	subs	r0, #0
    4d98:	bf18      	it	ne
    4d9a:	2001      	movne	r0, #1
    4d9c:	4770      	bx	lr
    4d9e:	bf00      	nop
    4da0:	20000100 	.word	0x20000100

00004da4 <nrfx_gpiote_channel_free>:
{
    4da4:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
    4da6:	4801      	ldr	r0, [pc, #4]	; (4dac <nrfx_gpiote_channel_free+0x8>)
    4da8:	f7ff bda6 	b.w	48f8 <nrfx_flag32_free>
    4dac:	20000170 	.word	0x20000170

00004db0 <nrfx_gpiote_channel_alloc>:
{
    4db0:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
    4db2:	4801      	ldr	r0, [pc, #4]	; (4db8 <nrfx_gpiote_channel_alloc+0x8>)
    4db4:	f7ff bd7c 	b.w	48b0 <nrfx_flag32_alloc>
    4db8:	20000170 	.word	0x20000170

00004dbc <nrfx_gpiote_trigger_enable>:
{
    4dbc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    return PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]) != NRFX_GPIOTE_TRIGGER_NONE;
    4dbe:	4d31      	ldr	r5, [pc, #196]	; (4e84 <nrfx_gpiote_trigger_enable+0xc8>)
    4dc0:	f100 0708 	add.w	r7, r0, #8
{
    4dc4:	4604      	mov	r4, r0
    return PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]) != NRFX_GPIOTE_TRIGGER_NONE;
    4dc6:	f835 3017 	ldrh.w	r3, [r5, r7, lsl #1]
    NRFX_ASSERT(pin_has_trigger(pin));
    4dca:	f013 0f1c 	tst.w	r3, #28
{
    4dce:	460e      	mov	r6, r1
    NRFX_ASSERT(pin_has_trigger(pin));
    4dd0:	d10b      	bne.n	4dea <nrfx_gpiote_trigger_enable+0x2e>
    4dd2:	492d      	ldr	r1, [pc, #180]	; (4e88 <nrfx_gpiote_trigger_enable+0xcc>)
    4dd4:	482d      	ldr	r0, [pc, #180]	; (4e8c <nrfx_gpiote_trigger_enable+0xd0>)
    4dd6:	4a2e      	ldr	r2, [pc, #184]	; (4e90 <nrfx_gpiote_trigger_enable+0xd4>)
    4dd8:	f240 33df 	movw	r3, #991	; 0x3df
    4ddc:	f003 ffe5 	bl	8daa <printk>
    4de0:	482b      	ldr	r0, [pc, #172]	; (4e90 <nrfx_gpiote_trigger_enable+0xd4>)
    4de2:	f240 31df 	movw	r1, #991	; 0x3df
    4de6:	f003 ff09 	bl	8bfc <assert_post_action>
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    4dea:	f835 0017 	ldrh.w	r0, [r5, r7, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    4dee:	0683      	lsls	r3, r0, #26
    4df0:	d51f      	bpl.n	4e32 <nrfx_gpiote_trigger_enable+0x76>
    4df2:	f010 0302 	ands.w	r3, r0, #2
    4df6:	d11c      	bne.n	4e32 <nrfx_gpiote_trigger_enable+0x76>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    4df8:	0b41      	lsrs	r1, r0, #13
        nrf_gpiote_event_clear(NRF_GPIOTE, nrf_gpiote_in_event_get(ch));
    4dfa:	4608      	mov	r0, r1
    4dfc:	f004 fa6a 	bl	92d4 <nrf_gpiote_in_event_get>
    return ((uint32_t)p_reg + event);
    4e00:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
    4e04:	f500 40c0 	add.w	r0, r0, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    4e08:	6003      	str	r3, [r0, #0]
    4e0a:	6803      	ldr	r3, [r0, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    4e0c:	008b      	lsls	r3, r1, #2
    4e0e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    4e12:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    4e16:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    4e1a:	f042 0201 	orr.w	r2, r2, #1
    4e1e:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
        if (int_enable)
    4e22:	b126      	cbz	r6, 4e2e <nrfx_gpiote_trigger_enable+0x72>
    p_reg->INTENSET = mask;
    4e24:	4a1b      	ldr	r2, [pc, #108]	; (4e94 <nrfx_gpiote_trigger_enable+0xd8>)
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
    4e26:	2301      	movs	r3, #1
    4e28:	408b      	lsls	r3, r1
    4e2a:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
    4e2e:	b003      	add	sp, #12
    4e30:	bdf0      	pop	{r4, r5, r6, r7, pc}
        NRFX_ASSERT(int_enable);
    4e32:	b95e      	cbnz	r6, 4e4c <nrfx_gpiote_trigger_enable+0x90>
    4e34:	4918      	ldr	r1, [pc, #96]	; (4e98 <nrfx_gpiote_trigger_enable+0xdc>)
    4e36:	4815      	ldr	r0, [pc, #84]	; (4e8c <nrfx_gpiote_trigger_enable+0xd0>)
    4e38:	4a15      	ldr	r2, [pc, #84]	; (4e90 <nrfx_gpiote_trigger_enable+0xd4>)
    4e3a:	f240 33ee 	movw	r3, #1006	; 0x3ee
    4e3e:	f003 ffb4 	bl	8daa <printk>
    4e42:	4813      	ldr	r0, [pc, #76]	; (4e90 <nrfx_gpiote_trigger_enable+0xd4>)
    4e44:	f240 31ee 	movw	r1, #1006	; 0x3ee
    4e48:	f003 fed8 	bl	8bfc <assert_post_action>
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    4e4c:	f835 3017 	ldrh.w	r3, [r5, r7, lsl #1]
    4e50:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
    4e54:	2b04      	cmp	r3, #4
    4e56:	d010      	beq.n	4e7a <nrfx_gpiote_trigger_enable+0xbe>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
    4e58:	2b05      	cmp	r3, #5
    4e5a:	d010      	beq.n	4e7e <nrfx_gpiote_trigger_enable+0xc2>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4e5c:	a801      	add	r0, sp, #4
    4e5e:	9401      	str	r4, [sp, #4]
    4e60:	f7ff fdf2 	bl	4a48 <nrf_gpio_pin_port_decode>
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    4e64:	9b01      	ldr	r3, [sp, #4]
    return p_reg->IN;
    4e66:	f8d0 1510 	ldr.w	r1, [r0, #1296]	; 0x510
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    4e6a:	40d9      	lsrs	r1, r3
    4e6c:	f001 0101 	and.w	r1, r1, #1
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    4e70:	3102      	adds	r1, #2
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    4e72:	4620      	mov	r0, r4
    4e74:	f004 fa7d 	bl	9372 <nrf_gpio_cfg_sense_set>
}
    4e78:	e7d9      	b.n	4e2e <nrfx_gpiote_trigger_enable+0x72>
        sense = NRF_GPIO_PIN_SENSE_LOW;
    4e7a:	2103      	movs	r1, #3
    4e7c:	e7f9      	b.n	4e72 <nrfx_gpiote_trigger_enable+0xb6>
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    4e7e:	2102      	movs	r1, #2
    4e80:	e7f7      	b.n	4e72 <nrfx_gpiote_trigger_enable+0xb6>
    4e82:	bf00      	nop
    4e84:	20000100 	.word	0x20000100
    4e88:	0000a3ac 	.word	0x0000a3ac
    4e8c:	00009c4f 	.word	0x00009c4f
    4e90:	0000a32a 	.word	0x0000a32a
    4e94:	40006000 	.word	0x40006000
    4e98:	0000a3c1 	.word	0x0000a3c1

00004e9c <nrfx_gpiote_trigger_disable>:
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    4e9c:	4b0e      	ldr	r3, [pc, #56]	; (4ed8 <nrfx_gpiote_trigger_disable+0x3c>)
    4e9e:	f100 0208 	add.w	r2, r0, #8
    4ea2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    4ea6:	0699      	lsls	r1, r3, #26
    4ea8:	d513      	bpl.n	4ed2 <nrfx_gpiote_trigger_disable+0x36>
    4eaa:	079a      	lsls	r2, r3, #30
    4eac:	d411      	bmi.n	4ed2 <nrfx_gpiote_trigger_disable+0x36>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    4eae:	0b5b      	lsrs	r3, r3, #13
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    4eb0:	2201      	movs	r2, #1
    4eb2:	409a      	lsls	r2, r3
    p_reg->INTENCLR = mask;
    4eb4:	009b      	lsls	r3, r3, #2
    4eb6:	4909      	ldr	r1, [pc, #36]	; (4edc <nrfx_gpiote_trigger_disable+0x40>)
    4eb8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    4ebc:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    4ec0:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    4ec4:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    4ec8:	f022 0203 	bic.w	r2, r2, #3
    4ecc:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
}
    4ed0:	4770      	bx	lr
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    4ed2:	2100      	movs	r1, #0
    4ed4:	f004 ba4d 	b.w	9372 <nrf_gpio_cfg_sense_set>
    4ed8:	20000100 	.word	0x20000100
    4edc:	40006000 	.word	0x40006000

00004ee0 <nrfx_gpiote_pin_uninit>:
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    4ee0:	4b0e      	ldr	r3, [pc, #56]	; (4f1c <nrfx_gpiote_pin_uninit+0x3c>)
    4ee2:	f100 0208 	add.w	r2, r0, #8
{
    4ee6:	b513      	push	{r0, r1, r4, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    4ee8:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
    if (!pin_in_use(pin))
    4eec:	07db      	lsls	r3, r3, #31
{
    4eee:	4604      	mov	r4, r0
    if (!pin_in_use(pin))
    4ef0:	d511      	bpl.n	4f16 <nrfx_gpiote_pin_uninit+0x36>
    nrfx_gpiote_trigger_disable(pin);
    4ef2:	f7ff ffd3 	bl	4e9c <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
    4ef6:	4620      	mov	r0, r4
    4ef8:	f7ff fd8c 	bl	4a14 <pin_handler_trigger_uninit>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4efc:	a801      	add	r0, sp, #4
    4efe:	9401      	str	r4, [sp, #4]
    4f00:	f7ff fda2 	bl	4a48 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    4f04:	9b01      	ldr	r3, [sp, #4]
    4f06:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    4f0a:	2202      	movs	r2, #2
    4f0c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
    nrf_gpio_cfg(
    4f10:	4803      	ldr	r0, [pc, #12]	; (4f20 <nrfx_gpiote_pin_uninit+0x40>)
}
    4f12:	b002      	add	sp, #8
    4f14:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    4f16:	4803      	ldr	r0, [pc, #12]	; (4f24 <nrfx_gpiote_pin_uninit+0x44>)
    4f18:	e7fb      	b.n	4f12 <nrfx_gpiote_pin_uninit+0x32>
    4f1a:	bf00      	nop
    4f1c:	20000100 	.word	0x20000100
    4f20:	0bad0000 	.word	0x0bad0000
    4f24:	0bad0004 	.word	0x0bad0004

00004f28 <nrfx_gpiote_irq_handler>:
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    }
}

void nrfx_gpiote_irq_handler(void)
{
    4f28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4f2c:	4b65      	ldr	r3, [pc, #404]	; (50c4 <nrfx_gpiote_irq_handler+0x19c>)
    return p_reg->INTENSET & mask;
    4f2e:	4866      	ldr	r0, [pc, #408]	; (50c8 <nrfx_gpiote_irq_handler+0x1a0>)
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    4f30:	4966      	ldr	r1, [pc, #408]	; (50cc <nrfx_gpiote_irq_handler+0x1a4>)
    uint32_t status = 0;
    4f32:	2500      	movs	r5, #0
{
    4f34:	b089      	sub	sp, #36	; 0x24
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
    4f36:	2201      	movs	r2, #1
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    4f38:	462c      	mov	r4, r5
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4f3a:	681e      	ldr	r6, [r3, #0]
    {
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
    4f3c:	b136      	cbz	r6, 4f4c <nrfx_gpiote_irq_handler+0x24>
    return p_reg->INTENSET & mask;
    4f3e:	f8d0 6304 	ldr.w	r6, [r0, #772]	; 0x304
    4f42:	4216      	tst	r6, r2
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    4f44:	bf1e      	ittt	ne
    4f46:	601c      	strne	r4, [r3, #0]
    4f48:	681e      	ldrne	r6, [r3, #0]
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
    4f4a:	4315      	orrne	r5, r2
        }
        mask <<= 1;
    4f4c:	3304      	adds	r3, #4
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    4f4e:	428b      	cmp	r3, r1
        mask <<= 1;
    4f50:	ea4f 0242 	mov.w	r2, r2, lsl #1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    4f54:	d1f1      	bne.n	4f3a <nrfx_gpiote_irq_handler+0x12>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4f56:	4f5e      	ldr	r7, [pc, #376]	; (50d0 <nrfx_gpiote_irq_handler+0x1a8>)
    4f58:	683b      	ldr	r3, [r7, #0]
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
    4f5a:	b37b      	cbz	r3, 4fbc <nrfx_gpiote_irq_handler+0x94>
        *p_masks = gpio_regs[i]->LATCH;
    4f5c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    4f60:	4e5c      	ldr	r6, [pc, #368]	; (50d4 <nrfx_gpiote_irq_handler+0x1ac>)
    4f62:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
    4f66:	9206      	str	r2, [sp, #24]
        gpio_regs[i]->LATCH = *p_masks;
    4f68:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    4f6c:	f8d6 3520 	ldr.w	r3, [r6, #1312]	; 0x520
    4f70:	9307      	str	r3, [sp, #28]
        gpio_regs[i]->LATCH = *p_masks;
    4f72:	f8c6 3520 	str.w	r3, [r6, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    4f76:	9601      	str	r6, [sp, #4]
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    4f78:	f10d 0918 	add.w	r9, sp, #24
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    4f7c:	f04f 0800 	mov.w	r8, #0
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    bit = BITMASK_RELBIT_GET(bit);
    p_mask8[byte_idx] &= ~(1 << bit);
    4f80:	f04f 0b01 	mov.w	fp, #1
            while (latch[i])
    4f84:	f8d9 3000 	ldr.w	r3, [r9]
    4f88:	b9f3      	cbnz	r3, 4fc8 <nrfx_gpiote_irq_handler+0xa0>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    4f8a:	f108 0820 	add.w	r8, r8, #32
    4f8e:	f1b8 0f40 	cmp.w	r8, #64	; 0x40
    4f92:	f109 0904 	add.w	r9, r9, #4
    4f96:	d1f5      	bne.n	4f84 <nrfx_gpiote_irq_handler+0x5c>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    4f98:	603b      	str	r3, [r7, #0]
    4f9a:	683b      	ldr	r3, [r7, #0]
        gpio_regs[i]->LATCH = *p_masks;
    4f9c:	9901      	ldr	r1, [sp, #4]
        *p_masks = gpio_regs[i]->LATCH;
    4f9e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    4fa2:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
    4fa6:	9206      	str	r2, [sp, #24]
        gpio_regs[i]->LATCH = *p_masks;
    4fa8:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    4fac:	9b01      	ldr	r3, [sp, #4]
    4fae:	f8d3 3520 	ldr.w	r3, [r3, #1312]	; 0x520
    4fb2:	9307      	str	r3, [sp, #28]
        gpio_regs[i]->LATCH = *p_masks;
    4fb4:	f8c1 3520 	str.w	r3, [r1, #1312]	; 0x520
        if (latch[port_idx])
    4fb8:	4313      	orrs	r3, r2
    4fba:	d1dd      	bne.n	4f78 <nrfx_gpiote_irq_handler+0x50>
        mask &= ~NRFX_BIT(ch);
    4fbc:	2401      	movs	r4, #1
    while (mask)
    4fbe:	2d00      	cmp	r5, #0
    4fc0:	d168      	bne.n	5094 <nrfx_gpiote_irq_handler+0x16c>
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
}
    4fc2:	b009      	add	sp, #36	; 0x24
    4fc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                uint32_t pin = NRF_CTZ(latch[i]);
    4fc8:	fa93 f3a3 	rbit	r3, r3
    4fcc:	fab3 f383 	clz	r3, r3
                pin += 32 * i;
    4fd0:	eb08 0603 	add.w	r6, r8, r3
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    4fd4:	f106 0208 	add.w	r2, r6, #8
    4fd8:	4b3f      	ldr	r3, [pc, #252]	; (50d8 <nrfx_gpiote_irq_handler+0x1b0>)
    4fda:	9605      	str	r6, [sp, #20]
    4fdc:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
    4fe0:	f3c2 0382 	ubfx	r3, r2, #2, #3
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    4fe4:	08f4      	lsrs	r4, r6, #3
    4fe6:	9302      	str	r3, [sp, #8]
    4fe8:	469a      	mov	sl, r3
    p_mask8[byte_idx] &= ~(1 << bit);
    4fea:	ab06      	add	r3, sp, #24
    bit = BITMASK_RELBIT_GET(bit);
    4fec:	f006 0007 	and.w	r0, r6, #7
    p_mask8[byte_idx] &= ~(1 << bit);
    4ff0:	fa0b fc00 	lsl.w	ip, fp, r0
    4ff4:	5d18      	ldrb	r0, [r3, r4]
    4ff6:	ea20 000c 	bic.w	r0, r0, ip
    4ffa:	5518      	strb	r0, [r3, r4]
    4ffc:	0891      	lsrs	r1, r2, #2
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4ffe:	a805      	add	r0, sp, #20
    5000:	9103      	str	r1, [sp, #12]
    5002:	f7ff fd21 	bl	4a48 <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    5006:	9c05      	ldr	r4, [sp, #20]
    if (is_level(trigger))
    5008:	9903      	ldr	r1, [sp, #12]
    500a:	f504 74e0 	add.w	r4, r4, #448	; 0x1c0
    500e:	074b      	lsls	r3, r1, #29
    5010:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
    5014:	f3c4 4401 	ubfx	r4, r4, #16, #2
    5018:	d523      	bpl.n	5062 <nrfx_gpiote_irq_handler+0x13a>
        call_handler(pin, trigger);
    501a:	4651      	mov	r1, sl
    501c:	4630      	mov	r0, r6
    501e:	f7ff fc9b 	bl	4958 <call_handler>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    5022:	a805      	add	r0, sp, #20
    5024:	9605      	str	r6, [sp, #20]
    5026:	f7ff fd0f 	bl	4a48 <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    502a:	9a05      	ldr	r2, [sp, #20]
    502c:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    5030:	b2e4      	uxtb	r4, r4
    5032:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
        if (nrf_gpio_pin_sense_get(pin) == sense)
    5036:	f3c2 4201 	ubfx	r2, r2, #16, #2
    503a:	4294      	cmp	r4, r2
    503c:	d107      	bne.n	504e <nrfx_gpiote_irq_handler+0x126>
            nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    503e:	2100      	movs	r1, #0
    5040:	4630      	mov	r0, r6
    5042:	f004 f996 	bl	9372 <nrf_gpio_cfg_sense_set>
            nrf_gpio_cfg_sense_set(pin, sense);
    5046:	4621      	mov	r1, r4
    5048:	4630      	mov	r0, r6
    504a:	f004 f992 	bl	9372 <nrf_gpio_cfg_sense_set>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    504e:	a805      	add	r0, sp, #20
    5050:	9605      	str	r6, [sp, #20]
    5052:	f7ff fcf9 	bl	4a48 <nrf_gpio_pin_port_decode>
    reg->LATCH = (1 << pin_number);
    5056:	9b05      	ldr	r3, [sp, #20]
    5058:	fa0b f303 	lsl.w	r3, fp, r3
    505c:	f8c0 3520 	str.w	r3, [r0, #1312]	; 0x520
    5060:	e790      	b.n	4f84 <nrfx_gpiote_irq_handler+0x5c>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    5062:	2c02      	cmp	r4, #2
        nrf_gpio_cfg_sense_set(pin, next_sense);
    5064:	bf0c      	ite	eq
    5066:	2103      	moveq	r1, #3
    5068:	2102      	movne	r1, #2
    506a:	4630      	mov	r0, r6
    506c:	f004 f981 	bl	9372 <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    5070:	9b02      	ldr	r3, [sp, #8]
    5072:	2b03      	cmp	r3, #3
    5074:	d004      	beq.n	5080 <nrfx_gpiote_irq_handler+0x158>
    5076:	2c02      	cmp	r4, #2
    5078:	d107      	bne.n	508a <nrfx_gpiote_irq_handler+0x162>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    507a:	f1ba 0f01 	cmp.w	sl, #1
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    507e:	d1e6      	bne.n	504e <nrfx_gpiote_irq_handler+0x126>
            call_handler(pin, trigger);
    5080:	4651      	mov	r1, sl
    5082:	4630      	mov	r0, r6
    5084:	f7ff fc68 	bl	4958 <call_handler>
    5088:	e7e1      	b.n	504e <nrfx_gpiote_irq_handler+0x126>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    508a:	2c03      	cmp	r4, #3
    508c:	d1df      	bne.n	504e <nrfx_gpiote_irq_handler+0x126>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    508e:	f1ba 0f02 	cmp.w	sl, #2
    5092:	e7f4      	b.n	507e <nrfx_gpiote_irq_handler+0x156>
        uint32_t ch = NRF_CTZ(mask);
    5094:	fa95 f3a5 	rbit	r3, r5
    5098:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
    509c:	fa04 f203 	lsl.w	r2, r4, r3
    50a0:	009b      	lsls	r3, r3, #2
    50a2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    50a6:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    50aa:	ea25 0502 	bic.w	r5, r5, r2
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    50ae:	f8d3 0510 	ldr.w	r0, [r3, #1296]	; 0x510
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
    50b2:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    50b6:	f3c0 2005 	ubfx	r0, r0, #8, #6
    50ba:	f3c1 4101 	ubfx	r1, r1, #16, #2
    50be:	f7ff fc4b 	bl	4958 <call_handler>
    50c2:	e77c      	b.n	4fbe <nrfx_gpiote_irq_handler+0x96>
    50c4:	40006100 	.word	0x40006100
    50c8:	40006000 	.word	0x40006000
    50cc:	40006120 	.word	0x40006120
    50d0:	4000617c 	.word	0x4000617c
    50d4:	50000300 	.word	0x50000300
    50d8:	20000100 	.word	0x20000100

000050dc <nrfx_ppi_channel_alloc>:
    nrfx_flag32_init(&m_groups_allocated, NRFX_PPI_ALL_APP_GROUPS_MASK);
}


nrfx_err_t nrfx_ppi_channel_alloc(nrf_ppi_channel_t * p_channel)
{
    50dc:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_channels_allocated, (uint8_t *)p_channel);
    50de:	4801      	ldr	r0, [pc, #4]	; (50e4 <nrfx_ppi_channel_alloc+0x8>)
    50e0:	f7ff bbe6 	b.w	48b0 <nrfx_flag32_alloc>
    50e4:	2000017c 	.word	0x2000017c

000050e8 <nrf_pwm_sequence_set>:
}

NRF_STATIC_INLINE void nrf_pwm_sequence_set(NRF_PWM_Type *             p_reg,
                                            uint8_t                    seq_id,
                                            nrf_pwm_sequence_t const * p_seq)
{
    50e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    50ec:	4604      	mov	r4, r0
    50ee:	460e      	mov	r6, r1
    NRFX_ASSERT(p_seq != NULL);
    50f0:	4615      	mov	r5, r2
    50f2:	b95a      	cbnz	r2, 510c <nrf_pwm_sequence_set+0x24>
    50f4:	4932      	ldr	r1, [pc, #200]	; (51c0 <nrf_pwm_sequence_set+0xd8>)
    50f6:	4833      	ldr	r0, [pc, #204]	; (51c4 <nrf_pwm_sequence_set+0xdc>)
    50f8:	4a33      	ldr	r2, [pc, #204]	; (51c8 <nrf_pwm_sequence_set+0xe0>)
    50fa:	f240 23a7 	movw	r3, #679	; 0x2a7
    50fe:	f003 fe54 	bl	8daa <printk>
    5102:	4831      	ldr	r0, [pc, #196]	; (51c8 <nrf_pwm_sequence_set+0xe0>)
    5104:	f240 21a7 	movw	r1, #679	; 0x2a7
    5108:	f003 fd78 	bl	8bfc <assert_post_action>

    nrf_pwm_seq_ptr_set(      p_reg, seq_id, p_seq->values.p_raw);
    510c:	682f      	ldr	r7, [r5, #0]
NRF_STATIC_INLINE void nrf_pwm_seq_ptr_set(NRF_PWM_Type *   p_reg,
                                           uint8_t          seq_id,
                                           uint16_t const * p_values)
{
    NRFX_ASSERT(seq_id <= 1);
    NRFX_ASSERT(p_values != NULL);
    510e:	b95f      	cbnz	r7, 5128 <nrf_pwm_sequence_set+0x40>
    5110:	492e      	ldr	r1, [pc, #184]	; (51cc <nrf_pwm_sequence_set+0xe4>)
    5112:	482c      	ldr	r0, [pc, #176]	; (51c4 <nrf_pwm_sequence_set+0xdc>)
    5114:	4a2c      	ldr	r2, [pc, #176]	; (51c8 <nrf_pwm_sequence_set+0xe0>)
    5116:	f44f 732d 	mov.w	r3, #692	; 0x2b4
    511a:	f003 fe46 	bl	8daa <printk>
    511e:	482a      	ldr	r0, [pc, #168]	; (51c8 <nrf_pwm_sequence_set+0xe0>)
    5120:	f44f 712d 	mov.w	r1, #692	; 0x2b4
    5124:	f003 fd6a 	bl	8bfc <assert_post_action>
    p_reg->SEQ[seq_id].PTR = (uint32_t)p_values;
    5128:	eb04 1846 	add.w	r8, r4, r6, lsl #5
    512c:	f8c8 7520 	str.w	r7, [r8, #1312]	; 0x520
    nrf_pwm_seq_cnt_set(      p_reg, seq_id, p_seq->length);
    5130:	88af      	ldrh	r7, [r5, #4]
NRF_STATIC_INLINE void nrf_pwm_seq_cnt_set(NRF_PWM_Type * p_reg,
                                           uint8_t        seq_id,
                                           uint16_t       length)
{
    NRFX_ASSERT(seq_id <= 1);
    NRFX_ASSERT(length != 0);
    5132:	2f00      	cmp	r7, #0
    5134:	d138      	bne.n	51a8 <nrf_pwm_sequence_set+0xc0>
    5136:	4926      	ldr	r1, [pc, #152]	; (51d0 <nrf_pwm_sequence_set+0xe8>)
    5138:	4a23      	ldr	r2, [pc, #140]	; (51c8 <nrf_pwm_sequence_set+0xe0>)
    513a:	4822      	ldr	r0, [pc, #136]	; (51c4 <nrf_pwm_sequence_set+0xdc>)
    513c:	f240 23bd 	movw	r3, #701	; 0x2bd
    5140:	f003 fe33 	bl	8daa <printk>
    5144:	f240 21bd 	movw	r1, #701	; 0x2bd
    NRFX_ASSERT(length <= PWM_SEQ_CNT_CNT_Msk);
    5148:	481f      	ldr	r0, [pc, #124]	; (51c8 <nrf_pwm_sequence_set+0xe0>)
    514a:	f003 fd57 	bl	8bfc <assert_post_action>
    p_reg->SEQ[seq_id].CNT = length;
    514e:	f8c8 7524 	str.w	r7, [r8, #1316]	; 0x524
    nrf_pwm_seq_refresh_set(  p_reg, seq_id, p_seq->repeats);
    5152:	68af      	ldr	r7, [r5, #8]
NRF_STATIC_INLINE void nrf_pwm_seq_refresh_set(NRF_PWM_Type * p_reg,
                                               uint8_t        seq_id,
                                               uint32_t       refresh)
{
    NRFX_ASSERT(seq_id <= 1);
    NRFX_ASSERT(refresh <= PWM_SEQ_REFRESH_CNT_Msk);
    5154:	f1b7 7f80 	cmp.w	r7, #16777216	; 0x1000000
    5158:	d30b      	bcc.n	5172 <nrf_pwm_sequence_set+0x8a>
    515a:	491e      	ldr	r1, [pc, #120]	; (51d4 <nrf_pwm_sequence_set+0xec>)
    515c:	4819      	ldr	r0, [pc, #100]	; (51c4 <nrf_pwm_sequence_set+0xdc>)
    515e:	4a1a      	ldr	r2, [pc, #104]	; (51c8 <nrf_pwm_sequence_set+0xe0>)
    5160:	f240 23c7 	movw	r3, #711	; 0x2c7
    5164:	f003 fe21 	bl	8daa <printk>
    5168:	4817      	ldr	r0, [pc, #92]	; (51c8 <nrf_pwm_sequence_set+0xe0>)
    516a:	f240 21c7 	movw	r1, #711	; 0x2c7
    516e:	f003 fd45 	bl	8bfc <assert_post_action>
    nrf_pwm_seq_end_delay_set(p_reg, seq_id, p_seq->end_delay);
    5172:	68ed      	ldr	r5, [r5, #12]
    p_reg->SEQ[seq_id].REFRESH  = refresh;
    5174:	ea4f 1846 	mov.w	r8, r6, lsl #5
    5178:	eb04 1646 	add.w	r6, r4, r6, lsl #5
NRF_STATIC_INLINE void nrf_pwm_seq_end_delay_set(NRF_PWM_Type * p_reg,
                                                 uint8_t        seq_id,
                                                 uint32_t       end_delay)
{
    NRFX_ASSERT(seq_id <= 1);
    NRFX_ASSERT(end_delay <= PWM_SEQ_ENDDELAY_CNT_Msk);
    517c:	f1b5 7f80 	cmp.w	r5, #16777216	; 0x1000000
    p_reg->SEQ[seq_id].REFRESH  = refresh;
    5180:	f8c6 7528 	str.w	r7, [r6, #1320]	; 0x528
    NRFX_ASSERT(end_delay <= PWM_SEQ_ENDDELAY_CNT_Msk);
    5184:	d30b      	bcc.n	519e <nrf_pwm_sequence_set+0xb6>
    5186:	4914      	ldr	r1, [pc, #80]	; (51d8 <nrf_pwm_sequence_set+0xf0>)
    5188:	480e      	ldr	r0, [pc, #56]	; (51c4 <nrf_pwm_sequence_set+0xdc>)
    518a:	4a0f      	ldr	r2, [pc, #60]	; (51c8 <nrf_pwm_sequence_set+0xe0>)
    518c:	f44f 7334 	mov.w	r3, #720	; 0x2d0
    5190:	f003 fe0b 	bl	8daa <printk>
    5194:	480c      	ldr	r0, [pc, #48]	; (51c8 <nrf_pwm_sequence_set+0xe0>)
    5196:	f44f 7134 	mov.w	r1, #720	; 0x2d0
    519a:	f003 fd2f 	bl	8bfc <assert_post_action>
    p_reg->SEQ[seq_id].ENDDELAY = end_delay;
    519e:	4444      	add	r4, r8
    51a0:	f8c4 552c 	str.w	r5, [r4, #1324]	; 0x52c
}
    51a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    NRFX_ASSERT(length <= PWM_SEQ_CNT_CNT_Msk);
    51a8:	043b      	lsls	r3, r7, #16
    51aa:	d5d0      	bpl.n	514e <nrf_pwm_sequence_set+0x66>
    51ac:	490b      	ldr	r1, [pc, #44]	; (51dc <nrf_pwm_sequence_set+0xf4>)
    51ae:	4a06      	ldr	r2, [pc, #24]	; (51c8 <nrf_pwm_sequence_set+0xe0>)
    51b0:	4804      	ldr	r0, [pc, #16]	; (51c4 <nrf_pwm_sequence_set+0xdc>)
    51b2:	f240 23be 	movw	r3, #702	; 0x2be
    51b6:	f003 fdf8 	bl	8daa <printk>
    51ba:	f240 21be 	movw	r1, #702	; 0x2be
    51be:	e7c3      	b.n	5148 <nrf_pwm_sequence_set+0x60>
    51c0:	0000a3fe 	.word	0x0000a3fe
    51c4:	00009c4f 	.word	0x00009c4f
    51c8:	0000a3cc 	.word	0x0000a3cc
    51cc:	0000a413 	.word	0x0000a413
    51d0:	0000a42b 	.word	0x0000a42b
    51d4:	0000a455 	.word	0x0000a455
    51d8:	0000a476 	.word	0x0000a476
    51dc:	0000a437 	.word	0x0000a437

000051e0 <nrf_gpio_pin_port_decode>:
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    51e0:	6802      	ldr	r2, [r0, #0]
    switch (port)
    51e2:	0953      	lsrs	r3, r2, #5
{
    51e4:	b510      	push	{r4, lr}
    51e6:	4604      	mov	r4, r0
    switch (port)
    51e8:	d02c      	beq.n	5244 <nrf_gpio_pin_port_decode+0x64>
    51ea:	2b01      	cmp	r3, #1
    uint32_t mask = 0;
    51ec:	f64f 73ff 	movw	r3, #65535	; 0xffff
    51f0:	bf18      	it	ne
    51f2:	2300      	movne	r3, #0
    pin_number &= 0x1F;
    51f4:	f002 021f 	and.w	r2, r2, #31
    return (mask & (1UL << pin_number)) ? true : false;
    51f8:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    51fa:	07db      	lsls	r3, r3, #31
    51fc:	d40b      	bmi.n	5216 <nrf_gpio_pin_port_decode+0x36>
    51fe:	4914      	ldr	r1, [pc, #80]	; (5250 <nrf_gpio_pin_port_decode+0x70>)
    5200:	4814      	ldr	r0, [pc, #80]	; (5254 <nrf_gpio_pin_port_decode+0x74>)
    5202:	4a15      	ldr	r2, [pc, #84]	; (5258 <nrf_gpio_pin_port_decode+0x78>)
    5204:	f240 2329 	movw	r3, #553	; 0x229
    5208:	f003 fdcf 	bl	8daa <printk>
    520c:	4812      	ldr	r0, [pc, #72]	; (5258 <nrf_gpio_pin_port_decode+0x78>)
    520e:	f240 2129 	movw	r1, #553	; 0x229
    5212:	f003 fcf3 	bl	8bfc <assert_post_action>
    uint32_t pin_number = *p_pin;
    5216:	6823      	ldr	r3, [r4, #0]
    *p_pin = pin_number & 0x1F;
    5218:	f003 021f 	and.w	r2, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    521c:	095b      	lsrs	r3, r3, #5
    *p_pin = pin_number & 0x1F;
    521e:	6022      	str	r2, [r4, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    5220:	d00d      	beq.n	523e <nrf_gpio_pin_port_decode+0x5e>
    5222:	2b01      	cmp	r3, #1
    5224:	d011      	beq.n	524a <nrf_gpio_pin_port_decode+0x6a>
            NRFX_ASSERT(0);
    5226:	490d      	ldr	r1, [pc, #52]	; (525c <nrf_gpio_pin_port_decode+0x7c>)
    5228:	480a      	ldr	r0, [pc, #40]	; (5254 <nrf_gpio_pin_port_decode+0x74>)
    522a:	4a0b      	ldr	r2, [pc, #44]	; (5258 <nrf_gpio_pin_port_decode+0x78>)
    522c:	f240 232e 	movw	r3, #558	; 0x22e
    5230:	f003 fdbb 	bl	8daa <printk>
    5234:	4808      	ldr	r0, [pc, #32]	; (5258 <nrf_gpio_pin_port_decode+0x78>)
    5236:	f240 212e 	movw	r1, #558	; 0x22e
    523a:	f003 fcdf 	bl	8bfc <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    523e:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
}
    5242:	bd10      	pop	{r4, pc}
    switch (port)
    5244:	f04f 33ff 	mov.w	r3, #4294967295
    5248:	e7d4      	b.n	51f4 <nrf_gpio_pin_port_decode+0x14>
        case 1: return NRF_P1;
    524a:	4805      	ldr	r0, [pc, #20]	; (5260 <nrf_gpio_pin_port_decode+0x80>)
    524c:	e7f9      	b.n	5242 <nrf_gpio_pin_port_decode+0x62>
    524e:	bf00      	nop
    5250:	0000a24e 	.word	0x0000a24e
    5254:	00009c4f 	.word	0x00009c4f
    5258:	0000a21b 	.word	0x0000a21b
    525c:	0000a435 	.word	0x0000a435
    5260:	50000300 	.word	0x50000300

00005264 <nrfx_pwm_init>:

nrfx_err_t nrfx_pwm_init(nrfx_pwm_t const *        p_instance,
                         nrfx_pwm_config_t const * p_config,
                         nrfx_pwm_handler_t        handler,
                         void *                    p_context)
{
    5264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5268:	4606      	mov	r6, r0
    526a:	b087      	sub	sp, #28
    526c:	4691      	mov	r9, r2
    526e:	4698      	mov	r8, r3
    NRFX_ASSERT(p_config);
    5270:	460c      	mov	r4, r1
    5272:	b949      	cbnz	r1, 5288 <nrfx_pwm_init+0x24>
    5274:	4959      	ldr	r1, [pc, #356]	; (53dc <nrfx_pwm_init+0x178>)
    5276:	485a      	ldr	r0, [pc, #360]	; (53e0 <nrfx_pwm_init+0x17c>)
    5278:	4a5a      	ldr	r2, [pc, #360]	; (53e4 <nrfx_pwm_init+0x180>)
    527a:	238c      	movs	r3, #140	; 0x8c
    527c:	f003 fd95 	bl	8daa <printk>
    5280:	4858      	ldr	r0, [pc, #352]	; (53e4 <nrfx_pwm_init+0x180>)
    5282:	218c      	movs	r1, #140	; 0x8c
    5284:	f003 fcba 	bl	8bfc <assert_post_action>

    nrfx_err_t err_code;

    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    5288:	7937      	ldrb	r7, [r6, #4]

    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
    528a:	4d57      	ldr	r5, [pc, #348]	; (53e8 <nrfx_pwm_init+0x184>)
    528c:	210c      	movs	r1, #12
    528e:	4379      	muls	r1, r7
    5290:	186b      	adds	r3, r5, r1
    5292:	7a1a      	ldrb	r2, [r3, #8]
    5294:	2a00      	cmp	r2, #0
    5296:	f040 809f 	bne.w	53d8 <nrfx_pwm_init+0x174>
        return err_code;
    }

    p_cb->handler = handler;
    p_cb->p_context = p_context;
    p_cb->skip_gpio_cfg = p_config->skip_gpio_cfg;
    529a:	7b22      	ldrb	r2, [r4, #12]
    p_cb->handler = handler;
    529c:	f845 9001 	str.w	r9, [r5, r1]
    p_cb->p_context = p_context;
    52a0:	f8c3 8004 	str.w	r8, [r3, #4]
    p_cb->skip_gpio_cfg = p_config->skip_gpio_cfg;
    52a4:	729a      	strb	r2, [r3, #10]
    if (p_config->skip_gpio_cfg && p_config->skip_psel_cfg)
    52a6:	2a00      	cmp	r2, #0
    52a8:	d04d      	beq.n	5346 <nrfx_pwm_init+0xe2>
    52aa:	7b63      	ldrb	r3, [r4, #13]
    52ac:	2b00      	cmp	r3, #0
    52ae:	d04a      	beq.n	5346 <nrfx_pwm_init+0xe2>

    configure_pins(p_instance, p_config);

    nrf_pwm_enable(p_instance->p_registers);
    52b0:	f8d6 8000 	ldr.w	r8, [r6]
    nrf_pwm_configure(p_instance->p_registers,
    52b4:	f8b4 9008 	ldrh.w	r9, [r4, #8]
    p_reg->ENABLE = (PWM_ENABLE_ENABLE_Enabled << PWM_ENABLE_ENABLE_Pos);
    52b8:	2301      	movs	r3, #1
    52ba:	f8c8 3500 	str.w	r3, [r8, #1280]	; 0x500
    NRFX_ASSERT(top_value <= PWM_COUNTERTOP_COUNTERTOP_Msk);
    52be:	f9b4 3008 	ldrsh.w	r3, [r4, #8]
    52c2:	f894 b005 	ldrb.w	fp, [r4, #5]
    52c6:	f894 a006 	ldrb.w	sl, [r4, #6]
    52ca:	2b00      	cmp	r3, #0
    52cc:	da0b      	bge.n	52e6 <nrfx_pwm_init+0x82>
    52ce:	4947      	ldr	r1, [pc, #284]	; (53ec <nrfx_pwm_init+0x188>)
    52d0:	4843      	ldr	r0, [pc, #268]	; (53e0 <nrfx_pwm_init+0x17c>)
    52d2:	4a47      	ldr	r2, [pc, #284]	; (53f0 <nrfx_pwm_init+0x18c>)
    52d4:	f44f 7327 	mov.w	r3, #668	; 0x29c
    52d8:	f003 fd67 	bl	8daa <printk>
    52dc:	4844      	ldr	r0, [pc, #272]	; (53f0 <nrfx_pwm_init+0x18c>)
    52de:	f44f 7127 	mov.w	r1, #668	; 0x29c
    52e2:	f003 fc8b 	bl	8bfc <assert_post_action>
    p_reg->PRESCALER  = base_clock;
    52e6:	f8c8 b50c 	str.w	fp, [r8, #1292]	; 0x50c
        p_config->base_clock, p_config->count_mode, p_config->top_value);
    nrf_pwm_decoder_set(p_instance->p_registers,
    52ea:	6830      	ldr	r0, [r6, #0]
    p_reg->MODE       = mode;
    52ec:	f8c8 a504 	str.w	sl, [r8, #1284]	; 0x504
    p_reg->COUNTERTOP = top_value;
    52f0:	f8c8 9508 	str.w	r9, [r8, #1288]	; 0x508

NRF_STATIC_INLINE void nrf_pwm_decoder_set(NRF_PWM_Type *     p_reg,
                                           nrf_pwm_dec_load_t dec_load,
                                           nrf_pwm_dec_step_t dec_step)
{
    p_reg->DECODER = ((uint32_t)dec_load << PWM_DECODER_LOAD_Pos) |
    52f4:	8963      	ldrh	r3, [r4, #10]
    52f6:	f8c0 3510 	str.w	r3, [r0, #1296]	; 0x510
    p_reg->SHORTS = mask;
    52fa:	2300      	movs	r3, #0
    52fc:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
    p_reg->INTEN = mask;
    5300:	f8c0 3300 	str.w	r3, [r0, #768]	; 0x300
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5304:	f8c0 311c 	str.w	r3, [r0, #284]	; 0x11c
    5308:	f8d0 211c 	ldr.w	r2, [r0, #284]	; 0x11c
    530c:	f8c0 3110 	str.w	r3, [r0, #272]	; 0x110
    5310:	f8d0 2110 	ldr.w	r2, [r0, #272]	; 0x110
    5314:	f8c0 3114 	str.w	r3, [r0, #276]	; 0x114
    5318:	f8d0 2114 	ldr.w	r2, [r0, #276]	; 0x114
    531c:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
    5320:	f8d0 3104 	ldr.w	r3, [r0, #260]	; 0x104
    // handler is not used.
#if defined(USE_DMA_ISSUE_WORKAROUND)
    NRFX_IRQ_PRIORITY_SET(DMA_ISSUE_EGU_IRQn, p_config->irq_priority);
    NRFX_IRQ_ENABLE(DMA_ISSUE_EGU_IRQn);
#else
    if (p_cb->handler)
    5324:	230c      	movs	r3, #12
    5326:	437b      	muls	r3, r7
    5328:	58eb      	ldr	r3, [r5, r3]
    532a:	b11b      	cbz	r3, 5334 <nrfx_pwm_init+0xd0>
#endif
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(p_instance->p_registers),
            p_config->irq_priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(p_instance->p_registers));
    532c:	f340 3007 	sbfx	r0, r0, #12, #8
    5330:	f7fd f9c0 	bl	26b4 <arch_irq_enable>
    }

    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    5334:	230c      	movs	r3, #12
    5336:	fb03 5507 	mla	r5, r3, r7, r5

    err_code = NRFX_SUCCESS;
    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
    533a:	482e      	ldr	r0, [pc, #184]	; (53f4 <nrfx_pwm_init+0x190>)
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    533c:	2301      	movs	r3, #1
    533e:	722b      	strb	r3, [r5, #8]
}
    5340:	b007      	add	sp, #28
    5342:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5346:	f104 39ff 	add.w	r9, r4, #4294967295
    534a:	f10d 0808 	add.w	r8, sp, #8
    534e:	f104 0a03 	add.w	sl, r4, #3
        uint8_t output_pin = p_config->output_pins[i];
    5352:	f819 2f01 	ldrb.w	r2, [r9, #1]!
        if (output_pin != NRFX_PWM_PIN_NOT_USED)
    5356:	2aff      	cmp	r2, #255	; 0xff
    5358:	d039      	beq.n	53ce <nrfx_pwm_init+0x16a>
            if (!p_config->skip_gpio_cfg)
    535a:	7b21      	ldrb	r1, [r4, #12]
            out_pins[i]   = output_pin & ~NRFX_PWM_PIN_INVERTED;
    535c:	f022 0b80 	bic.w	fp, r2, #128	; 0x80
    5360:	f8c8 b000 	str.w	fp, [r8]
            if (!p_config->skip_gpio_cfg)
    5364:	b9b1      	cbnz	r1, 5394 <nrfx_pwm_init+0x130>
    if (value == 0)
    5366:	0613      	lsls	r3, r2, #24
    5368:	f8cd b004 	str.w	fp, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    536c:	a801      	add	r0, sp, #4
    if (value == 0)
    536e:	d426      	bmi.n	53be <nrfx_pwm_init+0x15a>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    5370:	f7ff ff36 	bl	51e0 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    5374:	9901      	ldr	r1, [sp, #4]
    5376:	2201      	movs	r2, #1
    5378:	408a      	lsls	r2, r1
    p_reg->OUTCLR = clr_mask;
    537a:	f8c0 250c 	str.w	r2, [r0, #1292]	; 0x50c
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    537e:	a801      	add	r0, sp, #4
    5380:	f8cd b004 	str.w	fp, [sp, #4]
    5384:	f7ff ff2c 	bl	51e0 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    5388:	9b01      	ldr	r3, [sp, #4]
    538a:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    538e:	2203      	movs	r2, #3
    5390:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
    for (i = 0; i < NRF_PWM_CHANNEL_COUNT; ++i)
    5394:	45d1      	cmp	r9, sl
    5396:	f108 0804 	add.w	r8, r8, #4
    539a:	d1da      	bne.n	5352 <nrfx_pwm_init+0xee>
    if (!p_config->skip_psel_cfg)
    539c:	7b63      	ldrb	r3, [r4, #13]
    539e:	2b00      	cmp	r3, #0
    53a0:	d186      	bne.n	52b0 <nrfx_pwm_init+0x4c>
    53a2:	6833      	ldr	r3, [r6, #0]
        p_reg->PSEL.OUT[i] = out_pins[i];
    53a4:	9a02      	ldr	r2, [sp, #8]
    53a6:	f8c3 2560 	str.w	r2, [r3, #1376]	; 0x560
    53aa:	9a03      	ldr	r2, [sp, #12]
    53ac:	f8c3 2564 	str.w	r2, [r3, #1380]	; 0x564
    53b0:	9a04      	ldr	r2, [sp, #16]
    53b2:	f8c3 2568 	str.w	r2, [r3, #1384]	; 0x568
    53b6:	9a05      	ldr	r2, [sp, #20]
    53b8:	f8c3 256c 	str.w	r2, [r3, #1388]	; 0x56c
    for (i = 0; i < NRF_PWM_CHANNEL_COUNT; ++i)
    53bc:	e778      	b.n	52b0 <nrfx_pwm_init+0x4c>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    53be:	f7ff ff0f 	bl	51e0 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    53c2:	9901      	ldr	r1, [sp, #4]
    53c4:	2201      	movs	r2, #1
    53c6:	408a      	lsls	r2, r1
    p_reg->OUTSET = set_mask;
    53c8:	f8c0 2508 	str.w	r2, [r0, #1288]	; 0x508
    53cc:	e7d7      	b.n	537e <nrfx_pwm_init+0x11a>
            out_pins[i] = NRF_PWM_PIN_NOT_CONNECTED;
    53ce:	f04f 33ff 	mov.w	r3, #4294967295
    53d2:	f8c8 3000 	str.w	r3, [r8]
    53d6:	e7dd      	b.n	5394 <nrfx_pwm_init+0x130>
        return err_code;
    53d8:	4807      	ldr	r0, [pc, #28]	; (53f8 <nrfx_pwm_init+0x194>)
    53da:	e7b1      	b.n	5340 <nrfx_pwm_init+0xdc>
    53dc:	0000a4d4 	.word	0x0000a4d4
    53e0:	00009c4f 	.word	0x00009c4f
    53e4:	0000a499 	.word	0x0000a499
    53e8:	20000bdc 	.word	0x20000bdc
    53ec:	0000a4dd 	.word	0x0000a4dd
    53f0:	0000a3cc 	.word	0x0000a3cc
    53f4:	0bad0000 	.word	0x0bad0000
    53f8:	0bad0005 	.word	0x0bad0005

000053fc <nrfx_pwm_simple_playback>:

uint32_t nrfx_pwm_simple_playback(nrfx_pwm_t const *         p_instance,
                                  nrf_pwm_sequence_t const * p_sequence,
                                  uint16_t                   playback_count,
                                  uint32_t                   flags)
{
    53fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5400:	4698      	mov	r8, r3
    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    5402:	7903      	ldrb	r3, [r0, #4]
{
    5404:	4614      	mov	r4, r2
    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    5406:	4a31      	ldr	r2, [pc, #196]	; (54cc <nrfx_pwm_simple_playback+0xd0>)
{
    5408:	460e      	mov	r6, r1
    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    540a:	eb03 0143 	add.w	r1, r3, r3, lsl #1
    540e:	eb02 0781 	add.w	r7, r2, r1, lsl #2
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
    5412:	210c      	movs	r1, #12
    5414:	fb01 2303 	mla	r3, r1, r3, r2
{
    5418:	4605      	mov	r5, r0
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
    541a:	7a1b      	ldrb	r3, [r3, #8]
    541c:	b95b      	cbnz	r3, 5436 <nrfx_pwm_simple_playback+0x3a>
    541e:	492c      	ldr	r1, [pc, #176]	; (54d0 <nrfx_pwm_simple_playback+0xd4>)
    5420:	482c      	ldr	r0, [pc, #176]	; (54d4 <nrfx_pwm_simple_playback+0xd8>)
    5422:	4a2d      	ldr	r2, [pc, #180]	; (54d8 <nrfx_pwm_simple_playback+0xdc>)
    5424:	f44f 7396 	mov.w	r3, #300	; 0x12c
    5428:	f003 fcbf 	bl	8daa <printk>
    542c:	482a      	ldr	r0, [pc, #168]	; (54d8 <nrfx_pwm_simple_playback+0xdc>)
    542e:	f44f 7196 	mov.w	r1, #300	; 0x12c
    5432:	f003 fbe3 	bl	8bfc <assert_post_action>
    NRFX_ASSERT(playback_count > 0);
    5436:	b95c      	cbnz	r4, 5450 <nrfx_pwm_simple_playback+0x54>
    5438:	4928      	ldr	r1, [pc, #160]	; (54dc <nrfx_pwm_simple_playback+0xe0>)
    543a:	4826      	ldr	r0, [pc, #152]	; (54d4 <nrfx_pwm_simple_playback+0xd8>)
    543c:	4a26      	ldr	r2, [pc, #152]	; (54d8 <nrfx_pwm_simple_playback+0xdc>)
    543e:	f240 132d 	movw	r3, #301	; 0x12d
    5442:	f003 fcb2 	bl	8daa <printk>
    5446:	4824      	ldr	r0, [pc, #144]	; (54d8 <nrfx_pwm_simple_playback+0xdc>)
    5448:	f240 112d 	movw	r1, #301	; 0x12d
    544c:	f003 fbd6 	bl	8bfc <assert_post_action>

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE bool nrfx_is_in_ram(void const * p_object)
{
    return ((((uint32_t)p_object) & 0xE0000000u) == 0x20000000u);
    5450:	6833      	ldr	r3, [r6, #0]
    5452:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
    NRFX_ASSERT(nrfx_is_in_ram(p_sequence->values.p_raw));
    5456:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
    545a:	d00b      	beq.n	5474 <nrfx_pwm_simple_playback+0x78>
    545c:	4920      	ldr	r1, [pc, #128]	; (54e0 <nrfx_pwm_simple_playback+0xe4>)
    545e:	481d      	ldr	r0, [pc, #116]	; (54d4 <nrfx_pwm_simple_playback+0xd8>)
    5460:	4a1d      	ldr	r2, [pc, #116]	; (54d8 <nrfx_pwm_simple_playback+0xdc>)
    5462:	f44f 7397 	mov.w	r3, #302	; 0x12e
    5466:	f003 fca0 	bl	8daa <printk>
    546a:	481b      	ldr	r0, [pc, #108]	; (54d8 <nrfx_pwm_simple_playback+0xdc>)
    546c:	f44f 7197 	mov.w	r1, #302	; 0x12e
    5470:	f003 fbc4 	bl	8bfc <assert_post_action>

    // To take advantage of the looping mechanism, we need to use both sequences
    // (single sequence can be played back only once).
    nrf_pwm_sequence_set(p_instance->p_registers, 0, p_sequence);
    5474:	6828      	ldr	r0, [r5, #0]
    5476:	4632      	mov	r2, r6
    5478:	2100      	movs	r1, #0
    547a:	f7ff fe35 	bl	50e8 <nrf_pwm_sequence_set>
    nrf_pwm_sequence_set(p_instance->p_registers, 1, p_sequence);
    547e:	6828      	ldr	r0, [r5, #0]
    5480:	4632      	mov	r2, r6
    5482:	2101      	movs	r1, #1
    5484:	f7ff fe30 	bl	50e8 <nrf_pwm_sequence_set>
    bool odd = (playback_count & 1);
    nrf_pwm_loop_set(p_instance->p_registers,
    5488:	6828      	ldr	r0, [r5, #0]
    548a:	f004 0301 	and.w	r3, r4, #1
}

NRF_STATIC_INLINE void nrf_pwm_loop_set(NRF_PWM_Type * p_reg,
                                        uint16_t       loop_count)
{
    p_reg->LOOP = loop_count;
    548e:	eb03 0454 	add.w	r4, r3, r4, lsr #1
        (playback_count / 2) + (odd ? 1 : 0));

    uint32_t shorts_mask;
    if (flags & NRFX_PWM_FLAG_STOP)
    5492:	f018 0f01 	tst.w	r8, #1
    5496:	f8c0 4514 	str.w	r4, [r0, #1300]	; 0x514
    549a:	d114      	bne.n	54c6 <nrfx_pwm_simple_playback+0xca>
    {
        shorts_mask = NRF_PWM_SHORT_LOOPSDONE_STOP_MASK;
    }
    else if (flags & NRFX_PWM_FLAG_LOOP)
    549c:	f018 0202 	ands.w	r2, r8, #2
    54a0:	d003      	beq.n	54aa <nrfx_pwm_simple_playback+0xae>
    {
        shorts_mask = odd ? NRF_PWM_SHORT_LOOPSDONE_SEQSTART1_MASK
                          : NRF_PWM_SHORT_LOOPSDONE_SEQSTART0_MASK;
    54a2:	2b00      	cmp	r3, #0
    54a4:	bf14      	ite	ne
    54a6:	2208      	movne	r2, #8
    54a8:	2204      	moveq	r2, #4
                  __func__,
                  p_sequence->length);
    NRFX_LOG_DEBUG("Sequence data:");
    NRFX_LOG_HEXDUMP_DEBUG((uint8_t *)p_sequence->values.p_raw,
                           p_sequence->length * sizeof(uint16_t));
    return start_playback(p_instance, p_cb, flags,
    54aa:	2b00      	cmp	r3, #0
    p_reg->SHORTS = mask;
    54ac:	f8c0 2200 	str.w	r2, [r0, #512]	; 0x200
    54b0:	4639      	mov	r1, r7
    54b2:	fa5f f288 	uxtb.w	r2, r8
    54b6:	bf18      	it	ne
    54b8:	230c      	movne	r3, #12
        odd ? NRF_PWM_TASK_SEQSTART1 : NRF_PWM_TASK_SEQSTART0);
}
    54ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    return start_playback(p_instance, p_cb, flags,
    54be:	bf08      	it	eq
    54c0:	2308      	moveq	r3, #8
    54c2:	f003 bf65 	b.w	9390 <start_playback.isra.0>
        shorts_mask = NRF_PWM_SHORT_LOOPSDONE_STOP_MASK;
    54c6:	2210      	movs	r2, #16
    54c8:	e7ef      	b.n	54aa <nrfx_pwm_simple_playback+0xae>
    54ca:	bf00      	nop
    54cc:	20000bdc 	.word	0x20000bdc
    54d0:	0000a4fe 	.word	0x0000a4fe
    54d4:	00009c4f 	.word	0x00009c4f
    54d8:	0000a499 	.word	0x0000a499
    54dc:	0000a52a 	.word	0x0000a52a
    54e0:	0000a53d 	.word	0x0000a53d

000054e4 <nrfx_pwm_is_stopped>:
    return ret_val;
}


bool nrfx_pwm_is_stopped(nrfx_pwm_t const * p_instance)
{
    54e4:	b570      	push	{r4, r5, r6, lr}
    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
    54e6:	4e12      	ldr	r6, [pc, #72]	; (5530 <nrfx_pwm_is_stopped+0x4c>)
    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    54e8:	7904      	ldrb	r4, [r0, #4]
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
    54ea:	220c      	movs	r2, #12
    54ec:	fb02 6204 	mla	r2, r2, r4, r6
{
    54f0:	4605      	mov	r5, r0
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
    54f2:	7a12      	ldrb	r2, [r2, #8]
    54f4:	b95a      	cbnz	r2, 550e <nrfx_pwm_is_stopped+0x2a>
    54f6:	490f      	ldr	r1, [pc, #60]	; (5534 <nrfx_pwm_is_stopped+0x50>)
    54f8:	480f      	ldr	r0, [pc, #60]	; (5538 <nrfx_pwm_is_stopped+0x54>)
    54fa:	4a10      	ldr	r2, [pc, #64]	; (553c <nrfx_pwm_is_stopped+0x58>)
    54fc:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
    5500:	f003 fc53 	bl	8daa <printk>
    5504:	480d      	ldr	r0, [pc, #52]	; (553c <nrfx_pwm_is_stopped+0x58>)
    5506:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
    550a:	f003 fb77 	bl	8bfc <assert_post_action>

    bool ret_val = false;

    // If the event handler is used (interrupts are enabled), the state will
    // be changed in interrupt handler when the STOPPED event occurs.
    if (p_cb->state != NRFX_DRV_STATE_POWERED_ON)
    550e:	230c      	movs	r3, #12
    {
        ret_val = true;
    }
    // If interrupts are disabled, we must check the STOPPED event here.
    if (nrf_pwm_event_check(p_instance->p_registers, NRF_PWM_EVENT_STOPPED))
    5510:	682a      	ldr	r2, [r5, #0]
    if (p_cb->state != NRFX_DRV_STATE_POWERED_ON)
    5512:	fb03 6404 	mla	r4, r3, r4, r6
    5516:	7a23      	ldrb	r3, [r4, #8]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5518:	f8d2 2104 	ldr.w	r2, [r2, #260]	; 0x104
    551c:	b2db      	uxtb	r3, r3
    if (nrf_pwm_event_check(p_instance->p_registers, NRF_PWM_EVENT_STOPPED))
    551e:	b91a      	cbnz	r2, 5528 <nrfx_pwm_is_stopped+0x44>
    if (p_cb->state != NRFX_DRV_STATE_POWERED_ON)
    5520:	1e98      	subs	r0, r3, #2
    5522:	bf18      	it	ne
    5524:	2001      	movne	r0, #1
        ret_val = true;
    }

    NRFX_LOG_INFO("%s returned %d.", __func__, ret_val);
    return ret_val;
}
    5526:	bd70      	pop	{r4, r5, r6, pc}
        p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    5528:	2001      	movs	r0, #1
    552a:	7220      	strb	r0, [r4, #8]
        ret_val = true;
    552c:	e7fb      	b.n	5526 <nrfx_pwm_is_stopped+0x42>
    552e:	bf00      	nop
    5530:	20000bdc 	.word	0x20000bdc
    5534:	0000a4fe 	.word	0x0000a4fe
    5538:	00009c4f 	.word	0x00009c4f
    553c:	0000a499 	.word	0x0000a499

00005540 <nrfx_pwm_stop>:
{
    5540:	b538      	push	{r3, r4, r5, lr}
    NRFX_ASSERT(m_cb[p_instance->drv_inst_idx].state != NRFX_DRV_STATE_UNINITIALIZED);
    5542:	4a14      	ldr	r2, [pc, #80]	; (5594 <nrfx_pwm_stop+0x54>)
    5544:	7903      	ldrb	r3, [r0, #4]
{
    5546:	460d      	mov	r5, r1
    NRFX_ASSERT(m_cb[p_instance->drv_inst_idx].state != NRFX_DRV_STATE_UNINITIALIZED);
    5548:	210c      	movs	r1, #12
    554a:	fb01 2303 	mla	r3, r1, r3, r2
{
    554e:	4604      	mov	r4, r0
    NRFX_ASSERT(m_cb[p_instance->drv_inst_idx].state != NRFX_DRV_STATE_UNINITIALIZED);
    5550:	7a1b      	ldrb	r3, [r3, #8]
    5552:	b95b      	cbnz	r3, 556c <nrfx_pwm_stop+0x2c>
    5554:	4910      	ldr	r1, [pc, #64]	; (5598 <nrfx_pwm_stop+0x58>)
    5556:	4811      	ldr	r0, [pc, #68]	; (559c <nrfx_pwm_stop+0x5c>)
    5558:	4a11      	ldr	r2, [pc, #68]	; (55a0 <nrfx_pwm_stop+0x60>)
    555a:	f240 1385 	movw	r3, #389	; 0x185
    555e:	f003 fc24 	bl	8daa <printk>
    5562:	480f      	ldr	r0, [pc, #60]	; (55a0 <nrfx_pwm_stop+0x60>)
    5564:	f240 1185 	movw	r1, #389	; 0x185
    5568:	f003 fb48 	bl	8bfc <assert_post_action>
    nrf_pwm_shorts_set(p_instance->p_registers, 0);
    556c:	6823      	ldr	r3, [r4, #0]
    p_reg->SHORTS = mask;
    556e:	2200      	movs	r2, #0
    5570:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5574:	2201      	movs	r2, #1
    5576:	605a      	str	r2, [r3, #4]
    if (nrfx_pwm_is_stopped(p_instance))
    5578:	4620      	mov	r0, r4
    557a:	f7ff ffb3 	bl	54e4 <nrfx_pwm_is_stopped>
    557e:	b938      	cbnz	r0, 5590 <nrfx_pwm_stop+0x50>
            if (nrfx_pwm_is_stopped(p_instance))
    5580:	4620      	mov	r0, r4
    5582:	f7ff ffaf 	bl	54e4 <nrfx_pwm_is_stopped>
    5586:	b918      	cbnz	r0, 5590 <nrfx_pwm_stop+0x50>
        } while (wait_until_stopped);
    5588:	2d00      	cmp	r5, #0
    558a:	d1f9      	bne.n	5580 <nrfx_pwm_stop+0x40>
}
    558c:	4628      	mov	r0, r5
    558e:	bd38      	pop	{r3, r4, r5, pc}
        ret_val = true;
    5590:	2501      	movs	r5, #1
    5592:	e7fb      	b.n	558c <nrfx_pwm_stop+0x4c>
    5594:	20000bdc 	.word	0x20000bdc
    5598:	0000a566 	.word	0x0000a566
    559c:	00009c4f 	.word	0x00009c4f
    55a0:	0000a499 	.word	0x0000a499

000055a4 <nrf52_errata_136>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    55a4:	4b03      	ldr	r3, [pc, #12]	; (55b4 <nrf52_errata_136+0x10>)
            if (var1 == 0x08)
    55a6:	6818      	ldr	r0, [r3, #0]
}
    55a8:	f1a0 0308 	sub.w	r3, r0, #8
    55ac:	4258      	negs	r0, r3
    55ae:	4158      	adcs	r0, r3
    55b0:	4770      	bx	lr
    55b2:	bf00      	nop
    55b4:	10000130 	.word	0x10000130

000055b8 <nrf52_errata_103>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    55b8:	4b06      	ldr	r3, [pc, #24]	; (55d4 <nrf52_errata_103+0x1c>)
            if (var1 == 0x08)
    55ba:	681b      	ldr	r3, [r3, #0]
    55bc:	2b08      	cmp	r3, #8
    55be:	d106      	bne.n	55ce <nrf52_errata_103+0x16>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    55c0:	4b05      	ldr	r3, [pc, #20]	; (55d8 <nrf52_errata_103+0x20>)
    55c2:	681b      	ldr	r3, [r3, #0]
                switch(var2)
    55c4:	2b05      	cmp	r3, #5
    55c6:	d802      	bhi.n	55ce <nrf52_errata_103+0x16>
    55c8:	4a04      	ldr	r2, [pc, #16]	; (55dc <nrf52_errata_103+0x24>)
    55ca:	5cd0      	ldrb	r0, [r2, r3]
    55cc:	4770      	bx	lr
        return false;
    55ce:	2000      	movs	r0, #0
}
    55d0:	4770      	bx	lr
    55d2:	bf00      	nop
    55d4:	10000130 	.word	0x10000130
    55d8:	10000134 	.word	0x10000134
    55dc:	0000a5b1 	.word	0x0000a5b1

000055e0 <nvmc_wait>:

/* -- NVMC utility functions -- */
/* Waits until NVMC is done with the current pending action */
void nvmc_wait(void)
{
    while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    55e0:	4a02      	ldr	r2, [pc, #8]	; (55ec <nvmc_wait+0xc>)
    55e2:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    55e6:	2b00      	cmp	r3, #0
    55e8:	d0fb      	beq.n	55e2 <nvmc_wait+0x2>
}
    55ea:	4770      	bx	lr
    55ec:	4001e000 	.word	0x4001e000

000055f0 <SystemInit>:
{
    SystemCoreClock = __SYSTEM_CLOCK_64M;
}

void SystemInit(void)
{
    55f0:	b510      	push	{r4, lr}
    #endif

    #if NRF52_ERRATA_36_ENABLE_WORKAROUND
        /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_36()){
    55f2:	f7ff ffd7 	bl	55a4 <nrf52_errata_136>
    55f6:	b140      	cbz	r0, 560a <SystemInit+0x1a>
            NRF_CLOCK->EVENTS_DONE = 0;
    55f8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    55fc:	2200      	movs	r2, #0
    55fe:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
            NRF_CLOCK->EVENTS_CTTO = 0;
    5602:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
            NRF_CLOCK->CTIV = 0;
    5606:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    #endif

    #if NRF52_ERRATA_66_ENABLE_WORKAROUND
        /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_66()){
    560a:	f7ff ffcb 	bl	55a4 <nrf52_errata_136>
    560e:	2800      	cmp	r0, #0
    5610:	d046      	beq.n	56a0 <SystemInit+0xb0>
            NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
    5612:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    5616:	4b5b      	ldr	r3, [pc, #364]	; (5784 <SystemInit+0x194>)
    5618:	f8d2 1404 	ldr.w	r1, [r2, #1028]	; 0x404
    561c:	f8c3 1520 	str.w	r1, [r3, #1312]	; 0x520
            NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
    5620:	f8d2 1408 	ldr.w	r1, [r2, #1032]	; 0x408
    5624:	f8c3 1524 	str.w	r1, [r3, #1316]	; 0x524
            NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
    5628:	f8d2 140c 	ldr.w	r1, [r2, #1036]	; 0x40c
    562c:	f8c3 1528 	str.w	r1, [r3, #1320]	; 0x528
            NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
    5630:	f8d2 1410 	ldr.w	r1, [r2, #1040]	; 0x410
    5634:	f8c3 152c 	str.w	r1, [r3, #1324]	; 0x52c
            NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
    5638:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
    563c:	f8c3 1530 	str.w	r1, [r3, #1328]	; 0x530
            NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
    5640:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    5644:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
            NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
    5648:	f8d2 141c 	ldr.w	r1, [r2, #1052]	; 0x41c
    564c:	f8c3 1540 	str.w	r1, [r3, #1344]	; 0x540
            NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
    5650:	f8d2 1420 	ldr.w	r1, [r2, #1056]	; 0x420
    5654:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
            NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
    5658:	f8d2 1424 	ldr.w	r1, [r2, #1060]	; 0x424
    565c:	f8c3 1548 	str.w	r1, [r3, #1352]	; 0x548
            NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
    5660:	f8d2 1428 	ldr.w	r1, [r2, #1064]	; 0x428
    5664:	f8c3 154c 	str.w	r1, [r3, #1356]	; 0x54c
            NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
    5668:	f8d2 142c 	ldr.w	r1, [r2, #1068]	; 0x42c
    566c:	f8c3 1550 	str.w	r1, [r3, #1360]	; 0x550
            NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
    5670:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
    5674:	f8c3 1554 	str.w	r1, [r3, #1364]	; 0x554
            NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
    5678:	f8d2 1434 	ldr.w	r1, [r2, #1076]	; 0x434
    567c:	f8c3 1560 	str.w	r1, [r3, #1376]	; 0x560
            NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
    5680:	f8d2 1438 	ldr.w	r1, [r2, #1080]	; 0x438
    5684:	f8c3 1564 	str.w	r1, [r3, #1380]	; 0x564
            NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
    5688:	f8d2 143c 	ldr.w	r1, [r2, #1084]	; 0x43c
    568c:	f8c3 1568 	str.w	r1, [r3, #1384]	; 0x568
            NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
    5690:	f8d2 1440 	ldr.w	r1, [r2, #1088]	; 0x440
    5694:	f8c3 156c 	str.w	r1, [r3, #1388]	; 0x56c
            NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
    5698:	f8d2 2444 	ldr.w	r2, [r2, #1092]	; 0x444
    569c:	f8c3 2570 	str.w	r2, [r3, #1392]	; 0x570
    #endif

    #if NRF52_ERRATA_98_ENABLE_WORKAROUND
        /* Workaround for Errata 98 "NFCT: Not able to communicate with the peer" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_98()){
    56a0:	f7ff ff8a 	bl	55b8 <nrf52_errata_103>
    56a4:	b110      	cbz	r0, 56ac <SystemInit+0xbc>
            *(volatile uint32_t *)0x4000568Cul = 0x00038148ul;
    56a6:	4b38      	ldr	r3, [pc, #224]	; (5788 <SystemInit+0x198>)
    56a8:	4a38      	ldr	r2, [pc, #224]	; (578c <SystemInit+0x19c>)
    56aa:	601a      	str	r2, [r3, #0]
    #endif

    #if NRF52_ERRATA_103_ENABLE_WORKAROUND && defined(CCM_MAXPACKETSIZE_MAXPACKETSIZE_Pos)
        /* Workaround for Errata 103 "CCM: Wrong reset value of CCM MAXPACKETSIZE" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_103()){
    56ac:	f7ff ff84 	bl	55b8 <nrf52_errata_103>
    56b0:	b118      	cbz	r0, 56ba <SystemInit+0xca>
            NRF_CCM->MAXPACKETSIZE = 0xFBul;
    56b2:	4b37      	ldr	r3, [pc, #220]	; (5790 <SystemInit+0x1a0>)
    56b4:	22fb      	movs	r2, #251	; 0xfb
    56b6:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    #endif

    #if NRF52_ERRATA_115_ENABLE_WORKAROUND
        /* Workaround for Errata 115 "RAM: RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_115()){
    56ba:	f7ff ff7d 	bl	55b8 <nrf52_errata_103>
    56be:	b148      	cbz	r0, 56d4 <SystemInit+0xe4>
            *(volatile uint32_t *)0x40000EE4 = (*(volatile uint32_t *)0x40000EE4 & 0xFFFFFFF0) | (*(uint32_t *)0x10000258 & 0x0000000F);
    56c0:	4934      	ldr	r1, [pc, #208]	; (5794 <SystemInit+0x1a4>)
    56c2:	4b35      	ldr	r3, [pc, #212]	; (5798 <SystemInit+0x1a8>)
    56c4:	680a      	ldr	r2, [r1, #0]
    56c6:	681b      	ldr	r3, [r3, #0]
    56c8:	f022 020f 	bic.w	r2, r2, #15
    56cc:	f003 030f 	and.w	r3, r3, #15
    56d0:	4313      	orrs	r3, r2
    56d2:	600b      	str	r3, [r1, #0]
    #endif

    #if NRF52_ERRATA_120_ENABLE_WORKAROUND
        /* Workaround for Errata 120 "QSPI: Data read or written is corrupted" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_120()){
    56d4:	f7ff ff70 	bl	55b8 <nrf52_errata_103>
    56d8:	b118      	cbz	r0, 56e2 <SystemInit+0xf2>
            *(volatile uint32_t *)0x40029640ul = 0x200ul;
    56da:	4b30      	ldr	r3, [pc, #192]	; (579c <SystemInit+0x1ac>)
    56dc:	f44f 7200 	mov.w	r2, #512	; 0x200
    56e0:	601a      	str	r2, [r3, #0]
    #endif

    #if NRF52_ERRATA_136_ENABLE_WORKAROUND
        /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_136()){
    56e2:	f7ff ff5f 	bl	55a4 <nrf52_errata_136>
    56e6:	b148      	cbz	r0, 56fc <SystemInit+0x10c>
            if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
    56e8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    56ec:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    56f0:	07d2      	lsls	r2, r2, #31
                NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
    56f2:	bf44      	itt	mi
    56f4:	f06f 0201 	mvnmi.w	r2, #1
    56f8:	f8c3 2400 	strmi.w	r2, [r3, #1024]	; 0x400
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    56fc:	4b28      	ldr	r3, [pc, #160]	; (57a0 <SystemInit+0x1b0>)
                        return true;
                }
            }
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    56fe:	681b      	ldr	r3, [r3, #0]
    5700:	2b08      	cmp	r3, #8
    5702:	d10e      	bne.n	5722 <SystemInit+0x132>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    5704:	4b27      	ldr	r3, [pc, #156]	; (57a4 <SystemInit+0x1b4>)
    5706:	681b      	ldr	r3, [r3, #0]
            {
                switch(var2)
    5708:	2b05      	cmp	r3, #5
    570a:	d802      	bhi.n	5712 <SystemInit+0x122>
            {
                /* Prevent processor from unlocking APPROTECT soft branch after this point. */
                NRF_APPROTECT->FORCEPROTECT = APPROTECT_FORCEPROTECT_FORCEPROTECT_Force;
            }
        #else
            if (nrf52_configuration_249())
    570c:	4a26      	ldr	r2, [pc, #152]	; (57a8 <SystemInit+0x1b8>)
    570e:	5cd3      	ldrb	r3, [r2, r3]
    5710:	b13b      	cbz	r3, 5722 <SystemInit+0x132>
            {
                /* Load APPROTECT soft branch from UICR.
                   If UICR->APPROTECT is disabled, POWER->APPROTECT will be disabled. */
                NRF_APPROTECT->DISABLE = NRF_UICR->APPROTECT;
    5712:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    5716:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
    571a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    571e:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    5722:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    5726:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    572a:	2a00      	cmp	r2, #0
    572c:	db03      	blt.n	5736 <SystemInit+0x146>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
    572e:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    5732:	2b00      	cmp	r3, #0
    5734:	da22      	bge.n	577c <SystemInit+0x18c>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    5736:	491d      	ldr	r1, [pc, #116]	; (57ac <SystemInit+0x1bc>)
    5738:	2301      	movs	r3, #1
    573a:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    573e:	f7ff ff4f 	bl	55e0 <nvmc_wait>
            nvmc_config(NVMC_CONFIG_WEN_Wen);
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    5742:	f04f 2010 	mov.w	r0, #268439552	; 0x10001000
    5746:	2412      	movs	r4, #18
    5748:	f8c0 4200 	str.w	r4, [r0, #512]	; 0x200
            nvmc_wait();
    574c:	f7ff ff48 	bl	55e0 <nvmc_wait>
            NRF_UICR->PSELRESET[1] = RESET_PIN;
    5750:	f8c0 4204 	str.w	r4, [r0, #516]	; 0x204
            nvmc_wait();
    5754:	f7ff ff44 	bl	55e0 <nvmc_wait>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    5758:	2300      	movs	r3, #0
    575a:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    575e:	f7ff ff3f 	bl	55e0 <nvmc_wait>
  __ASM volatile ("dsb 0xF":::"memory");
    5762:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    5766:	4912      	ldr	r1, [pc, #72]	; (57b0 <SystemInit+0x1c0>)
    5768:	4b12      	ldr	r3, [pc, #72]	; (57b4 <SystemInit+0x1c4>)
    576a:	68ca      	ldr	r2, [r1, #12]
    576c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    5770:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    5772:	60cb      	str	r3, [r1, #12]
    5774:	f3bf 8f4f 	dsb	sy
    __NOP();
    5778:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    577a:	e7fd      	b.n	5778 <SystemInit+0x188>
    SystemCoreClock = __SYSTEM_CLOCK_64M;
    577c:	4b0e      	ldr	r3, [pc, #56]	; (57b8 <SystemInit+0x1c8>)
    577e:	4a0f      	ldr	r2, [pc, #60]	; (57bc <SystemInit+0x1cc>)
    5780:	601a      	str	r2, [r3, #0]
            NVIC_SystemReset();
        }
    #endif

    SystemCoreClockUpdate();
}
    5782:	bd10      	pop	{r4, pc}
    5784:	4000c000 	.word	0x4000c000
    5788:	4000568c 	.word	0x4000568c
    578c:	00038148 	.word	0x00038148
    5790:	4000f000 	.word	0x4000f000
    5794:	40000ee4 	.word	0x40000ee4
    5798:	10000258 	.word	0x10000258
    579c:	40029640 	.word	0x40029640
    57a0:	10000130 	.word	0x10000130
    57a4:	10000134 	.word	0x10000134
    57a8:	0000a5ab 	.word	0x0000a5ab
    57ac:	4001e000 	.word	0x4001e000
    57b0:	e000ed00 	.word	0xe000ed00
    57b4:	05fa0004 	.word	0x05fa0004
    57b8:	20000180 	.word	0x20000180
    57bc:	03d09000 	.word	0x03d09000

000057c0 <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    57c0:	4b0e      	ldr	r3, [pc, #56]	; (57fc <z_sys_init_run_level+0x3c>)
{
    57c2:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    57c4:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    57c8:	3001      	adds	r0, #1
    57ca:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
    57ce:	42a6      	cmp	r6, r4
    57d0:	d800      	bhi.n	57d4 <z_sys_init_run_level+0x14>
				dev->state->init_res = rc;
			}
			dev->state->initialized = true;
		}
	}
}
    57d2:	bd70      	pop	{r4, r5, r6, pc}
		int rc = entry->init(dev);
    57d4:	e9d4 3500 	ldrd	r3, r5, [r4]
    57d8:	4628      	mov	r0, r5
    57da:	4798      	blx	r3
		if (dev != NULL) {
    57dc:	b165      	cbz	r5, 57f8 <z_sys_init_run_level+0x38>
			if (rc != 0) {
    57de:	68eb      	ldr	r3, [r5, #12]
    57e0:	b130      	cbz	r0, 57f0 <z_sys_init_run_level+0x30>
				if (rc < 0) {
    57e2:	2800      	cmp	r0, #0
    57e4:	bfb8      	it	lt
    57e6:	4240      	neglt	r0, r0
				dev->state->init_res = rc;
    57e8:	28ff      	cmp	r0, #255	; 0xff
    57ea:	bfa8      	it	ge
    57ec:	20ff      	movge	r0, #255	; 0xff
    57ee:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
    57f0:	785a      	ldrb	r2, [r3, #1]
    57f2:	f042 0201 	orr.w	r2, r2, #1
    57f6:	705a      	strb	r2, [r3, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    57f8:	3408      	adds	r4, #8
    57fa:	e7e8      	b.n	57ce <z_sys_init_run_level+0xe>
    57fc:	0000996c 	.word	0x0000996c

00005800 <z_impl_device_get_binding>:

const struct device *z_impl_device_get_binding(const char *name)
{
    5800:	b570      	push	{r4, r5, r6, lr}
	const struct device *dev;

	/* A null string identifies no device.  So does an empty
	 * string.
	 */
	if ((name == NULL) || (name[0] == '\0')) {
    5802:	4605      	mov	r5, r0
    5804:	b910      	cbnz	r0, 580c <z_impl_device_get_binding+0xc>
		return NULL;
    5806:	2400      	movs	r4, #0
			return dev;
		}
	}

	return NULL;
}
    5808:	4620      	mov	r0, r4
    580a:	bd70      	pop	{r4, r5, r6, pc}
	if ((name == NULL) || (name[0] == '\0')) {
    580c:	7803      	ldrb	r3, [r0, #0]
    580e:	2b00      	cmp	r3, #0
    5810:	d0f9      	beq.n	5806 <z_impl_device_get_binding+0x6>
	for (dev = __device_start; dev != __device_end; dev++) {
    5812:	4a0f      	ldr	r2, [pc, #60]	; (5850 <z_impl_device_get_binding+0x50>)
    5814:	4c0f      	ldr	r4, [pc, #60]	; (5854 <z_impl_device_get_binding+0x54>)
    5816:	4616      	mov	r6, r2
    5818:	4294      	cmp	r4, r2
    581a:	d108      	bne.n	582e <z_impl_device_get_binding+0x2e>
	for (dev = __device_start; dev != __device_end; dev++) {
    581c:	4c0d      	ldr	r4, [pc, #52]	; (5854 <z_impl_device_get_binding+0x54>)
    581e:	42b4      	cmp	r4, r6
    5820:	d0f1      	beq.n	5806 <z_impl_device_get_binding+0x6>
		if (z_device_ready(dev) && (strcmp(name, dev->name) == 0)) {
    5822:	4620      	mov	r0, r4
    5824:	f003 fdd8 	bl	93d8 <z_device_ready>
    5828:	b950      	cbnz	r0, 5840 <z_impl_device_get_binding+0x40>
	for (dev = __device_start; dev != __device_end; dev++) {
    582a:	3418      	adds	r4, #24
    582c:	e7f7      	b.n	581e <z_impl_device_get_binding+0x1e>
		if (z_device_ready(dev) && (dev->name == name)) {
    582e:	4620      	mov	r0, r4
    5830:	f003 fdd2 	bl	93d8 <z_device_ready>
    5834:	b110      	cbz	r0, 583c <z_impl_device_get_binding+0x3c>
    5836:	6823      	ldr	r3, [r4, #0]
    5838:	42ab      	cmp	r3, r5
    583a:	d0e5      	beq.n	5808 <z_impl_device_get_binding+0x8>
	for (dev = __device_start; dev != __device_end; dev++) {
    583c:	3418      	adds	r4, #24
    583e:	e7eb      	b.n	5818 <z_impl_device_get_binding+0x18>
		if (z_device_ready(dev) && (strcmp(name, dev->name) == 0)) {
    5840:	6821      	ldr	r1, [r4, #0]
    5842:	4628      	mov	r0, r5
    5844:	f003 faf1 	bl	8e2a <strcmp>
    5848:	2800      	cmp	r0, #0
    584a:	d1ee      	bne.n	582a <z_impl_device_get_binding+0x2a>
    584c:	e7dc      	b.n	5808 <z_impl_device_get_binding+0x8>
    584e:	bf00      	nop
    5850:	00009654 	.word	0x00009654
    5854:	000095ac 	.word	0x000095ac

00005858 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    5858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    585a:	4604      	mov	r4, r0
    585c:	460e      	mov	r6, r1
	__asm__ volatile(
    585e:	f04f 0320 	mov.w	r3, #32
    5862:	f3ef 8711 	mrs	r7, BASEPRI
    5866:	f383 8812 	msr	BASEPRI_MAX, r3
    586a:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    586e:	f001 fdb3 	bl	73d8 <z_impl_z_current_get>
	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
    5872:	4631      	mov	r1, r6
    5874:	4605      	mov	r5, r0
    5876:	4620      	mov	r0, r4
    5878:	f003 fd09 	bl	928e <k_sys_fatal_error_handler>
	 *
	 * Note that k_thread_abort() returns on some architectures but
	 * not others; e.g. on ARC, x86_64, Xtensa with ASM2, ARM
	 */
	if (!IS_ENABLED(CONFIG_TEST)) {
		__ASSERT(reason != K_ERR_KERNEL_PANIC,
    587c:	2c04      	cmp	r4, #4
    587e:	d10c      	bne.n	589a <z_fatal_error+0x42>
    5880:	490a      	ldr	r1, [pc, #40]	; (58ac <z_fatal_error+0x54>)
    5882:	4a0b      	ldr	r2, [pc, #44]	; (58b0 <z_fatal_error+0x58>)
    5884:	480b      	ldr	r0, [pc, #44]	; (58b4 <z_fatal_error+0x5c>)
    5886:	238f      	movs	r3, #143	; 0x8f
    5888:	f003 fa8f 	bl	8daa <printk>
    588c:	480a      	ldr	r0, [pc, #40]	; (58b8 <z_fatal_error+0x60>)
    588e:	f003 fa8c 	bl	8daa <printk>
    5892:	4807      	ldr	r0, [pc, #28]	; (58b0 <z_fatal_error+0x58>)
    5894:	218f      	movs	r1, #143	; 0x8f
    5896:	f003 f9b1 	bl	8bfc <assert_post_action>
	__asm__ volatile(
    589a:	f387 8811 	msr	BASEPRI, r7
    589e:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    58a2:	4628      	mov	r0, r5
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    58a4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    58a8:	f7fd b9b0 	b.w	2c0c <z_impl_k_thread_abort>
    58ac:	0000a5d9 	.word	0x0000a5d9
    58b0:	0000a5b7 	.word	0x0000a5b7
    58b4:	00009c4f 	.word	0x00009c4f
    58b8:	0000a5f6 	.word	0x0000a5f6

000058bc <idle>:
{
	ARG_UNUSED(unused1);
	ARG_UNUSED(unused2);
	ARG_UNUSED(unused3);

	__ASSERT_NO_MSG(_current->base.prio >= 0);
    58bc:	4c11      	ldr	r4, [pc, #68]	; (5904 <idle+0x48>)
    58be:	68a2      	ldr	r2, [r4, #8]
    58c0:	f992 200e 	ldrsb.w	r2, [r2, #14]
    58c4:	2a00      	cmp	r2, #0
{
    58c6:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(_current->base.prio >= 0);
    58c8:	da09      	bge.n	58de <idle+0x22>
    58ca:	490f      	ldr	r1, [pc, #60]	; (5908 <idle+0x4c>)
    58cc:	480f      	ldr	r0, [pc, #60]	; (590c <idle+0x50>)
    58ce:	4a10      	ldr	r2, [pc, #64]	; (5910 <idle+0x54>)
    58d0:	2327      	movs	r3, #39	; 0x27
    58d2:	f003 fa6a 	bl	8daa <printk>
    58d6:	480e      	ldr	r0, [pc, #56]	; (5910 <idle+0x54>)
    58d8:	2127      	movs	r1, #39	; 0x27
    58da:	f003 f98f 	bl	8bfc <assert_post_action>
	__asm__ volatile(
    58de:	f04f 0220 	mov.w	r2, #32
    58e2:	f3ef 8311 	mrs	r3, BASEPRI
    58e6:	f382 8812 	msr	BASEPRI_MAX, r2
    58ea:	f3bf 8f6f 	isb	sy
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
    58ee:	f002 fa69 	bl	7dc4 <z_get_next_timeout_expiry>
    58f2:	61a0      	str	r0, [r4, #24]
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (pm_system_suspend(_kernel.idle) == false) {
    58f4:	f7fc fdb2 	bl	245c <pm_system_suspend>
    58f8:	2800      	cmp	r0, #0
    58fa:	d1f0      	bne.n	58de <idle+0x22>
	arch_cpu_idle();
    58fc:	f7fc fe64 	bl	25c8 <arch_cpu_idle>
}
    5900:	e7ed      	b.n	58de <idle+0x22>
    5902:	bf00      	nop
    5904:	20000be8 	.word	0x20000be8
    5908:	0000a64c 	.word	0x0000a64c
    590c:	00009c4f 	.word	0x00009c4f
    5910:	0000a62b 	.word	0x0000a62b

00005914 <init_idle_thread>:
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */

#if defined(CONFIG_MULTITHREADING)
__boot_func
static void init_idle_thread(int i)
{
    5914:	b530      	push	{r4, r5, lr}
	snprintk(tname, 8, "idle %02d", i);
#else
	char *tname = NULL;
#endif /* CONFIG_THREAD_NAME */

	z_setup_new_thread(thread, stack,
    5916:	2300      	movs	r3, #0
{
    5918:	b087      	sub	sp, #28
	z_setup_new_thread(thread, stack,
    591a:	2201      	movs	r2, #1
    591c:	e9cd 2304 	strd	r2, r3, [sp, #16]
    5920:	220f      	movs	r2, #15
    5922:	e9cd 3202 	strd	r3, r2, [sp, #8]
	struct k_thread *thread = &z_idle_threads[i];
    5926:	4c0d      	ldr	r4, [pc, #52]	; (595c <init_idle_thread+0x48>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    5928:	4a0d      	ldr	r2, [pc, #52]	; (5960 <init_idle_thread+0x4c>)
	z_setup_new_thread(thread, stack,
    592a:	9301      	str	r3, [sp, #4]
    592c:	490d      	ldr	r1, [pc, #52]	; (5964 <init_idle_thread+0x50>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    592e:	2318      	movs	r3, #24
	struct k_thread *thread = &z_idle_threads[i];
    5930:	eb04 14c0 	add.w	r4, r4, r0, lsl #7
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    5934:	fb03 2300 	mla	r3, r3, r0, r2
	z_setup_new_thread(thread, stack,
    5938:	f44f 75b0 	mov.w	r5, #352	; 0x160
    593c:	9300      	str	r3, [sp, #0]
    593e:	fb05 1100 	mla	r1, r5, r0, r1
    5942:	4b09      	ldr	r3, [pc, #36]	; (5968 <init_idle_thread+0x54>)
    5944:	f44f 72a0 	mov.w	r2, #320	; 0x140
    5948:	4620      	mov	r0, r4
    594a:	f001 ff61 	bl	7810 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    594e:	7b63      	ldrb	r3, [r4, #13]
    5950:	f023 0304 	bic.w	r3, r3, #4
    5954:	7363      	strb	r3, [r4, #13]
	z_mark_thread_as_started(thread);

#ifdef CONFIG_SMP
	thread->base.is_idle = 1U;
#endif
}
    5956:	b007      	add	sp, #28
    5958:	bd30      	pop	{r4, r5, pc}
    595a:	bf00      	nop
    595c:	200003f8 	.word	0x200003f8
    5960:	20000be8 	.word	0x20000be8
    5964:	20001ea0 	.word	0x20001ea0
    5968:	000058bd 	.word	0x000058bd

0000596c <bg_thread_main>:
{
    596c:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
    596e:	4b0a      	ldr	r3, [pc, #40]	; (5998 <bg_thread_main+0x2c>)
    5970:	2201      	movs	r2, #1
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    5972:	2002      	movs	r0, #2
	z_sys_post_kernel = true;
    5974:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    5976:	f7ff ff23 	bl	57c0 <z_sys_init_run_level>
	boot_banner();
    597a:	f002 ff53 	bl	8824 <boot_banner>
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    597e:	2003      	movs	r0, #3
    5980:	f7ff ff1e 	bl	57c0 <z_sys_init_run_level>
	z_init_static_threads();
    5984:	f001 fff6 	bl	7974 <z_init_static_threads>
	main();
    5988:	f7fb fcc6 	bl	1318 <main>
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    598c:	4a03      	ldr	r2, [pc, #12]	; (599c <bg_thread_main+0x30>)
    598e:	7b13      	ldrb	r3, [r2, #12]
    5990:	f023 0301 	bic.w	r3, r3, #1
    5994:	7313      	strb	r3, [r2, #12]
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    5996:	bd08      	pop	{r3, pc}
    5998:	20000c63 	.word	0x20000c63
    599c:	20000478 	.word	0x20000478

000059a0 <z_bss_zero>:
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
    59a0:	4802      	ldr	r0, [pc, #8]	; (59ac <z_bss_zero+0xc>)
    59a2:	4a03      	ldr	r2, [pc, #12]	; (59b0 <z_bss_zero+0x10>)
    59a4:	2100      	movs	r1, #0
    59a6:	1a12      	subs	r2, r2, r0
    59a8:	f003 ba56 	b.w	8e58 <memset>
    59ac:	20000258 	.word	0x20000258
    59b0:	20000e20 	.word	0x20000e20

000059b4 <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    59b4:	b580      	push	{r7, lr}
 *
 * @return N/A
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
    59b6:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 5a90 <z_cstart+0xdc>
    59ba:	b0a6      	sub	sp, #152	; 0x98
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    59bc:	f388 8808 	msr	MSP, r8
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    59c0:	4d2d      	ldr	r5, [pc, #180]	; (5a78 <z_cstart+0xc4>)
#endif
#ifdef CONFIG_USERSPACE
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif

	_current_cpu->current = dummy_thread;
    59c2:	4e2e      	ldr	r6, [pc, #184]	; (5a7c <z_cstart+0xc8>)
    59c4:	696b      	ldr	r3, [r5, #20]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    59c6:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 5a94 <z_cstart+0xe0>
    59ca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    59ce:	2400      	movs	r4, #0
    59d0:	616b      	str	r3, [r5, #20]
    59d2:	23e0      	movs	r3, #224	; 0xe0
    59d4:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
    59d8:	77ec      	strb	r4, [r5, #31]
    59da:	762c      	strb	r4, [r5, #24]
    59dc:	766c      	strb	r4, [r5, #25]
    59de:	76ac      	strb	r4, [r5, #26]
    59e0:	f885 4020 	strb.w	r4, [r5, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    59e4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    59e6:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    59ea:	626b      	str	r3, [r5, #36]	; 0x24
    59ec:	f885 4023 	strb.w	r4, [r5, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    59f0:	f7fd f8b6 	bl	2b60 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    59f4:	f7fc fde2 	bl	25bc <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    59f8:	f04f 33ff 	mov.w	r3, #4294967295
    59fc:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    59fe:	62eb      	str	r3, [r5, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    5a00:	f7fd f9de 	bl	2dc0 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    5a04:	f7fd f914 	bl	2c30 <z_arm_configure_static_mpu_regions>
	dummy_thread->base.user_options = K_ESSENTIAL;
    5a08:	f240 1301 	movw	r3, #257	; 0x101
    5a0c:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	_current_cpu->current = dummy_thread;
    5a10:	ab06      	add	r3, sp, #24
    5a12:	60b3      	str	r3, [r6, #8]
	dummy_thread->stack_info.size = 0U;
    5a14:	e9cd 4420 	strd	r4, r4, [sp, #128]	; 0x80
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    5a18:	f003 fcdd 	bl	93d6 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    5a1c:	4620      	mov	r0, r4
    5a1e:	f7ff fecf 	bl	57c0 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    5a22:	2001      	movs	r0, #1
	_kernel.ready_q.cache = &z_main_thread;
    5a24:	4d16      	ldr	r5, [pc, #88]	; (5a80 <z_cstart+0xcc>)
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    5a26:	f7ff fecb 	bl	57c0 <z_sys_init_run_level>
	z_sched_init();
    5a2a:	f001 fb3f 	bl	70ac <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    5a2e:	4b15      	ldr	r3, [pc, #84]	; (5a84 <z_cstart+0xd0>)
    5a30:	9305      	str	r3, [sp, #20]
    5a32:	2301      	movs	r3, #1
    5a34:	4914      	ldr	r1, [pc, #80]	; (5a88 <z_cstart+0xd4>)
    5a36:	9400      	str	r4, [sp, #0]
    5a38:	e9cd 4303 	strd	r4, r3, [sp, #12]
    5a3c:	f44f 6280 	mov.w	r2, #1024	; 0x400
    5a40:	464b      	mov	r3, r9
    5a42:	e9cd 4401 	strd	r4, r4, [sp, #4]
    5a46:	4628      	mov	r0, r5
	_kernel.ready_q.cache = &z_main_thread;
    5a48:	61f5      	str	r5, [r6, #28]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    5a4a:	f001 fee1 	bl	7810 <z_setup_new_thread>
    5a4e:	7b6a      	ldrb	r2, [r5, #13]
    5a50:	f022 0204 	bic.w	r2, r2, #4
    5a54:	736a      	strb	r2, [r5, #13]
    5a56:	4607      	mov	r7, r0
	z_ready_thread(&z_main_thread);
    5a58:	4628      	mov	r0, r5
    5a5a:	f000 ff27 	bl	68ac <z_ready_thread>
		init_idle_thread(i);
    5a5e:	4620      	mov	r0, r4
    5a60:	f7ff ff58 	bl	5914 <init_idle_thread>
		_kernel.cpus[i].idle_thread = &z_idle_threads[i];
    5a64:	4b09      	ldr	r3, [pc, #36]	; (5a8c <z_cstart+0xd8>)
    5a66:	60f3      	str	r3, [r6, #12]
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    5a68:	464a      	mov	r2, r9
    5a6a:	4639      	mov	r1, r7
    5a6c:	4628      	mov	r0, r5
		_kernel.cpus[i].id = i;
    5a6e:	7534      	strb	r4, [r6, #20]
		_kernel.cpus[i].irq_stack =
    5a70:	f8c6 8004 	str.w	r8, [r6, #4]
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    5a74:	f7fc fedc 	bl	2830 <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    5a78:	e000ed00 	.word	0xe000ed00
    5a7c:	20000be8 	.word	0x20000be8
    5a80:	20000478 	.word	0x20000478
    5a84:	0000a674 	.word	0x0000a674
    5a88:	20001a80 	.word	0x20001a80
    5a8c:	200003f8 	.word	0x200003f8
    5a90:	20002820 	.word	0x20002820
    5a94:	0000596d 	.word	0x0000596d

00005a98 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return N/A
 */
static int init_mem_slab_module(const struct device *dev)
{
    5a98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    5a9c:	4d16      	ldr	r5, [pc, #88]	; (5af8 <init_mem_slab_module+0x60>)
    5a9e:	4c17      	ldr	r4, [pc, #92]	; (5afc <init_mem_slab_module+0x64>)
    5aa0:	4e17      	ldr	r6, [pc, #92]	; (5b00 <init_mem_slab_module+0x68>)
    5aa2:	46a8      	mov	r8, r5
    5aa4:	42ac      	cmp	r4, r5
    5aa6:	d90c      	bls.n	5ac2 <init_mem_slab_module+0x2a>
    5aa8:	4916      	ldr	r1, [pc, #88]	; (5b04 <init_mem_slab_module+0x6c>)
    5aaa:	4817      	ldr	r0, [pc, #92]	; (5b08 <init_mem_slab_module+0x70>)
    5aac:	233c      	movs	r3, #60	; 0x3c
    5aae:	4632      	mov	r2, r6
    5ab0:	f003 f97b 	bl	8daa <printk>
    5ab4:	4815      	ldr	r0, [pc, #84]	; (5b0c <init_mem_slab_module+0x74>)
    5ab6:	f003 f978 	bl	8daa <printk>
    5aba:	213c      	movs	r1, #60	; 0x3c
    5abc:	4630      	mov	r0, r6
    5abe:	f003 f89d 	bl	8bfc <assert_post_action>
    5ac2:	4544      	cmp	r4, r8
    5ac4:	d302      	bcc.n	5acc <init_mem_slab_module+0x34>
			goto out;
		}
		z_object_init(slab);
	}

out:
    5ac6:	2000      	movs	r0, #0
	return rc;
}
    5ac8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    5acc:	e9d4 2104 	ldrd	r2, r1, [r4, #16]
    5ad0:	ea41 0302 	orr.w	r3, r1, r2
    5ad4:	f013 0303 	ands.w	r3, r3, #3
    5ad8:	d10b      	bne.n	5af2 <init_mem_slab_module+0x5a>
	for (j = 0U; j < slab->num_blocks; j++) {
    5ada:	68e0      	ldr	r0, [r4, #12]
	slab->free_list = NULL;
    5adc:	61a3      	str	r3, [r4, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
    5ade:	4283      	cmp	r3, r0
    5ae0:	d101      	bne.n	5ae6 <init_mem_slab_module+0x4e>
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    5ae2:	3420      	adds	r4, #32
    5ae4:	e7de      	b.n	5aa4 <init_mem_slab_module+0xc>
		*(char **)p = slab->free_list;
    5ae6:	69a7      	ldr	r7, [r4, #24]
    5ae8:	600f      	str	r7, [r1, #0]
	for (j = 0U; j < slab->num_blocks; j++) {
    5aea:	3301      	adds	r3, #1
		slab->free_list = p;
    5aec:	61a1      	str	r1, [r4, #24]
		p += slab->block_size;
    5aee:	4411      	add	r1, r2
	for (j = 0U; j < slab->num_blocks; j++) {
    5af0:	e7f5      	b.n	5ade <init_mem_slab_module+0x46>
		return -EINVAL;
    5af2:	f06f 0015 	mvn.w	r0, #21
	return rc;
    5af6:	e7e7      	b.n	5ac8 <init_mem_slab_module+0x30>
    5af8:	20000208 	.word	0x20000208
    5afc:	20000208 	.word	0x20000208
    5b00:	0000a679 	.word	0x0000a679
    5b04:	0000a69e 	.word	0x0000a69e
    5b08:	00009c4f 	.word	0x00009c4f
    5b0c:	0000a6bb 	.word	0x0000a6bb

00005b10 <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    5b10:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    5b14:	4604      	mov	r4, r0
    5b16:	460e      	mov	r6, r1
    5b18:	4690      	mov	r8, r2
    5b1a:	4699      	mov	r9, r3
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
    5b1c:	f100 0508 	add.w	r5, r0, #8
    5b20:	f04f 0320 	mov.w	r3, #32
    5b24:	f3ef 8711 	mrs	r7, BASEPRI
    5b28:	f383 8812 	msr	BASEPRI_MAX, r3
    5b2c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5b30:	4628      	mov	r0, r5
    5b32:	f001 ffaf 	bl	7a94 <z_spin_lock_valid>
    5b36:	b968      	cbnz	r0, 5b54 <k_mem_slab_alloc+0x44>
    5b38:	4a24      	ldr	r2, [pc, #144]	; (5bcc <k_mem_slab_alloc+0xbc>)
    5b3a:	4925      	ldr	r1, [pc, #148]	; (5bd0 <k_mem_slab_alloc+0xc0>)
    5b3c:	4825      	ldr	r0, [pc, #148]	; (5bd4 <k_mem_slab_alloc+0xc4>)
    5b3e:	2381      	movs	r3, #129	; 0x81
    5b40:	f003 f933 	bl	8daa <printk>
    5b44:	4824      	ldr	r0, [pc, #144]	; (5bd8 <k_mem_slab_alloc+0xc8>)
    5b46:	4629      	mov	r1, r5
    5b48:	f003 f92f 	bl	8daa <printk>
    5b4c:	481f      	ldr	r0, [pc, #124]	; (5bcc <k_mem_slab_alloc+0xbc>)
    5b4e:	2181      	movs	r1, #129	; 0x81
    5b50:	f003 f854 	bl	8bfc <assert_post_action>
	z_spin_lock_set_owner(l);
    5b54:	4628      	mov	r0, r5
    5b56:	f001 ffbb 	bl	7ad0 <z_spin_lock_set_owner>
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
    5b5a:	69a3      	ldr	r3, [r4, #24]
    5b5c:	b1eb      	cbz	r3, 5b9a <k_mem_slab_alloc+0x8a>
		/* take a free block */
		*mem = slab->free_list;
    5b5e:	6033      	str	r3, [r6, #0]
		slab->free_list = *(char **)(slab->free_list);
    5b60:	681b      	ldr	r3, [r3, #0]
    5b62:	61a3      	str	r3, [r4, #24]
		slab->num_used++;
    5b64:	69e3      	ldr	r3, [r4, #28]
    5b66:	3301      	adds	r3, #1
    5b68:	61e3      	str	r3, [r4, #28]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
    5b6a:	2400      	movs	r4, #0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5b6c:	4628      	mov	r0, r5
    5b6e:	f001 ff9f 	bl	7ab0 <z_spin_unlock_valid>
    5b72:	b968      	cbnz	r0, 5b90 <k_mem_slab_alloc+0x80>
    5b74:	4a15      	ldr	r2, [pc, #84]	; (5bcc <k_mem_slab_alloc+0xbc>)
    5b76:	4919      	ldr	r1, [pc, #100]	; (5bdc <k_mem_slab_alloc+0xcc>)
    5b78:	4816      	ldr	r0, [pc, #88]	; (5bd4 <k_mem_slab_alloc+0xc4>)
    5b7a:	23ac      	movs	r3, #172	; 0xac
    5b7c:	f003 f915 	bl	8daa <printk>
    5b80:	4817      	ldr	r0, [pc, #92]	; (5be0 <k_mem_slab_alloc+0xd0>)
    5b82:	4629      	mov	r1, r5
    5b84:	f003 f911 	bl	8daa <printk>
    5b88:	4810      	ldr	r0, [pc, #64]	; (5bcc <k_mem_slab_alloc+0xbc>)
    5b8a:	21ac      	movs	r1, #172	; 0xac
    5b8c:	f003 f836 	bl	8bfc <assert_post_action>
	__asm__ volatile(
    5b90:	f387 8811 	msr	BASEPRI, r7
    5b94:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
    5b98:	e013      	b.n	5bc2 <k_mem_slab_alloc+0xb2>
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
    5b9a:	ea58 0209 	orrs.w	r2, r8, r9
    5b9e:	d103      	bne.n	5ba8 <k_mem_slab_alloc+0x98>
		*mem = NULL;
    5ba0:	6033      	str	r3, [r6, #0]
		result = -ENOMEM;
    5ba2:	f06f 040b 	mvn.w	r4, #11
    5ba6:	e7e1      	b.n	5b6c <k_mem_slab_alloc+0x5c>
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
    5ba8:	4622      	mov	r2, r4
    5baa:	e9cd 8900 	strd	r8, r9, [sp]
    5bae:	4639      	mov	r1, r7
    5bb0:	4628      	mov	r0, r5
    5bb2:	f001 f82d 	bl	6c10 <z_pend_curr>
		if (result == 0) {
    5bb6:	4604      	mov	r4, r0
    5bb8:	b918      	cbnz	r0, 5bc2 <k_mem_slab_alloc+0xb2>
			*mem = _current->base.swap_data;
    5bba:	4b0a      	ldr	r3, [pc, #40]	; (5be4 <k_mem_slab_alloc+0xd4>)
    5bbc:	689b      	ldr	r3, [r3, #8]
    5bbe:	695b      	ldr	r3, [r3, #20]
    5bc0:	6033      	str	r3, [r6, #0]
}
    5bc2:	4620      	mov	r0, r4
    5bc4:	b003      	add	sp, #12
    5bc6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    5bca:	bf00      	nop
    5bcc:	00009d62 	.word	0x00009d62
    5bd0:	00009db4 	.word	0x00009db4
    5bd4:	00009c4f 	.word	0x00009c4f
    5bd8:	00009dc9 	.word	0x00009dc9
    5bdc:	00009d88 	.word	0x00009d88
    5be0:	00009d9f 	.word	0x00009d9f
    5be4:	20000be8 	.word	0x20000be8

00005be8 <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    5be8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5bec:	4604      	mov	r4, r0
    5bee:	460e      	mov	r6, r1
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
    5bf0:	f100 0508 	add.w	r5, r0, #8
	__asm__ volatile(
    5bf4:	f04f 0320 	mov.w	r3, #32
    5bf8:	f3ef 8711 	mrs	r7, BASEPRI
    5bfc:	f383 8812 	msr	BASEPRI_MAX, r3
    5c00:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5c04:	4628      	mov	r0, r5
    5c06:	f001 ff45 	bl	7a94 <z_spin_lock_valid>
    5c0a:	b968      	cbnz	r0, 5c28 <k_mem_slab_free+0x40>
    5c0c:	4a22      	ldr	r2, [pc, #136]	; (5c98 <k_mem_slab_free+0xb0>)
    5c0e:	4923      	ldr	r1, [pc, #140]	; (5c9c <k_mem_slab_free+0xb4>)
    5c10:	4823      	ldr	r0, [pc, #140]	; (5ca0 <k_mem_slab_free+0xb8>)
    5c12:	2381      	movs	r3, #129	; 0x81
    5c14:	f003 f8c9 	bl	8daa <printk>
    5c18:	4822      	ldr	r0, [pc, #136]	; (5ca4 <k_mem_slab_free+0xbc>)
    5c1a:	4629      	mov	r1, r5
    5c1c:	f003 f8c5 	bl	8daa <printk>
    5c20:	481d      	ldr	r0, [pc, #116]	; (5c98 <k_mem_slab_free+0xb0>)
    5c22:	2181      	movs	r1, #129	; 0x81
    5c24:	f002 ffea 	bl	8bfc <assert_post_action>
	z_spin_lock_set_owner(l);
    5c28:	4628      	mov	r0, r5
    5c2a:	f001 ff51 	bl	7ad0 <z_spin_lock_set_owner>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
    5c2e:	f8d4 8018 	ldr.w	r8, [r4, #24]
    5c32:	f1b8 0f00 	cmp.w	r8, #0
    5c36:	d10f      	bne.n	5c58 <k_mem_slab_free+0x70>
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    5c38:	4620      	mov	r0, r4
    5c3a:	f001 f9e7 	bl	700c <z_unpend_first_thread>

		if (pending_thread != NULL) {
    5c3e:	b158      	cbz	r0, 5c58 <k_mem_slab_free+0x70>
			SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    5c40:	6832      	ldr	r2, [r6, #0]
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    5c42:	6142      	str	r2, [r0, #20]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    5c44:	f8c0 807c 	str.w	r8, [r0, #124]	; 0x7c
			z_ready_thread(pending_thread);
    5c48:	f000 fe30 	bl	68ac <z_ready_thread>
			z_reschedule(&slab->lock, key);
    5c4c:	4639      	mov	r1, r7
    5c4e:	4628      	mov	r0, r5
	slab->num_used--;

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
    5c50:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
			z_reschedule(&slab->lock, key);
    5c54:	f000 bb8a 	b.w	636c <z_reschedule>
	**(char ***) mem = slab->free_list;
    5c58:	6833      	ldr	r3, [r6, #0]
    5c5a:	69a2      	ldr	r2, [r4, #24]
    5c5c:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
    5c5e:	6833      	ldr	r3, [r6, #0]
    5c60:	61a3      	str	r3, [r4, #24]
	slab->num_used--;
    5c62:	69e3      	ldr	r3, [r4, #28]
    5c64:	3b01      	subs	r3, #1
    5c66:	61e3      	str	r3, [r4, #28]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5c68:	4628      	mov	r0, r5
    5c6a:	f001 ff21 	bl	7ab0 <z_spin_unlock_valid>
    5c6e:	b968      	cbnz	r0, 5c8c <k_mem_slab_free+0xa4>
    5c70:	4a09      	ldr	r2, [pc, #36]	; (5c98 <k_mem_slab_free+0xb0>)
    5c72:	490d      	ldr	r1, [pc, #52]	; (5ca8 <k_mem_slab_free+0xc0>)
    5c74:	480a      	ldr	r0, [pc, #40]	; (5ca0 <k_mem_slab_free+0xb8>)
    5c76:	23ac      	movs	r3, #172	; 0xac
    5c78:	f003 f897 	bl	8daa <printk>
    5c7c:	480b      	ldr	r0, [pc, #44]	; (5cac <k_mem_slab_free+0xc4>)
    5c7e:	4629      	mov	r1, r5
    5c80:	f003 f893 	bl	8daa <printk>
    5c84:	4804      	ldr	r0, [pc, #16]	; (5c98 <k_mem_slab_free+0xb0>)
    5c86:	21ac      	movs	r1, #172	; 0xac
    5c88:	f002 ffb8 	bl	8bfc <assert_post_action>
	__asm__ volatile(
    5c8c:	f387 8811 	msr	BASEPRI, r7
    5c90:	f3bf 8f6f 	isb	sy
}
    5c94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    5c98:	00009d62 	.word	0x00009d62
    5c9c:	00009db4 	.word	0x00009db4
    5ca0:	00009c4f 	.word	0x00009c4f
    5ca4:	00009dc9 	.word	0x00009dc9
    5ca8:	00009d88 	.word	0x00009d88
    5cac:	00009d9f 	.word	0x00009d9f

00005cb0 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    5cb0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    5cb4:	4604      	mov	r4, r0
    5cb6:	4616      	mov	r6, r2
    5cb8:	461f      	mov	r7, r3
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    5cba:	f3ef 8305 	mrs	r3, IPSR
	int new_prio;
	k_spinlock_key_t key;
	bool resched = false;

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");
    5cbe:	b163      	cbz	r3, 5cda <z_impl_k_mutex_lock+0x2a>
    5cc0:	4970      	ldr	r1, [pc, #448]	; (5e84 <z_impl_k_mutex_lock+0x1d4>)
    5cc2:	4a71      	ldr	r2, [pc, #452]	; (5e88 <z_impl_k_mutex_lock+0x1d8>)
    5cc4:	4871      	ldr	r0, [pc, #452]	; (5e8c <z_impl_k_mutex_lock+0x1dc>)
    5cc6:	2365      	movs	r3, #101	; 0x65
    5cc8:	f003 f86f 	bl	8daa <printk>
    5ccc:	4870      	ldr	r0, [pc, #448]	; (5e90 <z_impl_k_mutex_lock+0x1e0>)
    5cce:	f003 f86c 	bl	8daa <printk>
    5cd2:	486d      	ldr	r0, [pc, #436]	; (5e88 <z_impl_k_mutex_lock+0x1d8>)
    5cd4:	2165      	movs	r1, #101	; 0x65
    5cd6:	f002 ff91 	bl	8bfc <assert_post_action>
	__asm__ volatile(
    5cda:	f04f 0320 	mov.w	r3, #32
    5cde:	f3ef 8811 	mrs	r8, BASEPRI
    5ce2:	f383 8812 	msr	BASEPRI_MAX, r3
    5ce6:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5cea:	486a      	ldr	r0, [pc, #424]	; (5e94 <z_impl_k_mutex_lock+0x1e4>)
    5cec:	f001 fed2 	bl	7a94 <z_spin_lock_valid>
    5cf0:	b968      	cbnz	r0, 5d0e <z_impl_k_mutex_lock+0x5e>
    5cf2:	4a69      	ldr	r2, [pc, #420]	; (5e98 <z_impl_k_mutex_lock+0x1e8>)
    5cf4:	4969      	ldr	r1, [pc, #420]	; (5e9c <z_impl_k_mutex_lock+0x1ec>)
    5cf6:	4865      	ldr	r0, [pc, #404]	; (5e8c <z_impl_k_mutex_lock+0x1dc>)
    5cf8:	2381      	movs	r3, #129	; 0x81
    5cfa:	f003 f856 	bl	8daa <printk>
    5cfe:	4965      	ldr	r1, [pc, #404]	; (5e94 <z_impl_k_mutex_lock+0x1e4>)
    5d00:	4867      	ldr	r0, [pc, #412]	; (5ea0 <z_impl_k_mutex_lock+0x1f0>)
    5d02:	f003 f852 	bl	8daa <printk>
    5d06:	4864      	ldr	r0, [pc, #400]	; (5e98 <z_impl_k_mutex_lock+0x1e8>)
    5d08:	2181      	movs	r1, #129	; 0x81
    5d0a:	f002 ff77 	bl	8bfc <assert_post_action>
	z_spin_lock_set_owner(l);
    5d0e:	4861      	ldr	r0, [pc, #388]	; (5e94 <z_impl_k_mutex_lock+0x1e4>)
    5d10:	f001 fede 	bl	7ad0 <z_spin_lock_set_owner>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    5d14:	68e3      	ldr	r3, [r4, #12]
    5d16:	4a63      	ldr	r2, [pc, #396]	; (5ea4 <z_impl_k_mutex_lock+0x1f4>)
    5d18:	b1fb      	cbz	r3, 5d5a <z_impl_k_mutex_lock+0xaa>
    5d1a:	68a0      	ldr	r0, [r4, #8]
    5d1c:	6891      	ldr	r1, [r2, #8]
    5d1e:	4288      	cmp	r0, r1
    5d20:	d03d      	beq.n	5d9e <z_impl_k_mutex_lock+0xee>
		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
	}

	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    5d22:	ea56 0307 	orrs.w	r3, r6, r7
    5d26:	d13c      	bne.n	5da2 <z_impl_k_mutex_lock+0xf2>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5d28:	485a      	ldr	r0, [pc, #360]	; (5e94 <z_impl_k_mutex_lock+0x1e4>)
    5d2a:	f001 fec1 	bl	7ab0 <z_spin_unlock_valid>
    5d2e:	b968      	cbnz	r0, 5d4c <z_impl_k_mutex_lock+0x9c>
    5d30:	4a59      	ldr	r2, [pc, #356]	; (5e98 <z_impl_k_mutex_lock+0x1e8>)
    5d32:	495d      	ldr	r1, [pc, #372]	; (5ea8 <z_impl_k_mutex_lock+0x1f8>)
    5d34:	4855      	ldr	r0, [pc, #340]	; (5e8c <z_impl_k_mutex_lock+0x1dc>)
    5d36:	23ac      	movs	r3, #172	; 0xac
    5d38:	f003 f837 	bl	8daa <printk>
    5d3c:	4955      	ldr	r1, [pc, #340]	; (5e94 <z_impl_k_mutex_lock+0x1e4>)
    5d3e:	485b      	ldr	r0, [pc, #364]	; (5eac <z_impl_k_mutex_lock+0x1fc>)
    5d40:	f003 f833 	bl	8daa <printk>
    5d44:	4854      	ldr	r0, [pc, #336]	; (5e98 <z_impl_k_mutex_lock+0x1e8>)
    5d46:	21ac      	movs	r1, #172	; 0xac
    5d48:	f002 ff58 	bl	8bfc <assert_post_action>
	__asm__ volatile(
    5d4c:	f388 8811 	msr	BASEPRI, r8
    5d50:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EBUSY);

		return -EBUSY;
    5d54:	f06f 000f 	mvn.w	r0, #15
    5d58:	e01e      	b.n	5d98 <z_impl_k_mutex_lock+0xe8>
					_current->base.prio :
    5d5a:	6891      	ldr	r1, [r2, #8]
    5d5c:	f991 100e 	ldrsb.w	r1, [r1, #14]
    5d60:	484c      	ldr	r0, [pc, #304]	; (5e94 <z_impl_k_mutex_lock+0x1e4>)
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    5d62:	6121      	str	r1, [r4, #16]
		mutex->lock_count++;
    5d64:	3301      	adds	r3, #1
    5d66:	60e3      	str	r3, [r4, #12]
		mutex->owner = _current;
    5d68:	6893      	ldr	r3, [r2, #8]
    5d6a:	60a3      	str	r3, [r4, #8]
    5d6c:	f001 fea0 	bl	7ab0 <z_spin_unlock_valid>
    5d70:	b968      	cbnz	r0, 5d8e <z_impl_k_mutex_lock+0xde>
    5d72:	4a49      	ldr	r2, [pc, #292]	; (5e98 <z_impl_k_mutex_lock+0x1e8>)
    5d74:	494c      	ldr	r1, [pc, #304]	; (5ea8 <z_impl_k_mutex_lock+0x1f8>)
    5d76:	4845      	ldr	r0, [pc, #276]	; (5e8c <z_impl_k_mutex_lock+0x1dc>)
    5d78:	23ac      	movs	r3, #172	; 0xac
    5d7a:	f003 f816 	bl	8daa <printk>
    5d7e:	4945      	ldr	r1, [pc, #276]	; (5e94 <z_impl_k_mutex_lock+0x1e4>)
    5d80:	484a      	ldr	r0, [pc, #296]	; (5eac <z_impl_k_mutex_lock+0x1fc>)
    5d82:	f003 f812 	bl	8daa <printk>
    5d86:	4844      	ldr	r0, [pc, #272]	; (5e98 <z_impl_k_mutex_lock+0x1e8>)
    5d88:	21ac      	movs	r1, #172	; 0xac
    5d8a:	f002 ff37 	bl	8bfc <assert_post_action>
    5d8e:	f388 8811 	msr	BASEPRI, r8
    5d92:	f3bf 8f6f 	isb	sy
		return 0;
    5d96:	2000      	movs	r0, #0
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
    5d98:	b002      	add	sp, #8
    5d9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					_current->base.prio :
    5d9e:	6921      	ldr	r1, [r4, #16]
    5da0:	e7de      	b.n	5d60 <z_impl_k_mutex_lock+0xb0>
	new_prio = new_prio_for_inheritance(_current->base.prio,
    5da2:	f991 100e 	ldrsb.w	r1, [r1, #14]
    5da6:	f990 300e 	ldrsb.w	r3, [r0, #14]
	thread->base.thread_state &= ~states;
}

static inline bool z_is_under_prio_ceiling(int prio)
{
	return prio >= CONFIG_PRIORITY_CEILING;
    5daa:	4299      	cmp	r1, r3
    5dac:	bfa8      	it	ge
    5dae:	4619      	movge	r1, r3
    5db0:	f06f 027e 	mvn.w	r2, #126	; 0x7e
    5db4:	4291      	cmp	r1, r2
    5db6:	bfb8      	it	lt
    5db8:	4611      	movlt	r1, r2
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    5dba:	428b      	cmp	r3, r1
    5dbc:	dd44      	ble.n	5e48 <z_impl_k_mutex_lock+0x198>
		return z_set_prio(mutex->owner, new_prio);
    5dbe:	f000 ff57 	bl	6c70 <z_set_prio>
    5dc2:	4605      	mov	r5, r0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    5dc4:	e9cd 6700 	strd	r6, r7, [sp]
    5dc8:	4832      	ldr	r0, [pc, #200]	; (5e94 <z_impl_k_mutex_lock+0x1e4>)
    5dca:	4622      	mov	r2, r4
    5dcc:	4641      	mov	r1, r8
    5dce:	f000 ff1f 	bl	6c10 <z_pend_curr>
	if (got_mutex == 0) {
    5dd2:	2800      	cmp	r0, #0
    5dd4:	d0e0      	beq.n	5d98 <z_impl_k_mutex_lock+0xe8>
	__asm__ volatile(
    5dd6:	f04f 0320 	mov.w	r3, #32
    5dda:	f3ef 8611 	mrs	r6, BASEPRI
    5dde:	f383 8812 	msr	BASEPRI_MAX, r3
    5de2:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5de6:	482b      	ldr	r0, [pc, #172]	; (5e94 <z_impl_k_mutex_lock+0x1e4>)
    5de8:	f001 fe54 	bl	7a94 <z_spin_lock_valid>
    5dec:	b968      	cbnz	r0, 5e0a <z_impl_k_mutex_lock+0x15a>
    5dee:	4a2a      	ldr	r2, [pc, #168]	; (5e98 <z_impl_k_mutex_lock+0x1e8>)
    5df0:	492a      	ldr	r1, [pc, #168]	; (5e9c <z_impl_k_mutex_lock+0x1ec>)
    5df2:	4826      	ldr	r0, [pc, #152]	; (5e8c <z_impl_k_mutex_lock+0x1dc>)
    5df4:	2381      	movs	r3, #129	; 0x81
    5df6:	f002 ffd8 	bl	8daa <printk>
    5dfa:	4926      	ldr	r1, [pc, #152]	; (5e94 <z_impl_k_mutex_lock+0x1e4>)
    5dfc:	4828      	ldr	r0, [pc, #160]	; (5ea0 <z_impl_k_mutex_lock+0x1f0>)
    5dfe:	f002 ffd4 	bl	8daa <printk>
    5e02:	4825      	ldr	r0, [pc, #148]	; (5e98 <z_impl_k_mutex_lock+0x1e8>)
    5e04:	2181      	movs	r1, #129	; 0x81
    5e06:	f002 fef9 	bl	8bfc <assert_post_action>
	z_spin_lock_set_owner(l);
    5e0a:	4822      	ldr	r0, [pc, #136]	; (5e94 <z_impl_k_mutex_lock+0x1e4>)
    5e0c:	f001 fe60 	bl	7ad0 <z_spin_lock_set_owner>
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    5e10:	6823      	ldr	r3, [r4, #0]
    5e12:	6921      	ldr	r1, [r4, #16]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5e14:	429c      	cmp	r4, r3
    5e16:	d00a      	beq.n	5e2e <z_impl_k_mutex_lock+0x17e>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    5e18:	b14b      	cbz	r3, 5e2e <z_impl_k_mutex_lock+0x17e>
    5e1a:	f993 300e 	ldrsb.w	r3, [r3, #14]
    5e1e:	4299      	cmp	r1, r3
    5e20:	bfa8      	it	ge
    5e22:	4619      	movge	r1, r3
    5e24:	f06f 037e 	mvn.w	r3, #126	; 0x7e
    5e28:	4299      	cmp	r1, r3
    5e2a:	bfb8      	it	lt
    5e2c:	4619      	movlt	r1, r3
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    5e2e:	68a0      	ldr	r0, [r4, #8]
	if (mutex->owner->base.prio != new_prio) {
    5e30:	f990 300e 	ldrsb.w	r3, [r0, #14]
    5e34:	4299      	cmp	r1, r3
    5e36:	d109      	bne.n	5e4c <z_impl_k_mutex_lock+0x19c>
	if (resched) {
    5e38:	b16d      	cbz	r5, 5e56 <z_impl_k_mutex_lock+0x1a6>
		z_reschedule(&lock, key);
    5e3a:	4816      	ldr	r0, [pc, #88]	; (5e94 <z_impl_k_mutex_lock+0x1e4>)
    5e3c:	4631      	mov	r1, r6
    5e3e:	f000 fa95 	bl	636c <z_reschedule>
	return -EAGAIN;
    5e42:	f06f 000a 	mvn.w	r0, #10
    5e46:	e7a7      	b.n	5d98 <z_impl_k_mutex_lock+0xe8>
	bool resched = false;
    5e48:	2500      	movs	r5, #0
    5e4a:	e7bb      	b.n	5dc4 <z_impl_k_mutex_lock+0x114>
		return z_set_prio(mutex->owner, new_prio);
    5e4c:	f000 ff10 	bl	6c70 <z_set_prio>
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    5e50:	2800      	cmp	r0, #0
    5e52:	d1f2      	bne.n	5e3a <z_impl_k_mutex_lock+0x18a>
    5e54:	e7f0      	b.n	5e38 <z_impl_k_mutex_lock+0x188>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5e56:	480f      	ldr	r0, [pc, #60]	; (5e94 <z_impl_k_mutex_lock+0x1e4>)
    5e58:	f001 fe2a 	bl	7ab0 <z_spin_unlock_valid>
    5e5c:	b968      	cbnz	r0, 5e7a <z_impl_k_mutex_lock+0x1ca>
    5e5e:	4a0e      	ldr	r2, [pc, #56]	; (5e98 <z_impl_k_mutex_lock+0x1e8>)
    5e60:	4911      	ldr	r1, [pc, #68]	; (5ea8 <z_impl_k_mutex_lock+0x1f8>)
    5e62:	480a      	ldr	r0, [pc, #40]	; (5e8c <z_impl_k_mutex_lock+0x1dc>)
    5e64:	23ac      	movs	r3, #172	; 0xac
    5e66:	f002 ffa0 	bl	8daa <printk>
    5e6a:	490a      	ldr	r1, [pc, #40]	; (5e94 <z_impl_k_mutex_lock+0x1e4>)
    5e6c:	480f      	ldr	r0, [pc, #60]	; (5eac <z_impl_k_mutex_lock+0x1fc>)
    5e6e:	f002 ff9c 	bl	8daa <printk>
    5e72:	4809      	ldr	r0, [pc, #36]	; (5e98 <z_impl_k_mutex_lock+0x1e8>)
    5e74:	21ac      	movs	r1, #172	; 0xac
    5e76:	f002 fec1 	bl	8bfc <assert_post_action>
	__asm__ volatile(
    5e7a:	f386 8811 	msr	BASEPRI, r6
    5e7e:	f3bf 8f6f 	isb	sy
    5e82:	e7de      	b.n	5e42 <z_impl_k_mutex_lock+0x192>
    5e84:	0000a6fc 	.word	0x0000a6fc
    5e88:	0000a6da 	.word	0x0000a6da
    5e8c:	00009c4f 	.word	0x00009c4f
    5e90:	0000a70e 	.word	0x0000a70e
    5e94:	20000c10 	.word	0x20000c10
    5e98:	00009d62 	.word	0x00009d62
    5e9c:	00009db4 	.word	0x00009db4
    5ea0:	00009dc9 	.word	0x00009dc9
    5ea4:	20000be8 	.word	0x20000be8
    5ea8:	00009d88 	.word	0x00009d88
    5eac:	00009d9f 	.word	0x00009d9f

00005eb0 <z_impl_k_mutex_unlock>:
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

int z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
    5eb0:	b538      	push	{r3, r4, r5, lr}
    5eb2:	4604      	mov	r4, r0
    5eb4:	f3ef 8305 	mrs	r3, IPSR
	struct k_thread *new_owner;

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");
    5eb8:	b163      	cbz	r3, 5ed4 <z_impl_k_mutex_unlock+0x24>
    5eba:	4952      	ldr	r1, [pc, #328]	; (6004 <z_impl_k_mutex_unlock+0x154>)
    5ebc:	4a52      	ldr	r2, [pc, #328]	; (6008 <z_impl_k_mutex_unlock+0x158>)
    5ebe:	4853      	ldr	r0, [pc, #332]	; (600c <z_impl_k_mutex_unlock+0x15c>)
    5ec0:	23c7      	movs	r3, #199	; 0xc7
    5ec2:	f002 ff72 	bl	8daa <printk>
    5ec6:	4852      	ldr	r0, [pc, #328]	; (6010 <z_impl_k_mutex_unlock+0x160>)
    5ec8:	f002 ff6f 	bl	8daa <printk>
    5ecc:	484e      	ldr	r0, [pc, #312]	; (6008 <z_impl_k_mutex_unlock+0x158>)
    5ece:	21c7      	movs	r1, #199	; 0xc7
    5ed0:	f002 fe94 	bl	8bfc <assert_post_action>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
    5ed4:	68a3      	ldr	r3, [r4, #8]
    5ed6:	2b00      	cmp	r3, #0
    5ed8:	f000 808d 	beq.w	5ff6 <z_impl_k_mutex_unlock+0x146>
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    5edc:	4d4d      	ldr	r5, [pc, #308]	; (6014 <z_impl_k_mutex_unlock+0x164>)
    5ede:	68aa      	ldr	r2, [r5, #8]
    5ee0:	4293      	cmp	r3, r2
    5ee2:	f040 808b 	bne.w	5ffc <z_impl_k_mutex_unlock+0x14c>
	 * Attempt to unlock a mutex which is unlocked. mutex->lock_count
	 * cannot be zero if the current thread is equal to mutex->owner,
	 * therefore no underflow check is required. Use assert to catch
	 * undefined behavior.
	 */
	__ASSERT_NO_MSG(mutex->lock_count > 0U);
    5ee6:	68e3      	ldr	r3, [r4, #12]
    5ee8:	b94b      	cbnz	r3, 5efe <z_impl_k_mutex_unlock+0x4e>
    5eea:	494b      	ldr	r1, [pc, #300]	; (6018 <z_impl_k_mutex_unlock+0x168>)
    5eec:	4847      	ldr	r0, [pc, #284]	; (600c <z_impl_k_mutex_unlock+0x15c>)
    5eee:	4a46      	ldr	r2, [pc, #280]	; (6008 <z_impl_k_mutex_unlock+0x158>)
    5ef0:	23df      	movs	r3, #223	; 0xdf
    5ef2:	f002 ff5a 	bl	8daa <printk>
    5ef6:	4844      	ldr	r0, [pc, #272]	; (6008 <z_impl_k_mutex_unlock+0x158>)
    5ef8:	21df      	movs	r1, #223	; 0xdf
    5efa:	f002 fe7f 	bl	8bfc <assert_post_action>
    5efe:	f3ef 8305 	mrs	r3, IPSR
	}
}

static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
    5f02:	b163      	cbz	r3, 5f1e <z_impl_k_mutex_unlock+0x6e>
    5f04:	493f      	ldr	r1, [pc, #252]	; (6004 <z_impl_k_mutex_unlock+0x154>)
    5f06:	4a45      	ldr	r2, [pc, #276]	; (601c <z_impl_k_mutex_unlock+0x16c>)
    5f08:	4840      	ldr	r0, [pc, #256]	; (600c <z_impl_k_mutex_unlock+0x15c>)
    5f0a:	23fd      	movs	r3, #253	; 0xfd
    5f0c:	f002 ff4d 	bl	8daa <printk>
    5f10:	4843      	ldr	r0, [pc, #268]	; (6020 <z_impl_k_mutex_unlock+0x170>)
    5f12:	f002 ff4a 	bl	8daa <printk>
    5f16:	4841      	ldr	r0, [pc, #260]	; (601c <z_impl_k_mutex_unlock+0x16c>)
    5f18:	21fd      	movs	r1, #253	; 0xfd
    5f1a:	f002 fe6f 	bl	8bfc <assert_post_action>
	__ASSERT(_current->base.sched_locked != 1U, "");
    5f1e:	68ab      	ldr	r3, [r5, #8]
    5f20:	7bdb      	ldrb	r3, [r3, #15]
    5f22:	2b01      	cmp	r3, #1
    5f24:	d10c      	bne.n	5f40 <z_impl_k_mutex_unlock+0x90>
    5f26:	493f      	ldr	r1, [pc, #252]	; (6024 <z_impl_k_mutex_unlock+0x174>)
    5f28:	4a3c      	ldr	r2, [pc, #240]	; (601c <z_impl_k_mutex_unlock+0x16c>)
    5f2a:	4838      	ldr	r0, [pc, #224]	; (600c <z_impl_k_mutex_unlock+0x15c>)
    5f2c:	23fe      	movs	r3, #254	; 0xfe
    5f2e:	f002 ff3c 	bl	8daa <printk>
    5f32:	483b      	ldr	r0, [pc, #236]	; (6020 <z_impl_k_mutex_unlock+0x170>)
    5f34:	f002 ff39 	bl	8daa <printk>
    5f38:	4838      	ldr	r0, [pc, #224]	; (601c <z_impl_k_mutex_unlock+0x16c>)
    5f3a:	21fe      	movs	r1, #254	; 0xfe
    5f3c:	f002 fe5e 	bl	8bfc <assert_post_action>

	--_current->base.sched_locked;
    5f40:	68aa      	ldr	r2, [r5, #8]
    5f42:	7bd3      	ldrb	r3, [r2, #15]
    5f44:	3b01      	subs	r3, #1
    5f46:	73d3      	strb	r3, [r2, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
    5f48:	68e3      	ldr	r3, [r4, #12]
    5f4a:	2b01      	cmp	r3, #1
    5f4c:	d905      	bls.n	5f5a <z_impl_k_mutex_unlock+0xaa>
		mutex->lock_count--;
    5f4e:	3b01      	subs	r3, #1
    5f50:	60e3      	str	r3, [r4, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	k_sched_unlock();
    5f52:	f000 ff93 	bl	6e7c <k_sched_unlock>

	return 0;
    5f56:	2000      	movs	r0, #0
}
    5f58:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    5f5a:	f04f 0320 	mov.w	r3, #32
    5f5e:	f3ef 8511 	mrs	r5, BASEPRI
    5f62:	f383 8812 	msr	BASEPRI_MAX, r3
    5f66:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5f6a:	482f      	ldr	r0, [pc, #188]	; (6028 <z_impl_k_mutex_unlock+0x178>)
    5f6c:	f001 fd92 	bl	7a94 <z_spin_lock_valid>
    5f70:	b968      	cbnz	r0, 5f8e <z_impl_k_mutex_unlock+0xde>
    5f72:	4a2e      	ldr	r2, [pc, #184]	; (602c <z_impl_k_mutex_unlock+0x17c>)
    5f74:	492e      	ldr	r1, [pc, #184]	; (6030 <z_impl_k_mutex_unlock+0x180>)
    5f76:	4825      	ldr	r0, [pc, #148]	; (600c <z_impl_k_mutex_unlock+0x15c>)
    5f78:	2381      	movs	r3, #129	; 0x81
    5f7a:	f002 ff16 	bl	8daa <printk>
    5f7e:	492a      	ldr	r1, [pc, #168]	; (6028 <z_impl_k_mutex_unlock+0x178>)
    5f80:	482c      	ldr	r0, [pc, #176]	; (6034 <z_impl_k_mutex_unlock+0x184>)
    5f82:	f002 ff12 	bl	8daa <printk>
    5f86:	4829      	ldr	r0, [pc, #164]	; (602c <z_impl_k_mutex_unlock+0x17c>)
    5f88:	2181      	movs	r1, #129	; 0x81
    5f8a:	f002 fe37 	bl	8bfc <assert_post_action>
	z_spin_lock_set_owner(l);
    5f8e:	4826      	ldr	r0, [pc, #152]	; (6028 <z_impl_k_mutex_unlock+0x178>)
    5f90:	f001 fd9e 	bl	7ad0 <z_spin_lock_set_owner>
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    5f94:	68a0      	ldr	r0, [r4, #8]
    5f96:	6921      	ldr	r1, [r4, #16]
	if (mutex->owner->base.prio != new_prio) {
    5f98:	f990 300e 	ldrsb.w	r3, [r0, #14]
    5f9c:	4299      	cmp	r1, r3
    5f9e:	d001      	beq.n	5fa4 <z_impl_k_mutex_unlock+0xf4>
		return z_set_prio(mutex->owner, new_prio);
    5fa0:	f000 fe66 	bl	6c70 <z_set_prio>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    5fa4:	4620      	mov	r0, r4
    5fa6:	f001 f831 	bl	700c <z_unpend_first_thread>
	mutex->owner = new_owner;
    5faa:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    5fac:	b158      	cbz	r0, 5fc6 <z_impl_k_mutex_unlock+0x116>
		mutex->owner_orig_prio = new_owner->base.prio;
    5fae:	f990 200e 	ldrsb.w	r2, [r0, #14]
    5fb2:	6122      	str	r2, [r4, #16]
    5fb4:	2200      	movs	r2, #0
    5fb6:	67c2      	str	r2, [r0, #124]	; 0x7c
		z_ready_thread(new_owner);
    5fb8:	f000 fc78 	bl	68ac <z_ready_thread>
		z_reschedule(&lock, key);
    5fbc:	481a      	ldr	r0, [pc, #104]	; (6028 <z_impl_k_mutex_unlock+0x178>)
    5fbe:	4629      	mov	r1, r5
    5fc0:	f000 f9d4 	bl	636c <z_reschedule>
    5fc4:	e7c5      	b.n	5f52 <z_impl_k_mutex_unlock+0xa2>
		mutex->lock_count = 0U;
    5fc6:	60e0      	str	r0, [r4, #12]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5fc8:	4817      	ldr	r0, [pc, #92]	; (6028 <z_impl_k_mutex_unlock+0x178>)
    5fca:	f001 fd71 	bl	7ab0 <z_spin_unlock_valid>
    5fce:	b968      	cbnz	r0, 5fec <z_impl_k_mutex_unlock+0x13c>
    5fd0:	4a16      	ldr	r2, [pc, #88]	; (602c <z_impl_k_mutex_unlock+0x17c>)
    5fd2:	4919      	ldr	r1, [pc, #100]	; (6038 <z_impl_k_mutex_unlock+0x188>)
    5fd4:	480d      	ldr	r0, [pc, #52]	; (600c <z_impl_k_mutex_unlock+0x15c>)
    5fd6:	23ac      	movs	r3, #172	; 0xac
    5fd8:	f002 fee7 	bl	8daa <printk>
    5fdc:	4912      	ldr	r1, [pc, #72]	; (6028 <z_impl_k_mutex_unlock+0x178>)
    5fde:	4817      	ldr	r0, [pc, #92]	; (603c <z_impl_k_mutex_unlock+0x18c>)
    5fe0:	f002 fee3 	bl	8daa <printk>
    5fe4:	4811      	ldr	r0, [pc, #68]	; (602c <z_impl_k_mutex_unlock+0x17c>)
    5fe6:	21ac      	movs	r1, #172	; 0xac
    5fe8:	f002 fe08 	bl	8bfc <assert_post_action>
	__asm__ volatile(
    5fec:	f385 8811 	msr	BASEPRI, r5
    5ff0:	f3bf 8f6f 	isb	sy
    5ff4:	e7ad      	b.n	5f52 <z_impl_k_mutex_unlock+0xa2>
		return -EINVAL;
    5ff6:	f06f 0015 	mvn.w	r0, #21
    5ffa:	e7ad      	b.n	5f58 <z_impl_k_mutex_unlock+0xa8>
		return -EPERM;
    5ffc:	f04f 30ff 	mov.w	r0, #4294967295
    6000:	e7aa      	b.n	5f58 <z_impl_k_mutex_unlock+0xa8>
    6002:	bf00      	nop
    6004:	0000a6fc 	.word	0x0000a6fc
    6008:	0000a6da 	.word	0x0000a6da
    600c:	00009c4f 	.word	0x00009c4f
    6010:	0000a70e 	.word	0x0000a70e
    6014:	20000be8 	.word	0x20000be8
    6018:	0000a733 	.word	0x0000a733
    601c:	0000a74a 	.word	0x0000a74a
    6020:	0000a775 	.word	0x0000a775
    6024:	0000a778 	.word	0x0000a778
    6028:	20000c10 	.word	0x20000c10
    602c:	00009d62 	.word	0x00009d62
    6030:	00009db4 	.word	0x00009db4
    6034:	00009dc9 	.word	0x00009dc9
    6038:	00009d88 	.word	0x00009d88
    603c:	00009d9f 	.word	0x00009d9f

00006040 <signal_poll_event>:
#include <syscalls/k_poll_mrsh.c>
#endif

/* must be called with interrupts locked */
static int signal_poll_event(struct k_poll_event *event, uint32_t state)
{
    6040:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	struct z_poller *poller = event->poller;
    6044:	6884      	ldr	r4, [r0, #8]
{
    6046:	4605      	mov	r5, r0
    6048:	460e      	mov	r6, r1
	int retcode = 0;

	if (poller != NULL) {
    604a:	b1d4      	cbz	r4, 6082 <signal_poll_event+0x42>
		if (poller->mode == MODE_POLL) {
    604c:	7863      	ldrb	r3, [r4, #1]
    604e:	2b01      	cmp	r3, #1
    6050:	d14b      	bne.n	60ea <signal_poll_event+0xaa>
	__ASSERT(thread != NULL, "poller should have a thread\n");
    6052:	f1b4 0760 	subs.w	r7, r4, #96	; 0x60
    6056:	d10e      	bne.n	6076 <signal_poll_event+0x36>
    6058:	4a30      	ldr	r2, [pc, #192]	; (611c <signal_poll_event+0xdc>)
    605a:	4931      	ldr	r1, [pc, #196]	; (6120 <signal_poll_event+0xe0>)
    605c:	4831      	ldr	r0, [pc, #196]	; (6124 <signal_poll_event+0xe4>)
    605e:	23f9      	movs	r3, #249	; 0xf9
    6060:	f002 fea3 	bl	8daa <printk>
    6064:	4830      	ldr	r0, [pc, #192]	; (6128 <signal_poll_event+0xe8>)
    6066:	f002 fea0 	bl	8daa <printk>
    606a:	482c      	ldr	r0, [pc, #176]	; (611c <signal_poll_event+0xdc>)
    606c:	21f9      	movs	r1, #249	; 0xf9
    606e:	f002 fdc5 	bl	8bfc <assert_post_action>
	if (!z_is_thread_pending(thread)) {
    6072:	7b7b      	ldrb	r3, [r7, #13]
    6074:	deff      	udf	#255	; 0xff
    6076:	f814 3c53 	ldrb.w	r3, [r4, #-83]
    607a:	f013 0302 	ands.w	r3, r3, #2
    607e:	d10a      	bne.n	6096 <signal_poll_event+0x56>
		} else {
			/* Poller is not poll or triggered mode. No action needed.*/
			;
		}

		poller->is_polling = false;
    6080:	7023      	strb	r3, [r4, #0]
	event->state |= state;
    6082:	68eb      	ldr	r3, [r5, #12]
    6084:	f3c3 3145 	ubfx	r1, r3, #13, #6
    6088:	430e      	orrs	r6, r1
	event->poller = NULL;
    608a:	2000      	movs	r0, #0
	event->state |= state;
    608c:	f366 3352 	bfi	r3, r6, #13, #6
	event->poller = NULL;
    6090:	60a8      	str	r0, [r5, #8]
	event->state |= state;
    6092:	60eb      	str	r3, [r5, #12]
			return retcode;
		}
	}

	set_event_ready(event, state);
	return retcode;
    6094:	e00d      	b.n	60b2 <signal_poll_event+0x72>
	if (z_is_thread_timeout_expired(thread)) {
    6096:	e954 230e 	ldrd	r2, r3, [r4, #-56]	; 0x38
    609a:	f04f 31ff 	mov.w	r1, #4294967295
    609e:	f06f 0001 	mvn.w	r0, #1
    60a2:	428b      	cmp	r3, r1
    60a4:	bf08      	it	eq
    60a6:	4282      	cmpeq	r2, r0
    60a8:	d105      	bne.n	60b6 <signal_poll_event+0x76>
		poller->is_polling = false;
    60aa:	2300      	movs	r3, #0
    60ac:	7023      	strb	r3, [r4, #0]
		return -EAGAIN;
    60ae:	f06f 000a 	mvn.w	r0, #10
}
    60b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	z_unpend_thread(thread);
    60b6:	4638      	mov	r0, r7
    60b8:	f000 fa54 	bl	6564 <z_unpend_thread>
	arch_thread_return_value_set(thread,
    60bc:	2e08      	cmp	r6, #8
    60be:	bf0c      	ite	eq
    60c0:	f06f 0303 	mvneq.w	r3, #3
    60c4:	2300      	movne	r3, #0
    60c6:	61e3      	str	r3, [r4, #28]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    60c8:	f814 3c53 	ldrb.w	r3, [r4, #-83]
    60cc:	06db      	lsls	r3, r3, #27
    60ce:	d104      	bne.n	60da <signal_poll_event+0x9a>
	if (!z_is_thread_ready(thread)) {
    60d0:	f854 8c48 	ldr.w	r8, [r4, #-72]
    60d4:	f1b8 0f00 	cmp.w	r8, #0
    60d8:	d001      	beq.n	60de <signal_poll_event+0x9e>
		poller->is_polling = false;
    60da:	2300      	movs	r3, #0
    60dc:	e7d0      	b.n	6080 <signal_poll_event+0x40>
	z_ready_thread(thread);
    60de:	4638      	mov	r0, r7
    60e0:	f000 fbe4 	bl	68ac <z_ready_thread>
		poller->is_polling = false;
    60e4:	f884 8000 	strb.w	r8, [r4]
		if (retcode < 0) {
    60e8:	e7cb      	b.n	6082 <signal_poll_event+0x42>
		} else if (poller->mode == MODE_TRIGGERED) {
    60ea:	2b02      	cmp	r3, #2
    60ec:	d1f5      	bne.n	60da <signal_poll_event+0x9a>
{
	struct z_poller *poller = event->poller;
	struct k_work_poll *twork =
		CONTAINER_OF(poller, struct k_work_poll, poller);

	if (poller->is_polling && twork->workq != NULL) {
    60ee:	7823      	ldrb	r3, [r4, #0]
    60f0:	2b00      	cmp	r3, #0
    60f2:	d0c6      	beq.n	6082 <signal_poll_event+0x42>
    60f4:	f854 7c04 	ldr.w	r7, [r4, #-4]
    60f8:	b177      	cbz	r7, 6118 <signal_poll_event+0xd8>
		struct k_work_q *work_q = twork->workq;

		z_abort_timeout(&twork->timeout);
    60fa:	f1a4 0914 	sub.w	r9, r4, #20
    60fe:	f104 0014 	add.w	r0, r4, #20
		twork->poll_result = 0;
    6102:	f04f 0800 	mov.w	r8, #0
		z_abort_timeout(&twork->timeout);
    6106:	f001 fe0f 	bl	7d28 <z_abort_timeout>
		twork->poll_result = 0;
    610a:	f8c4 802c 	str.w	r8, [r4, #44]	; 0x2c
		k_work_submit_to_queue(work_q, &twork->work);
    610e:	4649      	mov	r1, r9
    6110:	4638      	mov	r0, r7
    6112:	f002 fa97 	bl	8644 <k_work_submit_to_queue>
    6116:	e7e5      	b.n	60e4 <signal_poll_event+0xa4>
		poller->is_polling = false;
    6118:	7027      	strb	r7, [r4, #0]
		if (retcode < 0) {
    611a:	e7b2      	b.n	6082 <signal_poll_event+0x42>
    611c:	0000a7a9 	.word	0x0000a7a9
    6120:	0000a8a4 	.word	0x0000a8a4
    6124:	00009c4f 	.word	0x00009c4f
    6128:	0000a8ba 	.word	0x0000a8ba

0000612c <z_impl_k_poll_signal_raise>:
{
    612c:	b570      	push	{r4, r5, r6, lr}
    612e:	4604      	mov	r4, r0
    6130:	460d      	mov	r5, r1
	__asm__ volatile(
    6132:	f04f 0320 	mov.w	r3, #32
    6136:	f3ef 8611 	mrs	r6, BASEPRI
    613a:	f383 8812 	msr	BASEPRI_MAX, r3
    613e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6142:	4821      	ldr	r0, [pc, #132]	; (61c8 <z_impl_k_poll_signal_raise+0x9c>)
    6144:	f001 fca6 	bl	7a94 <z_spin_lock_valid>
    6148:	b968      	cbnz	r0, 6166 <z_impl_k_poll_signal_raise+0x3a>
    614a:	4a20      	ldr	r2, [pc, #128]	; (61cc <z_impl_k_poll_signal_raise+0xa0>)
    614c:	4920      	ldr	r1, [pc, #128]	; (61d0 <z_impl_k_poll_signal_raise+0xa4>)
    614e:	4821      	ldr	r0, [pc, #132]	; (61d4 <z_impl_k_poll_signal_raise+0xa8>)
    6150:	2381      	movs	r3, #129	; 0x81
    6152:	f002 fe2a 	bl	8daa <printk>
    6156:	491c      	ldr	r1, [pc, #112]	; (61c8 <z_impl_k_poll_signal_raise+0x9c>)
    6158:	481f      	ldr	r0, [pc, #124]	; (61d8 <z_impl_k_poll_signal_raise+0xac>)
    615a:	f002 fe26 	bl	8daa <printk>
    615e:	481b      	ldr	r0, [pc, #108]	; (61cc <z_impl_k_poll_signal_raise+0xa0>)
    6160:	2181      	movs	r1, #129	; 0x81
    6162:	f002 fd4b 	bl	8bfc <assert_post_action>
	z_spin_lock_set_owner(l);
    6166:	4818      	ldr	r0, [pc, #96]	; (61c8 <z_impl_k_poll_signal_raise+0x9c>)
    6168:	f001 fcb2 	bl	7ad0 <z_spin_lock_set_owner>
	return list->head == list;
    616c:	6820      	ldr	r0, [r4, #0]
	sig->result = result;
    616e:	60e5      	str	r5, [r4, #12]
	sig->signaled = 1U;
    6170:	2101      	movs	r1, #1

static inline sys_dnode_t *sys_dlist_get(sys_dlist_t *list)
{
	sys_dnode_t *node = NULL;

	if (!sys_dlist_is_empty(list)) {
    6172:	4284      	cmp	r4, r0
    6174:	60a1      	str	r1, [r4, #8]
    6176:	d117      	bne.n	61a8 <z_impl_k_poll_signal_raise+0x7c>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6178:	4813      	ldr	r0, [pc, #76]	; (61c8 <z_impl_k_poll_signal_raise+0x9c>)
    617a:	f001 fc99 	bl	7ab0 <z_spin_unlock_valid>
    617e:	b968      	cbnz	r0, 619c <z_impl_k_poll_signal_raise+0x70>
    6180:	4a12      	ldr	r2, [pc, #72]	; (61cc <z_impl_k_poll_signal_raise+0xa0>)
    6182:	4916      	ldr	r1, [pc, #88]	; (61dc <z_impl_k_poll_signal_raise+0xb0>)
    6184:	4813      	ldr	r0, [pc, #76]	; (61d4 <z_impl_k_poll_signal_raise+0xa8>)
    6186:	23ac      	movs	r3, #172	; 0xac
    6188:	f002 fe0f 	bl	8daa <printk>
    618c:	490e      	ldr	r1, [pc, #56]	; (61c8 <z_impl_k_poll_signal_raise+0x9c>)
    618e:	4814      	ldr	r0, [pc, #80]	; (61e0 <z_impl_k_poll_signal_raise+0xb4>)
    6190:	f002 fe0b 	bl	8daa <printk>
    6194:	480d      	ldr	r0, [pc, #52]	; (61cc <z_impl_k_poll_signal_raise+0xa0>)
    6196:	21ac      	movs	r1, #172	; 0xac
    6198:	f002 fd30 	bl	8bfc <assert_post_action>
	__asm__ volatile(
    619c:	f386 8811 	msr	BASEPRI, r6
    61a0:	f3bf 8f6f 	isb	sy
		return 0;
    61a4:	2400      	movs	r4, #0
    61a6:	e00d      	b.n	61c4 <z_impl_k_poll_signal_raise+0x98>
	sys_dnode_t *const next = node->next;
    61a8:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
    61ac:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    61ae:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    61b0:	2300      	movs	r3, #0
	node->prev = NULL;
    61b2:	e9c0 3300 	strd	r3, r3, [r0]
	int rc = signal_poll_event(poll_event, K_POLL_STATE_SIGNALED);
    61b6:	f7ff ff43 	bl	6040 <signal_poll_event>
	z_reschedule(&lock, key);
    61ba:	4631      	mov	r1, r6
	int rc = signal_poll_event(poll_event, K_POLL_STATE_SIGNALED);
    61bc:	4604      	mov	r4, r0
	z_reschedule(&lock, key);
    61be:	4802      	ldr	r0, [pc, #8]	; (61c8 <z_impl_k_poll_signal_raise+0x9c>)
    61c0:	f000 f8d4 	bl	636c <z_reschedule>
}
    61c4:	4620      	mov	r0, r4
    61c6:	bd70      	pop	{r4, r5, r6, pc}
    61c8:	20000c14 	.word	0x20000c14
    61cc:	00009d62 	.word	0x00009d62
    61d0:	00009db4 	.word	0x00009db4
    61d4:	00009c4f 	.word	0x00009c4f
    61d8:	00009dc9 	.word	0x00009dc9
    61dc:	00009d88 	.word	0x00009d88
    61e0:	00009d9f 	.word	0x00009d9f

000061e4 <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(void)
{
    61e4:	b510      	push	{r4, lr}
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time != 0) {
    61e6:	4c08      	ldr	r4, [pc, #32]	; (6208 <z_reset_time_slice+0x24>)
    61e8:	6823      	ldr	r3, [r4, #0]
    61ea:	b15b      	cbz	r3, 6204 <z_reset_time_slice+0x20>
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
    61ec:	f7fe f9e8 	bl	45c0 <sys_clock_elapsed>
    61f0:	4603      	mov	r3, r0
    61f2:	6820      	ldr	r0, [r4, #0]
    61f4:	4a05      	ldr	r2, [pc, #20]	; (620c <z_reset_time_slice+0x28>)
    61f6:	4403      	add	r3, r0
		z_set_timeout_expiry(slice_time, false);
	}
}
    61f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
    61fc:	6113      	str	r3, [r2, #16]
		z_set_timeout_expiry(slice_time, false);
    61fe:	2100      	movs	r1, #0
    6200:	f001 be28 	b.w	7e54 <z_set_timeout_expiry>
}
    6204:	bd10      	pop	{r4, pc}
    6206:	bf00      	nop
    6208:	20000c24 	.word	0x20000c24
    620c:	20000be8 	.word	0x20000be8

00006210 <k_sched_time_slice_set>:

void k_sched_time_slice_set(int32_t slice, int prio)
{
    6210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6212:	4604      	mov	r4, r0
    6214:	460d      	mov	r5, r1
	__asm__ volatile(
    6216:	f04f 0320 	mov.w	r3, #32
    621a:	f3ef 8611 	mrs	r6, BASEPRI
    621e:	f383 8812 	msr	BASEPRI_MAX, r3
    6222:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6226:	4823      	ldr	r0, [pc, #140]	; (62b4 <k_sched_time_slice_set+0xa4>)
    6228:	f001 fc34 	bl	7a94 <z_spin_lock_valid>
    622c:	b968      	cbnz	r0, 624a <k_sched_time_slice_set+0x3a>
    622e:	4a22      	ldr	r2, [pc, #136]	; (62b8 <k_sched_time_slice_set+0xa8>)
    6230:	4922      	ldr	r1, [pc, #136]	; (62bc <k_sched_time_slice_set+0xac>)
    6232:	4823      	ldr	r0, [pc, #140]	; (62c0 <k_sched_time_slice_set+0xb0>)
    6234:	2381      	movs	r3, #129	; 0x81
    6236:	f002 fdb8 	bl	8daa <printk>
    623a:	491e      	ldr	r1, [pc, #120]	; (62b4 <k_sched_time_slice_set+0xa4>)
    623c:	4821      	ldr	r0, [pc, #132]	; (62c4 <k_sched_time_slice_set+0xb4>)
    623e:	f002 fdb4 	bl	8daa <printk>
    6242:	481d      	ldr	r0, [pc, #116]	; (62b8 <k_sched_time_slice_set+0xa8>)
    6244:	2181      	movs	r1, #129	; 0x81
    6246:	f002 fcd9 	bl	8bfc <assert_post_action>
	z_spin_lock_set_owner(l);
    624a:	481a      	ldr	r0, [pc, #104]	; (62b4 <k_sched_time_slice_set+0xa4>)
    624c:	f001 fc40 	bl	7ad0 <z_spin_lock_set_owner>
	LOCKED(&sched_spinlock) {
		_current_cpu->slice_ticks = 0;
    6250:	4b1d      	ldr	r3, [pc, #116]	; (62c8 <k_sched_time_slice_set+0xb8>)
    6252:	2200      	movs	r2, #0
			return (uint32_t)((t * to_hz + off) / from_hz);
    6254:	f44f 4700 	mov.w	r7, #32768	; 0x8000
    6258:	f240 30e7 	movw	r0, #999	; 0x3e7
    625c:	2100      	movs	r1, #0
    625e:	611a      	str	r2, [r3, #16]
    6260:	fbe7 0104 	umlal	r0, r1, r7, r4
    6264:	2300      	movs	r3, #0
    6266:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    626a:	f7fa fd21 	bl	cb0 <__aeabi_uldivmod>
		slice_time = k_ms_to_ticks_ceil32(slice);
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
    626e:	2c00      	cmp	r4, #0
    6270:	4b16      	ldr	r3, [pc, #88]	; (62cc <k_sched_time_slice_set+0xbc>)
    6272:	dc1b      	bgt.n	62ac <k_sched_time_slice_set+0x9c>
			/* It's not possible to reliably set a 1-tick
			 * timeout if ticks aren't regular.
			 */
			slice_time = MAX(2, slice_time);
    6274:	6018      	str	r0, [r3, #0]
		}
		slice_max_prio = prio;
    6276:	4b16      	ldr	r3, [pc, #88]	; (62d0 <k_sched_time_slice_set+0xc0>)
    6278:	601d      	str	r5, [r3, #0]
		z_reset_time_slice();
    627a:	f7ff ffb3 	bl	61e4 <z_reset_time_slice>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    627e:	480d      	ldr	r0, [pc, #52]	; (62b4 <k_sched_time_slice_set+0xa4>)
    6280:	f001 fc16 	bl	7ab0 <z_spin_unlock_valid>
    6284:	b968      	cbnz	r0, 62a2 <k_sched_time_slice_set+0x92>
    6286:	4a0c      	ldr	r2, [pc, #48]	; (62b8 <k_sched_time_slice_set+0xa8>)
    6288:	4912      	ldr	r1, [pc, #72]	; (62d4 <k_sched_time_slice_set+0xc4>)
    628a:	480d      	ldr	r0, [pc, #52]	; (62c0 <k_sched_time_slice_set+0xb0>)
    628c:	23ac      	movs	r3, #172	; 0xac
    628e:	f002 fd8c 	bl	8daa <printk>
    6292:	4908      	ldr	r1, [pc, #32]	; (62b4 <k_sched_time_slice_set+0xa4>)
    6294:	4810      	ldr	r0, [pc, #64]	; (62d8 <k_sched_time_slice_set+0xc8>)
    6296:	f002 fd88 	bl	8daa <printk>
    629a:	4807      	ldr	r0, [pc, #28]	; (62b8 <k_sched_time_slice_set+0xa8>)
    629c:	21ac      	movs	r1, #172	; 0xac
    629e:	f002 fcad 	bl	8bfc <assert_post_action>
	__asm__ volatile(
    62a2:	f386 8811 	msr	BASEPRI, r6
    62a6:	f3bf 8f6f 	isb	sy
	}
}
    62aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			slice_time = MAX(2, slice_time);
    62ac:	2802      	cmp	r0, #2
    62ae:	bfb8      	it	lt
    62b0:	2002      	movlt	r0, #2
    62b2:	e7df      	b.n	6274 <k_sched_time_slice_set+0x64>
    62b4:	20000c1c 	.word	0x20000c1c
    62b8:	00009d62 	.word	0x00009d62
    62bc:	00009db4 	.word	0x00009db4
    62c0:	00009c4f 	.word	0x00009c4f
    62c4:	00009dc9 	.word	0x00009dc9
    62c8:	20000be8 	.word	0x20000be8
    62cc:	20000c24 	.word	0x20000c24
    62d0:	20000c20 	.word	0x20000c20
    62d4:	00009d88 	.word	0x00009d88
    62d8:	00009d9f 	.word	0x00009d9f

000062dc <z_unpend_thread_no_timeout>:
	z_mark_thread_as_not_pending(thread);
	thread->base.pended_on = NULL;
}

ALWAYS_INLINE void z_unpend_thread_no_timeout(struct k_thread *thread)
{
    62dc:	b538      	push	{r3, r4, r5, lr}
    62de:	4604      	mov	r4, r0
	__asm__ volatile(
    62e0:	f04f 0320 	mov.w	r3, #32
    62e4:	f3ef 8511 	mrs	r5, BASEPRI
    62e8:	f383 8812 	msr	BASEPRI_MAX, r3
    62ec:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    62f0:	4817      	ldr	r0, [pc, #92]	; (6350 <z_unpend_thread_no_timeout+0x74>)
    62f2:	f001 fbcf 	bl	7a94 <z_spin_lock_valid>
    62f6:	b968      	cbnz	r0, 6314 <z_unpend_thread_no_timeout+0x38>
    62f8:	4a16      	ldr	r2, [pc, #88]	; (6354 <z_unpend_thread_no_timeout+0x78>)
    62fa:	4917      	ldr	r1, [pc, #92]	; (6358 <z_unpend_thread_no_timeout+0x7c>)
    62fc:	4817      	ldr	r0, [pc, #92]	; (635c <z_unpend_thread_no_timeout+0x80>)
    62fe:	2381      	movs	r3, #129	; 0x81
    6300:	f002 fd53 	bl	8daa <printk>
    6304:	4912      	ldr	r1, [pc, #72]	; (6350 <z_unpend_thread_no_timeout+0x74>)
    6306:	4816      	ldr	r0, [pc, #88]	; (6360 <z_unpend_thread_no_timeout+0x84>)
    6308:	f002 fd4f 	bl	8daa <printk>
    630c:	4811      	ldr	r0, [pc, #68]	; (6354 <z_unpend_thread_no_timeout+0x78>)
    630e:	2181      	movs	r1, #129	; 0x81
    6310:	f002 fc74 	bl	8bfc <assert_post_action>
	z_spin_lock_set_owner(l);
    6314:	480e      	ldr	r0, [pc, #56]	; (6350 <z_unpend_thread_no_timeout+0x74>)
    6316:	f001 fbdb 	bl	7ad0 <z_spin_lock_set_owner>
	LOCKED(&sched_spinlock) {
		unpend_thread_no_timeout(thread);
    631a:	4620      	mov	r0, r4
    631c:	f000 f900 	bl	6520 <unpend_thread_no_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6320:	480b      	ldr	r0, [pc, #44]	; (6350 <z_unpend_thread_no_timeout+0x74>)
    6322:	f001 fbc5 	bl	7ab0 <z_spin_unlock_valid>
    6326:	b968      	cbnz	r0, 6344 <z_unpend_thread_no_timeout+0x68>
    6328:	4a0a      	ldr	r2, [pc, #40]	; (6354 <z_unpend_thread_no_timeout+0x78>)
    632a:	490e      	ldr	r1, [pc, #56]	; (6364 <z_unpend_thread_no_timeout+0x88>)
    632c:	480b      	ldr	r0, [pc, #44]	; (635c <z_unpend_thread_no_timeout+0x80>)
    632e:	23ac      	movs	r3, #172	; 0xac
    6330:	f002 fd3b 	bl	8daa <printk>
    6334:	4906      	ldr	r1, [pc, #24]	; (6350 <z_unpend_thread_no_timeout+0x74>)
    6336:	480c      	ldr	r0, [pc, #48]	; (6368 <z_unpend_thread_no_timeout+0x8c>)
    6338:	f002 fd37 	bl	8daa <printk>
    633c:	4805      	ldr	r0, [pc, #20]	; (6354 <z_unpend_thread_no_timeout+0x78>)
    633e:	21ac      	movs	r1, #172	; 0xac
    6340:	f002 fc5c 	bl	8bfc <assert_post_action>
	__asm__ volatile(
    6344:	f385 8811 	msr	BASEPRI, r5
    6348:	f3bf 8f6f 	isb	sy
	}
}
    634c:	bd38      	pop	{r3, r4, r5, pc}
    634e:	bf00      	nop
    6350:	20000c1c 	.word	0x20000c1c
    6354:	00009d62 	.word	0x00009d62
    6358:	00009db4 	.word	0x00009db4
    635c:	00009c4f 	.word	0x00009c4f
    6360:	00009dc9 	.word	0x00009dc9
    6364:	00009d88 	.word	0x00009d88
    6368:	00009d9f 	.word	0x00009d9f

0000636c <z_reschedule>:
	return new_thread != _current;
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
    636c:	b538      	push	{r3, r4, r5, lr}
    636e:	4604      	mov	r4, r0
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    6370:	460d      	mov	r5, r1
    6372:	b9e9      	cbnz	r1, 63b0 <z_reschedule+0x44>
    6374:	f3ef 8305 	mrs	r3, IPSR
	if (resched(key.key) && need_swap()) {
    6378:	b9d3      	cbnz	r3, 63b0 <z_reschedule+0x44>
	new_thread = _kernel.ready_q.cache;
    637a:	4b19      	ldr	r3, [pc, #100]	; (63e0 <z_reschedule+0x74>)
	if (resched(key.key) && need_swap()) {
    637c:	69da      	ldr	r2, [r3, #28]
    637e:	689b      	ldr	r3, [r3, #8]
    6380:	429a      	cmp	r2, r3
    6382:	d015      	beq.n	63b0 <z_reschedule+0x44>
 */
static ALWAYS_INLINE void k_spin_release(struct k_spinlock *l)
{
	ARG_UNUSED(l);
#ifdef CONFIG_SPIN_VALIDATE
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6384:	f001 fb94 	bl	7ab0 <z_spin_unlock_valid>
    6388:	b968      	cbnz	r0, 63a6 <z_reschedule+0x3a>
    638a:	4a16      	ldr	r2, [pc, #88]	; (63e4 <z_reschedule+0x78>)
    638c:	4916      	ldr	r1, [pc, #88]	; (63e8 <z_reschedule+0x7c>)
    638e:	4817      	ldr	r0, [pc, #92]	; (63ec <z_reschedule+0x80>)
    6390:	23c3      	movs	r3, #195	; 0xc3
    6392:	f002 fd0a 	bl	8daa <printk>
    6396:	4816      	ldr	r0, [pc, #88]	; (63f0 <z_reschedule+0x84>)
    6398:	4621      	mov	r1, r4
    639a:	f002 fd06 	bl	8daa <printk>
    639e:	4811      	ldr	r0, [pc, #68]	; (63e4 <z_reschedule+0x78>)
    63a0:	21c3      	movs	r1, #195	; 0xc3
    63a2:	f002 fc2b 	bl	8bfc <assert_post_action>
		z_swap(lock, key);
	} else {
		k_spin_unlock(lock, key);
	}
}
    63a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	ret = arch_swap(key);
    63aa:	2000      	movs	r0, #0
    63ac:	f7fc b9f0 	b.w	2790 <arch_swap>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    63b0:	4620      	mov	r0, r4
    63b2:	f001 fb7d 	bl	7ab0 <z_spin_unlock_valid>
    63b6:	b968      	cbnz	r0, 63d4 <z_reschedule+0x68>
    63b8:	4a0a      	ldr	r2, [pc, #40]	; (63e4 <z_reschedule+0x78>)
    63ba:	490b      	ldr	r1, [pc, #44]	; (63e8 <z_reschedule+0x7c>)
    63bc:	480b      	ldr	r0, [pc, #44]	; (63ec <z_reschedule+0x80>)
    63be:	23ac      	movs	r3, #172	; 0xac
    63c0:	f002 fcf3 	bl	8daa <printk>
    63c4:	480a      	ldr	r0, [pc, #40]	; (63f0 <z_reschedule+0x84>)
    63c6:	4621      	mov	r1, r4
    63c8:	f002 fcef 	bl	8daa <printk>
    63cc:	4805      	ldr	r0, [pc, #20]	; (63e4 <z_reschedule+0x78>)
    63ce:	21ac      	movs	r1, #172	; 0xac
    63d0:	f002 fc14 	bl	8bfc <assert_post_action>
    63d4:	f385 8811 	msr	BASEPRI, r5
    63d8:	f3bf 8f6f 	isb	sy
    63dc:	bd38      	pop	{r3, r4, r5, pc}
    63de:	bf00      	nop
    63e0:	20000be8 	.word	0x20000be8
    63e4:	00009d62 	.word	0x00009d62
    63e8:	00009d88 	.word	0x00009d88
    63ec:	00009c4f 	.word	0x00009c4f
    63f0:	00009d9f 	.word	0x00009d9f

000063f4 <k_sched_lock>:
		irq_unlock(key);
	}
}

void k_sched_lock(void)
{
    63f4:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    63f6:	f04f 0320 	mov.w	r3, #32
    63fa:	f3ef 8511 	mrs	r5, BASEPRI
    63fe:	f383 8812 	msr	BASEPRI_MAX, r3
    6402:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6406:	4829      	ldr	r0, [pc, #164]	; (64ac <k_sched_lock+0xb8>)
    6408:	f001 fb44 	bl	7a94 <z_spin_lock_valid>
    640c:	b968      	cbnz	r0, 642a <k_sched_lock+0x36>
    640e:	4a28      	ldr	r2, [pc, #160]	; (64b0 <k_sched_lock+0xbc>)
    6410:	4928      	ldr	r1, [pc, #160]	; (64b4 <k_sched_lock+0xc0>)
    6412:	4829      	ldr	r0, [pc, #164]	; (64b8 <k_sched_lock+0xc4>)
    6414:	2381      	movs	r3, #129	; 0x81
    6416:	f002 fcc8 	bl	8daa <printk>
    641a:	4924      	ldr	r1, [pc, #144]	; (64ac <k_sched_lock+0xb8>)
    641c:	4827      	ldr	r0, [pc, #156]	; (64bc <k_sched_lock+0xc8>)
    641e:	f002 fcc4 	bl	8daa <printk>
    6422:	4823      	ldr	r0, [pc, #140]	; (64b0 <k_sched_lock+0xbc>)
    6424:	2181      	movs	r1, #129	; 0x81
    6426:	f002 fbe9 	bl	8bfc <assert_post_action>
	z_spin_lock_set_owner(l);
    642a:	4820      	ldr	r0, [pc, #128]	; (64ac <k_sched_lock+0xb8>)
    642c:	f001 fb50 	bl	7ad0 <z_spin_lock_set_owner>
    6430:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "");
    6434:	b163      	cbz	r3, 6450 <k_sched_lock+0x5c>
    6436:	4922      	ldr	r1, [pc, #136]	; (64c0 <k_sched_lock+0xcc>)
    6438:	4a22      	ldr	r2, [pc, #136]	; (64c4 <k_sched_lock+0xd0>)
    643a:	481f      	ldr	r0, [pc, #124]	; (64b8 <k_sched_lock+0xc4>)
    643c:	23fd      	movs	r3, #253	; 0xfd
    643e:	f002 fcb4 	bl	8daa <printk>
    6442:	4821      	ldr	r0, [pc, #132]	; (64c8 <k_sched_lock+0xd4>)
    6444:	f002 fcb1 	bl	8daa <printk>
    6448:	481e      	ldr	r0, [pc, #120]	; (64c4 <k_sched_lock+0xd0>)
    644a:	21fd      	movs	r1, #253	; 0xfd
    644c:	f002 fbd6 	bl	8bfc <assert_post_action>
	__ASSERT(_current->base.sched_locked != 1U, "");
    6450:	4c1e      	ldr	r4, [pc, #120]	; (64cc <k_sched_lock+0xd8>)
    6452:	68a2      	ldr	r2, [r4, #8]
    6454:	7bd2      	ldrb	r2, [r2, #15]
    6456:	2a01      	cmp	r2, #1
    6458:	d10c      	bne.n	6474 <k_sched_lock+0x80>
    645a:	491d      	ldr	r1, [pc, #116]	; (64d0 <k_sched_lock+0xdc>)
    645c:	4a19      	ldr	r2, [pc, #100]	; (64c4 <k_sched_lock+0xd0>)
    645e:	4816      	ldr	r0, [pc, #88]	; (64b8 <k_sched_lock+0xc4>)
    6460:	23fe      	movs	r3, #254	; 0xfe
    6462:	f002 fca2 	bl	8daa <printk>
    6466:	4818      	ldr	r0, [pc, #96]	; (64c8 <k_sched_lock+0xd4>)
    6468:	f002 fc9f 	bl	8daa <printk>
    646c:	4815      	ldr	r0, [pc, #84]	; (64c4 <k_sched_lock+0xd0>)
    646e:	21fe      	movs	r1, #254	; 0xfe
    6470:	f002 fbc4 	bl	8bfc <assert_post_action>
	--_current->base.sched_locked;
    6474:	68a2      	ldr	r2, [r4, #8]
    6476:	7bd3      	ldrb	r3, [r2, #15]
    6478:	3b01      	subs	r3, #1
    647a:	73d3      	strb	r3, [r2, #15]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    647c:	480b      	ldr	r0, [pc, #44]	; (64ac <k_sched_lock+0xb8>)
    647e:	f001 fb17 	bl	7ab0 <z_spin_unlock_valid>
    6482:	b968      	cbnz	r0, 64a0 <k_sched_lock+0xac>
    6484:	4a0a      	ldr	r2, [pc, #40]	; (64b0 <k_sched_lock+0xbc>)
    6486:	4913      	ldr	r1, [pc, #76]	; (64d4 <k_sched_lock+0xe0>)
    6488:	480b      	ldr	r0, [pc, #44]	; (64b8 <k_sched_lock+0xc4>)
    648a:	23ac      	movs	r3, #172	; 0xac
    648c:	f002 fc8d 	bl	8daa <printk>
    6490:	4906      	ldr	r1, [pc, #24]	; (64ac <k_sched_lock+0xb8>)
    6492:	4811      	ldr	r0, [pc, #68]	; (64d8 <k_sched_lock+0xe4>)
    6494:	f002 fc89 	bl	8daa <printk>
    6498:	4805      	ldr	r0, [pc, #20]	; (64b0 <k_sched_lock+0xbc>)
    649a:	21ac      	movs	r1, #172	; 0xac
    649c:	f002 fbae 	bl	8bfc <assert_post_action>
	__asm__ volatile(
    64a0:	f385 8811 	msr	BASEPRI, r5
    64a4:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
    64a8:	bd38      	pop	{r3, r4, r5, pc}
    64aa:	bf00      	nop
    64ac:	20000c1c 	.word	0x20000c1c
    64b0:	00009d62 	.word	0x00009d62
    64b4:	00009db4 	.word	0x00009db4
    64b8:	00009c4f 	.word	0x00009c4f
    64bc:	00009dc9 	.word	0x00009dc9
    64c0:	0000a6fc 	.word	0x0000a6fc
    64c4:	0000a74a 	.word	0x0000a74a
    64c8:	0000a775 	.word	0x0000a775
    64cc:	20000be8 	.word	0x20000be8
    64d0:	0000a778 	.word	0x0000a778
    64d4:	00009d88 	.word	0x00009d88
    64d8:	00009d9f 	.word	0x00009d9f

000064dc <z_priq_dumb_remove>:
}
#endif

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    64dc:	4b0c      	ldr	r3, [pc, #48]	; (6510 <z_priq_dumb_remove+0x34>)
    64de:	4299      	cmp	r1, r3
{
    64e0:	b510      	push	{r4, lr}
    64e2:	460c      	mov	r4, r1
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    64e4:	d10b      	bne.n	64fe <z_priq_dumb_remove+0x22>
    64e6:	490b      	ldr	r1, [pc, #44]	; (6514 <z_priq_dumb_remove+0x38>)
    64e8:	480b      	ldr	r0, [pc, #44]	; (6518 <z_priq_dumb_remove+0x3c>)
    64ea:	4a0c      	ldr	r2, [pc, #48]	; (651c <z_priq_dumb_remove+0x40>)
    64ec:	f240 33e7 	movw	r3, #999	; 0x3e7
    64f0:	f002 fc5b 	bl	8daa <printk>
    64f4:	4809      	ldr	r0, [pc, #36]	; (651c <z_priq_dumb_remove+0x40>)
    64f6:	f240 31e7 	movw	r1, #999	; 0x3e7
    64fa:	f002 fb7f 	bl	8bfc <assert_post_action>
	sys_dnode_t *const next = node->next;
    64fe:	e9d4 3200 	ldrd	r3, r2, [r4]
	prev->next = next;
    6502:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    6504:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    6506:	2300      	movs	r3, #0
	node->prev = NULL;
    6508:	e9c4 3300 	strd	r3, r3, [r4]

	sys_dlist_remove(&thread->base.qnode_dlist);
}
    650c:	bd10      	pop	{r4, pc}
    650e:	bf00      	nop
    6510:	200003f8 	.word	0x200003f8
    6514:	0000a8fb 	.word	0x0000a8fb
    6518:	00009c4f 	.word	0x00009c4f
    651c:	0000a8d9 	.word	0x0000a8d9

00006520 <unpend_thread_no_timeout>:
	__ASSERT_NO_MSG(thread->base.pended_on);
    6520:	6883      	ldr	r3, [r0, #8]
{
    6522:	b510      	push	{r4, lr}
    6524:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(thread->base.pended_on);
    6526:	b95b      	cbnz	r3, 6540 <unpend_thread_no_timeout+0x20>
    6528:	490b      	ldr	r1, [pc, #44]	; (6558 <unpend_thread_no_timeout+0x38>)
    652a:	480c      	ldr	r0, [pc, #48]	; (655c <unpend_thread_no_timeout+0x3c>)
    652c:	4a0c      	ldr	r2, [pc, #48]	; (6560 <unpend_thread_no_timeout+0x40>)
    652e:	f240 2383 	movw	r3, #643	; 0x283
    6532:	f002 fc3a 	bl	8daa <printk>
    6536:	480a      	ldr	r0, [pc, #40]	; (6560 <unpend_thread_no_timeout+0x40>)
    6538:	f240 2183 	movw	r1, #643	; 0x283
    653c:	f002 fb5e 	bl	8bfc <assert_post_action>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    6540:	68a0      	ldr	r0, [r4, #8]
    6542:	4621      	mov	r1, r4
    6544:	f7ff ffca 	bl	64dc <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    6548:	7b63      	ldrb	r3, [r4, #13]
    654a:	f023 0302 	bic.w	r3, r3, #2
    654e:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    6550:	2300      	movs	r3, #0
    6552:	60a3      	str	r3, [r4, #8]
}
    6554:	bd10      	pop	{r4, pc}
    6556:	bf00      	nop
    6558:	0000a91c 	.word	0x0000a91c
    655c:	00009c4f 	.word	0x00009c4f
    6560:	0000a8d9 	.word	0x0000a8d9

00006564 <z_unpend_thread>:
{
    6564:	b538      	push	{r3, r4, r5, lr}
    6566:	4604      	mov	r4, r0
	__asm__ volatile(
    6568:	f04f 0320 	mov.w	r3, #32
    656c:	f3ef 8511 	mrs	r5, BASEPRI
    6570:	f383 8812 	msr	BASEPRI_MAX, r3
    6574:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6578:	4819      	ldr	r0, [pc, #100]	; (65e0 <z_unpend_thread+0x7c>)
    657a:	f001 fa8b 	bl	7a94 <z_spin_lock_valid>
    657e:	b968      	cbnz	r0, 659c <z_unpend_thread+0x38>
    6580:	4a18      	ldr	r2, [pc, #96]	; (65e4 <z_unpend_thread+0x80>)
    6582:	4919      	ldr	r1, [pc, #100]	; (65e8 <z_unpend_thread+0x84>)
    6584:	4819      	ldr	r0, [pc, #100]	; (65ec <z_unpend_thread+0x88>)
    6586:	2381      	movs	r3, #129	; 0x81
    6588:	f002 fc0f 	bl	8daa <printk>
    658c:	4914      	ldr	r1, [pc, #80]	; (65e0 <z_unpend_thread+0x7c>)
    658e:	4818      	ldr	r0, [pc, #96]	; (65f0 <z_unpend_thread+0x8c>)
    6590:	f002 fc0b 	bl	8daa <printk>
    6594:	4813      	ldr	r0, [pc, #76]	; (65e4 <z_unpend_thread+0x80>)
    6596:	2181      	movs	r1, #129	; 0x81
    6598:	f002 fb30 	bl	8bfc <assert_post_action>
	z_spin_lock_set_owner(l);
    659c:	4810      	ldr	r0, [pc, #64]	; (65e0 <z_unpend_thread+0x7c>)
    659e:	f001 fa97 	bl	7ad0 <z_spin_lock_set_owner>
		unpend_thread_no_timeout(thread);
    65a2:	4620      	mov	r0, r4
    65a4:	f7ff ffbc 	bl	6520 <unpend_thread_no_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    65a8:	480d      	ldr	r0, [pc, #52]	; (65e0 <z_unpend_thread+0x7c>)
    65aa:	f001 fa81 	bl	7ab0 <z_spin_unlock_valid>
    65ae:	b968      	cbnz	r0, 65cc <z_unpend_thread+0x68>
    65b0:	4a0c      	ldr	r2, [pc, #48]	; (65e4 <z_unpend_thread+0x80>)
    65b2:	4910      	ldr	r1, [pc, #64]	; (65f4 <z_unpend_thread+0x90>)
    65b4:	480d      	ldr	r0, [pc, #52]	; (65ec <z_unpend_thread+0x88>)
    65b6:	23ac      	movs	r3, #172	; 0xac
    65b8:	f002 fbf7 	bl	8daa <printk>
    65bc:	4908      	ldr	r1, [pc, #32]	; (65e0 <z_unpend_thread+0x7c>)
    65be:	480e      	ldr	r0, [pc, #56]	; (65f8 <z_unpend_thread+0x94>)
    65c0:	f002 fbf3 	bl	8daa <printk>
    65c4:	4807      	ldr	r0, [pc, #28]	; (65e4 <z_unpend_thread+0x80>)
    65c6:	21ac      	movs	r1, #172	; 0xac
    65c8:	f002 fb18 	bl	8bfc <assert_post_action>
	__asm__ volatile(
    65cc:	f385 8811 	msr	BASEPRI, r5
    65d0:	f3bf 8f6f 	isb	sy
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    65d4:	f104 0018 	add.w	r0, r4, #24
}
    65d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    65dc:	f001 bba4 	b.w	7d28 <z_abort_timeout>
    65e0:	20000c1c 	.word	0x20000c1c
    65e4:	00009d62 	.word	0x00009d62
    65e8:	00009db4 	.word	0x00009db4
    65ec:	00009c4f 	.word	0x00009c4f
    65f0:	00009dc9 	.word	0x00009dc9
    65f4:	00009d88 	.word	0x00009d88
    65f8:	00009d9f 	.word	0x00009d9f

000065fc <update_cache>:
{
    65fc:	b538      	push	{r3, r4, r5, lr}
    65fe:	4602      	mov	r2, r0
	return _priq_run_best(curr_cpu_runq());
    6600:	4814      	ldr	r0, [pc, #80]	; (6654 <update_cache+0x58>)
    6602:	4d15      	ldr	r5, [pc, #84]	; (6658 <update_cache+0x5c>)
    6604:	f002 ff40 	bl	9488 <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    6608:	4604      	mov	r4, r0
    660a:	b900      	cbnz	r0, 660e <update_cache+0x12>
    660c:	68ec      	ldr	r4, [r5, #12]
	if (preempt_ok != 0) {
    660e:	b9ca      	cbnz	r2, 6644 <update_cache+0x48>
	__ASSERT(_current != NULL, "");
    6610:	68ab      	ldr	r3, [r5, #8]
    6612:	b963      	cbnz	r3, 662e <update_cache+0x32>
    6614:	4911      	ldr	r1, [pc, #68]	; (665c <update_cache+0x60>)
    6616:	4a12      	ldr	r2, [pc, #72]	; (6660 <update_cache+0x64>)
    6618:	4812      	ldr	r0, [pc, #72]	; (6664 <update_cache+0x68>)
    661a:	2389      	movs	r3, #137	; 0x89
    661c:	f002 fbc5 	bl	8daa <printk>
    6620:	4811      	ldr	r0, [pc, #68]	; (6668 <update_cache+0x6c>)
    6622:	f002 fbc2 	bl	8daa <printk>
    6626:	480e      	ldr	r0, [pc, #56]	; (6660 <update_cache+0x64>)
    6628:	2189      	movs	r1, #137	; 0x89
    662a:	f002 fae7 	bl	8bfc <assert_post_action>
	if (z_is_thread_prevented_from_running(_current)) {
    662e:	68ab      	ldr	r3, [r5, #8]
    6630:	7b5a      	ldrb	r2, [r3, #13]
    6632:	06d2      	lsls	r2, r2, #27
    6634:	d106      	bne.n	6644 <update_cache+0x48>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    6636:	69a2      	ldr	r2, [r4, #24]
    6638:	b922      	cbnz	r2, 6644 <update_cache+0x48>
	if (is_preempt(_current) || is_metairq(thread)) {
    663a:	89da      	ldrh	r2, [r3, #14]
    663c:	2a7f      	cmp	r2, #127	; 0x7f
    663e:	d901      	bls.n	6644 <update_cache+0x48>
		_kernel.ready_q.cache = _current;
    6640:	61eb      	str	r3, [r5, #28]
}
    6642:	bd38      	pop	{r3, r4, r5, pc}
		if (thread != _current) {
    6644:	68ab      	ldr	r3, [r5, #8]
    6646:	42a3      	cmp	r3, r4
    6648:	d001      	beq.n	664e <update_cache+0x52>
			z_reset_time_slice();
    664a:	f7ff fdcb 	bl	61e4 <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    664e:	61ec      	str	r4, [r5, #28]
}
    6650:	e7f7      	b.n	6642 <update_cache+0x46>
    6652:	bf00      	nop
    6654:	20000c08 	.word	0x20000c08
    6658:	20000be8 	.word	0x20000be8
    665c:	0000a933 	.word	0x0000a933
    6660:	0000a8d9 	.word	0x0000a8d9
    6664:	00009c4f 	.word	0x00009c4f
    6668:	0000a775 	.word	0x0000a775

0000666c <move_thread_to_end_of_prio_q>:
{
    666c:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
    666e:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return z_is_thread_state_set(thread, _THREAD_QUEUED);
    6672:	7b43      	ldrb	r3, [r0, #13]
    6674:	2a00      	cmp	r2, #0
{
    6676:	4604      	mov	r4, r0
	if (z_is_thread_queued(thread)) {
    6678:	da06      	bge.n	6688 <move_thread_to_end_of_prio_q+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    667a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    667e:	7343      	strb	r3, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    6680:	4601      	mov	r1, r0
    6682:	481f      	ldr	r0, [pc, #124]	; (6700 <move_thread_to_end_of_prio_q+0x94>)
    6684:	f7ff ff2a 	bl	64dc <z_priq_dumb_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    6688:	7b63      	ldrb	r3, [r4, #13]
    668a:	f063 037f 	orn	r3, r3, #127	; 0x7f
    668e:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    6690:	4b1c      	ldr	r3, [pc, #112]	; (6704 <move_thread_to_end_of_prio_q+0x98>)
    6692:	429c      	cmp	r4, r3
    6694:	d109      	bne.n	66aa <move_thread_to_end_of_prio_q+0x3e>
    6696:	491c      	ldr	r1, [pc, #112]	; (6708 <move_thread_to_end_of_prio_q+0x9c>)
    6698:	481c      	ldr	r0, [pc, #112]	; (670c <move_thread_to_end_of_prio_q+0xa0>)
    669a:	4a1d      	ldr	r2, [pc, #116]	; (6710 <move_thread_to_end_of_prio_q+0xa4>)
    669c:	23ba      	movs	r3, #186	; 0xba
    669e:	f002 fb84 	bl	8daa <printk>
    66a2:	481b      	ldr	r0, [pc, #108]	; (6710 <move_thread_to_end_of_prio_q+0xa4>)
    66a4:	21ba      	movs	r1, #186	; 0xba
    66a6:	f002 faa9 	bl	8bfc <assert_post_action>
	return list->head == list;
    66aa:	4a1a      	ldr	r2, [pc, #104]	; (6714 <move_thread_to_end_of_prio_q+0xa8>)
    66ac:	4611      	mov	r1, r2
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    66ae:	6a55      	ldr	r5, [r2, #36]	; 0x24
	return list->head == list;
    66b0:	f851 3f20 	ldr.w	r3, [r1, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    66b4:	428b      	cmp	r3, r1
    66b6:	bf08      	it	eq
    66b8:	2300      	moveq	r3, #0
    66ba:	2b00      	cmp	r3, #0
    66bc:	bf38      	it	cc
    66be:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    66c0:	b1cb      	cbz	r3, 66f6 <move_thread_to_end_of_prio_q+0x8a>
	int32_t b1 = thread_1->base.prio;
    66c2:	f994 600e 	ldrsb.w	r6, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    66c6:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
    66ca:	4286      	cmp	r6, r0
    66cc:	d00f      	beq.n	66ee <move_thread_to_end_of_prio_q+0x82>
		return b2 - b1;
    66ce:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    66d0:	2800      	cmp	r0, #0
    66d2:	dd0c      	ble.n	66ee <move_thread_to_end_of_prio_q+0x82>
	sys_dnode_t *const prev = successor->prev;
    66d4:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
    66d6:	e9c4 3100 	strd	r3, r1, [r4]
	prev->next = node;
    66da:	600c      	str	r4, [r1, #0]
	successor->prev = node;
    66dc:	605c      	str	r4, [r3, #4]
	update_cache(thread == _current);
    66de:	6890      	ldr	r0, [r2, #8]
    66e0:	1b03      	subs	r3, r0, r4
    66e2:	4258      	negs	r0, r3
}
    66e4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
    66e8:	4158      	adcs	r0, r3
    66ea:	f7ff bf87 	b.w	65fc <update_cache>
	return (node == list->tail) ? NULL : node->next;
    66ee:	42ab      	cmp	r3, r5
    66f0:	d001      	beq.n	66f6 <move_thread_to_end_of_prio_q+0x8a>
    66f2:	681b      	ldr	r3, [r3, #0]
    66f4:	e7e4      	b.n	66c0 <move_thread_to_end_of_prio_q+0x54>
	node->prev = tail;
    66f6:	e9c4 1500 	strd	r1, r5, [r4]
	tail->next = node;
    66fa:	602c      	str	r4, [r5, #0]
	list->tail = node;
    66fc:	6254      	str	r4, [r2, #36]	; 0x24
}
    66fe:	e7ee      	b.n	66de <move_thread_to_end_of_prio_q+0x72>
    6700:	20000c08 	.word	0x20000c08
    6704:	200003f8 	.word	0x200003f8
    6708:	0000a8fb 	.word	0x0000a8fb
    670c:	00009c4f 	.word	0x00009c4f
    6710:	0000a8d9 	.word	0x0000a8d9
    6714:	20000be8 	.word	0x20000be8

00006718 <z_time_slice>:
{
    6718:	b570      	push	{r4, r5, r6, lr}
    671a:	4604      	mov	r4, r0
	__asm__ volatile(
    671c:	f04f 0320 	mov.w	r3, #32
    6720:	f3ef 8511 	mrs	r5, BASEPRI
    6724:	f383 8812 	msr	BASEPRI_MAX, r3
    6728:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    672c:	482a      	ldr	r0, [pc, #168]	; (67d8 <z_time_slice+0xc0>)
    672e:	f001 f9b1 	bl	7a94 <z_spin_lock_valid>
    6732:	b968      	cbnz	r0, 6750 <z_time_slice+0x38>
    6734:	4a29      	ldr	r2, [pc, #164]	; (67dc <z_time_slice+0xc4>)
    6736:	492a      	ldr	r1, [pc, #168]	; (67e0 <z_time_slice+0xc8>)
    6738:	482a      	ldr	r0, [pc, #168]	; (67e4 <z_time_slice+0xcc>)
    673a:	2381      	movs	r3, #129	; 0x81
    673c:	f002 fb35 	bl	8daa <printk>
    6740:	4925      	ldr	r1, [pc, #148]	; (67d8 <z_time_slice+0xc0>)
    6742:	4829      	ldr	r0, [pc, #164]	; (67e8 <z_time_slice+0xd0>)
    6744:	f002 fb31 	bl	8daa <printk>
    6748:	4824      	ldr	r0, [pc, #144]	; (67dc <z_time_slice+0xc4>)
    674a:	2181      	movs	r1, #129	; 0x81
    674c:	f002 fa56 	bl	8bfc <assert_post_action>
	z_spin_lock_set_owner(l);
    6750:	4821      	ldr	r0, [pc, #132]	; (67d8 <z_time_slice+0xc0>)
    6752:	f001 f9bd 	bl	7ad0 <z_spin_lock_set_owner>
	if (pending_current == _current) {
    6756:	4b25      	ldr	r3, [pc, #148]	; (67ec <z_time_slice+0xd4>)
    6758:	4a25      	ldr	r2, [pc, #148]	; (67f0 <z_time_slice+0xd8>)
    675a:	6898      	ldr	r0, [r3, #8]
    675c:	6811      	ldr	r1, [r2, #0]
    675e:	4288      	cmp	r0, r1
    6760:	4619      	mov	r1, r3
    6762:	d118      	bne.n	6796 <z_time_slice+0x7e>
			z_reset_time_slice();
    6764:	f7ff fd3e 	bl	61e4 <z_reset_time_slice>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6768:	481b      	ldr	r0, [pc, #108]	; (67d8 <z_time_slice+0xc0>)
    676a:	f001 f9a1 	bl	7ab0 <z_spin_unlock_valid>
    676e:	b968      	cbnz	r0, 678c <z_time_slice+0x74>
    6770:	4a1a      	ldr	r2, [pc, #104]	; (67dc <z_time_slice+0xc4>)
    6772:	4920      	ldr	r1, [pc, #128]	; (67f4 <z_time_slice+0xdc>)
    6774:	481b      	ldr	r0, [pc, #108]	; (67e4 <z_time_slice+0xcc>)
    6776:	23ac      	movs	r3, #172	; 0xac
    6778:	f002 fb17 	bl	8daa <printk>
    677c:	4916      	ldr	r1, [pc, #88]	; (67d8 <z_time_slice+0xc0>)
    677e:	481e      	ldr	r0, [pc, #120]	; (67f8 <z_time_slice+0xe0>)
    6780:	f002 fb13 	bl	8daa <printk>
    6784:	4815      	ldr	r0, [pc, #84]	; (67dc <z_time_slice+0xc4>)
    6786:	21ac      	movs	r1, #172	; 0xac
    6788:	f002 fa38 	bl	8bfc <assert_post_action>
	__asm__ volatile(
    678c:	f385 8811 	msr	BASEPRI, r5
    6790:	f3bf 8f6f 	isb	sy
}
    6794:	bd70      	pop	{r4, r5, r6, pc}
	pending_current = NULL;
    6796:	2600      	movs	r6, #0
    6798:	6016      	str	r6, [r2, #0]
	if (slice_time && sliceable(_current)) {
    679a:	4a18      	ldr	r2, [pc, #96]	; (67fc <z_time_slice+0xe4>)
    679c:	6812      	ldr	r2, [r2, #0]
    679e:	b1ba      	cbz	r2, 67d0 <z_time_slice+0xb8>
		&& !z_is_idle_thread_object(thread);
    67a0:	89c2      	ldrh	r2, [r0, #14]
    67a2:	2a7f      	cmp	r2, #127	; 0x7f
    67a4:	d814      	bhi.n	67d0 <z_time_slice+0xb8>
		&& !z_is_thread_prevented_from_running(thread)
    67a6:	7b42      	ldrb	r2, [r0, #13]
    67a8:	06d2      	lsls	r2, r2, #27
    67aa:	d111      	bne.n	67d0 <z_time_slice+0xb8>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    67ac:	4a14      	ldr	r2, [pc, #80]	; (6800 <z_time_slice+0xe8>)
    67ae:	f990 600e 	ldrsb.w	r6, [r0, #14]
    67b2:	6812      	ldr	r2, [r2, #0]
    67b4:	4296      	cmp	r6, r2
    67b6:	db0b      	blt.n	67d0 <z_time_slice+0xb8>
		&& !z_is_idle_thread_object(thread);
    67b8:	4a12      	ldr	r2, [pc, #72]	; (6804 <z_time_slice+0xec>)
    67ba:	4290      	cmp	r0, r2
    67bc:	d008      	beq.n	67d0 <z_time_slice+0xb8>
		if (ticks >= _current_cpu->slice_ticks) {
    67be:	691a      	ldr	r2, [r3, #16]
    67c0:	42a2      	cmp	r2, r4
    67c2:	dc02      	bgt.n	67ca <z_time_slice+0xb2>
			move_thread_to_end_of_prio_q(_current);
    67c4:	f7ff ff52 	bl	666c <move_thread_to_end_of_prio_q>
    67c8:	e7cc      	b.n	6764 <z_time_slice+0x4c>
			_current_cpu->slice_ticks -= ticks;
    67ca:	1b12      	subs	r2, r2, r4
    67cc:	611a      	str	r2, [r3, #16]
    67ce:	e7cb      	b.n	6768 <z_time_slice+0x50>
		_current_cpu->slice_ticks = 0;
    67d0:	2300      	movs	r3, #0
    67d2:	610b      	str	r3, [r1, #16]
    67d4:	e7c8      	b.n	6768 <z_time_slice+0x50>
    67d6:	bf00      	nop
    67d8:	20000c1c 	.word	0x20000c1c
    67dc:	00009d62 	.word	0x00009d62
    67e0:	00009db4 	.word	0x00009db4
    67e4:	00009c4f 	.word	0x00009c4f
    67e8:	00009dc9 	.word	0x00009dc9
    67ec:	20000be8 	.word	0x20000be8
    67f0:	20000c18 	.word	0x20000c18
    67f4:	00009d88 	.word	0x00009d88
    67f8:	00009d9f 	.word	0x00009d9f
    67fc:	20000c24 	.word	0x20000c24
    6800:	20000c20 	.word	0x20000c20
    6804:	200003f8 	.word	0x200003f8

00006808 <ready_thread>:
{
    6808:	b570      	push	{r4, r5, r6, lr}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    680a:	f990 200d 	ldrsb.w	r2, [r0, #13]
    680e:	7b43      	ldrb	r3, [r0, #13]
    6810:	2a00      	cmp	r2, #0
{
    6812:	4604      	mov	r4, r0
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    6814:	db3e      	blt.n	6894 <ready_thread+0x8c>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    6816:	06da      	lsls	r2, r3, #27
    6818:	d13c      	bne.n	6894 <ready_thread+0x8c>
	return !sys_dnode_is_linked(&to->node);
    681a:	6985      	ldr	r5, [r0, #24]
    681c:	2d00      	cmp	r5, #0
    681e:	d139      	bne.n	6894 <ready_thread+0x8c>
	thread->base.thread_state |= _THREAD_QUEUED;
    6820:	f063 037f 	orn	r3, r3, #127	; 0x7f
    6824:	7343      	strb	r3, [r0, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    6826:	4b1c      	ldr	r3, [pc, #112]	; (6898 <ready_thread+0x90>)
    6828:	4298      	cmp	r0, r3
    682a:	d109      	bne.n	6840 <ready_thread+0x38>
    682c:	491b      	ldr	r1, [pc, #108]	; (689c <ready_thread+0x94>)
    682e:	481c      	ldr	r0, [pc, #112]	; (68a0 <ready_thread+0x98>)
    6830:	4a1c      	ldr	r2, [pc, #112]	; (68a4 <ready_thread+0x9c>)
    6832:	23ba      	movs	r3, #186	; 0xba
    6834:	f002 fab9 	bl	8daa <printk>
    6838:	481a      	ldr	r0, [pc, #104]	; (68a4 <ready_thread+0x9c>)
    683a:	21ba      	movs	r1, #186	; 0xba
    683c:	f002 f9de 	bl	8bfc <assert_post_action>
	return list->head == list;
    6840:	4919      	ldr	r1, [pc, #100]	; (68a8 <ready_thread+0xa0>)
    6842:	460b      	mov	r3, r1
    6844:	f853 0f20 	ldr.w	r0, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6848:	4298      	cmp	r0, r3
    684a:	bf18      	it	ne
    684c:	4605      	movne	r5, r0
    684e:	2d00      	cmp	r5, #0
    6850:	461a      	mov	r2, r3
    6852:	462b      	mov	r3, r5
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    6854:	6a4d      	ldr	r5, [r1, #36]	; 0x24
    6856:	bf38      	it	cc
    6858:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    685a:	b1b3      	cbz	r3, 688a <ready_thread+0x82>
	int32_t b1 = thread_1->base.prio;
    685c:	f994 600e 	ldrsb.w	r6, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    6860:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
    6864:	4286      	cmp	r6, r0
    6866:	d00c      	beq.n	6882 <ready_thread+0x7a>
		return b2 - b1;
    6868:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    686a:	2800      	cmp	r0, #0
    686c:	dd09      	ble.n	6882 <ready_thread+0x7a>
	sys_dnode_t *const prev = successor->prev;
    686e:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    6870:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    6874:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    6876:	605c      	str	r4, [r3, #4]
}
    6878:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		update_cache(0);
    687c:	2000      	movs	r0, #0
    687e:	f7ff bebd 	b.w	65fc <update_cache>
	return (node == list->tail) ? NULL : node->next;
    6882:	42ab      	cmp	r3, r5
    6884:	d001      	beq.n	688a <ready_thread+0x82>
    6886:	681b      	ldr	r3, [r3, #0]
    6888:	e7e7      	b.n	685a <ready_thread+0x52>
	node->prev = tail;
    688a:	e9c4 2500 	strd	r2, r5, [r4]
	tail->next = node;
    688e:	602c      	str	r4, [r5, #0]
	list->tail = node;
    6890:	624c      	str	r4, [r1, #36]	; 0x24
}
    6892:	e7f1      	b.n	6878 <ready_thread+0x70>
}
    6894:	bd70      	pop	{r4, r5, r6, pc}
    6896:	bf00      	nop
    6898:	200003f8 	.word	0x200003f8
    689c:	0000a8fb 	.word	0x0000a8fb
    68a0:	00009c4f 	.word	0x00009c4f
    68a4:	0000a8d9 	.word	0x0000a8d9
    68a8:	20000be8 	.word	0x20000be8

000068ac <z_ready_thread>:
{
    68ac:	b538      	push	{r3, r4, r5, lr}
    68ae:	4604      	mov	r4, r0
	__asm__ volatile(
    68b0:	f04f 0320 	mov.w	r3, #32
    68b4:	f3ef 8511 	mrs	r5, BASEPRI
    68b8:	f383 8812 	msr	BASEPRI_MAX, r3
    68bc:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    68c0:	4817      	ldr	r0, [pc, #92]	; (6920 <z_ready_thread+0x74>)
    68c2:	f001 f8e7 	bl	7a94 <z_spin_lock_valid>
    68c6:	b968      	cbnz	r0, 68e4 <z_ready_thread+0x38>
    68c8:	4a16      	ldr	r2, [pc, #88]	; (6924 <z_ready_thread+0x78>)
    68ca:	4917      	ldr	r1, [pc, #92]	; (6928 <z_ready_thread+0x7c>)
    68cc:	4817      	ldr	r0, [pc, #92]	; (692c <z_ready_thread+0x80>)
    68ce:	2381      	movs	r3, #129	; 0x81
    68d0:	f002 fa6b 	bl	8daa <printk>
    68d4:	4912      	ldr	r1, [pc, #72]	; (6920 <z_ready_thread+0x74>)
    68d6:	4816      	ldr	r0, [pc, #88]	; (6930 <z_ready_thread+0x84>)
    68d8:	f002 fa67 	bl	8daa <printk>
    68dc:	4811      	ldr	r0, [pc, #68]	; (6924 <z_ready_thread+0x78>)
    68de:	2181      	movs	r1, #129	; 0x81
    68e0:	f002 f98c 	bl	8bfc <assert_post_action>
	z_spin_lock_set_owner(l);
    68e4:	480e      	ldr	r0, [pc, #56]	; (6920 <z_ready_thread+0x74>)
    68e6:	f001 f8f3 	bl	7ad0 <z_spin_lock_set_owner>
			ready_thread(thread);
    68ea:	4620      	mov	r0, r4
    68ec:	f7ff ff8c 	bl	6808 <ready_thread>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    68f0:	480b      	ldr	r0, [pc, #44]	; (6920 <z_ready_thread+0x74>)
    68f2:	f001 f8dd 	bl	7ab0 <z_spin_unlock_valid>
    68f6:	b968      	cbnz	r0, 6914 <z_ready_thread+0x68>
    68f8:	4a0a      	ldr	r2, [pc, #40]	; (6924 <z_ready_thread+0x78>)
    68fa:	490e      	ldr	r1, [pc, #56]	; (6934 <z_ready_thread+0x88>)
    68fc:	480b      	ldr	r0, [pc, #44]	; (692c <z_ready_thread+0x80>)
    68fe:	23ac      	movs	r3, #172	; 0xac
    6900:	f002 fa53 	bl	8daa <printk>
    6904:	4906      	ldr	r1, [pc, #24]	; (6920 <z_ready_thread+0x74>)
    6906:	480c      	ldr	r0, [pc, #48]	; (6938 <z_ready_thread+0x8c>)
    6908:	f002 fa4f 	bl	8daa <printk>
    690c:	4805      	ldr	r0, [pc, #20]	; (6924 <z_ready_thread+0x78>)
    690e:	21ac      	movs	r1, #172	; 0xac
    6910:	f002 f974 	bl	8bfc <assert_post_action>
	__asm__ volatile(
    6914:	f385 8811 	msr	BASEPRI, r5
    6918:	f3bf 8f6f 	isb	sy
}
    691c:	bd38      	pop	{r3, r4, r5, pc}
    691e:	bf00      	nop
    6920:	20000c1c 	.word	0x20000c1c
    6924:	00009d62 	.word	0x00009d62
    6928:	00009db4 	.word	0x00009db4
    692c:	00009c4f 	.word	0x00009c4f
    6930:	00009dc9 	.word	0x00009dc9
    6934:	00009d88 	.word	0x00009d88
    6938:	00009d9f 	.word	0x00009d9f

0000693c <z_sched_start>:
{
    693c:	b538      	push	{r3, r4, r5, lr}
    693e:	4604      	mov	r4, r0
	__asm__ volatile(
    6940:	f04f 0320 	mov.w	r3, #32
    6944:	f3ef 8511 	mrs	r5, BASEPRI
    6948:	f383 8812 	msr	BASEPRI_MAX, r3
    694c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6950:	481d      	ldr	r0, [pc, #116]	; (69c8 <z_sched_start+0x8c>)
    6952:	f001 f89f 	bl	7a94 <z_spin_lock_valid>
    6956:	b968      	cbnz	r0, 6974 <z_sched_start+0x38>
    6958:	4a1c      	ldr	r2, [pc, #112]	; (69cc <z_sched_start+0x90>)
    695a:	491d      	ldr	r1, [pc, #116]	; (69d0 <z_sched_start+0x94>)
    695c:	481d      	ldr	r0, [pc, #116]	; (69d4 <z_sched_start+0x98>)
    695e:	2381      	movs	r3, #129	; 0x81
    6960:	f002 fa23 	bl	8daa <printk>
    6964:	4918      	ldr	r1, [pc, #96]	; (69c8 <z_sched_start+0x8c>)
    6966:	481c      	ldr	r0, [pc, #112]	; (69d8 <z_sched_start+0x9c>)
    6968:	f002 fa1f 	bl	8daa <printk>
    696c:	4817      	ldr	r0, [pc, #92]	; (69cc <z_sched_start+0x90>)
    696e:	2181      	movs	r1, #129	; 0x81
    6970:	f002 f944 	bl	8bfc <assert_post_action>
	z_spin_lock_set_owner(l);
    6974:	4814      	ldr	r0, [pc, #80]	; (69c8 <z_sched_start+0x8c>)
    6976:	f001 f8ab 	bl	7ad0 <z_spin_lock_set_owner>
	if (z_has_thread_started(thread)) {
    697a:	7b63      	ldrb	r3, [r4, #13]
    697c:	075a      	lsls	r2, r3, #29
    697e:	d416      	bmi.n	69ae <z_sched_start+0x72>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6980:	4811      	ldr	r0, [pc, #68]	; (69c8 <z_sched_start+0x8c>)
    6982:	f001 f895 	bl	7ab0 <z_spin_unlock_valid>
    6986:	b968      	cbnz	r0, 69a4 <z_sched_start+0x68>
    6988:	4a10      	ldr	r2, [pc, #64]	; (69cc <z_sched_start+0x90>)
    698a:	4914      	ldr	r1, [pc, #80]	; (69dc <z_sched_start+0xa0>)
    698c:	4811      	ldr	r0, [pc, #68]	; (69d4 <z_sched_start+0x98>)
    698e:	23ac      	movs	r3, #172	; 0xac
    6990:	f002 fa0b 	bl	8daa <printk>
    6994:	490c      	ldr	r1, [pc, #48]	; (69c8 <z_sched_start+0x8c>)
    6996:	4812      	ldr	r0, [pc, #72]	; (69e0 <z_sched_start+0xa4>)
    6998:	f002 fa07 	bl	8daa <printk>
    699c:	480b      	ldr	r0, [pc, #44]	; (69cc <z_sched_start+0x90>)
    699e:	21ac      	movs	r1, #172	; 0xac
    69a0:	f002 f92c 	bl	8bfc <assert_post_action>
	__asm__ volatile(
    69a4:	f385 8811 	msr	BASEPRI, r5
    69a8:	f3bf 8f6f 	isb	sy
}
    69ac:	bd38      	pop	{r3, r4, r5, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    69ae:	f023 0304 	bic.w	r3, r3, #4
	ready_thread(thread);
    69b2:	4620      	mov	r0, r4
    69b4:	7363      	strb	r3, [r4, #13]
    69b6:	f7ff ff27 	bl	6808 <ready_thread>
	z_reschedule(&sched_spinlock, key);
    69ba:	4629      	mov	r1, r5
    69bc:	4802      	ldr	r0, [pc, #8]	; (69c8 <z_sched_start+0x8c>)
}
    69be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&sched_spinlock, key);
    69c2:	f7ff bcd3 	b.w	636c <z_reschedule>
    69c6:	bf00      	nop
    69c8:	20000c1c 	.word	0x20000c1c
    69cc:	00009d62 	.word	0x00009d62
    69d0:	00009db4 	.word	0x00009db4
    69d4:	00009c4f 	.word	0x00009c4f
    69d8:	00009dc9 	.word	0x00009dc9
    69dc:	00009d88 	.word	0x00009d88
    69e0:	00009d9f 	.word	0x00009d9f

000069e4 <z_thread_timeout>:
{
    69e4:	b570      	push	{r4, r5, r6, lr}
    69e6:	4604      	mov	r4, r0
	__asm__ volatile(
    69e8:	f04f 0320 	mov.w	r3, #32
    69ec:	f3ef 8611 	mrs	r6, BASEPRI
    69f0:	f383 8812 	msr	BASEPRI_MAX, r3
    69f4:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    69f8:	4820      	ldr	r0, [pc, #128]	; (6a7c <z_thread_timeout+0x98>)
    69fa:	f001 f84b 	bl	7a94 <z_spin_lock_valid>
    69fe:	b968      	cbnz	r0, 6a1c <z_thread_timeout+0x38>
    6a00:	4a1f      	ldr	r2, [pc, #124]	; (6a80 <z_thread_timeout+0x9c>)
    6a02:	4920      	ldr	r1, [pc, #128]	; (6a84 <z_thread_timeout+0xa0>)
    6a04:	4820      	ldr	r0, [pc, #128]	; (6a88 <z_thread_timeout+0xa4>)
    6a06:	2381      	movs	r3, #129	; 0x81
    6a08:	f002 f9cf 	bl	8daa <printk>
    6a0c:	491b      	ldr	r1, [pc, #108]	; (6a7c <z_thread_timeout+0x98>)
    6a0e:	481f      	ldr	r0, [pc, #124]	; (6a8c <z_thread_timeout+0xa8>)
    6a10:	f002 f9cb 	bl	8daa <printk>
    6a14:	481a      	ldr	r0, [pc, #104]	; (6a80 <z_thread_timeout+0x9c>)
    6a16:	2181      	movs	r1, #129	; 0x81
    6a18:	f002 f8f0 	bl	8bfc <assert_post_action>
	z_spin_lock_set_owner(l);
    6a1c:	4817      	ldr	r0, [pc, #92]	; (6a7c <z_thread_timeout+0x98>)
    6a1e:	f001 f857 	bl	7ad0 <z_spin_lock_set_owner>
		if (!killed) {
    6a22:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
    6a26:	f013 0f28 	tst.w	r3, #40	; 0x28
    6a2a:	d110      	bne.n	6a4e <z_thread_timeout+0x6a>
			if (thread->base.pended_on != NULL) {
    6a2c:	f854 3c10 	ldr.w	r3, [r4, #-16]
	struct k_thread *thread = CONTAINER_OF(timeout,
    6a30:	f1a4 0518 	sub.w	r5, r4, #24
			if (thread->base.pended_on != NULL) {
    6a34:	b113      	cbz	r3, 6a3c <z_thread_timeout+0x58>
				unpend_thread_no_timeout(thread);
    6a36:	4628      	mov	r0, r5
    6a38:	f7ff fd72 	bl	6520 <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    6a3c:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
    6a40:	f023 0314 	bic.w	r3, r3, #20
    6a44:	f804 3c0b 	strb.w	r3, [r4, #-11]
			ready_thread(thread);
    6a48:	4628      	mov	r0, r5
    6a4a:	f7ff fedd 	bl	6808 <ready_thread>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6a4e:	480b      	ldr	r0, [pc, #44]	; (6a7c <z_thread_timeout+0x98>)
    6a50:	f001 f82e 	bl	7ab0 <z_spin_unlock_valid>
    6a54:	b968      	cbnz	r0, 6a72 <z_thread_timeout+0x8e>
    6a56:	4a0a      	ldr	r2, [pc, #40]	; (6a80 <z_thread_timeout+0x9c>)
    6a58:	490d      	ldr	r1, [pc, #52]	; (6a90 <z_thread_timeout+0xac>)
    6a5a:	480b      	ldr	r0, [pc, #44]	; (6a88 <z_thread_timeout+0xa4>)
    6a5c:	23ac      	movs	r3, #172	; 0xac
    6a5e:	f002 f9a4 	bl	8daa <printk>
    6a62:	4906      	ldr	r1, [pc, #24]	; (6a7c <z_thread_timeout+0x98>)
    6a64:	480b      	ldr	r0, [pc, #44]	; (6a94 <z_thread_timeout+0xb0>)
    6a66:	f002 f9a0 	bl	8daa <printk>
    6a6a:	4805      	ldr	r0, [pc, #20]	; (6a80 <z_thread_timeout+0x9c>)
    6a6c:	21ac      	movs	r1, #172	; 0xac
    6a6e:	f002 f8c5 	bl	8bfc <assert_post_action>
	__asm__ volatile(
    6a72:	f386 8811 	msr	BASEPRI, r6
    6a76:	f3bf 8f6f 	isb	sy
}
    6a7a:	bd70      	pop	{r4, r5, r6, pc}
    6a7c:	20000c1c 	.word	0x20000c1c
    6a80:	00009d62 	.word	0x00009d62
    6a84:	00009db4 	.word	0x00009db4
    6a88:	00009c4f 	.word	0x00009c4f
    6a8c:	00009dc9 	.word	0x00009dc9
    6a90:	00009d88 	.word	0x00009d88
    6a94:	00009d9f 	.word	0x00009d9f

00006a98 <unready_thread>:
{
    6a98:	b510      	push	{r4, lr}
	if (z_is_thread_queued(thread)) {
    6a9a:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return z_is_thread_state_set(thread, _THREAD_QUEUED);
    6a9e:	7b43      	ldrb	r3, [r0, #13]
    6aa0:	2a00      	cmp	r2, #0
{
    6aa2:	4604      	mov	r4, r0
	if (z_is_thread_queued(thread)) {
    6aa4:	da06      	bge.n	6ab4 <unready_thread+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    6aa6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    6aaa:	7343      	strb	r3, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    6aac:	4601      	mov	r1, r0
    6aae:	4806      	ldr	r0, [pc, #24]	; (6ac8 <unready_thread+0x30>)
    6ab0:	f7ff fd14 	bl	64dc <z_priq_dumb_remove>
	update_cache(thread == _current);
    6ab4:	4b05      	ldr	r3, [pc, #20]	; (6acc <unready_thread+0x34>)
    6ab6:	6898      	ldr	r0, [r3, #8]
    6ab8:	1b03      	subs	r3, r0, r4
    6aba:	4258      	negs	r0, r3
}
    6abc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	update_cache(thread == _current);
    6ac0:	4158      	adcs	r0, r3
    6ac2:	f7ff bd9b 	b.w	65fc <update_cache>
    6ac6:	bf00      	nop
    6ac8:	20000c08 	.word	0x20000c08
    6acc:	20000be8 	.word	0x20000be8

00006ad0 <add_to_waitq_locked>:
{
    6ad0:	b538      	push	{r3, r4, r5, lr}
    6ad2:	4604      	mov	r4, r0
    6ad4:	460d      	mov	r5, r1
	unready_thread(thread);
    6ad6:	f7ff ffdf 	bl	6a98 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    6ada:	7b63      	ldrb	r3, [r4, #13]
    6adc:	f043 0302 	orr.w	r3, r3, #2
    6ae0:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    6ae2:	b31d      	cbz	r5, 6b2c <add_to_waitq_locked+0x5c>
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    6ae4:	4b17      	ldr	r3, [pc, #92]	; (6b44 <add_to_waitq_locked+0x74>)
		thread->base.pended_on = wait_q;
    6ae6:	60a5      	str	r5, [r4, #8]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    6ae8:	429c      	cmp	r4, r3
    6aea:	d109      	bne.n	6b00 <add_to_waitq_locked+0x30>
    6aec:	4916      	ldr	r1, [pc, #88]	; (6b48 <add_to_waitq_locked+0x78>)
    6aee:	4817      	ldr	r0, [pc, #92]	; (6b4c <add_to_waitq_locked+0x7c>)
    6af0:	4a17      	ldr	r2, [pc, #92]	; (6b50 <add_to_waitq_locked+0x80>)
    6af2:	23ba      	movs	r3, #186	; 0xba
    6af4:	f002 f959 	bl	8daa <printk>
    6af8:	4815      	ldr	r0, [pc, #84]	; (6b50 <add_to_waitq_locked+0x80>)
    6afa:	21ba      	movs	r1, #186	; 0xba
    6afc:	f002 f87e 	bl	8bfc <assert_post_action>
	return list->head == list;
    6b00:	682b      	ldr	r3, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6b02:	429d      	cmp	r5, r3
    6b04:	bf08      	it	eq
    6b06:	2300      	moveq	r3, #0
    6b08:	2b00      	cmp	r3, #0
    6b0a:	bf38      	it	cc
    6b0c:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    6b0e:	b19b      	cbz	r3, 6b38 <add_to_waitq_locked+0x68>
	int32_t b1 = thread_1->base.prio;
    6b10:	f994 100e 	ldrsb.w	r1, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    6b14:	f993 200e 	ldrsb.w	r2, [r3, #14]
	if (b1 != b2) {
    6b18:	4291      	cmp	r1, r2
    6b1a:	d008      	beq.n	6b2e <add_to_waitq_locked+0x5e>
		return b2 - b1;
    6b1c:	1a52      	subs	r2, r2, r1
		if (z_sched_prio_cmp(thread, t) > 0) {
    6b1e:	2a00      	cmp	r2, #0
    6b20:	dd05      	ble.n	6b2e <add_to_waitq_locked+0x5e>
	sys_dnode_t *const prev = successor->prev;
    6b22:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    6b24:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    6b28:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    6b2a:	605c      	str	r4, [r3, #4]
}
    6b2c:	bd38      	pop	{r3, r4, r5, pc}
	return (node == list->tail) ? NULL : node->next;
    6b2e:	686a      	ldr	r2, [r5, #4]
    6b30:	4293      	cmp	r3, r2
    6b32:	d001      	beq.n	6b38 <add_to_waitq_locked+0x68>
    6b34:	681b      	ldr	r3, [r3, #0]
    6b36:	e7ea      	b.n	6b0e <add_to_waitq_locked+0x3e>
	sys_dnode_t *const tail = list->tail;
    6b38:	686b      	ldr	r3, [r5, #4]
	node->prev = tail;
    6b3a:	e9c4 5300 	strd	r5, r3, [r4]
	tail->next = node;
    6b3e:	601c      	str	r4, [r3, #0]
	list->tail = node;
    6b40:	606c      	str	r4, [r5, #4]
    6b42:	e7f3      	b.n	6b2c <add_to_waitq_locked+0x5c>
    6b44:	200003f8 	.word	0x200003f8
    6b48:	0000a8fb 	.word	0x0000a8fb
    6b4c:	00009c4f 	.word	0x00009c4f
    6b50:	0000a8d9 	.word	0x0000a8d9

00006b54 <pend>:
{
    6b54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6b58:	4604      	mov	r4, r0
    6b5a:	460d      	mov	r5, r1
    6b5c:	4616      	mov	r6, r2
    6b5e:	461f      	mov	r7, r3
	__asm__ volatile(
    6b60:	f04f 0320 	mov.w	r3, #32
    6b64:	f3ef 8811 	mrs	r8, BASEPRI
    6b68:	f383 8812 	msr	BASEPRI_MAX, r3
    6b6c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6b70:	481f      	ldr	r0, [pc, #124]	; (6bf0 <pend+0x9c>)
    6b72:	f000 ff8f 	bl	7a94 <z_spin_lock_valid>
    6b76:	b968      	cbnz	r0, 6b94 <pend+0x40>
    6b78:	4a1e      	ldr	r2, [pc, #120]	; (6bf4 <pend+0xa0>)
    6b7a:	491f      	ldr	r1, [pc, #124]	; (6bf8 <pend+0xa4>)
    6b7c:	481f      	ldr	r0, [pc, #124]	; (6bfc <pend+0xa8>)
    6b7e:	2381      	movs	r3, #129	; 0x81
    6b80:	f002 f913 	bl	8daa <printk>
    6b84:	491a      	ldr	r1, [pc, #104]	; (6bf0 <pend+0x9c>)
    6b86:	481e      	ldr	r0, [pc, #120]	; (6c00 <pend+0xac>)
    6b88:	f002 f90f 	bl	8daa <printk>
    6b8c:	4819      	ldr	r0, [pc, #100]	; (6bf4 <pend+0xa0>)
    6b8e:	2181      	movs	r1, #129	; 0x81
    6b90:	f002 f834 	bl	8bfc <assert_post_action>
	z_spin_lock_set_owner(l);
    6b94:	4816      	ldr	r0, [pc, #88]	; (6bf0 <pend+0x9c>)
    6b96:	f000 ff9b 	bl	7ad0 <z_spin_lock_set_owner>
		add_to_waitq_locked(thread, wait_q);
    6b9a:	4620      	mov	r0, r4
    6b9c:	4629      	mov	r1, r5
    6b9e:	f7ff ff97 	bl	6ad0 <add_to_waitq_locked>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6ba2:	4813      	ldr	r0, [pc, #76]	; (6bf0 <pend+0x9c>)
    6ba4:	f000 ff84 	bl	7ab0 <z_spin_unlock_valid>
    6ba8:	b968      	cbnz	r0, 6bc6 <pend+0x72>
    6baa:	4a12      	ldr	r2, [pc, #72]	; (6bf4 <pend+0xa0>)
    6bac:	4915      	ldr	r1, [pc, #84]	; (6c04 <pend+0xb0>)
    6bae:	4813      	ldr	r0, [pc, #76]	; (6bfc <pend+0xa8>)
    6bb0:	23ac      	movs	r3, #172	; 0xac
    6bb2:	f002 f8fa 	bl	8daa <printk>
    6bb6:	490e      	ldr	r1, [pc, #56]	; (6bf0 <pend+0x9c>)
    6bb8:	4813      	ldr	r0, [pc, #76]	; (6c08 <pend+0xb4>)
    6bba:	f002 f8f6 	bl	8daa <printk>
    6bbe:	480d      	ldr	r0, [pc, #52]	; (6bf4 <pend+0xa0>)
    6bc0:	21ac      	movs	r1, #172	; 0xac
    6bc2:	f002 f81b 	bl	8bfc <assert_post_action>
	__asm__ volatile(
    6bc6:	f388 8811 	msr	BASEPRI, r8
    6bca:	f3bf 8f6f 	isb	sy
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    6bce:	1c7b      	adds	r3, r7, #1
    6bd0:	bf08      	it	eq
    6bd2:	f1b6 3fff 	cmpeq.w	r6, #4294967295
    6bd6:	d008      	beq.n	6bea <pend+0x96>
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    6bd8:	4632      	mov	r2, r6
    6bda:	463b      	mov	r3, r7
    6bdc:	f104 0018 	add.w	r0, r4, #24
    6be0:	490a      	ldr	r1, [pc, #40]	; (6c0c <pend+0xb8>)
}
    6be2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    6be6:	f000 bfcb 	b.w	7b80 <z_add_timeout>
    6bea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    6bee:	bf00      	nop
    6bf0:	20000c1c 	.word	0x20000c1c
    6bf4:	00009d62 	.word	0x00009d62
    6bf8:	00009db4 	.word	0x00009db4
    6bfc:	00009c4f 	.word	0x00009c4f
    6c00:	00009dc9 	.word	0x00009dc9
    6c04:	00009d88 	.word	0x00009d88
    6c08:	00009d9f 	.word	0x00009d9f
    6c0c:	000069e5 	.word	0x000069e5

00006c10 <z_pend_curr>:
{
    6c10:	b538      	push	{r3, r4, r5, lr}
	pending_current = _current;
    6c12:	4b11      	ldr	r3, [pc, #68]	; (6c58 <z_pend_curr+0x48>)
{
    6c14:	4604      	mov	r4, r0
	pending_current = _current;
    6c16:	6898      	ldr	r0, [r3, #8]
    6c18:	4b10      	ldr	r3, [pc, #64]	; (6c5c <z_pend_curr+0x4c>)
{
    6c1a:	460d      	mov	r5, r1
	pending_current = _current;
    6c1c:	6018      	str	r0, [r3, #0]
{
    6c1e:	4611      	mov	r1, r2
	pend(_current, wait_q, timeout);
    6c20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    6c24:	f7ff ff96 	bl	6b54 <pend>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6c28:	4620      	mov	r0, r4
    6c2a:	f000 ff41 	bl	7ab0 <z_spin_unlock_valid>
    6c2e:	b968      	cbnz	r0, 6c4c <z_pend_curr+0x3c>
    6c30:	4a0b      	ldr	r2, [pc, #44]	; (6c60 <z_pend_curr+0x50>)
    6c32:	490c      	ldr	r1, [pc, #48]	; (6c64 <z_pend_curr+0x54>)
    6c34:	480c      	ldr	r0, [pc, #48]	; (6c68 <z_pend_curr+0x58>)
    6c36:	23c3      	movs	r3, #195	; 0xc3
    6c38:	f002 f8b7 	bl	8daa <printk>
    6c3c:	480b      	ldr	r0, [pc, #44]	; (6c6c <z_pend_curr+0x5c>)
    6c3e:	4621      	mov	r1, r4
    6c40:	f002 f8b3 	bl	8daa <printk>
    6c44:	4806      	ldr	r0, [pc, #24]	; (6c60 <z_pend_curr+0x50>)
    6c46:	21c3      	movs	r1, #195	; 0xc3
    6c48:	f001 ffd8 	bl	8bfc <assert_post_action>
    6c4c:	4628      	mov	r0, r5
}
    6c4e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    6c52:	f7fb bd9d 	b.w	2790 <arch_swap>
    6c56:	bf00      	nop
    6c58:	20000be8 	.word	0x20000be8
    6c5c:	20000c18 	.word	0x20000c18
    6c60:	00009d62 	.word	0x00009d62
    6c64:	00009d88 	.word	0x00009d88
    6c68:	00009c4f 	.word	0x00009c4f
    6c6c:	00009d9f 	.word	0x00009d9f

00006c70 <z_set_prio>:
{
    6c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6c72:	4604      	mov	r4, r0
    6c74:	460e      	mov	r6, r1
	__asm__ volatile(
    6c76:	f04f 0320 	mov.w	r3, #32
    6c7a:	f3ef 8711 	mrs	r7, BASEPRI
    6c7e:	f383 8812 	msr	BASEPRI_MAX, r3
    6c82:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6c86:	483c      	ldr	r0, [pc, #240]	; (6d78 <z_set_prio+0x108>)
    6c88:	f000 ff04 	bl	7a94 <z_spin_lock_valid>
    6c8c:	b968      	cbnz	r0, 6caa <z_set_prio+0x3a>
    6c8e:	4a3b      	ldr	r2, [pc, #236]	; (6d7c <z_set_prio+0x10c>)
    6c90:	493b      	ldr	r1, [pc, #236]	; (6d80 <z_set_prio+0x110>)
    6c92:	483c      	ldr	r0, [pc, #240]	; (6d84 <z_set_prio+0x114>)
    6c94:	2381      	movs	r3, #129	; 0x81
    6c96:	f002 f888 	bl	8daa <printk>
    6c9a:	4937      	ldr	r1, [pc, #220]	; (6d78 <z_set_prio+0x108>)
    6c9c:	483a      	ldr	r0, [pc, #232]	; (6d88 <z_set_prio+0x118>)
    6c9e:	f002 f884 	bl	8daa <printk>
    6ca2:	4836      	ldr	r0, [pc, #216]	; (6d7c <z_set_prio+0x10c>)
    6ca4:	2181      	movs	r1, #129	; 0x81
    6ca6:	f001 ffa9 	bl	8bfc <assert_post_action>
	z_spin_lock_set_owner(l);
    6caa:	4833      	ldr	r0, [pc, #204]	; (6d78 <z_set_prio+0x108>)
    6cac:	f000 ff10 	bl	7ad0 <z_spin_lock_set_owner>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    6cb0:	7b63      	ldrb	r3, [r4, #13]
    6cb2:	06da      	lsls	r2, r3, #27
    6cb4:	b276      	sxtb	r6, r6
    6cb6:	d15c      	bne.n	6d72 <z_set_prio+0x102>
	return !sys_dnode_is_linked(&to->node);
    6cb8:	69a5      	ldr	r5, [r4, #24]
		if (need_sched) {
    6cba:	2d00      	cmp	r5, #0
    6cbc:	d159      	bne.n	6d72 <z_set_prio+0x102>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    6cbe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    6cc2:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    6cc4:	4831      	ldr	r0, [pc, #196]	; (6d8c <z_set_prio+0x11c>)
    6cc6:	4621      	mov	r1, r4
    6cc8:	f7ff fc08 	bl	64dc <z_priq_dumb_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    6ccc:	7b63      	ldrb	r3, [r4, #13]
				thread->base.prio = prio;
    6cce:	73a6      	strb	r6, [r4, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
    6cd0:	f063 037f 	orn	r3, r3, #127	; 0x7f
    6cd4:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    6cd6:	4b2e      	ldr	r3, [pc, #184]	; (6d90 <z_set_prio+0x120>)
    6cd8:	429c      	cmp	r4, r3
    6cda:	d109      	bne.n	6cf0 <z_set_prio+0x80>
    6cdc:	492d      	ldr	r1, [pc, #180]	; (6d94 <z_set_prio+0x124>)
    6cde:	4829      	ldr	r0, [pc, #164]	; (6d84 <z_set_prio+0x114>)
    6ce0:	4a2d      	ldr	r2, [pc, #180]	; (6d98 <z_set_prio+0x128>)
    6ce2:	23ba      	movs	r3, #186	; 0xba
    6ce4:	f002 f861 	bl	8daa <printk>
    6ce8:	482b      	ldr	r0, [pc, #172]	; (6d98 <z_set_prio+0x128>)
    6cea:	21ba      	movs	r1, #186	; 0xba
    6cec:	f001 ff86 	bl	8bfc <assert_post_action>
	return list->head == list;
    6cf0:	492a      	ldr	r1, [pc, #168]	; (6d9c <z_set_prio+0x12c>)
    6cf2:	460b      	mov	r3, r1
    6cf4:	f853 0f20 	ldr.w	r0, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6cf8:	4298      	cmp	r0, r3
    6cfa:	bf18      	it	ne
    6cfc:	4605      	movne	r5, r0
    6cfe:	2d00      	cmp	r5, #0
    6d00:	461a      	mov	r2, r3
    6d02:	462b      	mov	r3, r5
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    6d04:	6a4d      	ldr	r5, [r1, #36]	; 0x24
    6d06:	bf38      	it	cc
    6d08:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    6d0a:	b36b      	cbz	r3, 6d68 <z_set_prio+0xf8>
	int32_t b1 = thread_1->base.prio;
    6d0c:	f994 600e 	ldrsb.w	r6, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    6d10:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
    6d14:	4286      	cmp	r6, r0
    6d16:	d023      	beq.n	6d60 <z_set_prio+0xf0>
		return b2 - b1;
    6d18:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    6d1a:	2800      	cmp	r0, #0
    6d1c:	dd20      	ble.n	6d60 <z_set_prio+0xf0>
	sys_dnode_t *const prev = successor->prev;
    6d1e:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    6d20:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    6d24:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    6d26:	605c      	str	r4, [r3, #4]
			update_cache(1);
    6d28:	2001      	movs	r0, #1
    6d2a:	f7ff fc67 	bl	65fc <update_cache>
    6d2e:	2401      	movs	r4, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6d30:	4811      	ldr	r0, [pc, #68]	; (6d78 <z_set_prio+0x108>)
    6d32:	f000 febd 	bl	7ab0 <z_spin_unlock_valid>
    6d36:	b968      	cbnz	r0, 6d54 <z_set_prio+0xe4>
    6d38:	4a10      	ldr	r2, [pc, #64]	; (6d7c <z_set_prio+0x10c>)
    6d3a:	4919      	ldr	r1, [pc, #100]	; (6da0 <z_set_prio+0x130>)
    6d3c:	4811      	ldr	r0, [pc, #68]	; (6d84 <z_set_prio+0x114>)
    6d3e:	23ac      	movs	r3, #172	; 0xac
    6d40:	f002 f833 	bl	8daa <printk>
    6d44:	490c      	ldr	r1, [pc, #48]	; (6d78 <z_set_prio+0x108>)
    6d46:	4817      	ldr	r0, [pc, #92]	; (6da4 <z_set_prio+0x134>)
    6d48:	f002 f82f 	bl	8daa <printk>
    6d4c:	480b      	ldr	r0, [pc, #44]	; (6d7c <z_set_prio+0x10c>)
    6d4e:	21ac      	movs	r1, #172	; 0xac
    6d50:	f001 ff54 	bl	8bfc <assert_post_action>
	__asm__ volatile(
    6d54:	f387 8811 	msr	BASEPRI, r7
    6d58:	f3bf 8f6f 	isb	sy
}
    6d5c:	4620      	mov	r0, r4
    6d5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return (node == list->tail) ? NULL : node->next;
    6d60:	42ab      	cmp	r3, r5
    6d62:	d001      	beq.n	6d68 <z_set_prio+0xf8>
    6d64:	681b      	ldr	r3, [r3, #0]
    6d66:	e7d0      	b.n	6d0a <z_set_prio+0x9a>
	node->prev = tail;
    6d68:	e9c4 2500 	strd	r2, r5, [r4]
	tail->next = node;
    6d6c:	602c      	str	r4, [r5, #0]
	list->tail = node;
    6d6e:	624c      	str	r4, [r1, #36]	; 0x24
}
    6d70:	e7da      	b.n	6d28 <z_set_prio+0xb8>
			thread->base.prio = prio;
    6d72:	73a6      	strb	r6, [r4, #14]
    6d74:	2400      	movs	r4, #0
    6d76:	e7db      	b.n	6d30 <z_set_prio+0xc0>
    6d78:	20000c1c 	.word	0x20000c1c
    6d7c:	00009d62 	.word	0x00009d62
    6d80:	00009db4 	.word	0x00009db4
    6d84:	00009c4f 	.word	0x00009c4f
    6d88:	00009dc9 	.word	0x00009dc9
    6d8c:	20000c08 	.word	0x20000c08
    6d90:	200003f8 	.word	0x200003f8
    6d94:	0000a8fb 	.word	0x0000a8fb
    6d98:	0000a8d9 	.word	0x0000a8d9
    6d9c:	20000be8 	.word	0x20000be8
    6da0:	00009d88 	.word	0x00009d88
    6da4:	00009d9f 	.word	0x00009d9f

00006da8 <z_impl_k_thread_suspend>:
{
    6da8:	b570      	push	{r4, r5, r6, lr}
    6daa:	4604      	mov	r4, r0
	return z_abort_timeout(&thread->base.timeout);
    6dac:	3018      	adds	r0, #24
    6dae:	f000 ffbb 	bl	7d28 <z_abort_timeout>
	__asm__ volatile(
    6db2:	f04f 0320 	mov.w	r3, #32
    6db6:	f3ef 8611 	mrs	r6, BASEPRI
    6dba:	f383 8812 	msr	BASEPRI_MAX, r3
    6dbe:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6dc2:	4825      	ldr	r0, [pc, #148]	; (6e58 <z_impl_k_thread_suspend+0xb0>)
    6dc4:	f000 fe66 	bl	7a94 <z_spin_lock_valid>
    6dc8:	b968      	cbnz	r0, 6de6 <z_impl_k_thread_suspend+0x3e>
    6dca:	4a24      	ldr	r2, [pc, #144]	; (6e5c <z_impl_k_thread_suspend+0xb4>)
    6dcc:	4924      	ldr	r1, [pc, #144]	; (6e60 <z_impl_k_thread_suspend+0xb8>)
    6dce:	4825      	ldr	r0, [pc, #148]	; (6e64 <z_impl_k_thread_suspend+0xbc>)
    6dd0:	2381      	movs	r3, #129	; 0x81
    6dd2:	f001 ffea 	bl	8daa <printk>
    6dd6:	4920      	ldr	r1, [pc, #128]	; (6e58 <z_impl_k_thread_suspend+0xb0>)
    6dd8:	4823      	ldr	r0, [pc, #140]	; (6e68 <z_impl_k_thread_suspend+0xc0>)
    6dda:	f001 ffe6 	bl	8daa <printk>
    6dde:	481f      	ldr	r0, [pc, #124]	; (6e5c <z_impl_k_thread_suspend+0xb4>)
    6de0:	2181      	movs	r1, #129	; 0x81
    6de2:	f001 ff0b 	bl	8bfc <assert_post_action>
	z_spin_lock_set_owner(l);
    6de6:	481c      	ldr	r0, [pc, #112]	; (6e58 <z_impl_k_thread_suspend+0xb0>)
    6de8:	f000 fe72 	bl	7ad0 <z_spin_lock_set_owner>
		if (z_is_thread_queued(thread)) {
    6dec:	f994 200d 	ldrsb.w	r2, [r4, #13]
	return z_is_thread_state_set(thread, _THREAD_QUEUED);
    6df0:	7b63      	ldrb	r3, [r4, #13]
    6df2:	2a00      	cmp	r2, #0
    6df4:	da06      	bge.n	6e04 <z_impl_k_thread_suspend+0x5c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    6df6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	_priq_run_remove(thread_runq(thread), thread);
    6dfa:	481c      	ldr	r0, [pc, #112]	; (6e6c <z_impl_k_thread_suspend+0xc4>)
	thread->base.thread_state &= ~_THREAD_QUEUED;
    6dfc:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    6dfe:	4621      	mov	r1, r4
    6e00:	f7ff fb6c 	bl	64dc <z_priq_dumb_remove>
		update_cache(thread == _current);
    6e04:	4d1a      	ldr	r5, [pc, #104]	; (6e70 <z_impl_k_thread_suspend+0xc8>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
    6e06:	7b63      	ldrb	r3, [r4, #13]
    6e08:	68a8      	ldr	r0, [r5, #8]
    6e0a:	f043 0310 	orr.w	r3, r3, #16
    6e0e:	7363      	strb	r3, [r4, #13]
    6e10:	1b03      	subs	r3, r0, r4
    6e12:	4258      	negs	r0, r3
    6e14:	4158      	adcs	r0, r3
    6e16:	f7ff fbf1 	bl	65fc <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6e1a:	480f      	ldr	r0, [pc, #60]	; (6e58 <z_impl_k_thread_suspend+0xb0>)
    6e1c:	f000 fe48 	bl	7ab0 <z_spin_unlock_valid>
    6e20:	b968      	cbnz	r0, 6e3e <z_impl_k_thread_suspend+0x96>
    6e22:	4a0e      	ldr	r2, [pc, #56]	; (6e5c <z_impl_k_thread_suspend+0xb4>)
    6e24:	4913      	ldr	r1, [pc, #76]	; (6e74 <z_impl_k_thread_suspend+0xcc>)
    6e26:	480f      	ldr	r0, [pc, #60]	; (6e64 <z_impl_k_thread_suspend+0xbc>)
    6e28:	23ac      	movs	r3, #172	; 0xac
    6e2a:	f001 ffbe 	bl	8daa <printk>
    6e2e:	490a      	ldr	r1, [pc, #40]	; (6e58 <z_impl_k_thread_suspend+0xb0>)
    6e30:	4811      	ldr	r0, [pc, #68]	; (6e78 <z_impl_k_thread_suspend+0xd0>)
    6e32:	f001 ffba 	bl	8daa <printk>
    6e36:	4809      	ldr	r0, [pc, #36]	; (6e5c <z_impl_k_thread_suspend+0xb4>)
    6e38:	21ac      	movs	r1, #172	; 0xac
    6e3a:	f001 fedf 	bl	8bfc <assert_post_action>
	__asm__ volatile(
    6e3e:	f386 8811 	msr	BASEPRI, r6
    6e42:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
    6e46:	68ab      	ldr	r3, [r5, #8]
    6e48:	42a3      	cmp	r3, r4
    6e4a:	d103      	bne.n	6e54 <z_impl_k_thread_suspend+0xac>
}
    6e4c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
    6e50:	f002 bb10 	b.w	9474 <z_reschedule_unlocked>
}
    6e54:	bd70      	pop	{r4, r5, r6, pc}
    6e56:	bf00      	nop
    6e58:	20000c1c 	.word	0x20000c1c
    6e5c:	00009d62 	.word	0x00009d62
    6e60:	00009db4 	.word	0x00009db4
    6e64:	00009c4f 	.word	0x00009c4f
    6e68:	00009dc9 	.word	0x00009dc9
    6e6c:	20000c08 	.word	0x20000c08
    6e70:	20000be8 	.word	0x20000be8
    6e74:	00009d88 	.word	0x00009d88
    6e78:	00009d9f 	.word	0x00009d9f

00006e7c <k_sched_unlock>:
{
    6e7c:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    6e7e:	f04f 0320 	mov.w	r3, #32
    6e82:	f3ef 8511 	mrs	r5, BASEPRI
    6e86:	f383 8812 	msr	BASEPRI_MAX, r3
    6e8a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6e8e:	482d      	ldr	r0, [pc, #180]	; (6f44 <k_sched_unlock+0xc8>)
    6e90:	f000 fe00 	bl	7a94 <z_spin_lock_valid>
    6e94:	b968      	cbnz	r0, 6eb2 <k_sched_unlock+0x36>
    6e96:	4a2c      	ldr	r2, [pc, #176]	; (6f48 <k_sched_unlock+0xcc>)
    6e98:	492c      	ldr	r1, [pc, #176]	; (6f4c <k_sched_unlock+0xd0>)
    6e9a:	482d      	ldr	r0, [pc, #180]	; (6f50 <k_sched_unlock+0xd4>)
    6e9c:	2381      	movs	r3, #129	; 0x81
    6e9e:	f001 ff84 	bl	8daa <printk>
    6ea2:	4928      	ldr	r1, [pc, #160]	; (6f44 <k_sched_unlock+0xc8>)
    6ea4:	482b      	ldr	r0, [pc, #172]	; (6f54 <k_sched_unlock+0xd8>)
    6ea6:	f001 ff80 	bl	8daa <printk>
    6eaa:	4827      	ldr	r0, [pc, #156]	; (6f48 <k_sched_unlock+0xcc>)
    6eac:	2181      	movs	r1, #129	; 0x81
    6eae:	f001 fea5 	bl	8bfc <assert_post_action>
		__ASSERT(_current->base.sched_locked != 0U, "");
    6eb2:	4c29      	ldr	r4, [pc, #164]	; (6f58 <k_sched_unlock+0xdc>)
	z_spin_lock_set_owner(l);
    6eb4:	4823      	ldr	r0, [pc, #140]	; (6f44 <k_sched_unlock+0xc8>)
    6eb6:	f000 fe0b 	bl	7ad0 <z_spin_lock_set_owner>
    6eba:	68a2      	ldr	r2, [r4, #8]
    6ebc:	7bd2      	ldrb	r2, [r2, #15]
    6ebe:	b972      	cbnz	r2, 6ede <k_sched_unlock+0x62>
    6ec0:	4926      	ldr	r1, [pc, #152]	; (6f5c <k_sched_unlock+0xe0>)
    6ec2:	4a27      	ldr	r2, [pc, #156]	; (6f60 <k_sched_unlock+0xe4>)
    6ec4:	4822      	ldr	r0, [pc, #136]	; (6f50 <k_sched_unlock+0xd4>)
    6ec6:	f240 3385 	movw	r3, #901	; 0x385
    6eca:	f001 ff6e 	bl	8daa <printk>
    6ece:	4825      	ldr	r0, [pc, #148]	; (6f64 <k_sched_unlock+0xe8>)
    6ed0:	f001 ff6b 	bl	8daa <printk>
    6ed4:	4822      	ldr	r0, [pc, #136]	; (6f60 <k_sched_unlock+0xe4>)
    6ed6:	f240 3185 	movw	r1, #901	; 0x385
    6eda:	f001 fe8f 	bl	8bfc <assert_post_action>
    6ede:	f3ef 8305 	mrs	r3, IPSR
		__ASSERT(!arch_is_in_isr(), "");
    6ee2:	b173      	cbz	r3, 6f02 <k_sched_unlock+0x86>
    6ee4:	4920      	ldr	r1, [pc, #128]	; (6f68 <k_sched_unlock+0xec>)
    6ee6:	4a1e      	ldr	r2, [pc, #120]	; (6f60 <k_sched_unlock+0xe4>)
    6ee8:	4819      	ldr	r0, [pc, #100]	; (6f50 <k_sched_unlock+0xd4>)
    6eea:	f240 3386 	movw	r3, #902	; 0x386
    6eee:	f001 ff5c 	bl	8daa <printk>
    6ef2:	481c      	ldr	r0, [pc, #112]	; (6f64 <k_sched_unlock+0xe8>)
    6ef4:	f001 ff59 	bl	8daa <printk>
    6ef8:	4819      	ldr	r0, [pc, #100]	; (6f60 <k_sched_unlock+0xe4>)
    6efa:	f240 3186 	movw	r1, #902	; 0x386
    6efe:	f001 fe7d 	bl	8bfc <assert_post_action>
		++_current->base.sched_locked;
    6f02:	68a2      	ldr	r2, [r4, #8]
    6f04:	7bd3      	ldrb	r3, [r2, #15]
    6f06:	3301      	adds	r3, #1
		update_cache(0);
    6f08:	2000      	movs	r0, #0
		++_current->base.sched_locked;
    6f0a:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    6f0c:	f7ff fb76 	bl	65fc <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6f10:	480c      	ldr	r0, [pc, #48]	; (6f44 <k_sched_unlock+0xc8>)
    6f12:	f000 fdcd 	bl	7ab0 <z_spin_unlock_valid>
    6f16:	b968      	cbnz	r0, 6f34 <k_sched_unlock+0xb8>
    6f18:	4a0b      	ldr	r2, [pc, #44]	; (6f48 <k_sched_unlock+0xcc>)
    6f1a:	4914      	ldr	r1, [pc, #80]	; (6f6c <k_sched_unlock+0xf0>)
    6f1c:	480c      	ldr	r0, [pc, #48]	; (6f50 <k_sched_unlock+0xd4>)
    6f1e:	23ac      	movs	r3, #172	; 0xac
    6f20:	f001 ff43 	bl	8daa <printk>
    6f24:	4907      	ldr	r1, [pc, #28]	; (6f44 <k_sched_unlock+0xc8>)
    6f26:	4812      	ldr	r0, [pc, #72]	; (6f70 <k_sched_unlock+0xf4>)
    6f28:	f001 ff3f 	bl	8daa <printk>
    6f2c:	4806      	ldr	r0, [pc, #24]	; (6f48 <k_sched_unlock+0xcc>)
    6f2e:	21ac      	movs	r1, #172	; 0xac
    6f30:	f001 fe64 	bl	8bfc <assert_post_action>
	__asm__ volatile(
    6f34:	f385 8811 	msr	BASEPRI, r5
    6f38:	f3bf 8f6f 	isb	sy
}
    6f3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule_unlocked();
    6f40:	f002 ba98 	b.w	9474 <z_reschedule_unlocked>
    6f44:	20000c1c 	.word	0x20000c1c
    6f48:	00009d62 	.word	0x00009d62
    6f4c:	00009db4 	.word	0x00009db4
    6f50:	00009c4f 	.word	0x00009c4f
    6f54:	00009dc9 	.word	0x00009dc9
    6f58:	20000be8 	.word	0x20000be8
    6f5c:	0000a95a 	.word	0x0000a95a
    6f60:	0000a8d9 	.word	0x0000a8d9
    6f64:	0000a775 	.word	0x0000a775
    6f68:	0000a6fc 	.word	0x0000a6fc
    6f6c:	00009d88 	.word	0x00009d88
    6f70:	00009d9f 	.word	0x00009d9f

00006f74 <z_unpend1_no_timeout>:
{
    6f74:	b538      	push	{r3, r4, r5, lr}
    6f76:	4604      	mov	r4, r0
	__asm__ volatile(
    6f78:	f04f 0320 	mov.w	r3, #32
    6f7c:	f3ef 8511 	mrs	r5, BASEPRI
    6f80:	f383 8812 	msr	BASEPRI_MAX, r3
    6f84:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6f88:	4819      	ldr	r0, [pc, #100]	; (6ff0 <z_unpend1_no_timeout+0x7c>)
    6f8a:	f000 fd83 	bl	7a94 <z_spin_lock_valid>
    6f8e:	b968      	cbnz	r0, 6fac <z_unpend1_no_timeout+0x38>
    6f90:	4a18      	ldr	r2, [pc, #96]	; (6ff4 <z_unpend1_no_timeout+0x80>)
    6f92:	4919      	ldr	r1, [pc, #100]	; (6ff8 <z_unpend1_no_timeout+0x84>)
    6f94:	4819      	ldr	r0, [pc, #100]	; (6ffc <z_unpend1_no_timeout+0x88>)
    6f96:	2381      	movs	r3, #129	; 0x81
    6f98:	f001 ff07 	bl	8daa <printk>
    6f9c:	4914      	ldr	r1, [pc, #80]	; (6ff0 <z_unpend1_no_timeout+0x7c>)
    6f9e:	4818      	ldr	r0, [pc, #96]	; (7000 <z_unpend1_no_timeout+0x8c>)
    6fa0:	f001 ff03 	bl	8daa <printk>
    6fa4:	4813      	ldr	r0, [pc, #76]	; (6ff4 <z_unpend1_no_timeout+0x80>)
    6fa6:	2181      	movs	r1, #129	; 0x81
    6fa8:	f001 fe28 	bl	8bfc <assert_post_action>
	z_spin_lock_set_owner(l);
    6fac:	4810      	ldr	r0, [pc, #64]	; (6ff0 <z_unpend1_no_timeout+0x7c>)
    6fae:	f000 fd8f 	bl	7ad0 <z_spin_lock_set_owner>
		thread = _priq_wait_best(&wait_q->waitq);
    6fb2:	4620      	mov	r0, r4
    6fb4:	f002 fa68 	bl	9488 <z_priq_dumb_best>
		if (thread != NULL) {
    6fb8:	4604      	mov	r4, r0
    6fba:	b108      	cbz	r0, 6fc0 <z_unpend1_no_timeout+0x4c>
			unpend_thread_no_timeout(thread);
    6fbc:	f7ff fab0 	bl	6520 <unpend_thread_no_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6fc0:	480b      	ldr	r0, [pc, #44]	; (6ff0 <z_unpend1_no_timeout+0x7c>)
    6fc2:	f000 fd75 	bl	7ab0 <z_spin_unlock_valid>
    6fc6:	b968      	cbnz	r0, 6fe4 <z_unpend1_no_timeout+0x70>
    6fc8:	4a0a      	ldr	r2, [pc, #40]	; (6ff4 <z_unpend1_no_timeout+0x80>)
    6fca:	490e      	ldr	r1, [pc, #56]	; (7004 <z_unpend1_no_timeout+0x90>)
    6fcc:	480b      	ldr	r0, [pc, #44]	; (6ffc <z_unpend1_no_timeout+0x88>)
    6fce:	23ac      	movs	r3, #172	; 0xac
    6fd0:	f001 feeb 	bl	8daa <printk>
    6fd4:	4906      	ldr	r1, [pc, #24]	; (6ff0 <z_unpend1_no_timeout+0x7c>)
    6fd6:	480c      	ldr	r0, [pc, #48]	; (7008 <z_unpend1_no_timeout+0x94>)
    6fd8:	f001 fee7 	bl	8daa <printk>
    6fdc:	4805      	ldr	r0, [pc, #20]	; (6ff4 <z_unpend1_no_timeout+0x80>)
    6fde:	21ac      	movs	r1, #172	; 0xac
    6fe0:	f001 fe0c 	bl	8bfc <assert_post_action>
	__asm__ volatile(
    6fe4:	f385 8811 	msr	BASEPRI, r5
    6fe8:	f3bf 8f6f 	isb	sy
}
    6fec:	4620      	mov	r0, r4
    6fee:	bd38      	pop	{r3, r4, r5, pc}
    6ff0:	20000c1c 	.word	0x20000c1c
    6ff4:	00009d62 	.word	0x00009d62
    6ff8:	00009db4 	.word	0x00009db4
    6ffc:	00009c4f 	.word	0x00009c4f
    7000:	00009dc9 	.word	0x00009dc9
    7004:	00009d88 	.word	0x00009d88
    7008:	00009d9f 	.word	0x00009d9f

0000700c <z_unpend_first_thread>:
{
    700c:	b538      	push	{r3, r4, r5, lr}
    700e:	4604      	mov	r4, r0
	__asm__ volatile(
    7010:	f04f 0320 	mov.w	r3, #32
    7014:	f3ef 8511 	mrs	r5, BASEPRI
    7018:	f383 8812 	msr	BASEPRI_MAX, r3
    701c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7020:	481b      	ldr	r0, [pc, #108]	; (7090 <z_unpend_first_thread+0x84>)
    7022:	f000 fd37 	bl	7a94 <z_spin_lock_valid>
    7026:	b968      	cbnz	r0, 7044 <z_unpend_first_thread+0x38>
    7028:	4a1a      	ldr	r2, [pc, #104]	; (7094 <z_unpend_first_thread+0x88>)
    702a:	491b      	ldr	r1, [pc, #108]	; (7098 <z_unpend_first_thread+0x8c>)
    702c:	481b      	ldr	r0, [pc, #108]	; (709c <z_unpend_first_thread+0x90>)
    702e:	2381      	movs	r3, #129	; 0x81
    7030:	f001 febb 	bl	8daa <printk>
    7034:	4916      	ldr	r1, [pc, #88]	; (7090 <z_unpend_first_thread+0x84>)
    7036:	481a      	ldr	r0, [pc, #104]	; (70a0 <z_unpend_first_thread+0x94>)
    7038:	f001 feb7 	bl	8daa <printk>
    703c:	4815      	ldr	r0, [pc, #84]	; (7094 <z_unpend_first_thread+0x88>)
    703e:	2181      	movs	r1, #129	; 0x81
    7040:	f001 fddc 	bl	8bfc <assert_post_action>
	z_spin_lock_set_owner(l);
    7044:	4812      	ldr	r0, [pc, #72]	; (7090 <z_unpend_first_thread+0x84>)
    7046:	f000 fd43 	bl	7ad0 <z_spin_lock_set_owner>
		thread = _priq_wait_best(&wait_q->waitq);
    704a:	4620      	mov	r0, r4
    704c:	f002 fa1c 	bl	9488 <z_priq_dumb_best>
		if (thread != NULL) {
    7050:	4604      	mov	r4, r0
    7052:	b128      	cbz	r0, 7060 <z_unpend_first_thread+0x54>
			unpend_thread_no_timeout(thread);
    7054:	f7ff fa64 	bl	6520 <unpend_thread_no_timeout>
    7058:	f104 0018 	add.w	r0, r4, #24
    705c:	f000 fe64 	bl	7d28 <z_abort_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7060:	480b      	ldr	r0, [pc, #44]	; (7090 <z_unpend_first_thread+0x84>)
    7062:	f000 fd25 	bl	7ab0 <z_spin_unlock_valid>
    7066:	b968      	cbnz	r0, 7084 <z_unpend_first_thread+0x78>
    7068:	4a0a      	ldr	r2, [pc, #40]	; (7094 <z_unpend_first_thread+0x88>)
    706a:	490e      	ldr	r1, [pc, #56]	; (70a4 <z_unpend_first_thread+0x98>)
    706c:	480b      	ldr	r0, [pc, #44]	; (709c <z_unpend_first_thread+0x90>)
    706e:	23ac      	movs	r3, #172	; 0xac
    7070:	f001 fe9b 	bl	8daa <printk>
    7074:	4906      	ldr	r1, [pc, #24]	; (7090 <z_unpend_first_thread+0x84>)
    7076:	480c      	ldr	r0, [pc, #48]	; (70a8 <z_unpend_first_thread+0x9c>)
    7078:	f001 fe97 	bl	8daa <printk>
    707c:	4805      	ldr	r0, [pc, #20]	; (7094 <z_unpend_first_thread+0x88>)
    707e:	21ac      	movs	r1, #172	; 0xac
    7080:	f001 fdbc 	bl	8bfc <assert_post_action>
	__asm__ volatile(
    7084:	f385 8811 	msr	BASEPRI, r5
    7088:	f3bf 8f6f 	isb	sy
}
    708c:	4620      	mov	r0, r4
    708e:	bd38      	pop	{r3, r4, r5, pc}
    7090:	20000c1c 	.word	0x20000c1c
    7094:	00009d62 	.word	0x00009d62
    7098:	00009db4 	.word	0x00009db4
    709c:	00009c4f 	.word	0x00009c4f
    70a0:	00009dc9 	.word	0x00009dc9
    70a4:	00009d88 	.word	0x00009d88
    70a8:	00009d9f 	.word	0x00009d9f

000070ac <z_sched_init>:
	list->head = (sys_dnode_t *)list;
    70ac:	4b04      	ldr	r3, [pc, #16]	; (70c0 <z_sched_init+0x14>)
#else
	init_ready_q(&_kernel.ready_q);
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    70ae:	2100      	movs	r1, #0
    70b0:	f103 0220 	add.w	r2, r3, #32
	list->tail = (sys_dnode_t *)list;
    70b4:	e9c3 2208 	strd	r2, r2, [r3, #32]
    70b8:	4608      	mov	r0, r1
    70ba:	f7ff b8a9 	b.w	6210 <k_sched_time_slice_set>
    70be:	bf00      	nop
    70c0:	20000be8 	.word	0x20000be8

000070c4 <z_impl_k_yield>:
#include <syscalls/k_thread_deadline_set_mrsh.c>
#endif
#endif

void z_impl_k_yield(void)
{
    70c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    70c6:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "");
    70ca:	b173      	cbz	r3, 70ea <z_impl_k_yield+0x26>
    70cc:	4941      	ldr	r1, [pc, #260]	; (71d4 <z_impl_k_yield+0x110>)
    70ce:	4a42      	ldr	r2, [pc, #264]	; (71d8 <z_impl_k_yield+0x114>)
    70d0:	4842      	ldr	r0, [pc, #264]	; (71dc <z_impl_k_yield+0x118>)
    70d2:	f240 43dc 	movw	r3, #1244	; 0x4dc
    70d6:	f001 fe68 	bl	8daa <printk>
    70da:	4841      	ldr	r0, [pc, #260]	; (71e0 <z_impl_k_yield+0x11c>)
    70dc:	f001 fe65 	bl	8daa <printk>
    70e0:	483d      	ldr	r0, [pc, #244]	; (71d8 <z_impl_k_yield+0x114>)
    70e2:	f240 41dc 	movw	r1, #1244	; 0x4dc
    70e6:	f001 fd89 	bl	8bfc <assert_post_action>
	__asm__ volatile(
    70ea:	f04f 0320 	mov.w	r3, #32
    70ee:	f3ef 8611 	mrs	r6, BASEPRI
    70f2:	f383 8812 	msr	BASEPRI_MAX, r3
    70f6:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    70fa:	483a      	ldr	r0, [pc, #232]	; (71e4 <z_impl_k_yield+0x120>)
    70fc:	f000 fcca 	bl	7a94 <z_spin_lock_valid>
    7100:	b968      	cbnz	r0, 711e <z_impl_k_yield+0x5a>
    7102:	4a39      	ldr	r2, [pc, #228]	; (71e8 <z_impl_k_yield+0x124>)
    7104:	4939      	ldr	r1, [pc, #228]	; (71ec <z_impl_k_yield+0x128>)
    7106:	4835      	ldr	r0, [pc, #212]	; (71dc <z_impl_k_yield+0x118>)
    7108:	2381      	movs	r3, #129	; 0x81
    710a:	f001 fe4e 	bl	8daa <printk>
    710e:	4935      	ldr	r1, [pc, #212]	; (71e4 <z_impl_k_yield+0x120>)
    7110:	4837      	ldr	r0, [pc, #220]	; (71f0 <z_impl_k_yield+0x12c>)
    7112:	f001 fe4a 	bl	8daa <printk>
    7116:	4834      	ldr	r0, [pc, #208]	; (71e8 <z_impl_k_yield+0x124>)
    7118:	2181      	movs	r1, #129	; 0x81
    711a:	f001 fd6f 	bl	8bfc <assert_post_action>

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if (!IS_ENABLED(CONFIG_SMP) ||
	    z_is_thread_queued(_current)) {
		dequeue_thread(_current);
    711e:	4d35      	ldr	r5, [pc, #212]	; (71f4 <z_impl_k_yield+0x130>)
	z_spin_lock_set_owner(l);
    7120:	4830      	ldr	r0, [pc, #192]	; (71e4 <z_impl_k_yield+0x120>)
    7122:	f000 fcd5 	bl	7ad0 <z_spin_lock_set_owner>
    7126:	68a9      	ldr	r1, [r5, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    7128:	7b4b      	ldrb	r3, [r1, #13]
    712a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    712e:	734b      	strb	r3, [r1, #13]
	_priq_run_remove(thread_runq(thread), thread);
    7130:	f105 0020 	add.w	r0, r5, #32
    7134:	f7ff f9d2 	bl	64dc <z_priq_dumb_remove>
	}
	queue_thread(_current);
    7138:	68ac      	ldr	r4, [r5, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    713a:	7b63      	ldrb	r3, [r4, #13]
    713c:	f063 037f 	orn	r3, r3, #127	; 0x7f
    7140:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    7142:	4b2d      	ldr	r3, [pc, #180]	; (71f8 <z_impl_k_yield+0x134>)
    7144:	429c      	cmp	r4, r3
    7146:	d109      	bne.n	715c <z_impl_k_yield+0x98>
    7148:	492c      	ldr	r1, [pc, #176]	; (71fc <z_impl_k_yield+0x138>)
    714a:	4824      	ldr	r0, [pc, #144]	; (71dc <z_impl_k_yield+0x118>)
    714c:	4a22      	ldr	r2, [pc, #136]	; (71d8 <z_impl_k_yield+0x114>)
    714e:	23ba      	movs	r3, #186	; 0xba
    7150:	f001 fe2b 	bl	8daa <printk>
    7154:	4820      	ldr	r0, [pc, #128]	; (71d8 <z_impl_k_yield+0x114>)
    7156:	21ba      	movs	r1, #186	; 0xba
    7158:	f001 fd50 	bl	8bfc <assert_post_action>
	return list->head == list;
    715c:	6a2b      	ldr	r3, [r5, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    715e:	4828      	ldr	r0, [pc, #160]	; (7200 <z_impl_k_yield+0x13c>)
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    7160:	6a69      	ldr	r1, [r5, #36]	; 0x24
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7162:	4283      	cmp	r3, r0
    7164:	bf08      	it	eq
    7166:	2300      	moveq	r3, #0
    7168:	2b00      	cmp	r3, #0
    716a:	bf38      	it	cc
    716c:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    716e:	b35b      	cbz	r3, 71c8 <z_impl_k_yield+0x104>
	int32_t b1 = thread_1->base.prio;
    7170:	f994 700e 	ldrsb.w	r7, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    7174:	f993 200e 	ldrsb.w	r2, [r3, #14]
	if (b1 != b2) {
    7178:	4297      	cmp	r7, r2
    717a:	d021      	beq.n	71c0 <z_impl_k_yield+0xfc>
		return b2 - b1;
    717c:	1bd2      	subs	r2, r2, r7
		if (z_sched_prio_cmp(thread, t) > 0) {
    717e:	2a00      	cmp	r2, #0
    7180:	dd1e      	ble.n	71c0 <z_impl_k_yield+0xfc>
	sys_dnode_t *const prev = successor->prev;
    7182:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    7184:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    7188:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    718a:	605c      	str	r4, [r3, #4]
	update_cache(1);
    718c:	2001      	movs	r0, #1
    718e:	f7ff fa35 	bl	65fc <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7192:	4814      	ldr	r0, [pc, #80]	; (71e4 <z_impl_k_yield+0x120>)
    7194:	f000 fc8c 	bl	7ab0 <z_spin_unlock_valid>
    7198:	b968      	cbnz	r0, 71b6 <z_impl_k_yield+0xf2>
    719a:	4a13      	ldr	r2, [pc, #76]	; (71e8 <z_impl_k_yield+0x124>)
    719c:	4919      	ldr	r1, [pc, #100]	; (7204 <z_impl_k_yield+0x140>)
    719e:	480f      	ldr	r0, [pc, #60]	; (71dc <z_impl_k_yield+0x118>)
    71a0:	23c3      	movs	r3, #195	; 0xc3
    71a2:	f001 fe02 	bl	8daa <printk>
    71a6:	490f      	ldr	r1, [pc, #60]	; (71e4 <z_impl_k_yield+0x120>)
    71a8:	4817      	ldr	r0, [pc, #92]	; (7208 <z_impl_k_yield+0x144>)
    71aa:	f001 fdfe 	bl	8daa <printk>
    71ae:	480e      	ldr	r0, [pc, #56]	; (71e8 <z_impl_k_yield+0x124>)
    71b0:	21c3      	movs	r1, #195	; 0xc3
    71b2:	f001 fd23 	bl	8bfc <assert_post_action>
    71b6:	4630      	mov	r0, r6
	z_swap(&sched_spinlock, key);
}
    71b8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    71bc:	f7fb bae8 	b.w	2790 <arch_swap>
	return (node == list->tail) ? NULL : node->next;
    71c0:	428b      	cmp	r3, r1
    71c2:	d001      	beq.n	71c8 <z_impl_k_yield+0x104>
    71c4:	681b      	ldr	r3, [r3, #0]
    71c6:	e7d2      	b.n	716e <z_impl_k_yield+0xaa>
	node->prev = tail;
    71c8:	e9c4 0100 	strd	r0, r1, [r4]
	tail->next = node;
    71cc:	600c      	str	r4, [r1, #0]
	list->tail = node;
    71ce:	626c      	str	r4, [r5, #36]	; 0x24
}
    71d0:	e7dc      	b.n	718c <z_impl_k_yield+0xc8>
    71d2:	bf00      	nop
    71d4:	0000a6fc 	.word	0x0000a6fc
    71d8:	0000a8d9 	.word	0x0000a8d9
    71dc:	00009c4f 	.word	0x00009c4f
    71e0:	0000a775 	.word	0x0000a775
    71e4:	20000c1c 	.word	0x20000c1c
    71e8:	00009d62 	.word	0x00009d62
    71ec:	00009db4 	.word	0x00009db4
    71f0:	00009dc9 	.word	0x00009dc9
    71f4:	20000be8 	.word	0x20000be8
    71f8:	200003f8 	.word	0x200003f8
    71fc:	0000a8fb 	.word	0x0000a8fb
    7200:	20000c08 	.word	0x20000c08
    7204:	00009d88 	.word	0x00009d88
    7208:	00009d9f 	.word	0x00009d9f

0000720c <z_tick_sleep>:
}
#include <syscalls/k_yield_mrsh.c>
#endif

static int32_t z_tick_sleep(k_ticks_t ticks)
{
    720c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7210:	4604      	mov	r4, r0
    7212:	460d      	mov	r5, r1
    7214:	f3ef 8305 	mrs	r3, IPSR
#ifdef CONFIG_MULTITHREADING
	uint32_t expected_wakeup_ticks;

	__ASSERT(!arch_is_in_isr(), "");
    7218:	b173      	cbz	r3, 7238 <z_tick_sleep+0x2c>
    721a:	4945      	ldr	r1, [pc, #276]	; (7330 <z_tick_sleep+0x124>)
    721c:	4a45      	ldr	r2, [pc, #276]	; (7334 <z_tick_sleep+0x128>)
    721e:	4846      	ldr	r0, [pc, #280]	; (7338 <z_tick_sleep+0x12c>)
    7220:	f44f 639f 	mov.w	r3, #1272	; 0x4f8
    7224:	f001 fdc1 	bl	8daa <printk>
    7228:	4844      	ldr	r0, [pc, #272]	; (733c <z_tick_sleep+0x130>)
    722a:	f001 fdbe 	bl	8daa <printk>
    722e:	4841      	ldr	r0, [pc, #260]	; (7334 <z_tick_sleep+0x128>)
    7230:	f44f 619f 	mov.w	r1, #1272	; 0x4f8
    7234:	f001 fce2 	bl	8bfc <assert_post_action>
	 */
	LOG_DBG("thread %p for %u ticks", _current, ticks);
#endif

	/* wait of 0 ms is treated as a 'yield' */
	if (ticks == 0) {
    7238:	ea54 0305 	orrs.w	r3, r4, r5
    723c:	d104      	bne.n	7248 <z_tick_sleep+0x3c>
	z_impl_k_yield();
    723e:	f7ff ff41 	bl	70c4 <z_impl_k_yield>
		k_yield();
		return 0;
    7242:	2000      	movs	r0, #0
		return ticks;
	}
#endif

	return 0;
}
    7244:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (Z_TICK_ABS(ticks) <= 0) {
    7248:	f06f 0301 	mvn.w	r3, #1
    724c:	1b1e      	subs	r6, r3, r4
    724e:	f04f 33ff 	mov.w	r3, #4294967295
    7252:	eb63 0705 	sbc.w	r7, r3, r5
    7256:	2e01      	cmp	r6, #1
    7258:	f177 0300 	sbcs.w	r3, r7, #0
    725c:	da64      	bge.n	7328 <z_tick_sleep+0x11c>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    725e:	f002 f938 	bl	94d2 <sys_clock_tick_get_32>
    7262:	1906      	adds	r6, r0, r4
    7264:	f04f 0320 	mov.w	r3, #32
    7268:	f3ef 8811 	mrs	r8, BASEPRI
    726c:	f383 8812 	msr	BASEPRI_MAX, r3
    7270:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7274:	4832      	ldr	r0, [pc, #200]	; (7340 <z_tick_sleep+0x134>)
    7276:	f000 fc0d 	bl	7a94 <z_spin_lock_valid>
    727a:	b968      	cbnz	r0, 7298 <z_tick_sleep+0x8c>
    727c:	4a31      	ldr	r2, [pc, #196]	; (7344 <z_tick_sleep+0x138>)
    727e:	4932      	ldr	r1, [pc, #200]	; (7348 <z_tick_sleep+0x13c>)
    7280:	482d      	ldr	r0, [pc, #180]	; (7338 <z_tick_sleep+0x12c>)
    7282:	2381      	movs	r3, #129	; 0x81
    7284:	f001 fd91 	bl	8daa <printk>
    7288:	492d      	ldr	r1, [pc, #180]	; (7340 <z_tick_sleep+0x134>)
    728a:	4830      	ldr	r0, [pc, #192]	; (734c <z_tick_sleep+0x140>)
    728c:	f001 fd8d 	bl	8daa <printk>
    7290:	482c      	ldr	r0, [pc, #176]	; (7344 <z_tick_sleep+0x138>)
    7292:	2181      	movs	r1, #129	; 0x81
    7294:	f001 fcb2 	bl	8bfc <assert_post_action>
	pending_current = _current;
    7298:	4f2d      	ldr	r7, [pc, #180]	; (7350 <z_tick_sleep+0x144>)
	z_spin_lock_set_owner(l);
    729a:	4829      	ldr	r0, [pc, #164]	; (7340 <z_tick_sleep+0x134>)
    729c:	f000 fc18 	bl	7ad0 <z_spin_lock_set_owner>
    72a0:	4b2c      	ldr	r3, [pc, #176]	; (7354 <z_tick_sleep+0x148>)
    72a2:	68b8      	ldr	r0, [r7, #8]
    72a4:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
    72a6:	f7ff fbf7 	bl	6a98 <unready_thread>
	z_add_thread_timeout(_current, timeout);
    72aa:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    72ac:	492a      	ldr	r1, [pc, #168]	; (7358 <z_tick_sleep+0x14c>)
    72ae:	4622      	mov	r2, r4
    72b0:	462b      	mov	r3, r5
    72b2:	3018      	adds	r0, #24
    72b4:	f000 fc64 	bl	7b80 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    72b8:	68ba      	ldr	r2, [r7, #8]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    72ba:	4821      	ldr	r0, [pc, #132]	; (7340 <z_tick_sleep+0x134>)
    72bc:	7b53      	ldrb	r3, [r2, #13]
    72be:	f043 0310 	orr.w	r3, r3, #16
    72c2:	7353      	strb	r3, [r2, #13]
    72c4:	f000 fbf4 	bl	7ab0 <z_spin_unlock_valid>
    72c8:	b968      	cbnz	r0, 72e6 <z_tick_sleep+0xda>
    72ca:	4a1e      	ldr	r2, [pc, #120]	; (7344 <z_tick_sleep+0x138>)
    72cc:	4923      	ldr	r1, [pc, #140]	; (735c <z_tick_sleep+0x150>)
    72ce:	481a      	ldr	r0, [pc, #104]	; (7338 <z_tick_sleep+0x12c>)
    72d0:	23c3      	movs	r3, #195	; 0xc3
    72d2:	f001 fd6a 	bl	8daa <printk>
    72d6:	491a      	ldr	r1, [pc, #104]	; (7340 <z_tick_sleep+0x134>)
    72d8:	4821      	ldr	r0, [pc, #132]	; (7360 <z_tick_sleep+0x154>)
    72da:	f001 fd66 	bl	8daa <printk>
    72de:	4819      	ldr	r0, [pc, #100]	; (7344 <z_tick_sleep+0x138>)
    72e0:	21c3      	movs	r1, #195	; 0xc3
    72e2:	f001 fc8b 	bl	8bfc <assert_post_action>
    72e6:	4640      	mov	r0, r8
    72e8:	f7fb fa52 	bl	2790 <arch_swap>
	__ASSERT(!z_is_thread_state_set(_current, _THREAD_SUSPENDED), "");
    72ec:	68bb      	ldr	r3, [r7, #8]
    72ee:	7b5b      	ldrb	r3, [r3, #13]
    72f0:	06db      	lsls	r3, r3, #27
    72f2:	d50e      	bpl.n	7312 <z_tick_sleep+0x106>
    72f4:	491b      	ldr	r1, [pc, #108]	; (7364 <z_tick_sleep+0x158>)
    72f6:	4a0f      	ldr	r2, [pc, #60]	; (7334 <z_tick_sleep+0x128>)
    72f8:	480f      	ldr	r0, [pc, #60]	; (7338 <z_tick_sleep+0x12c>)
    72fa:	f240 5319 	movw	r3, #1305	; 0x519
    72fe:	f001 fd54 	bl	8daa <printk>
    7302:	480e      	ldr	r0, [pc, #56]	; (733c <z_tick_sleep+0x130>)
    7304:	f001 fd51 	bl	8daa <printk>
    7308:	480a      	ldr	r0, [pc, #40]	; (7334 <z_tick_sleep+0x128>)
    730a:	f240 5119 	movw	r1, #1305	; 0x519
    730e:	f001 fc75 	bl	8bfc <assert_post_action>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    7312:	f002 f8de 	bl	94d2 <sys_clock_tick_get_32>
    7316:	1a30      	subs	r0, r6, r0
    7318:	eb66 0106 	sbc.w	r1, r6, r6
		return ticks;
    731c:	2801      	cmp	r0, #1
    731e:	f171 0300 	sbcs.w	r3, r1, #0
    7322:	bfb8      	it	lt
    7324:	2000      	movlt	r0, #0
    7326:	e78d      	b.n	7244 <z_tick_sleep+0x38>
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
    7328:	f06f 0601 	mvn.w	r6, #1
    732c:	1b36      	subs	r6, r6, r4
    732e:	e799      	b.n	7264 <z_tick_sleep+0x58>
    7330:	0000a6fc 	.word	0x0000a6fc
    7334:	0000a8d9 	.word	0x0000a8d9
    7338:	00009c4f 	.word	0x00009c4f
    733c:	0000a775 	.word	0x0000a775
    7340:	20000c1c 	.word	0x20000c1c
    7344:	00009d62 	.word	0x00009d62
    7348:	00009db4 	.word	0x00009db4
    734c:	00009dc9 	.word	0x00009dc9
    7350:	20000be8 	.word	0x20000be8
    7354:	20000c18 	.word	0x20000c18
    7358:	000069e5 	.word	0x000069e5
    735c:	00009d88 	.word	0x00009d88
    7360:	00009d9f 	.word	0x00009d9f
    7364:	0000a98b 	.word	0x0000a98b

00007368 <z_impl_k_sleep>:

int32_t z_impl_k_sleep(k_timeout_t timeout)
{
    7368:	b538      	push	{r3, r4, r5, lr}
    736a:	4604      	mov	r4, r0
    736c:	460d      	mov	r5, r1
    736e:	f3ef 8305 	mrs	r3, IPSR
	k_ticks_t ticks;

	__ASSERT(!arch_is_in_isr(), "");
    7372:	b173      	cbz	r3, 7392 <z_impl_k_sleep+0x2a>
    7374:	4913      	ldr	r1, [pc, #76]	; (73c4 <z_impl_k_sleep+0x5c>)
    7376:	4a14      	ldr	r2, [pc, #80]	; (73c8 <z_impl_k_sleep+0x60>)
    7378:	4814      	ldr	r0, [pc, #80]	; (73cc <z_impl_k_sleep+0x64>)
    737a:	f44f 63a5 	mov.w	r3, #1320	; 0x528
    737e:	f001 fd14 	bl	8daa <printk>
    7382:	4813      	ldr	r0, [pc, #76]	; (73d0 <z_impl_k_sleep+0x68>)
    7384:	f001 fd11 	bl	8daa <printk>
    7388:	480f      	ldr	r0, [pc, #60]	; (73c8 <z_impl_k_sleep+0x60>)
    738a:	f44f 61a5 	mov.w	r1, #1320	; 0x528
    738e:	f001 fc35 	bl	8bfc <assert_post_action>

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    7392:	1c6b      	adds	r3, r5, #1
    7394:	bf08      	it	eq
    7396:	f1b4 3fff 	cmpeq.w	r4, #4294967295
    739a:	d106      	bne.n	73aa <z_impl_k_sleep+0x42>
		k_thread_suspend(_current);
    739c:	4b0d      	ldr	r3, [pc, #52]	; (73d4 <z_impl_k_sleep+0x6c>)
    739e:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    73a0:	f7ff fd02 	bl	6da8 <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
    73a4:	f04f 30ff 	mov.w	r0, #4294967295
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
    73a8:	bd38      	pop	{r3, r4, r5, pc}
	ticks = z_tick_sleep(ticks);
    73aa:	4620      	mov	r0, r4
    73ac:	4629      	mov	r1, r5
    73ae:	f7ff ff2d 	bl	720c <z_tick_sleep>
			return (t * to_hz + off) / from_hz;
    73b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    73b6:	fb80 3403 	smull	r3, r4, r0, r3
    73ba:	0bd8      	lsrs	r0, r3, #15
    73bc:	ea40 4044 	orr.w	r0, r0, r4, lsl #17
	return ret;
    73c0:	e7f2      	b.n	73a8 <z_impl_k_sleep+0x40>
    73c2:	bf00      	nop
    73c4:	0000a6fc 	.word	0x0000a6fc
    73c8:	0000a8d9 	.word	0x0000a8d9
    73cc:	00009c4f 	.word	0x00009c4f
    73d0:	0000a775 	.word	0x0000a775
    73d4:	20000be8 	.word	0x20000be8

000073d8 <z_impl_z_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
    73d8:	4b01      	ldr	r3, [pc, #4]	; (73e0 <z_impl_z_current_get+0x8>)
    73da:	6898      	ldr	r0, [r3, #8]
    73dc:	4770      	bx	lr
    73de:	bf00      	nop
    73e0:	20000be8 	.word	0x20000be8

000073e4 <z_impl_k_is_preempt_thread>:
    73e4:	f3ef 8305 	mrs	r3, IPSR
#include <syscalls/z_current_get_mrsh.c>
#endif

int z_impl_k_is_preempt_thread(void)
{
	return !arch_is_in_isr() && is_preempt(_current);
    73e8:	b93b      	cbnz	r3, 73fa <z_impl_k_is_preempt_thread+0x16>
    73ea:	4b05      	ldr	r3, [pc, #20]	; (7400 <z_impl_k_is_preempt_thread+0x1c>)
    73ec:	689b      	ldr	r3, [r3, #8]
    73ee:	89d8      	ldrh	r0, [r3, #14]
    73f0:	287f      	cmp	r0, #127	; 0x7f
    73f2:	bf8c      	ite	hi
    73f4:	2000      	movhi	r0, #0
    73f6:	2001      	movls	r0, #1
    73f8:	4770      	bx	lr
    73fa:	2000      	movs	r0, #0
}
    73fc:	4770      	bx	lr
    73fe:	bf00      	nop
    7400:	20000be8 	.word	0x20000be8

00007404 <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
    7404:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7408:	4604      	mov	r4, r0
    740a:	f04f 0320 	mov.w	r3, #32
    740e:	f3ef 8611 	mrs	r6, BASEPRI
    7412:	f383 8812 	msr	BASEPRI_MAX, r3
    7416:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    741a:	4848      	ldr	r0, [pc, #288]	; (753c <z_thread_abort+0x138>)
    741c:	f000 fb3a 	bl	7a94 <z_spin_lock_valid>
    7420:	b968      	cbnz	r0, 743e <z_thread_abort+0x3a>
    7422:	4a47      	ldr	r2, [pc, #284]	; (7540 <z_thread_abort+0x13c>)
    7424:	4947      	ldr	r1, [pc, #284]	; (7544 <z_thread_abort+0x140>)
    7426:	4848      	ldr	r0, [pc, #288]	; (7548 <z_thread_abort+0x144>)
    7428:	2381      	movs	r3, #129	; 0x81
    742a:	f001 fcbe 	bl	8daa <printk>
    742e:	4943      	ldr	r1, [pc, #268]	; (753c <z_thread_abort+0x138>)
    7430:	4846      	ldr	r0, [pc, #280]	; (754c <z_thread_abort+0x148>)
    7432:	f001 fcba 	bl	8daa <printk>
    7436:	4842      	ldr	r0, [pc, #264]	; (7540 <z_thread_abort+0x13c>)
    7438:	2181      	movs	r1, #129	; 0x81
    743a:	f001 fbdf 	bl	8bfc <assert_post_action>
	z_spin_lock_set_owner(l);
    743e:	483f      	ldr	r0, [pc, #252]	; (753c <z_thread_abort+0x138>)
    7440:	f000 fb46 	bl	7ad0 <z_spin_lock_set_owner>
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    7444:	7b63      	ldrb	r3, [r4, #13]
    7446:	071a      	lsls	r2, r3, #28
    7448:	d517      	bpl.n	747a <z_thread_abort+0x76>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    744a:	483c      	ldr	r0, [pc, #240]	; (753c <z_thread_abort+0x138>)
    744c:	f000 fb30 	bl	7ab0 <z_spin_unlock_valid>
    7450:	b968      	cbnz	r0, 746e <z_thread_abort+0x6a>
    7452:	4a3b      	ldr	r2, [pc, #236]	; (7540 <z_thread_abort+0x13c>)
    7454:	493e      	ldr	r1, [pc, #248]	; (7550 <z_thread_abort+0x14c>)
    7456:	483c      	ldr	r0, [pc, #240]	; (7548 <z_thread_abort+0x144>)
    7458:	23ac      	movs	r3, #172	; 0xac
    745a:	f001 fca6 	bl	8daa <printk>
    745e:	4937      	ldr	r1, [pc, #220]	; (753c <z_thread_abort+0x138>)
    7460:	483c      	ldr	r0, [pc, #240]	; (7554 <z_thread_abort+0x150>)
    7462:	f001 fca2 	bl	8daa <printk>
    7466:	4836      	ldr	r0, [pc, #216]	; (7540 <z_thread_abort+0x13c>)
    7468:	21ac      	movs	r1, #172	; 0xac
    746a:	f001 fbc7 	bl	8bfc <assert_post_action>
	__asm__ volatile(
    746e:	f386 8811 	msr	BASEPRI, r6
    7472:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    7476:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		thread->base.thread_state &= ~_THREAD_ABORTING;
    747a:	f023 0220 	bic.w	r2, r3, #32
    747e:	f042 0108 	orr.w	r1, r2, #8
		if (z_is_thread_queued(thread)) {
    7482:	09d2      	lsrs	r2, r2, #7
    7484:	d142      	bne.n	750c <z_thread_abort+0x108>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    7486:	7361      	strb	r1, [r4, #13]
		if (thread->base.pended_on != NULL) {
    7488:	68a3      	ldr	r3, [r4, #8]
    748a:	b113      	cbz	r3, 7492 <z_thread_abort+0x8e>
			unpend_thread_no_timeout(thread);
    748c:	4620      	mov	r0, r4
    748e:	f7ff f847 	bl	6520 <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
    7492:	f104 0018 	add.w	r0, r4, #24
    7496:	f000 fc47 	bl	7d28 <z_abort_timeout>
	sys_dlist_init(&w->waitq);
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
    749a:	f104 0758 	add.w	r7, r4, #88	; 0x58
    749e:	f04f 0800 	mov.w	r8, #0
	return list->head == list;
    74a2:	6da5      	ldr	r5, [r4, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
    74a4:	42bd      	cmp	r5, r7
    74a6:	d001      	beq.n	74ac <z_thread_abort+0xa8>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    74a8:	2d00      	cmp	r5, #0
    74aa:	d139      	bne.n	7520 <z_thread_abort+0x11c>
		update_cache(1);
    74ac:	2001      	movs	r0, #1
    74ae:	f7ff f8a5 	bl	65fc <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
    74b2:	4b29      	ldr	r3, [pc, #164]	; (7558 <z_thread_abort+0x154>)
    74b4:	689b      	ldr	r3, [r3, #8]
    74b6:	42a3      	cmp	r3, r4
    74b8:	d1c7      	bne.n	744a <z_thread_abort+0x46>
    74ba:	f3ef 8305 	mrs	r3, IPSR
    74be:	2b00      	cmp	r3, #0
    74c0:	d1c3      	bne.n	744a <z_thread_abort+0x46>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    74c2:	481e      	ldr	r0, [pc, #120]	; (753c <z_thread_abort+0x138>)
    74c4:	f000 faf4 	bl	7ab0 <z_spin_unlock_valid>
    74c8:	b968      	cbnz	r0, 74e6 <z_thread_abort+0xe2>
    74ca:	4a1d      	ldr	r2, [pc, #116]	; (7540 <z_thread_abort+0x13c>)
    74cc:	4920      	ldr	r1, [pc, #128]	; (7550 <z_thread_abort+0x14c>)
    74ce:	481e      	ldr	r0, [pc, #120]	; (7548 <z_thread_abort+0x144>)
    74d0:	23c3      	movs	r3, #195	; 0xc3
    74d2:	f001 fc6a 	bl	8daa <printk>
    74d6:	4919      	ldr	r1, [pc, #100]	; (753c <z_thread_abort+0x138>)
    74d8:	481e      	ldr	r0, [pc, #120]	; (7554 <z_thread_abort+0x150>)
    74da:	f001 fc66 	bl	8daa <printk>
    74de:	4818      	ldr	r0, [pc, #96]	; (7540 <z_thread_abort+0x13c>)
    74e0:	21c3      	movs	r1, #195	; 0xc3
    74e2:	f001 fb8b 	bl	8bfc <assert_post_action>
    74e6:	4630      	mov	r0, r6
    74e8:	f7fb f952 	bl	2790 <arch_swap>
		__ASSERT(false, "aborted _current back from dead");
    74ec:	4a1b      	ldr	r2, [pc, #108]	; (755c <z_thread_abort+0x158>)
    74ee:	491c      	ldr	r1, [pc, #112]	; (7560 <z_thread_abort+0x15c>)
    74f0:	4815      	ldr	r0, [pc, #84]	; (7548 <z_thread_abort+0x144>)
    74f2:	f240 634b 	movw	r3, #1611	; 0x64b
    74f6:	f001 fc58 	bl	8daa <printk>
    74fa:	481a      	ldr	r0, [pc, #104]	; (7564 <z_thread_abort+0x160>)
    74fc:	f001 fc55 	bl	8daa <printk>
    7500:	4816      	ldr	r0, [pc, #88]	; (755c <z_thread_abort+0x158>)
    7502:	f240 614b 	movw	r1, #1611	; 0x64b
    7506:	f001 fb79 	bl	8bfc <assert_post_action>
    750a:	e79e      	b.n	744a <z_thread_abort+0x46>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    750c:	f003 035f 	and.w	r3, r3, #95	; 0x5f
    7510:	f043 0308 	orr.w	r3, r3, #8
	_priq_run_remove(thread_runq(thread), thread);
    7514:	4814      	ldr	r0, [pc, #80]	; (7568 <z_thread_abort+0x164>)
	thread->base.thread_state &= ~_THREAD_QUEUED;
    7516:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    7518:	4621      	mov	r1, r4
    751a:	f7fe ffdf 	bl	64dc <z_priq_dumb_remove>
}
    751e:	e7b3      	b.n	7488 <z_thread_abort+0x84>
		unpend_thread_no_timeout(thread);
    7520:	4628      	mov	r0, r5
    7522:	f7fe fffd 	bl	6520 <unpend_thread_no_timeout>
    7526:	f105 0018 	add.w	r0, r5, #24
    752a:	f000 fbfd 	bl	7d28 <z_abort_timeout>
    752e:	f8c5 807c 	str.w	r8, [r5, #124]	; 0x7c
		ready_thread(thread);
    7532:	4628      	mov	r0, r5
    7534:	f7ff f968 	bl	6808 <ready_thread>
    7538:	e7b3      	b.n	74a2 <z_thread_abort+0x9e>
    753a:	bf00      	nop
    753c:	20000c1c 	.word	0x20000c1c
    7540:	00009d62 	.word	0x00009d62
    7544:	00009db4 	.word	0x00009db4
    7548:	00009c4f 	.word	0x00009c4f
    754c:	00009dc9 	.word	0x00009dc9
    7550:	00009d88 	.word	0x00009d88
    7554:	00009d9f 	.word	0x00009d9f
    7558:	20000be8 	.word	0x20000be8
    755c:	0000a8d9 	.word	0x0000a8d9
    7560:	0000a435 	.word	0x0000a435
    7564:	0000a9cb 	.word	0x0000a9cb
    7568:	20000c08 	.word	0x20000c08

0000756c <z_sched_wake>:

/*
 * future scheduler.h API implementations
 */
bool z_sched_wake(_wait_q_t *wait_q, int swap_retval, void *swap_data)
{
    756c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    756e:	4604      	mov	r4, r0
    7570:	460e      	mov	r6, r1
    7572:	4615      	mov	r5, r2
	__asm__ volatile(
    7574:	f04f 0320 	mov.w	r3, #32
    7578:	f3ef 8711 	mrs	r7, BASEPRI
    757c:	f383 8812 	msr	BASEPRI_MAX, r3
    7580:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7584:	481e      	ldr	r0, [pc, #120]	; (7600 <z_sched_wake+0x94>)
    7586:	f000 fa85 	bl	7a94 <z_spin_lock_valid>
    758a:	b968      	cbnz	r0, 75a8 <z_sched_wake+0x3c>
    758c:	4a1d      	ldr	r2, [pc, #116]	; (7604 <z_sched_wake+0x98>)
    758e:	491e      	ldr	r1, [pc, #120]	; (7608 <z_sched_wake+0x9c>)
    7590:	481e      	ldr	r0, [pc, #120]	; (760c <z_sched_wake+0xa0>)
    7592:	2381      	movs	r3, #129	; 0x81
    7594:	f001 fc09 	bl	8daa <printk>
    7598:	4919      	ldr	r1, [pc, #100]	; (7600 <z_sched_wake+0x94>)
    759a:	481d      	ldr	r0, [pc, #116]	; (7610 <z_sched_wake+0xa4>)
    759c:	f001 fc05 	bl	8daa <printk>
    75a0:	4818      	ldr	r0, [pc, #96]	; (7604 <z_sched_wake+0x98>)
    75a2:	2181      	movs	r1, #129	; 0x81
    75a4:	f001 fb2a 	bl	8bfc <assert_post_action>
	z_spin_lock_set_owner(l);
    75a8:	4815      	ldr	r0, [pc, #84]	; (7600 <z_sched_wake+0x94>)
    75aa:	f000 fa91 	bl	7ad0 <z_spin_lock_set_owner>
	struct k_thread *thread;
	bool ret = false;

	LOCKED(&sched_spinlock) {
		thread = _priq_wait_best(&wait_q->waitq);
    75ae:	4620      	mov	r0, r4
    75b0:	f001 ff6a 	bl	9488 <z_priq_dumb_best>

		if (thread != NULL) {
    75b4:	4604      	mov	r4, r0
    75b6:	b158      	cbz	r0, 75d0 <z_sched_wake+0x64>
    75b8:	67c6      	str	r6, [r0, #124]	; 0x7c
    75ba:	6145      	str	r5, [r0, #20]
			z_thread_return_value_set_with_data(thread,
							    swap_retval,
							    swap_data);
			unpend_thread_no_timeout(thread);
    75bc:	f7fe ffb0 	bl	6520 <unpend_thread_no_timeout>
    75c0:	f104 0018 	add.w	r0, r4, #24
    75c4:	f000 fbb0 	bl	7d28 <z_abort_timeout>
			(void)z_abort_thread_timeout(thread);
			ready_thread(thread);
    75c8:	4620      	mov	r0, r4
    75ca:	f7ff f91d 	bl	6808 <ready_thread>
			ret = true;
    75ce:	2401      	movs	r4, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    75d0:	480b      	ldr	r0, [pc, #44]	; (7600 <z_sched_wake+0x94>)
    75d2:	f000 fa6d 	bl	7ab0 <z_spin_unlock_valid>
    75d6:	b968      	cbnz	r0, 75f4 <z_sched_wake+0x88>
    75d8:	4a0a      	ldr	r2, [pc, #40]	; (7604 <z_sched_wake+0x98>)
    75da:	490e      	ldr	r1, [pc, #56]	; (7614 <z_sched_wake+0xa8>)
    75dc:	480b      	ldr	r0, [pc, #44]	; (760c <z_sched_wake+0xa0>)
    75de:	23ac      	movs	r3, #172	; 0xac
    75e0:	f001 fbe3 	bl	8daa <printk>
    75e4:	4906      	ldr	r1, [pc, #24]	; (7600 <z_sched_wake+0x94>)
    75e6:	480c      	ldr	r0, [pc, #48]	; (7618 <z_sched_wake+0xac>)
    75e8:	f001 fbdf 	bl	8daa <printk>
    75ec:	4805      	ldr	r0, [pc, #20]	; (7604 <z_sched_wake+0x98>)
    75ee:	21ac      	movs	r1, #172	; 0xac
    75f0:	f001 fb04 	bl	8bfc <assert_post_action>
	__asm__ volatile(
    75f4:	f387 8811 	msr	BASEPRI, r7
    75f8:	f3bf 8f6f 	isb	sy
		}
	}

	return ret;
}
    75fc:	4620      	mov	r0, r4
    75fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7600:	20000c1c 	.word	0x20000c1c
    7604:	00009d62 	.word	0x00009d62
    7608:	00009db4 	.word	0x00009db4
    760c:	00009c4f 	.word	0x00009c4f
    7610:	00009dc9 	.word	0x00009dc9
    7614:	00009d88 	.word	0x00009d88
    7618:	00009d9f 	.word	0x00009d9f

0000761c <z_sched_wait>:

int z_sched_wait(struct k_spinlock *lock, k_spinlock_key_t key,
		 _wait_q_t *wait_q, k_timeout_t timeout, void **data)
{
    761c:	b5d3      	push	{r0, r1, r4, r6, r7, lr}
	int ret = z_pend_curr(lock, key, wait_q, timeout);
    761e:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
{
    7622:	9c08      	ldr	r4, [sp, #32]
	int ret = z_pend_curr(lock, key, wait_q, timeout);
    7624:	e9cd 6700 	strd	r6, r7, [sp]
    7628:	f7ff faf2 	bl	6c10 <z_pend_curr>

	if (data != NULL) {
    762c:	b11c      	cbz	r4, 7636 <z_sched_wait+0x1a>
		*data = _current->base.swap_data;
    762e:	4b03      	ldr	r3, [pc, #12]	; (763c <z_sched_wait+0x20>)
    7630:	689b      	ldr	r3, [r3, #8]
    7632:	695b      	ldr	r3, [r3, #20]
    7634:	6023      	str	r3, [r4, #0]
	}
	return ret;
}
    7636:	b002      	add	sp, #8
    7638:	bdd0      	pop	{r4, r6, r7, pc}
    763a:	bf00      	nop
    763c:	20000be8 	.word	0x20000be8

00007640 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    7640:	b538      	push	{r3, r4, r5, lr}
    7642:	4604      	mov	r4, r0
	__asm__ volatile(
    7644:	f04f 0320 	mov.w	r3, #32
    7648:	f3ef 8511 	mrs	r5, BASEPRI
    764c:	f383 8812 	msr	BASEPRI_MAX, r3
    7650:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7654:	4817      	ldr	r0, [pc, #92]	; (76b4 <z_impl_k_sem_give+0x74>)
    7656:	f000 fa1d 	bl	7a94 <z_spin_lock_valid>
    765a:	b968      	cbnz	r0, 7678 <z_impl_k_sem_give+0x38>
    765c:	4a16      	ldr	r2, [pc, #88]	; (76b8 <z_impl_k_sem_give+0x78>)
    765e:	4917      	ldr	r1, [pc, #92]	; (76bc <z_impl_k_sem_give+0x7c>)
    7660:	4817      	ldr	r0, [pc, #92]	; (76c0 <z_impl_k_sem_give+0x80>)
    7662:	2381      	movs	r3, #129	; 0x81
    7664:	f001 fba1 	bl	8daa <printk>
    7668:	4912      	ldr	r1, [pc, #72]	; (76b4 <z_impl_k_sem_give+0x74>)
    766a:	4816      	ldr	r0, [pc, #88]	; (76c4 <z_impl_k_sem_give+0x84>)
    766c:	f001 fb9d 	bl	8daa <printk>
    7670:	4811      	ldr	r0, [pc, #68]	; (76b8 <z_impl_k_sem_give+0x78>)
    7672:	2181      	movs	r1, #129	; 0x81
    7674:	f001 fac2 	bl	8bfc <assert_post_action>
	z_spin_lock_set_owner(l);
    7678:	480e      	ldr	r0, [pc, #56]	; (76b4 <z_impl_k_sem_give+0x74>)
    767a:	f000 fa29 	bl	7ad0 <z_spin_lock_set_owner>
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    767e:	4620      	mov	r0, r4
    7680:	f7ff fcc4 	bl	700c <z_unpend_first_thread>

	if (thread != NULL) {
    7684:	b148      	cbz	r0, 769a <z_impl_k_sem_give+0x5a>
    7686:	2200      	movs	r2, #0
    7688:	67c2      	str	r2, [r0, #124]	; 0x7c
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    768a:	f7ff f90f 	bl	68ac <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    768e:	4629      	mov	r1, r5
    7690:	4808      	ldr	r0, [pc, #32]	; (76b4 <z_impl_k_sem_give+0x74>)

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    7692:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
    7696:	f7fe be69 	b.w	636c <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    769a:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
    769e:	429a      	cmp	r2, r3
    76a0:	bf18      	it	ne
    76a2:	3301      	addne	r3, #1
    76a4:	60a3      	str	r3, [r4, #8]
	z_handle_obj_poll_events(&sem->poll_events, K_POLL_STATE_SEM_AVAILABLE);
    76a6:	2102      	movs	r1, #2
    76a8:	f104 0010 	add.w	r0, r4, #16
    76ac:	f001 fec8 	bl	9440 <z_handle_obj_poll_events>
}
    76b0:	e7ed      	b.n	768e <z_impl_k_sem_give+0x4e>
    76b2:	bf00      	nop
    76b4:	20000c28 	.word	0x20000c28
    76b8:	00009d62 	.word	0x00009d62
    76bc:	00009db4 	.word	0x00009db4
    76c0:	00009c4f 	.word	0x00009c4f
    76c4:	00009dc9 	.word	0x00009dc9

000076c8 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    76c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    76ca:	4604      	mov	r4, r0
    76cc:	4616      	mov	r6, r2
    76ce:	461f      	mov	r7, r3
    76d0:	f3ef 8305 	mrs	r3, IPSR
	int ret = 0;

	__ASSERT(((arch_is_in_isr() == false) ||
    76d4:	b17b      	cbz	r3, 76f6 <z_impl_k_sem_take+0x2e>
    76d6:	ea56 0307 	orrs.w	r3, r6, r7
    76da:	d00c      	beq.n	76f6 <z_impl_k_sem_take+0x2e>
    76dc:	4935      	ldr	r1, [pc, #212]	; (77b4 <z_impl_k_sem_take+0xec>)
    76de:	4a36      	ldr	r2, [pc, #216]	; (77b8 <z_impl_k_sem_take+0xf0>)
    76e0:	4836      	ldr	r0, [pc, #216]	; (77bc <z_impl_k_sem_take+0xf4>)
    76e2:	2379      	movs	r3, #121	; 0x79
    76e4:	f001 fb61 	bl	8daa <printk>
    76e8:	4835      	ldr	r0, [pc, #212]	; (77c0 <z_impl_k_sem_take+0xf8>)
    76ea:	f001 fb5e 	bl	8daa <printk>
    76ee:	4832      	ldr	r0, [pc, #200]	; (77b8 <z_impl_k_sem_take+0xf0>)
    76f0:	2179      	movs	r1, #121	; 0x79
    76f2:	f001 fa83 	bl	8bfc <assert_post_action>
    76f6:	f04f 0320 	mov.w	r3, #32
    76fa:	f3ef 8511 	mrs	r5, BASEPRI
    76fe:	f383 8812 	msr	BASEPRI_MAX, r3
    7702:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7706:	482f      	ldr	r0, [pc, #188]	; (77c4 <z_impl_k_sem_take+0xfc>)
    7708:	f000 f9c4 	bl	7a94 <z_spin_lock_valid>
    770c:	b968      	cbnz	r0, 772a <z_impl_k_sem_take+0x62>
    770e:	4a2e      	ldr	r2, [pc, #184]	; (77c8 <z_impl_k_sem_take+0x100>)
    7710:	492e      	ldr	r1, [pc, #184]	; (77cc <z_impl_k_sem_take+0x104>)
    7712:	482a      	ldr	r0, [pc, #168]	; (77bc <z_impl_k_sem_take+0xf4>)
    7714:	2381      	movs	r3, #129	; 0x81
    7716:	f001 fb48 	bl	8daa <printk>
    771a:	492a      	ldr	r1, [pc, #168]	; (77c4 <z_impl_k_sem_take+0xfc>)
    771c:	482c      	ldr	r0, [pc, #176]	; (77d0 <z_impl_k_sem_take+0x108>)
    771e:	f001 fb44 	bl	8daa <printk>
    7722:	4829      	ldr	r0, [pc, #164]	; (77c8 <z_impl_k_sem_take+0x100>)
    7724:	2181      	movs	r1, #129	; 0x81
    7726:	f001 fa69 	bl	8bfc <assert_post_action>
	z_spin_lock_set_owner(l);
    772a:	4826      	ldr	r0, [pc, #152]	; (77c4 <z_impl_k_sem_take+0xfc>)
    772c:	f000 f9d0 	bl	7ad0 <z_spin_lock_set_owner>

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    7730:	68a3      	ldr	r3, [r4, #8]
    7732:	b1d3      	cbz	r3, 776a <z_impl_k_sem_take+0xa2>
		sem->count--;
    7734:	3b01      	subs	r3, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7736:	4823      	ldr	r0, [pc, #140]	; (77c4 <z_impl_k_sem_take+0xfc>)
    7738:	60a3      	str	r3, [r4, #8]
    773a:	f000 f9b9 	bl	7ab0 <z_spin_unlock_valid>
    773e:	b968      	cbnz	r0, 775c <z_impl_k_sem_take+0x94>
    7740:	4a21      	ldr	r2, [pc, #132]	; (77c8 <z_impl_k_sem_take+0x100>)
    7742:	4924      	ldr	r1, [pc, #144]	; (77d4 <z_impl_k_sem_take+0x10c>)
    7744:	481d      	ldr	r0, [pc, #116]	; (77bc <z_impl_k_sem_take+0xf4>)
    7746:	23ac      	movs	r3, #172	; 0xac
    7748:	f001 fb2f 	bl	8daa <printk>
    774c:	491d      	ldr	r1, [pc, #116]	; (77c4 <z_impl_k_sem_take+0xfc>)
    774e:	4822      	ldr	r0, [pc, #136]	; (77d8 <z_impl_k_sem_take+0x110>)
    7750:	f001 fb2b 	bl	8daa <printk>
    7754:	481c      	ldr	r0, [pc, #112]	; (77c8 <z_impl_k_sem_take+0x100>)
    7756:	21ac      	movs	r1, #172	; 0xac
    7758:	f001 fa50 	bl	8bfc <assert_post_action>
	__asm__ volatile(
    775c:	f385 8811 	msr	BASEPRI, r5
    7760:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    7764:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    7766:	b003      	add	sp, #12
    7768:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    776a:	ea56 0307 	orrs.w	r3, r6, r7
    776e:	d118      	bne.n	77a2 <z_impl_k_sem_take+0xda>
    7770:	4814      	ldr	r0, [pc, #80]	; (77c4 <z_impl_k_sem_take+0xfc>)
    7772:	f000 f99d 	bl	7ab0 <z_spin_unlock_valid>
    7776:	b968      	cbnz	r0, 7794 <z_impl_k_sem_take+0xcc>
    7778:	4a13      	ldr	r2, [pc, #76]	; (77c8 <z_impl_k_sem_take+0x100>)
    777a:	4916      	ldr	r1, [pc, #88]	; (77d4 <z_impl_k_sem_take+0x10c>)
    777c:	480f      	ldr	r0, [pc, #60]	; (77bc <z_impl_k_sem_take+0xf4>)
    777e:	23ac      	movs	r3, #172	; 0xac
    7780:	f001 fb13 	bl	8daa <printk>
    7784:	490f      	ldr	r1, [pc, #60]	; (77c4 <z_impl_k_sem_take+0xfc>)
    7786:	4814      	ldr	r0, [pc, #80]	; (77d8 <z_impl_k_sem_take+0x110>)
    7788:	f001 fb0f 	bl	8daa <printk>
    778c:	480e      	ldr	r0, [pc, #56]	; (77c8 <z_impl_k_sem_take+0x100>)
    778e:	21ac      	movs	r1, #172	; 0xac
    7790:	f001 fa34 	bl	8bfc <assert_post_action>
    7794:	f385 8811 	msr	BASEPRI, r5
    7798:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    779c:	f06f 000f 	mvn.w	r0, #15
    77a0:	e7e1      	b.n	7766 <z_impl_k_sem_take+0x9e>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    77a2:	e9cd 6700 	strd	r6, r7, [sp]
    77a6:	4622      	mov	r2, r4
    77a8:	4629      	mov	r1, r5
    77aa:	4806      	ldr	r0, [pc, #24]	; (77c4 <z_impl_k_sem_take+0xfc>)
    77ac:	f7ff fa30 	bl	6c10 <z_pend_curr>
	return ret;
    77b0:	e7d9      	b.n	7766 <z_impl_k_sem_take+0x9e>
    77b2:	bf00      	nop
    77b4:	0000aa0d 	.word	0x0000aa0d
    77b8:	0000a9ed 	.word	0x0000a9ed
    77bc:	00009c4f 	.word	0x00009c4f
    77c0:	0000a775 	.word	0x0000a775
    77c4:	20000c28 	.word	0x20000c28
    77c8:	00009d62 	.word	0x00009d62
    77cc:	00009db4 	.word	0x00009db4
    77d0:	00009dc9 	.word	0x00009dc9
    77d4:	00009d88 	.word	0x00009d88
    77d8:	00009d9f 	.word	0x00009d9f

000077dc <k_sys_work_q_init>:
			     CONFIG_SYSTEM_WORKQUEUE_STACK_SIZE);

struct k_work_q k_sys_work_q;

static int k_sys_work_q_init(const struct device *dev)
{
    77dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	ARG_UNUSED(dev);
	struct k_work_queue_config cfg = {
    77de:	4b09      	ldr	r3, [pc, #36]	; (7804 <k_sys_work_q_init+0x28>)
    77e0:	9302      	str	r3, [sp, #8]
		.name = "sysworkq",
		.no_yield = IS_ENABLED(CONFIG_SYSTEM_WORKQUEUE_NO_YIELD),
	};

	k_work_queue_start(&k_sys_work_q,
    77e2:	ab02      	add	r3, sp, #8
	struct k_work_queue_config cfg = {
    77e4:	2400      	movs	r4, #0
	k_work_queue_start(&k_sys_work_q,
    77e6:	9300      	str	r3, [sp, #0]
    77e8:	4907      	ldr	r1, [pc, #28]	; (7808 <k_sys_work_q_init+0x2c>)
    77ea:	4808      	ldr	r0, [pc, #32]	; (780c <k_sys_work_q_init+0x30>)
	struct k_work_queue_config cfg = {
    77ec:	f88d 400c 	strb.w	r4, [sp, #12]
	k_work_queue_start(&k_sys_work_q,
    77f0:	f04f 33ff 	mov.w	r3, #4294967295
    77f4:	f44f 6280 	mov.w	r2, #1024	; 0x400
    77f8:	f000 ff88 	bl	870c <k_work_queue_start>
			    sys_work_q_stack,
			    K_KERNEL_STACK_SIZEOF(sys_work_q_stack),
			    CONFIG_SYSTEM_WORKQUEUE_PRIORITY, &cfg);
	return 0;
}
    77fc:	4620      	mov	r0, r4
    77fe:	b004      	add	sp, #16
    7800:	bd10      	pop	{r4, pc}
    7802:	bf00      	nop
    7804:	0000aa5a 	.word	0x0000aa5a
    7808:	20002820 	.word	0x20002820
    780c:	200004f8 	.word	0x200004f8

00007810 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    7810:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    7814:	b085      	sub	sp, #20
    7816:	4604      	mov	r4, r0
    7818:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
	char *stack_ptr;

	Z_ASSERT_VALID_PRIO(prio, entry);
    781c:	f1b8 0f0f 	cmp.w	r8, #15
{
    7820:	460f      	mov	r7, r1
    7822:	4615      	mov	r5, r2
    7824:	4699      	mov	r9, r3
	Z_ASSERT_VALID_PRIO(prio, entry);
    7826:	d132      	bne.n	788e <z_setup_new_thread+0x7e>
    7828:	4b25      	ldr	r3, [pc, #148]	; (78c0 <z_setup_new_thread+0xb0>)
    782a:	4599      	cmp	r9, r3
    782c:	d133      	bne.n	7896 <z_setup_new_thread+0x86>
	sys_dlist_init(&w->waitq);
    782e:	f104 0358 	add.w	r3, r4, #88	; 0x58
	list->tail = (sys_dnode_t *)list;
    7832:	e9c4 3316 	strd	r3, r3, [r4, #88]	; 0x58
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
    7836:	9b10      	ldr	r3, [sp, #64]	; 0x40
    7838:	7323      	strb	r3, [r4, #12]
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    783a:	3507      	adds	r5, #7
	thread_base->thread_state = (uint8_t)initial_state;
    783c:	2304      	movs	r3, #4
    783e:	7363      	strb	r3, [r4, #13]
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    7840:	f025 0507 	bic.w	r5, r5, #7

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
    7844:	f107 0320 	add.w	r3, r7, #32
	new_thread->stack_info.size = stack_buf_size;
    7848:	e9c4 351a 	strd	r3, r5, [r4, #104]	; 0x68
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    784c:	9b0e      	ldr	r3, [sp, #56]	; 0x38

	thread_base->prio = priority;
    784e:	f884 800e 	strb.w	r8, [r4, #14]
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    7852:	9302      	str	r3, [sp, #8]
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    7854:	f105 0820 	add.w	r8, r5, #32
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    7858:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    785a:	9301      	str	r3, [sp, #4]
	thread_base->pended_on = NULL;
    785c:	2600      	movs	r6, #0
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    785e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    7860:	9300      	str	r3, [sp, #0]
	stack_ptr = (char *)stack + stack_obj_size;
    7862:	44b8      	add	r8, r7
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    7864:	464b      	mov	r3, r9
	node->prev = NULL;
    7866:	e9c4 6606 	strd	r6, r6, [r4, #24]
	thread_base->pended_on = NULL;
    786a:	60a6      	str	r6, [r4, #8]

	thread_base->sched_locked = 0U;
    786c:	73e6      	strb	r6, [r4, #15]
	new_thread->stack_info.delta = delta;
    786e:	6726      	str	r6, [r4, #112]	; 0x70
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    7870:	4642      	mov	r2, r8
    7872:	4639      	mov	r1, r7
    7874:	4620      	mov	r0, r4
    7876:	f7fa ffa5 	bl	27c4 <arch_new_thread>
	if (!_current) {
    787a:	4b12      	ldr	r3, [pc, #72]	; (78c4 <z_setup_new_thread+0xb4>)
	new_thread->init_data = NULL;
    787c:	6566      	str	r6, [r4, #84]	; 0x54
	if (!_current) {
    787e:	689b      	ldr	r3, [r3, #8]
    7880:	b103      	cbz	r3, 7884 <z_setup_new_thread+0x74>
	new_thread->resource_pool = _current->resource_pool;
    7882:	6f5b      	ldr	r3, [r3, #116]	; 0x74
	return stack_ptr;
    7884:	6763      	str	r3, [r4, #116]	; 0x74
}
    7886:	4640      	mov	r0, r8
    7888:	b005      	add	sp, #20
    788a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	Z_ASSERT_VALID_PRIO(prio, entry);
    788e:	f108 0310 	add.w	r3, r8, #16
    7892:	2b1e      	cmp	r3, #30
    7894:	d9cb      	bls.n	782e <z_setup_new_thread+0x1e>
    7896:	4a0c      	ldr	r2, [pc, #48]	; (78c8 <z_setup_new_thread+0xb8>)
    7898:	490c      	ldr	r1, [pc, #48]	; (78cc <z_setup_new_thread+0xbc>)
    789a:	480d      	ldr	r0, [pc, #52]	; (78d0 <z_setup_new_thread+0xc0>)
    789c:	f240 13ff 	movw	r3, #511	; 0x1ff
    78a0:	f001 fa83 	bl	8daa <printk>
    78a4:	4641      	mov	r1, r8
    78a6:	480b      	ldr	r0, [pc, #44]	; (78d4 <z_setup_new_thread+0xc4>)
    78a8:	f06f 030f 	mvn.w	r3, #15
    78ac:	220e      	movs	r2, #14
    78ae:	f001 fa7c 	bl	8daa <printk>
    78b2:	4805      	ldr	r0, [pc, #20]	; (78c8 <z_setup_new_thread+0xb8>)
    78b4:	f240 11ff 	movw	r1, #511	; 0x1ff
    78b8:	f001 f9a0 	bl	8bfc <assert_post_action>
    78bc:	e7b7      	b.n	782e <z_setup_new_thread+0x1e>
    78be:	bf00      	nop
    78c0:	000058bd 	.word	0x000058bd
    78c4:	20000be8 	.word	0x20000be8
    78c8:	0000aa63 	.word	0x0000aa63
    78cc:	0000aa86 	.word	0x0000aa86
    78d0:	00009c4f 	.word	0x00009c4f
    78d4:	0000ab06 	.word	0x0000ab06

000078d8 <z_impl_k_thread_create>:
{
    78d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    78dc:	b087      	sub	sp, #28
    78de:	e9dd 6714 	ldrd	r6, r7, [sp, #80]	; 0x50
    78e2:	4604      	mov	r4, r0
    78e4:	460d      	mov	r5, r1
    78e6:	4690      	mov	r8, r2
    78e8:	4699      	mov	r9, r3
    78ea:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "Threads may not be created in ISRs");
    78ee:	b173      	cbz	r3, 790e <z_impl_k_thread_create+0x36>
    78f0:	491b      	ldr	r1, [pc, #108]	; (7960 <z_impl_k_thread_create+0x88>)
    78f2:	4a1c      	ldr	r2, [pc, #112]	; (7964 <z_impl_k_thread_create+0x8c>)
    78f4:	481c      	ldr	r0, [pc, #112]	; (7968 <z_impl_k_thread_create+0x90>)
    78f6:	f44f 731a 	mov.w	r3, #616	; 0x268
    78fa:	f001 fa56 	bl	8daa <printk>
    78fe:	481b      	ldr	r0, [pc, #108]	; (796c <z_impl_k_thread_create+0x94>)
    7900:	f001 fa53 	bl	8daa <printk>
    7904:	4817      	ldr	r0, [pc, #92]	; (7964 <z_impl_k_thread_create+0x8c>)
    7906:	f44f 711a 	mov.w	r1, #616	; 0x268
    790a:	f001 f977 	bl	8bfc <assert_post_action>
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    790e:	2300      	movs	r3, #0
    7910:	9305      	str	r3, [sp, #20]
    7912:	9b12      	ldr	r3, [sp, #72]	; 0x48
    7914:	9304      	str	r3, [sp, #16]
    7916:	9b11      	ldr	r3, [sp, #68]	; 0x44
    7918:	9303      	str	r3, [sp, #12]
    791a:	9b10      	ldr	r3, [sp, #64]	; 0x40
    791c:	9302      	str	r3, [sp, #8]
    791e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    7920:	9301      	str	r3, [sp, #4]
    7922:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    7924:	9300      	str	r3, [sp, #0]
    7926:	4642      	mov	r2, r8
    7928:	464b      	mov	r3, r9
    792a:	4629      	mov	r1, r5
    792c:	4620      	mov	r0, r4
    792e:	f7ff ff6f 	bl	7810 <z_setup_new_thread>
	if (!K_TIMEOUT_EQ(delay, K_FOREVER)) {
    7932:	1c7b      	adds	r3, r7, #1
    7934:	bf08      	it	eq
    7936:	f1b6 3fff 	cmpeq.w	r6, #4294967295
    793a:	d005      	beq.n	7948 <z_impl_k_thread_create+0x70>
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    793c:	ea56 0307 	orrs.w	r3, r6, r7
    7940:	d106      	bne.n	7950 <z_impl_k_thread_create+0x78>
	z_sched_start(thread);
    7942:	4620      	mov	r0, r4
    7944:	f7fe fffa 	bl	693c <z_sched_start>
}
    7948:	4620      	mov	r0, r4
    794a:	b007      	add	sp, #28
    794c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    7950:	4907      	ldr	r1, [pc, #28]	; (7970 <z_impl_k_thread_create+0x98>)
    7952:	4632      	mov	r2, r6
    7954:	463b      	mov	r3, r7
    7956:	f104 0018 	add.w	r0, r4, #24
    795a:	f000 f911 	bl	7b80 <z_add_timeout>
    795e:	e7f3      	b.n	7948 <z_impl_k_thread_create+0x70>
    7960:	0000a6fc 	.word	0x0000a6fc
    7964:	0000aa63 	.word	0x0000aa63
    7968:	00009c4f 	.word	0x00009c4f
    796c:	0000ab37 	.word	0x0000ab37
    7970:	000069e5 	.word	0x000069e5

00007974 <z_init_static_threads>:
{
    7974:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
	_FOREACH_STATIC_THREAD(thread_data) {
    7978:	4f3f      	ldr	r7, [pc, #252]	; (7a78 <z_init_static_threads+0x104>)
    797a:	4d40      	ldr	r5, [pc, #256]	; (7a7c <z_init_static_threads+0x108>)
    797c:	f8df 810c 	ldr.w	r8, [pc, #268]	; 7a8c <z_init_static_threads+0x118>
{
    7980:	b086      	sub	sp, #24
    7982:	463e      	mov	r6, r7
	_FOREACH_STATIC_THREAD(thread_data) {
    7984:	42bd      	cmp	r5, r7
    7986:	d90e      	bls.n	79a6 <z_init_static_threads+0x32>
    7988:	493d      	ldr	r1, [pc, #244]	; (7a80 <z_init_static_threads+0x10c>)
    798a:	483e      	ldr	r0, [pc, #248]	; (7a84 <z_init_static_threads+0x110>)
    798c:	f240 23cf 	movw	r3, #719	; 0x2cf
    7990:	4642      	mov	r2, r8
    7992:	f001 fa0a 	bl	8daa <printk>
    7996:	483c      	ldr	r0, [pc, #240]	; (7a88 <z_init_static_threads+0x114>)
    7998:	f001 fa07 	bl	8daa <printk>
    799c:	f240 21cf 	movw	r1, #719	; 0x2cf
    79a0:	4640      	mov	r0, r8
    79a2:	f001 f92b 	bl	8bfc <assert_post_action>
    79a6:	42b5      	cmp	r5, r6
    79a8:	f105 0430 	add.w	r4, r5, #48	; 0x30
    79ac:	d31f      	bcc.n	79ee <z_init_static_threads+0x7a>
	k_sched_lock();
    79ae:	f7fe fd21 	bl	63f4 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    79b2:	4c32      	ldr	r4, [pc, #200]	; (7a7c <z_init_static_threads+0x108>)
    79b4:	4d35      	ldr	r5, [pc, #212]	; (7a8c <z_init_static_threads+0x118>)
    79b6:	f8df 80c8 	ldr.w	r8, [pc, #200]	; 7a80 <z_init_static_threads+0x10c>
    79ba:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 7a84 <z_init_static_threads+0x110>
    79be:	42b4      	cmp	r4, r6
    79c0:	d90e      	bls.n	79e0 <z_init_static_threads+0x6c>
    79c2:	4641      	mov	r1, r8
    79c4:	f240 23ee 	movw	r3, #750	; 0x2ee
    79c8:	462a      	mov	r2, r5
    79ca:	4648      	mov	r0, r9
    79cc:	f001 f9ed 	bl	8daa <printk>
    79d0:	482d      	ldr	r0, [pc, #180]	; (7a88 <z_init_static_threads+0x114>)
    79d2:	f001 f9ea 	bl	8daa <printk>
    79d6:	f240 21ee 	movw	r1, #750	; 0x2ee
    79da:	4628      	mov	r0, r5
    79dc:	f001 f90e 	bl	8bfc <assert_post_action>
    79e0:	42b4      	cmp	r4, r6
    79e2:	d321      	bcc.n	7a28 <z_init_static_threads+0xb4>
}
    79e4:	b006      	add	sp, #24
    79e6:	e8bd 4bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
	k_sched_unlock();
    79ea:	f7ff ba47 	b.w	6e7c <k_sched_unlock>
		z_setup_new_thread(
    79ee:	f854 3c04 	ldr.w	r3, [r4, #-4]
    79f2:	9305      	str	r3, [sp, #20]
    79f4:	f854 3c10 	ldr.w	r3, [r4, #-16]
    79f8:	9304      	str	r3, [sp, #16]
    79fa:	f854 3c14 	ldr.w	r3, [r4, #-20]
    79fe:	9303      	str	r3, [sp, #12]
    7a00:	f854 3c18 	ldr.w	r3, [r4, #-24]
    7a04:	9302      	str	r3, [sp, #8]
    7a06:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    7a0a:	9301      	str	r3, [sp, #4]
    7a0c:	f854 3c20 	ldr.w	r3, [r4, #-32]
    7a10:	9300      	str	r3, [sp, #0]
    7a12:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
    7a16:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
    7a1a:	f7ff fef9 	bl	7810 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    7a1e:	f854 3c30 	ldr.w	r3, [r4, #-48]
    7a22:	655d      	str	r5, [r3, #84]	; 0x54
    7a24:	4625      	mov	r5, r4
    7a26:	e7ad      	b.n	7984 <z_init_static_threads+0x10>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    7a28:	6a61      	ldr	r1, [r4, #36]	; 0x24
    7a2a:	1c4b      	adds	r3, r1, #1
    7a2c:	d014      	beq.n	7a58 <z_init_static_threads+0xe4>
    7a2e:	f240 32e7 	movw	r2, #999	; 0x3e7
    7a32:	2300      	movs	r3, #0
					    K_MSEC(thread_data->init_delay));
    7a34:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    7a38:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    7a3c:	4693      	mov	fp, r2
    7a3e:	469c      	mov	ip, r3
    7a40:	fbc0 bc01 	smlal	fp, ip, r0, r1
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    7a44:	459c      	cmp	ip, r3
    7a46:	bf08      	it	eq
    7a48:	4593      	cmpeq	fp, r2
			schedule_new_thread(thread_data->init_thread,
    7a4a:	6827      	ldr	r7, [r4, #0]
    7a4c:	4658      	mov	r0, fp
    7a4e:	4661      	mov	r1, ip
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    7a50:	d104      	bne.n	7a5c <z_init_static_threads+0xe8>
	z_sched_start(thread);
    7a52:	4638      	mov	r0, r7
    7a54:	f7fe ff72 	bl	693c <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    7a58:	3430      	adds	r4, #48	; 0x30
    7a5a:	e7b0      	b.n	79be <z_init_static_threads+0x4a>
    7a5c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    7a60:	2300      	movs	r3, #0
    7a62:	f7f9 f925 	bl	cb0 <__aeabi_uldivmod>
    7a66:	4602      	mov	r2, r0
    7a68:	460b      	mov	r3, r1
    7a6a:	f107 0018 	add.w	r0, r7, #24
    7a6e:	4908      	ldr	r1, [pc, #32]	; (7a90 <z_init_static_threads+0x11c>)
    7a70:	f000 f886 	bl	7b80 <z_add_timeout>
    7a74:	e7f0      	b.n	7a58 <z_init_static_threads+0xe4>
    7a76:	bf00      	nop
    7a78:	20000208 	.word	0x20000208
    7a7c:	20000208 	.word	0x20000208
    7a80:	0000ab5c 	.word	0x0000ab5c
    7a84:	00009c4f 	.word	0x00009c4f
    7a88:	0000a6bb 	.word	0x0000a6bb
    7a8c:	0000aa63 	.word	0x0000aa63
    7a90:	000069e5 	.word	0x000069e5

00007a94 <z_spin_lock_valid>:
 * them in spinlock.h is a giant header ordering headache.
 */
#ifdef CONFIG_SPIN_VALIDATE
bool z_spin_lock_valid(struct k_spinlock *l)
{
	uintptr_t thread_cpu = l->thread_cpu;
    7a94:	6800      	ldr	r0, [r0, #0]

	if (thread_cpu != 0U) {
    7a96:	b138      	cbz	r0, 7aa8 <z_spin_lock_valid+0x14>
		if ((thread_cpu & 3U) == _current_cpu->id) {
    7a98:	4b04      	ldr	r3, [pc, #16]	; (7aac <z_spin_lock_valid+0x18>)
    7a9a:	7d1b      	ldrb	r3, [r3, #20]
    7a9c:	f000 0003 	and.w	r0, r0, #3
    7aa0:	1ac0      	subs	r0, r0, r3
    7aa2:	bf18      	it	ne
    7aa4:	2001      	movne	r0, #1
    7aa6:	4770      	bx	lr
			return false;
		}
	}
	return true;
    7aa8:	2001      	movs	r0, #1
}
    7aaa:	4770      	bx	lr
    7aac:	20000be8 	.word	0x20000be8

00007ab0 <z_spin_unlock_valid>:

bool z_spin_unlock_valid(struct k_spinlock *l)
{
	if (l->thread_cpu != (_current_cpu->id | (uintptr_t)_current)) {
    7ab0:	4906      	ldr	r1, [pc, #24]	; (7acc <z_spin_unlock_valid+0x1c>)
{
    7ab2:	4603      	mov	r3, r0
	if (l->thread_cpu != (_current_cpu->id | (uintptr_t)_current)) {
    7ab4:	688a      	ldr	r2, [r1, #8]
    7ab6:	7d08      	ldrb	r0, [r1, #20]
    7ab8:	6819      	ldr	r1, [r3, #0]
    7aba:	4302      	orrs	r2, r0
    7abc:	4291      	cmp	r1, r2
    7abe:	f04f 0000 	mov.w	r0, #0
		return false;
	}
	l->thread_cpu = 0;
    7ac2:	bf04      	itt	eq
    7ac4:	6018      	streq	r0, [r3, #0]
	return true;
    7ac6:	2001      	moveq	r0, #1
}
    7ac8:	4770      	bx	lr
    7aca:	bf00      	nop
    7acc:	20000be8 	.word	0x20000be8

00007ad0 <z_spin_lock_set_owner>:

void z_spin_lock_set_owner(struct k_spinlock *l)
{
	l->thread_cpu = _current_cpu->id | (uintptr_t)_current;
    7ad0:	4a02      	ldr	r2, [pc, #8]	; (7adc <z_spin_lock_set_owner+0xc>)
    7ad2:	7d11      	ldrb	r1, [r2, #20]
    7ad4:	6893      	ldr	r3, [r2, #8]
    7ad6:	430b      	orrs	r3, r1
    7ad8:	6003      	str	r3, [r0, #0]
}
    7ada:	4770      	bx	lr
    7adc:	20000be8 	.word	0x20000be8

00007ae0 <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    7ae0:	4b03      	ldr	r3, [pc, #12]	; (7af0 <elapsed+0x10>)
    7ae2:	681b      	ldr	r3, [r3, #0]
    7ae4:	b90b      	cbnz	r3, 7aea <elapsed+0xa>
    7ae6:	f7fc bd6b 	b.w	45c0 <sys_clock_elapsed>
}
    7aea:	2000      	movs	r0, #0
    7aec:	4770      	bx	lr
    7aee:	bf00      	nop
    7af0:	20000c2c 	.word	0x20000c2c

00007af4 <next_timeout>:

static int32_t next_timeout(void)
{
    7af4:	b538      	push	{r3, r4, r5, lr}
	return list->head == list;
    7af6:	4b13      	ldr	r3, [pc, #76]	; (7b44 <next_timeout+0x50>)
    7af8:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7afa:	429c      	cmp	r4, r3
    7afc:	bf08      	it	eq
    7afe:	2400      	moveq	r4, #0
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
    7b00:	f7ff ffee 	bl	7ae0 <elapsed>
    7b04:	4605      	mov	r5, r0
	int32_t ret = to == NULL ? MAX_WAIT
    7b06:	b1bc      	cbz	r4, 7b38 <next_timeout+0x44>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    7b08:	e9d4 0104 	ldrd	r0, r1, [r4, #16]
    7b0c:	1b40      	subs	r0, r0, r5
    7b0e:	eb61 71e5 	sbc.w	r1, r1, r5, asr #31
	int32_t ret = to == NULL ? MAX_WAIT
    7b12:	2801      	cmp	r0, #1
    7b14:	f171 0300 	sbcs.w	r3, r1, #0
    7b18:	db11      	blt.n	7b3e <next_timeout+0x4a>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    7b1a:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
    7b1e:	2300      	movs	r3, #0
    7b20:	4282      	cmp	r2, r0
    7b22:	eb73 0401 	sbcs.w	r4, r3, r1
    7b26:	da00      	bge.n	7b2a <next_timeout+0x36>
    7b28:	4610      	mov	r0, r2

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    7b2a:	4b07      	ldr	r3, [pc, #28]	; (7b48 <next_timeout+0x54>)
    7b2c:	691b      	ldr	r3, [r3, #16]
    7b2e:	b113      	cbz	r3, 7b36 <next_timeout+0x42>
    7b30:	4298      	cmp	r0, r3
    7b32:	bfa8      	it	ge
    7b34:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
    7b36:	bd38      	pop	{r3, r4, r5, pc}
	int32_t ret = to == NULL ? MAX_WAIT
    7b38:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    7b3c:	e7f5      	b.n	7b2a <next_timeout+0x36>
    7b3e:	2000      	movs	r0, #0
    7b40:	e7f3      	b.n	7b2a <next_timeout+0x36>
    7b42:	bf00      	nop
    7b44:	20000184 	.word	0x20000184
    7b48:	20000be8 	.word	0x20000be8

00007b4c <remove_timeout>:
{
    7b4c:	b530      	push	{r4, r5, lr}
    7b4e:	6803      	ldr	r3, [r0, #0]
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    7b50:	b168      	cbz	r0, 7b6e <remove_timeout+0x22>
    7b52:	4a0a      	ldr	r2, [pc, #40]	; (7b7c <remove_timeout+0x30>)
	return (node == list->tail) ? NULL : node->next;
    7b54:	6852      	ldr	r2, [r2, #4]
    7b56:	4290      	cmp	r0, r2
    7b58:	d009      	beq.n	7b6e <remove_timeout+0x22>
	if (next(t) != NULL) {
    7b5a:	b143      	cbz	r3, 7b6e <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
    7b5c:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
    7b60:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
    7b64:	1912      	adds	r2, r2, r4
    7b66:	eb45 0101 	adc.w	r1, r5, r1
    7b6a:	e9c3 2104 	strd	r2, r1, [r3, #16]
	sys_dnode_t *const prev = node->prev;
    7b6e:	6842      	ldr	r2, [r0, #4]
	prev->next = next;
    7b70:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    7b72:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    7b74:	2300      	movs	r3, #0
	node->prev = NULL;
    7b76:	e9c0 3300 	strd	r3, r3, [r0]
}
    7b7a:	bd30      	pop	{r4, r5, pc}
    7b7c:	20000184 	.word	0x20000184

00007b80 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
    7b80:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7b84:	461d      	mov	r5, r3
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    7b86:	1c6b      	adds	r3, r5, #1
    7b88:	bf08      	it	eq
    7b8a:	f1b2 3fff 	cmpeq.w	r2, #4294967295
{
    7b8e:	4682      	mov	sl, r0
    7b90:	468b      	mov	fp, r1
    7b92:	4614      	mov	r4, r2
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    7b94:	f000 80aa 	beq.w	7cec <z_add_timeout+0x16c>

#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
    7b98:	6803      	ldr	r3, [r0, #0]
    7b9a:	b163      	cbz	r3, 7bb6 <z_add_timeout+0x36>
    7b9c:	4955      	ldr	r1, [pc, #340]	; (7cf4 <z_add_timeout+0x174>)
    7b9e:	4a56      	ldr	r2, [pc, #344]	; (7cf8 <z_add_timeout+0x178>)
    7ba0:	4856      	ldr	r0, [pc, #344]	; (7cfc <z_add_timeout+0x17c>)
    7ba2:	235d      	movs	r3, #93	; 0x5d
    7ba4:	f001 f901 	bl	8daa <printk>
    7ba8:	4855      	ldr	r0, [pc, #340]	; (7d00 <z_add_timeout+0x180>)
    7baa:	f001 f8fe 	bl	8daa <printk>
    7bae:	4852      	ldr	r0, [pc, #328]	; (7cf8 <z_add_timeout+0x178>)
    7bb0:	215d      	movs	r1, #93	; 0x5d
    7bb2:	f001 f823 	bl	8bfc <assert_post_action>
	to->fn = fn;
    7bb6:	f8ca b008 	str.w	fp, [sl, #8]
	__asm__ volatile(
    7bba:	f04f 0320 	mov.w	r3, #32
    7bbe:	f3ef 8b11 	mrs	fp, BASEPRI
    7bc2:	f383 8812 	msr	BASEPRI_MAX, r3
    7bc6:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7bca:	484e      	ldr	r0, [pc, #312]	; (7d04 <z_add_timeout+0x184>)
    7bcc:	f7ff ff62 	bl	7a94 <z_spin_lock_valid>
    7bd0:	b968      	cbnz	r0, 7bee <z_add_timeout+0x6e>
    7bd2:	4a4d      	ldr	r2, [pc, #308]	; (7d08 <z_add_timeout+0x188>)
    7bd4:	494d      	ldr	r1, [pc, #308]	; (7d0c <z_add_timeout+0x18c>)
    7bd6:	4849      	ldr	r0, [pc, #292]	; (7cfc <z_add_timeout+0x17c>)
    7bd8:	2381      	movs	r3, #129	; 0x81
    7bda:	f001 f8e6 	bl	8daa <printk>
    7bde:	4949      	ldr	r1, [pc, #292]	; (7d04 <z_add_timeout+0x184>)
    7be0:	484b      	ldr	r0, [pc, #300]	; (7d10 <z_add_timeout+0x190>)
    7be2:	f001 f8e2 	bl	8daa <printk>
    7be6:	4848      	ldr	r0, [pc, #288]	; (7d08 <z_add_timeout+0x188>)
    7be8:	2181      	movs	r1, #129	; 0x81
    7bea:	f001 f807 	bl	8bfc <assert_post_action>
	z_spin_lock_set_owner(l);
    7bee:	4845      	ldr	r0, [pc, #276]	; (7d04 <z_add_timeout+0x184>)
    7bf0:	f7ff ff6e 	bl	7ad0 <z_spin_lock_set_owner>

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
		    Z_TICK_ABS(timeout.ticks) >= 0) {
    7bf4:	f06f 0301 	mvn.w	r3, #1
    7bf8:	ebb3 0804 	subs.w	r8, r3, r4
    7bfc:	f04f 32ff 	mov.w	r2, #4294967295
    7c00:	eb62 0905 	sbc.w	r9, r2, r5
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    7c04:	f1b8 0f00 	cmp.w	r8, #0
    7c08:	f179 0100 	sbcs.w	r1, r9, #0
    7c0c:	db1c      	blt.n	7c48 <z_add_timeout+0xc8>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    7c0e:	4841      	ldr	r0, [pc, #260]	; (7d14 <z_add_timeout+0x194>)
    7c10:	e9d0 1000 	ldrd	r1, r0, [r0]
    7c14:	1a5b      	subs	r3, r3, r1
    7c16:	eb62 0200 	sbc.w	r2, r2, r0

			to->dticks = MAX(1, ticks);
    7c1a:	1b1e      	subs	r6, r3, r4
    7c1c:	eb62 0705 	sbc.w	r7, r2, r5
    7c20:	2e01      	cmp	r6, #1
    7c22:	f177 0300 	sbcs.w	r3, r7, #0
    7c26:	bfbc      	itt	lt
    7c28:	2601      	movlt	r6, #1
    7c2a:	2700      	movlt	r7, #0
    7c2c:	e9ca 6704 	strd	r6, r7, [sl, #16]
	return list->head == list;
    7c30:	4a39      	ldr	r2, [pc, #228]	; (7d18 <z_add_timeout+0x198>)
    7c32:	e9d2 3600 	ldrd	r3, r6, [r2]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7c36:	4293      	cmp	r3, r2
    7c38:	d11d      	bne.n	7c76 <z_add_timeout+0xf6>
	node->prev = tail;
    7c3a:	e9ca 2600 	strd	r2, r6, [sl]
	tail->next = node;
    7c3e:	f8c6 a000 	str.w	sl, [r6]
	list->tail = node;
    7c42:	f8c2 a004 	str.w	sl, [r2, #4]
}
    7c46:	e02c      	b.n	7ca2 <z_add_timeout+0x122>
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
    7c48:	f7ff ff4a 	bl	7ae0 <elapsed>
    7c4c:	1c63      	adds	r3, r4, #1
    7c4e:	9300      	str	r3, [sp, #0]
    7c50:	f145 0300 	adc.w	r3, r5, #0
    7c54:	9301      	str	r3, [sp, #4]
    7c56:	e9dd 2300 	ldrd	r2, r3, [sp]
    7c5a:	1812      	adds	r2, r2, r0
    7c5c:	eb43 73e0 	adc.w	r3, r3, r0, asr #31
    7c60:	e9ca 2304 	strd	r2, r3, [sl, #16]
    7c64:	e7e4      	b.n	7c30 <z_add_timeout+0xb0>
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
				sys_dlist_insert(&t->node, &to->node);
				break;
			}
			to->dticks -= t->dticks;
    7c66:	1be0      	subs	r0, r4, r7
    7c68:	eb65 0108 	sbc.w	r1, r5, r8
	return (node == list->tail) ? NULL : node->next;
    7c6c:	42b3      	cmp	r3, r6
    7c6e:	e9ca 0104 	strd	r0, r1, [sl, #16]
    7c72:	d0e2      	beq.n	7c3a <z_add_timeout+0xba>
    7c74:	681b      	ldr	r3, [r3, #0]
		for (t = first(); t != NULL; t = next(t)) {
    7c76:	2b00      	cmp	r3, #0
    7c78:	d0df      	beq.n	7c3a <z_add_timeout+0xba>
			if (t->dticks > to->dticks) {
    7c7a:	e9d3 7804 	ldrd	r7, r8, [r3, #16]
    7c7e:	e9da 4504 	ldrd	r4, r5, [sl, #16]
    7c82:	42bc      	cmp	r4, r7
    7c84:	eb75 0108 	sbcs.w	r1, r5, r8
    7c88:	daed      	bge.n	7c66 <z_add_timeout+0xe6>
				t->dticks -= to->dticks;
    7c8a:	1b38      	subs	r0, r7, r4
    7c8c:	eb68 0105 	sbc.w	r1, r8, r5
    7c90:	e9c3 0104 	strd	r0, r1, [r3, #16]
	sys_dnode_t *const prev = successor->prev;
    7c94:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
    7c96:	e9ca 3100 	strd	r3, r1, [sl]
	prev->next = node;
    7c9a:	f8c1 a000 	str.w	sl, [r1]
	successor->prev = node;
    7c9e:	f8c3 a004 	str.w	sl, [r3, #4]
	return list->head == list;
    7ca2:	6813      	ldr	r3, [r2, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7ca4:	4293      	cmp	r3, r2
    7ca6:	d00b      	beq.n	7cc0 <z_add_timeout+0x140>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    7ca8:	459a      	cmp	sl, r3
    7caa:	d109      	bne.n	7cc0 <z_add_timeout+0x140>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
    7cac:	f7ff ff22 	bl	7af4 <next_timeout>

			if (next_time == 0 ||
    7cb0:	b118      	cbz	r0, 7cba <z_add_timeout+0x13a>
			    _current_cpu->slice_ticks != next_time) {
    7cb2:	4b1a      	ldr	r3, [pc, #104]	; (7d1c <z_add_timeout+0x19c>)
			if (next_time == 0 ||
    7cb4:	691b      	ldr	r3, [r3, #16]
    7cb6:	4283      	cmp	r3, r0
    7cb8:	d002      	beq.n	7cc0 <z_add_timeout+0x140>
				sys_clock_set_timeout(next_time, false);
    7cba:	2100      	movs	r1, #0
    7cbc:	f7fc fc50 	bl	4560 <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7cc0:	4810      	ldr	r0, [pc, #64]	; (7d04 <z_add_timeout+0x184>)
    7cc2:	f7ff fef5 	bl	7ab0 <z_spin_unlock_valid>
    7cc6:	b968      	cbnz	r0, 7ce4 <z_add_timeout+0x164>
    7cc8:	4a0f      	ldr	r2, [pc, #60]	; (7d08 <z_add_timeout+0x188>)
    7cca:	4915      	ldr	r1, [pc, #84]	; (7d20 <z_add_timeout+0x1a0>)
    7ccc:	480b      	ldr	r0, [pc, #44]	; (7cfc <z_add_timeout+0x17c>)
    7cce:	23ac      	movs	r3, #172	; 0xac
    7cd0:	f001 f86b 	bl	8daa <printk>
    7cd4:	490b      	ldr	r1, [pc, #44]	; (7d04 <z_add_timeout+0x184>)
    7cd6:	4813      	ldr	r0, [pc, #76]	; (7d24 <z_add_timeout+0x1a4>)
    7cd8:	f001 f867 	bl	8daa <printk>
    7cdc:	480a      	ldr	r0, [pc, #40]	; (7d08 <z_add_timeout+0x188>)
    7cde:	21ac      	movs	r1, #172	; 0xac
    7ce0:	f000 ff8c 	bl	8bfc <assert_post_action>
	__asm__ volatile(
    7ce4:	f38b 8811 	msr	BASEPRI, fp
    7ce8:	f3bf 8f6f 	isb	sy
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
    7cec:	b003      	add	sp, #12
    7cee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7cf2:	bf00      	nop
    7cf4:	0000abad 	.word	0x0000abad
    7cf8:	0000ab89 	.word	0x0000ab89
    7cfc:	00009c4f 	.word	0x00009c4f
    7d00:	0000a775 	.word	0x0000a775
    7d04:	20000c30 	.word	0x20000c30
    7d08:	00009d62 	.word	0x00009d62
    7d0c:	00009db4 	.word	0x00009db4
    7d10:	00009dc9 	.word	0x00009dc9
    7d14:	20000598 	.word	0x20000598
    7d18:	20000184 	.word	0x20000184
    7d1c:	20000be8 	.word	0x20000be8
    7d20:	00009d88 	.word	0x00009d88
    7d24:	00009d9f 	.word	0x00009d9f

00007d28 <z_abort_timeout>:

int z_abort_timeout(struct _timeout *to)
{
    7d28:	b538      	push	{r3, r4, r5, lr}
    7d2a:	4604      	mov	r4, r0
	__asm__ volatile(
    7d2c:	f04f 0320 	mov.w	r3, #32
    7d30:	f3ef 8511 	mrs	r5, BASEPRI
    7d34:	f383 8812 	msr	BASEPRI_MAX, r3
    7d38:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7d3c:	481a      	ldr	r0, [pc, #104]	; (7da8 <z_abort_timeout+0x80>)
    7d3e:	f7ff fea9 	bl	7a94 <z_spin_lock_valid>
    7d42:	b968      	cbnz	r0, 7d60 <z_abort_timeout+0x38>
    7d44:	4a19      	ldr	r2, [pc, #100]	; (7dac <z_abort_timeout+0x84>)
    7d46:	491a      	ldr	r1, [pc, #104]	; (7db0 <z_abort_timeout+0x88>)
    7d48:	481a      	ldr	r0, [pc, #104]	; (7db4 <z_abort_timeout+0x8c>)
    7d4a:	2381      	movs	r3, #129	; 0x81
    7d4c:	f001 f82d 	bl	8daa <printk>
    7d50:	4915      	ldr	r1, [pc, #84]	; (7da8 <z_abort_timeout+0x80>)
    7d52:	4819      	ldr	r0, [pc, #100]	; (7db8 <z_abort_timeout+0x90>)
    7d54:	f001 f829 	bl	8daa <printk>
    7d58:	4814      	ldr	r0, [pc, #80]	; (7dac <z_abort_timeout+0x84>)
    7d5a:	2181      	movs	r1, #129	; 0x81
    7d5c:	f000 ff4e 	bl	8bfc <assert_post_action>
	z_spin_lock_set_owner(l);
    7d60:	4811      	ldr	r0, [pc, #68]	; (7da8 <z_abort_timeout+0x80>)
    7d62:	f7ff feb5 	bl	7ad0 <z_spin_lock_set_owner>
	int ret = -EINVAL;

	LOCKED(&timeout_lock) {
		if (sys_dnode_is_linked(&to->node)) {
    7d66:	6823      	ldr	r3, [r4, #0]
    7d68:	b1db      	cbz	r3, 7da2 <z_abort_timeout+0x7a>
			remove_timeout(to);
    7d6a:	4620      	mov	r0, r4
    7d6c:	f7ff feee 	bl	7b4c <remove_timeout>
			ret = 0;
    7d70:	2400      	movs	r4, #0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7d72:	480d      	ldr	r0, [pc, #52]	; (7da8 <z_abort_timeout+0x80>)
    7d74:	f7ff fe9c 	bl	7ab0 <z_spin_unlock_valid>
    7d78:	b968      	cbnz	r0, 7d96 <z_abort_timeout+0x6e>
    7d7a:	4a0c      	ldr	r2, [pc, #48]	; (7dac <z_abort_timeout+0x84>)
    7d7c:	490f      	ldr	r1, [pc, #60]	; (7dbc <z_abort_timeout+0x94>)
    7d7e:	480d      	ldr	r0, [pc, #52]	; (7db4 <z_abort_timeout+0x8c>)
    7d80:	23ac      	movs	r3, #172	; 0xac
    7d82:	f001 f812 	bl	8daa <printk>
    7d86:	4908      	ldr	r1, [pc, #32]	; (7da8 <z_abort_timeout+0x80>)
    7d88:	480d      	ldr	r0, [pc, #52]	; (7dc0 <z_abort_timeout+0x98>)
    7d8a:	f001 f80e 	bl	8daa <printk>
    7d8e:	4807      	ldr	r0, [pc, #28]	; (7dac <z_abort_timeout+0x84>)
    7d90:	21ac      	movs	r1, #172	; 0xac
    7d92:	f000 ff33 	bl	8bfc <assert_post_action>
	__asm__ volatile(
    7d96:	f385 8811 	msr	BASEPRI, r5
    7d9a:	f3bf 8f6f 	isb	sy
		}
	}

	return ret;
}
    7d9e:	4620      	mov	r0, r4
    7da0:	bd38      	pop	{r3, r4, r5, pc}
	int ret = -EINVAL;
    7da2:	f06f 0415 	mvn.w	r4, #21
    7da6:	e7e4      	b.n	7d72 <z_abort_timeout+0x4a>
    7da8:	20000c30 	.word	0x20000c30
    7dac:	00009d62 	.word	0x00009d62
    7db0:	00009db4 	.word	0x00009db4
    7db4:	00009c4f 	.word	0x00009c4f
    7db8:	00009dc9 	.word	0x00009dc9
    7dbc:	00009d88 	.word	0x00009d88
    7dc0:	00009d9f 	.word	0x00009d9f

00007dc4 <z_get_next_timeout_expiry>:

	return ticks;
}

int32_t z_get_next_timeout_expiry(void)
{
    7dc4:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    7dc6:	f04f 0320 	mov.w	r3, #32
    7dca:	f3ef 8511 	mrs	r5, BASEPRI
    7dce:	f383 8812 	msr	BASEPRI_MAX, r3
    7dd2:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7dd6:	4818      	ldr	r0, [pc, #96]	; (7e38 <z_get_next_timeout_expiry+0x74>)
    7dd8:	f7ff fe5c 	bl	7a94 <z_spin_lock_valid>
    7ddc:	b968      	cbnz	r0, 7dfa <z_get_next_timeout_expiry+0x36>
    7dde:	4a17      	ldr	r2, [pc, #92]	; (7e3c <z_get_next_timeout_expiry+0x78>)
    7de0:	4917      	ldr	r1, [pc, #92]	; (7e40 <z_get_next_timeout_expiry+0x7c>)
    7de2:	4818      	ldr	r0, [pc, #96]	; (7e44 <z_get_next_timeout_expiry+0x80>)
    7de4:	2381      	movs	r3, #129	; 0x81
    7de6:	f000 ffe0 	bl	8daa <printk>
    7dea:	4913      	ldr	r1, [pc, #76]	; (7e38 <z_get_next_timeout_expiry+0x74>)
    7dec:	4816      	ldr	r0, [pc, #88]	; (7e48 <z_get_next_timeout_expiry+0x84>)
    7dee:	f000 ffdc 	bl	8daa <printk>
    7df2:	4812      	ldr	r0, [pc, #72]	; (7e3c <z_get_next_timeout_expiry+0x78>)
    7df4:	2181      	movs	r1, #129	; 0x81
    7df6:	f000 ff01 	bl	8bfc <assert_post_action>
	z_spin_lock_set_owner(l);
    7dfa:	480f      	ldr	r0, [pc, #60]	; (7e38 <z_get_next_timeout_expiry+0x74>)
    7dfc:	f7ff fe68 	bl	7ad0 <z_spin_lock_set_owner>
	int32_t ret = (int32_t) K_TICKS_FOREVER;

	LOCKED(&timeout_lock) {
		ret = next_timeout();
    7e00:	f7ff fe78 	bl	7af4 <next_timeout>
    7e04:	4604      	mov	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7e06:	480c      	ldr	r0, [pc, #48]	; (7e38 <z_get_next_timeout_expiry+0x74>)
    7e08:	f7ff fe52 	bl	7ab0 <z_spin_unlock_valid>
    7e0c:	b968      	cbnz	r0, 7e2a <z_get_next_timeout_expiry+0x66>
    7e0e:	4a0b      	ldr	r2, [pc, #44]	; (7e3c <z_get_next_timeout_expiry+0x78>)
    7e10:	490e      	ldr	r1, [pc, #56]	; (7e4c <z_get_next_timeout_expiry+0x88>)
    7e12:	480c      	ldr	r0, [pc, #48]	; (7e44 <z_get_next_timeout_expiry+0x80>)
    7e14:	23ac      	movs	r3, #172	; 0xac
    7e16:	f000 ffc8 	bl	8daa <printk>
    7e1a:	4907      	ldr	r1, [pc, #28]	; (7e38 <z_get_next_timeout_expiry+0x74>)
    7e1c:	480c      	ldr	r0, [pc, #48]	; (7e50 <z_get_next_timeout_expiry+0x8c>)
    7e1e:	f000 ffc4 	bl	8daa <printk>
    7e22:	4806      	ldr	r0, [pc, #24]	; (7e3c <z_get_next_timeout_expiry+0x78>)
    7e24:	21ac      	movs	r1, #172	; 0xac
    7e26:	f000 fee9 	bl	8bfc <assert_post_action>
	__asm__ volatile(
    7e2a:	f385 8811 	msr	BASEPRI, r5
    7e2e:	f3bf 8f6f 	isb	sy
	}
	return ret;
}
    7e32:	4620      	mov	r0, r4
    7e34:	bd38      	pop	{r3, r4, r5, pc}
    7e36:	bf00      	nop
    7e38:	20000c30 	.word	0x20000c30
    7e3c:	00009d62 	.word	0x00009d62
    7e40:	00009db4 	.word	0x00009db4
    7e44:	00009c4f 	.word	0x00009c4f
    7e48:	00009dc9 	.word	0x00009dc9
    7e4c:	00009d88 	.word	0x00009d88
    7e50:	00009d9f 	.word	0x00009d9f

00007e54 <z_set_timeout_expiry>:

void z_set_timeout_expiry(int32_t ticks, bool is_idle)
{
    7e54:	b570      	push	{r4, r5, r6, lr}
    7e56:	4604      	mov	r4, r0
    7e58:	460d      	mov	r5, r1
	__asm__ volatile(
    7e5a:	f04f 0320 	mov.w	r3, #32
    7e5e:	f3ef 8611 	mrs	r6, BASEPRI
    7e62:	f383 8812 	msr	BASEPRI_MAX, r3
    7e66:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7e6a:	481b      	ldr	r0, [pc, #108]	; (7ed8 <z_set_timeout_expiry+0x84>)
    7e6c:	f7ff fe12 	bl	7a94 <z_spin_lock_valid>
    7e70:	b968      	cbnz	r0, 7e8e <z_set_timeout_expiry+0x3a>
    7e72:	4a1a      	ldr	r2, [pc, #104]	; (7edc <z_set_timeout_expiry+0x88>)
    7e74:	491a      	ldr	r1, [pc, #104]	; (7ee0 <z_set_timeout_expiry+0x8c>)
    7e76:	481b      	ldr	r0, [pc, #108]	; (7ee4 <z_set_timeout_expiry+0x90>)
    7e78:	2381      	movs	r3, #129	; 0x81
    7e7a:	f000 ff96 	bl	8daa <printk>
    7e7e:	4916      	ldr	r1, [pc, #88]	; (7ed8 <z_set_timeout_expiry+0x84>)
    7e80:	4819      	ldr	r0, [pc, #100]	; (7ee8 <z_set_timeout_expiry+0x94>)
    7e82:	f000 ff92 	bl	8daa <printk>
    7e86:	4815      	ldr	r0, [pc, #84]	; (7edc <z_set_timeout_expiry+0x88>)
    7e88:	2181      	movs	r1, #129	; 0x81
    7e8a:	f000 feb7 	bl	8bfc <assert_post_action>
	z_spin_lock_set_owner(l);
    7e8e:	4812      	ldr	r0, [pc, #72]	; (7ed8 <z_set_timeout_expiry+0x84>)
    7e90:	f7ff fe1e 	bl	7ad0 <z_spin_lock_set_owner>
	LOCKED(&timeout_lock) {
		int next_to = next_timeout();
    7e94:	f7ff fe2e 	bl	7af4 <next_timeout>
		 * SMP can't use this optimization though: we don't
		 * know when context switches happen until interrupt
		 * exit and so can't get the timeslicing clamp folded
		 * in.
		 */
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
    7e98:	2801      	cmp	r0, #1
    7e9a:	dd05      	ble.n	7ea8 <z_set_timeout_expiry+0x54>
    7e9c:	42a0      	cmp	r0, r4
    7e9e:	db03      	blt.n	7ea8 <z_set_timeout_expiry+0x54>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
    7ea0:	4629      	mov	r1, r5
    7ea2:	4620      	mov	r0, r4
    7ea4:	f7fc fb5c 	bl	4560 <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7ea8:	480b      	ldr	r0, [pc, #44]	; (7ed8 <z_set_timeout_expiry+0x84>)
    7eaa:	f7ff fe01 	bl	7ab0 <z_spin_unlock_valid>
    7eae:	b968      	cbnz	r0, 7ecc <z_set_timeout_expiry+0x78>
    7eb0:	4a0a      	ldr	r2, [pc, #40]	; (7edc <z_set_timeout_expiry+0x88>)
    7eb2:	490e      	ldr	r1, [pc, #56]	; (7eec <z_set_timeout_expiry+0x98>)
    7eb4:	480b      	ldr	r0, [pc, #44]	; (7ee4 <z_set_timeout_expiry+0x90>)
    7eb6:	23ac      	movs	r3, #172	; 0xac
    7eb8:	f000 ff77 	bl	8daa <printk>
    7ebc:	4906      	ldr	r1, [pc, #24]	; (7ed8 <z_set_timeout_expiry+0x84>)
    7ebe:	480c      	ldr	r0, [pc, #48]	; (7ef0 <z_set_timeout_expiry+0x9c>)
    7ec0:	f000 ff73 	bl	8daa <printk>
    7ec4:	4805      	ldr	r0, [pc, #20]	; (7edc <z_set_timeout_expiry+0x88>)
    7ec6:	21ac      	movs	r1, #172	; 0xac
    7ec8:	f000 fe98 	bl	8bfc <assert_post_action>
	__asm__ volatile(
    7ecc:	f386 8811 	msr	BASEPRI, r6
    7ed0:	f3bf 8f6f 	isb	sy
		}
	}
}
    7ed4:	bd70      	pop	{r4, r5, r6, pc}
    7ed6:	bf00      	nop
    7ed8:	20000c30 	.word	0x20000c30
    7edc:	00009d62 	.word	0x00009d62
    7ee0:	00009db4 	.word	0x00009db4
    7ee4:	00009c4f 	.word	0x00009c4f
    7ee8:	00009dc9 	.word	0x00009dc9
    7eec:	00009d88 	.word	0x00009d88
    7ef0:	00009d9f 	.word	0x00009d9f

00007ef4 <sys_clock_announce>:

void sys_clock_announce(int32_t ticks)
{
    7ef4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7ef8:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    7efa:	f7fe fc0d 	bl	6718 <z_time_slice>
	__asm__ volatile(
    7efe:	f04f 0320 	mov.w	r3, #32
    7f02:	f3ef 8711 	mrs	r7, BASEPRI
    7f06:	f383 8812 	msr	BASEPRI_MAX, r3
    7f0a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7f0e:	4855      	ldr	r0, [pc, #340]	; (8064 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x64>)
    7f10:	f7ff fdc0 	bl	7a94 <z_spin_lock_valid>
    7f14:	b968      	cbnz	r0, 7f32 <sys_clock_announce+0x3e>
    7f16:	4a54      	ldr	r2, [pc, #336]	; (8068 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x68>)
    7f18:	4954      	ldr	r1, [pc, #336]	; (806c <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x6c>)
    7f1a:	4855      	ldr	r0, [pc, #340]	; (8070 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x70>)
    7f1c:	2381      	movs	r3, #129	; 0x81
    7f1e:	f000 ff44 	bl	8daa <printk>
    7f22:	4950      	ldr	r1, [pc, #320]	; (8064 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x64>)
    7f24:	4853      	ldr	r0, [pc, #332]	; (8074 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x74>)
    7f26:	f000 ff40 	bl	8daa <printk>
    7f2a:	484f      	ldr	r0, [pc, #316]	; (8068 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x68>)
    7f2c:	2181      	movs	r1, #129	; 0x81
    7f2e:	f000 fe65 	bl	8bfc <assert_post_action>
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
    7f32:	4d51      	ldr	r5, [pc, #324]	; (8078 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x78>)
    7f34:	4e51      	ldr	r6, [pc, #324]	; (807c <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x7c>)
	z_spin_lock_set_owner(l);
    7f36:	484b      	ldr	r0, [pc, #300]	; (8064 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x64>)
	return list->head == list;
    7f38:	f8df a14c 	ldr.w	sl, [pc, #332]	; 8088 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x88>
    7f3c:	f7ff fdc8 	bl	7ad0 <z_spin_lock_set_owner>
    7f40:	46b3      	mov	fp, r6
    7f42:	602c      	str	r4, [r5, #0]
    7f44:	e9d6 2300 	ldrd	r2, r3, [r6]
    7f48:	f8d5 c000 	ldr.w	ip, [r5]
    7f4c:	f8da 4000 	ldr.w	r4, [sl]
    7f50:	e9cd 2300 	strd	r2, r3, [sp]
    7f54:	4662      	mov	r2, ip
    7f56:	17d3      	asrs	r3, r2, #31
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7f58:	4554      	cmp	r4, sl
    7f5a:	46e0      	mov	r8, ip
    7f5c:	4699      	mov	r9, r3
    7f5e:	d00c      	beq.n	7f7a <sys_clock_announce+0x86>

	while (first() != NULL && first()->dticks <= announce_remaining) {
    7f60:	b15c      	cbz	r4, 7f7a <sys_clock_announce+0x86>
    7f62:	e9d4 1204 	ldrd	r1, r2, [r4, #16]
    7f66:	458c      	cmp	ip, r1
    7f68:	eb79 0302 	sbcs.w	r3, r9, r2
    7f6c:	da2e      	bge.n	7fcc <sys_clock_announce+0xd8>
		t->fn(t);
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
    7f6e:	ebb1 000c 	subs.w	r0, r1, ip
    7f72:	eb62 0109 	sbc.w	r1, r2, r9
    7f76:	e9c4 0104 	strd	r0, r1, [r4, #16]
	}

	curr_tick += announce_remaining;
    7f7a:	9a00      	ldr	r2, [sp, #0]
    7f7c:	9901      	ldr	r1, [sp, #4]
    7f7e:	eb18 0202 	adds.w	r2, r8, r2
    7f82:	464b      	mov	r3, r9
    7f84:	eb43 0101 	adc.w	r1, r3, r1
	announce_remaining = 0;
    7f88:	2400      	movs	r4, #0
	curr_tick += announce_remaining;
    7f8a:	e9cb 2100 	strd	r2, r1, [fp]
	announce_remaining = 0;
    7f8e:	602c      	str	r4, [r5, #0]

	sys_clock_set_timeout(next_timeout(), false);
    7f90:	f7ff fdb0 	bl	7af4 <next_timeout>
    7f94:	4621      	mov	r1, r4
    7f96:	f7fc fae3 	bl	4560 <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7f9a:	4832      	ldr	r0, [pc, #200]	; (8064 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x64>)
    7f9c:	f7ff fd88 	bl	7ab0 <z_spin_unlock_valid>
    7fa0:	b968      	cbnz	r0, 7fbe <sys_clock_announce+0xca>
    7fa2:	4a31      	ldr	r2, [pc, #196]	; (8068 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x68>)
    7fa4:	4936      	ldr	r1, [pc, #216]	; (8080 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x80>)
    7fa6:	4832      	ldr	r0, [pc, #200]	; (8070 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x70>)
    7fa8:	23ac      	movs	r3, #172	; 0xac
    7faa:	f000 fefe 	bl	8daa <printk>
    7fae:	492d      	ldr	r1, [pc, #180]	; (8064 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x64>)
    7fb0:	4834      	ldr	r0, [pc, #208]	; (8084 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x84>)
    7fb2:	f000 fefa 	bl	8daa <printk>
    7fb6:	482c      	ldr	r0, [pc, #176]	; (8068 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x68>)
    7fb8:	21ac      	movs	r1, #172	; 0xac
    7fba:	f000 fe1f 	bl	8bfc <assert_post_action>
	__asm__ volatile(
    7fbe:	f387 8811 	msr	BASEPRI, r7
    7fc2:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    7fc6:	b003      	add	sp, #12
    7fc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		curr_tick += dt;
    7fcc:	e9dd 8900 	ldrd	r8, r9, [sp]
		announce_remaining -= dt;
    7fd0:	ebac 0001 	sub.w	r0, ip, r1
		curr_tick += dt;
    7fd4:	eb18 0801 	adds.w	r8, r8, r1
		t->dticks = 0;
    7fd8:	f04f 0200 	mov.w	r2, #0
    7fdc:	f04f 0300 	mov.w	r3, #0
		curr_tick += dt;
    7fe0:	eb49 79e1 	adc.w	r9, r9, r1, asr #31
		announce_remaining -= dt;
    7fe4:	6028      	str	r0, [r5, #0]
		t->dticks = 0;
    7fe6:	e9c4 2304 	strd	r2, r3, [r4, #16]
		remove_timeout(t);
    7fea:	4620      	mov	r0, r4
		curr_tick += dt;
    7fec:	e9c6 8900 	strd	r8, r9, [r6]
		remove_timeout(t);
    7ff0:	f7ff fdac 	bl	7b4c <remove_timeout>
    7ff4:	481b      	ldr	r0, [pc, #108]	; (8064 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x64>)
    7ff6:	f7ff fd5b 	bl	7ab0 <z_spin_unlock_valid>
    7ffa:	b968      	cbnz	r0, 8018 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x18>
    7ffc:	4a1a      	ldr	r2, [pc, #104]	; (8068 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x68>)
    7ffe:	4920      	ldr	r1, [pc, #128]	; (8080 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x80>)
    8000:	481b      	ldr	r0, [pc, #108]	; (8070 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x70>)
    8002:	23ac      	movs	r3, #172	; 0xac
    8004:	f000 fed1 	bl	8daa <printk>
    8008:	4916      	ldr	r1, [pc, #88]	; (8064 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x64>)
    800a:	481e      	ldr	r0, [pc, #120]	; (8084 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x84>)
    800c:	f000 fecd 	bl	8daa <printk>
    8010:	4815      	ldr	r0, [pc, #84]	; (8068 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x68>)
    8012:	21ac      	movs	r1, #172	; 0xac
    8014:	f000 fdf2 	bl	8bfc <assert_post_action>
    8018:	f387 8811 	msr	BASEPRI, r7
    801c:	f3bf 8f6f 	isb	sy
		t->fn(t);
    8020:	68a3      	ldr	r3, [r4, #8]
    8022:	4620      	mov	r0, r4
    8024:	4798      	blx	r3
	__asm__ volatile(
    8026:	f04f 0320 	mov.w	r3, #32
    802a:	f3ef 8711 	mrs	r7, BASEPRI
    802e:	f383 8812 	msr	BASEPRI_MAX, r3
    8032:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    8036:	480b      	ldr	r0, [pc, #44]	; (8064 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x64>)
    8038:	f7ff fd2c 	bl	7a94 <z_spin_lock_valid>
    803c:	b968      	cbnz	r0, 805a <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x5a>
    803e:	4a0a      	ldr	r2, [pc, #40]	; (8068 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x68>)
    8040:	490a      	ldr	r1, [pc, #40]	; (806c <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x6c>)
    8042:	480b      	ldr	r0, [pc, #44]	; (8070 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x70>)
    8044:	2381      	movs	r3, #129	; 0x81
    8046:	f000 feb0 	bl	8daa <printk>
    804a:	4906      	ldr	r1, [pc, #24]	; (8064 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x64>)
    804c:	4809      	ldr	r0, [pc, #36]	; (8074 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x74>)
    804e:	f000 feac 	bl	8daa <printk>
    8052:	4805      	ldr	r0, [pc, #20]	; (8068 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x68>)
    8054:	2181      	movs	r1, #129	; 0x81
    8056:	f000 fdd1 	bl	8bfc <assert_post_action>
	z_spin_lock_set_owner(l);
    805a:	4802      	ldr	r0, [pc, #8]	; (8064 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x64>)
    805c:	f7ff fd38 	bl	7ad0 <z_spin_lock_set_owner>
	return k;
    8060:	e770      	b.n	7f44 <sys_clock_announce+0x50>
    8062:	bf00      	nop
    8064:	20000c30 	.word	0x20000c30
    8068:	00009d62 	.word	0x00009d62
    806c:	00009db4 	.word	0x00009db4
    8070:	00009c4f 	.word	0x00009c4f
    8074:	00009dc9 	.word	0x00009dc9
    8078:	20000c2c 	.word	0x20000c2c
    807c:	20000598 	.word	0x20000598
    8080:	00009d88 	.word	0x00009d88
    8084:	00009d9f 	.word	0x00009d9f
    8088:	20000184 	.word	0x20000184

0000808c <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    808c:	b570      	push	{r4, r5, r6, lr}
    808e:	f04f 0320 	mov.w	r3, #32
    8092:	f3ef 8611 	mrs	r6, BASEPRI
    8096:	f383 8812 	msr	BASEPRI_MAX, r3
    809a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    809e:	481b      	ldr	r0, [pc, #108]	; (810c <sys_clock_tick_get+0x80>)
    80a0:	f7ff fcf8 	bl	7a94 <z_spin_lock_valid>
    80a4:	b968      	cbnz	r0, 80c2 <sys_clock_tick_get+0x36>
    80a6:	4a1a      	ldr	r2, [pc, #104]	; (8110 <sys_clock_tick_get+0x84>)
    80a8:	491a      	ldr	r1, [pc, #104]	; (8114 <sys_clock_tick_get+0x88>)
    80aa:	481b      	ldr	r0, [pc, #108]	; (8118 <sys_clock_tick_get+0x8c>)
    80ac:	2381      	movs	r3, #129	; 0x81
    80ae:	f000 fe7c 	bl	8daa <printk>
    80b2:	4916      	ldr	r1, [pc, #88]	; (810c <sys_clock_tick_get+0x80>)
    80b4:	4819      	ldr	r0, [pc, #100]	; (811c <sys_clock_tick_get+0x90>)
    80b6:	f000 fe78 	bl	8daa <printk>
    80ba:	4815      	ldr	r0, [pc, #84]	; (8110 <sys_clock_tick_get+0x84>)
    80bc:	2181      	movs	r1, #129	; 0x81
    80be:	f000 fd9d 	bl	8bfc <assert_post_action>
	z_spin_lock_set_owner(l);
    80c2:	4812      	ldr	r0, [pc, #72]	; (810c <sys_clock_tick_get+0x80>)
    80c4:	f7ff fd04 	bl	7ad0 <z_spin_lock_set_owner>
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + sys_clock_elapsed();
    80c8:	f7fc fa7a 	bl	45c0 <sys_clock_elapsed>
    80cc:	4b14      	ldr	r3, [pc, #80]	; (8120 <sys_clock_tick_get+0x94>)
    80ce:	e9d3 4500 	ldrd	r4, r5, [r3]
    80d2:	1824      	adds	r4, r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    80d4:	480d      	ldr	r0, [pc, #52]	; (810c <sys_clock_tick_get+0x80>)
    80d6:	f145 0500 	adc.w	r5, r5, #0
    80da:	f7ff fce9 	bl	7ab0 <z_spin_unlock_valid>
    80de:	b968      	cbnz	r0, 80fc <sys_clock_tick_get+0x70>
    80e0:	4a0b      	ldr	r2, [pc, #44]	; (8110 <sys_clock_tick_get+0x84>)
    80e2:	4910      	ldr	r1, [pc, #64]	; (8124 <sys_clock_tick_get+0x98>)
    80e4:	480c      	ldr	r0, [pc, #48]	; (8118 <sys_clock_tick_get+0x8c>)
    80e6:	23ac      	movs	r3, #172	; 0xac
    80e8:	f000 fe5f 	bl	8daa <printk>
    80ec:	4907      	ldr	r1, [pc, #28]	; (810c <sys_clock_tick_get+0x80>)
    80ee:	480e      	ldr	r0, [pc, #56]	; (8128 <sys_clock_tick_get+0x9c>)
    80f0:	f000 fe5b 	bl	8daa <printk>
    80f4:	4806      	ldr	r0, [pc, #24]	; (8110 <sys_clock_tick_get+0x84>)
    80f6:	21ac      	movs	r1, #172	; 0xac
    80f8:	f000 fd80 	bl	8bfc <assert_post_action>
	__asm__ volatile(
    80fc:	f386 8811 	msr	BASEPRI, r6
    8100:	f3bf 8f6f 	isb	sy
	}
	return t;
}
    8104:	4620      	mov	r0, r4
    8106:	4629      	mov	r1, r5
    8108:	bd70      	pop	{r4, r5, r6, pc}
    810a:	bf00      	nop
    810c:	20000c30 	.word	0x20000c30
    8110:	00009d62 	.word	0x00009d62
    8114:	00009db4 	.word	0x00009db4
    8118:	00009c4f 	.word	0x00009c4f
    811c:	00009dc9 	.word	0x00009dc9
    8120:	20000598 	.word	0x20000598
    8124:	00009d88 	.word	0x00009d88
    8128:	00009d9f 	.word	0x00009d9f

0000812c <z_timer_expiration_handler>:
 * @param t  Timeout used by the timer.
 *
 * @return N/A
 */
void z_timer_expiration_handler(struct _timeout *t)
{
    812c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    812e:	4604      	mov	r4, r0
	__asm__ volatile(
    8130:	f04f 0320 	mov.w	r3, #32
    8134:	f3ef 8511 	mrs	r5, BASEPRI
    8138:	f383 8812 	msr	BASEPRI_MAX, r3
    813c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    8140:	484c      	ldr	r0, [pc, #304]	; (8274 <z_timer_expiration_handler+0x148>)
    8142:	f7ff fca7 	bl	7a94 <z_spin_lock_valid>
    8146:	b968      	cbnz	r0, 8164 <z_timer_expiration_handler+0x38>
    8148:	4a4b      	ldr	r2, [pc, #300]	; (8278 <z_timer_expiration_handler+0x14c>)
    814a:	494c      	ldr	r1, [pc, #304]	; (827c <z_timer_expiration_handler+0x150>)
    814c:	484c      	ldr	r0, [pc, #304]	; (8280 <z_timer_expiration_handler+0x154>)
    814e:	2381      	movs	r3, #129	; 0x81
    8150:	f000 fe2b 	bl	8daa <printk>
    8154:	4947      	ldr	r1, [pc, #284]	; (8274 <z_timer_expiration_handler+0x148>)
    8156:	484b      	ldr	r0, [pc, #300]	; (8284 <z_timer_expiration_handler+0x158>)
    8158:	f000 fe27 	bl	8daa <printk>
    815c:	4846      	ldr	r0, [pc, #280]	; (8278 <z_timer_expiration_handler+0x14c>)
    815e:	2181      	movs	r1, #129	; 0x81
    8160:	f000 fd4c 	bl	8bfc <assert_post_action>
	z_spin_lock_set_owner(l);
    8164:	4843      	ldr	r0, [pc, #268]	; (8274 <z_timer_expiration_handler+0x148>)
    8166:	f7ff fcb3 	bl	7ad0 <z_spin_lock_set_owner>

	/*
	 * if the timer is periodic, start it again; don't add _TICK_ALIGN
	 * since we're already aligned to a tick boundary
	 */
	if (!K_TIMEOUT_EQ(timer->period, K_NO_WAIT) &&
    816a:	e9d4 230a 	ldrd	r2, r3, [r4, #40]	; 0x28
    816e:	1c56      	adds	r6, r2, #1
    8170:	f143 0700 	adc.w	r7, r3, #0
    8174:	2f00      	cmp	r7, #0
    8176:	bf08      	it	eq
    8178:	2e02      	cmpeq	r6, #2
    817a:	d303      	bcc.n	8184 <z_timer_expiration_handler+0x58>
	    !K_TIMEOUT_EQ(timer->period, K_FOREVER)) {
		z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    817c:	4942      	ldr	r1, [pc, #264]	; (8288 <z_timer_expiration_handler+0x15c>)
    817e:	4620      	mov	r0, r4
    8180:	f7ff fcfe 	bl	7b80 <z_add_timeout>
			     timer->period);
	}

	/* update timer's status */
	timer->status += 1U;
    8184:	6b23      	ldr	r3, [r4, #48]	; 0x30
    8186:	3301      	adds	r3, #1
    8188:	6323      	str	r3, [r4, #48]	; 0x30

	/* invoke timer expiry function */
	if (timer->expiry_fn != NULL) {
    818a:	6a23      	ldr	r3, [r4, #32]
    818c:	2b00      	cmp	r3, #0
    818e:	d035      	beq.n	81fc <z_timer_expiration_handler+0xd0>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    8190:	4838      	ldr	r0, [pc, #224]	; (8274 <z_timer_expiration_handler+0x148>)
    8192:	f7ff fc8d 	bl	7ab0 <z_spin_unlock_valid>
    8196:	b968      	cbnz	r0, 81b4 <z_timer_expiration_handler+0x88>
    8198:	4a37      	ldr	r2, [pc, #220]	; (8278 <z_timer_expiration_handler+0x14c>)
    819a:	493c      	ldr	r1, [pc, #240]	; (828c <z_timer_expiration_handler+0x160>)
    819c:	4838      	ldr	r0, [pc, #224]	; (8280 <z_timer_expiration_handler+0x154>)
    819e:	23ac      	movs	r3, #172	; 0xac
    81a0:	f000 fe03 	bl	8daa <printk>
    81a4:	4933      	ldr	r1, [pc, #204]	; (8274 <z_timer_expiration_handler+0x148>)
    81a6:	483a      	ldr	r0, [pc, #232]	; (8290 <z_timer_expiration_handler+0x164>)
    81a8:	f000 fdff 	bl	8daa <printk>
    81ac:	4832      	ldr	r0, [pc, #200]	; (8278 <z_timer_expiration_handler+0x14c>)
    81ae:	21ac      	movs	r1, #172	; 0xac
    81b0:	f000 fd24 	bl	8bfc <assert_post_action>
	__asm__ volatile(
    81b4:	f385 8811 	msr	BASEPRI, r5
    81b8:	f3bf 8f6f 	isb	sy
		/* Unlock for user handler. */
		k_spin_unlock(&lock, key);
		timer->expiry_fn(timer);
    81bc:	6a23      	ldr	r3, [r4, #32]
    81be:	4620      	mov	r0, r4
    81c0:	4798      	blx	r3
	__asm__ volatile(
    81c2:	f04f 0320 	mov.w	r3, #32
    81c6:	f3ef 8511 	mrs	r5, BASEPRI
    81ca:	f383 8812 	msr	BASEPRI_MAX, r3
    81ce:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    81d2:	4828      	ldr	r0, [pc, #160]	; (8274 <z_timer_expiration_handler+0x148>)
    81d4:	f7ff fc5e 	bl	7a94 <z_spin_lock_valid>
    81d8:	b968      	cbnz	r0, 81f6 <z_timer_expiration_handler+0xca>
    81da:	4a27      	ldr	r2, [pc, #156]	; (8278 <z_timer_expiration_handler+0x14c>)
    81dc:	4927      	ldr	r1, [pc, #156]	; (827c <z_timer_expiration_handler+0x150>)
    81de:	4828      	ldr	r0, [pc, #160]	; (8280 <z_timer_expiration_handler+0x154>)
    81e0:	2381      	movs	r3, #129	; 0x81
    81e2:	f000 fde2 	bl	8daa <printk>
    81e6:	4923      	ldr	r1, [pc, #140]	; (8274 <z_timer_expiration_handler+0x148>)
    81e8:	4826      	ldr	r0, [pc, #152]	; (8284 <z_timer_expiration_handler+0x158>)
    81ea:	f000 fdde 	bl	8daa <printk>
    81ee:	4822      	ldr	r0, [pc, #136]	; (8278 <z_timer_expiration_handler+0x14c>)
    81f0:	2181      	movs	r1, #129	; 0x81
    81f2:	f000 fd03 	bl	8bfc <assert_post_action>
	z_spin_lock_set_owner(l);
    81f6:	481f      	ldr	r0, [pc, #124]	; (8274 <z_timer_expiration_handler+0x148>)
    81f8:	f7ff fc6a 	bl	7ad0 <z_spin_lock_set_owner>
	return list->head == list;
    81fc:	f854 6f18 	ldr.w	r6, [r4, #24]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    8200:	42a6      	cmp	r6, r4
    8202:	d000      	beq.n	8206 <z_timer_expiration_handler+0xda>
		return;
	}

	thread = z_waitq_head(&timer->wait_q);

	if (thread == NULL) {
    8204:	b9b6      	cbnz	r6, 8234 <z_timer_expiration_handler+0x108>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    8206:	481b      	ldr	r0, [pc, #108]	; (8274 <z_timer_expiration_handler+0x148>)
    8208:	f7ff fc52 	bl	7ab0 <z_spin_unlock_valid>
    820c:	b968      	cbnz	r0, 822a <z_timer_expiration_handler+0xfe>
    820e:	4a1a      	ldr	r2, [pc, #104]	; (8278 <z_timer_expiration_handler+0x14c>)
    8210:	491e      	ldr	r1, [pc, #120]	; (828c <z_timer_expiration_handler+0x160>)
    8212:	481b      	ldr	r0, [pc, #108]	; (8280 <z_timer_expiration_handler+0x154>)
    8214:	23ac      	movs	r3, #172	; 0xac
    8216:	f000 fdc8 	bl	8daa <printk>
    821a:	4916      	ldr	r1, [pc, #88]	; (8274 <z_timer_expiration_handler+0x148>)
    821c:	481c      	ldr	r0, [pc, #112]	; (8290 <z_timer_expiration_handler+0x164>)
    821e:	f000 fdc4 	bl	8daa <printk>
    8222:	4815      	ldr	r0, [pc, #84]	; (8278 <z_timer_expiration_handler+0x14c>)
    8224:	21ac      	movs	r1, #172	; 0xac
    8226:	f000 fce9 	bl	8bfc <assert_post_action>
	__asm__ volatile(
    822a:	f385 8811 	msr	BASEPRI, r5
    822e:	f3bf 8f6f 	isb	sy
	arch_thread_return_value_set(thread, 0);

	k_spin_unlock(&lock, key);

	z_ready_thread(thread);
}
    8232:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	z_unpend_thread_no_timeout(thread);
    8234:	4630      	mov	r0, r6
    8236:	f7fe f851 	bl	62dc <z_unpend_thread_no_timeout>
    823a:	2300      	movs	r3, #0
    823c:	480d      	ldr	r0, [pc, #52]	; (8274 <z_timer_expiration_handler+0x148>)
    823e:	67f3      	str	r3, [r6, #124]	; 0x7c
    8240:	f7ff fc36 	bl	7ab0 <z_spin_unlock_valid>
    8244:	b968      	cbnz	r0, 8262 <z_timer_expiration_handler+0x136>
    8246:	4a0c      	ldr	r2, [pc, #48]	; (8278 <z_timer_expiration_handler+0x14c>)
    8248:	4910      	ldr	r1, [pc, #64]	; (828c <z_timer_expiration_handler+0x160>)
    824a:	480d      	ldr	r0, [pc, #52]	; (8280 <z_timer_expiration_handler+0x154>)
    824c:	23ac      	movs	r3, #172	; 0xac
    824e:	f000 fdac 	bl	8daa <printk>
    8252:	4908      	ldr	r1, [pc, #32]	; (8274 <z_timer_expiration_handler+0x148>)
    8254:	480e      	ldr	r0, [pc, #56]	; (8290 <z_timer_expiration_handler+0x164>)
    8256:	f000 fda8 	bl	8daa <printk>
    825a:	4807      	ldr	r0, [pc, #28]	; (8278 <z_timer_expiration_handler+0x14c>)
    825c:	21ac      	movs	r1, #172	; 0xac
    825e:	f000 fccd 	bl	8bfc <assert_post_action>
    8262:	f385 8811 	msr	BASEPRI, r5
    8266:	f3bf 8f6f 	isb	sy
	z_ready_thread(thread);
    826a:	4630      	mov	r0, r6
}
    826c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	z_ready_thread(thread);
    8270:	f7fe bb1c 	b.w	68ac <z_ready_thread>
    8274:	20000c34 	.word	0x20000c34
    8278:	00009d62 	.word	0x00009d62
    827c:	00009db4 	.word	0x00009db4
    8280:	00009c4f 	.word	0x00009c4f
    8284:	00009dc9 	.word	0x00009dc9
    8288:	0000812d 	.word	0x0000812d
    828c:	00009d88 	.word	0x00009d88
    8290:	00009d9f 	.word	0x00009d9f

00008294 <z_impl_k_timer_start>:
}


void z_impl_k_timer_start(struct k_timer *timer, k_timeout_t duration,
			  k_timeout_t period)
{
    8294:	e92d 4f73 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, lr}
    8298:	4619      	mov	r1, r3
    829a:	4606      	mov	r6, r0
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, start, timer);

	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
    829c:	1c4c      	adds	r4, r1, #1
{
    829e:	4610      	mov	r0, r2
	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
    82a0:	bf08      	it	eq
    82a2:	f1b0 3fff 	cmpeq.w	r0, #4294967295
{
    82a6:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
    82aa:	4680      	mov	r8, r0
    82ac:	4689      	mov	r9, r1
	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
    82ae:	d04c      	beq.n	834a <z_impl_k_timer_start+0xb6>
    82b0:	461d      	mov	r5, r3
	 * for backwards compatibility.  This is unfortunate
	 * (i.e. k_timer_start() doesn't treat its initial sleep
	 * argument the same way k_sleep() does), but historical.  The
	 * timer_api test relies on this behavior.
	 */
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
    82b2:	1c6b      	adds	r3, r5, #1
    82b4:	bf08      	it	eq
    82b6:	f1b2 3fff 	cmpeq.w	r2, #4294967295
    82ba:	4614      	mov	r4, r2
    82bc:	d019      	beq.n	82f2 <z_impl_k_timer_start+0x5e>
    82be:	ea54 0305 	orrs.w	r3, r4, r5
    82c2:	d016      	beq.n	82f2 <z_impl_k_timer_start+0x5e>
	    Z_TICK_ABS(period.ticks) < 0) {
    82c4:	f06f 0301 	mvn.w	r3, #1
    82c8:	ebb3 0a02 	subs.w	sl, r3, r2
    82cc:	f04f 33ff 	mov.w	r3, #4294967295
    82d0:	eb63 0b05 	sbc.w	fp, r3, r5
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
    82d4:	f1ba 0f00 	cmp.w	sl, #0
    82d8:	f17b 0300 	sbcs.w	r3, fp, #0
    82dc:	da09      	bge.n	82f2 <z_impl_k_timer_start+0x5e>
		period.ticks = MAX(period.ticks - 1, 1);
    82de:	f112 34ff 	adds.w	r4, r2, #4294967295
    82e2:	f145 35ff 	adc.w	r5, r5, #4294967295
    82e6:	2c01      	cmp	r4, #1
    82e8:	f175 0300 	sbcs.w	r3, r5, #0
    82ec:	bfbc      	itt	lt
    82ee:	2401      	movlt	r4, #1
    82f0:	2500      	movlt	r5, #0
	}
	if (Z_TICK_ABS(duration.ticks) < 0) {
    82f2:	f06f 0301 	mvn.w	r3, #1
    82f6:	1a1b      	subs	r3, r3, r0
    82f8:	9300      	str	r3, [sp, #0]
    82fa:	f04f 33ff 	mov.w	r3, #4294967295
    82fe:	eb63 0301 	sbc.w	r3, r3, r1
    8302:	9301      	str	r3, [sp, #4]
    8304:	e9dd 2300 	ldrd	r2, r3, [sp]
    8308:	2a00      	cmp	r2, #0
    830a:	f173 0300 	sbcs.w	r3, r3, #0
    830e:	da0c      	bge.n	832a <z_impl_k_timer_start+0x96>
		duration.ticks = MAX(duration.ticks - 1, 0);
    8310:	f110 38ff 	adds.w	r8, r0, #4294967295
    8314:	f141 39ff 	adc.w	r9, r1, #4294967295
    8318:	f1b8 0f00 	cmp.w	r8, #0
    831c:	f179 0300 	sbcs.w	r3, r9, #0
    8320:	bfbc      	itt	lt
    8322:	f04f 0800 	movlt.w	r8, #0
    8326:	f04f 0900 	movlt.w	r9, #0
	}

	(void)z_abort_timeout(&timer->timeout);
    832a:	4630      	mov	r0, r6
    832c:	f7ff fcfc 	bl	7d28 <z_abort_timeout>
	timer->period = period;
	timer->status = 0U;
    8330:	2300      	movs	r3, #0

	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    8332:	4907      	ldr	r1, [pc, #28]	; (8350 <z_impl_k_timer_start+0xbc>)
	timer->status = 0U;
    8334:	6333      	str	r3, [r6, #48]	; 0x30
	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    8336:	4642      	mov	r2, r8
    8338:	464b      	mov	r3, r9
    833a:	4630      	mov	r0, r6
	timer->period = period;
    833c:	e9c6 450a 	strd	r4, r5, [r6, #40]	; 0x28
		     duration);
}
    8340:	b002      	add	sp, #8
    8342:	e8bd 4f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    8346:	f7ff bc1b 	b.w	7b80 <z_add_timeout>
}
    834a:	b002      	add	sp, #8
    834c:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}
    8350:	0000812d 	.word	0x0000812d

00008354 <work_queue_main>:
/* Loop executed by a work queue thread.
 *
 * @param workq_ptr pointer to the work queue structure
 */
static void work_queue_main(void *workq_ptr, void *p2, void *p3)
{
    8354:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    8358:	4e7e      	ldr	r6, [pc, #504]	; (8554 <work_queue_main+0x200>)
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
    835a:	4f7f      	ldr	r7, [pc, #508]	; (8558 <work_queue_main+0x204>)
{
    835c:	b085      	sub	sp, #20
    835e:	4604      	mov	r4, r0
	__asm__ volatile(
    8360:	f04f 0320 	mov.w	r3, #32
    8364:	f3ef 8811 	mrs	r8, BASEPRI
    8368:	f383 8812 	msr	BASEPRI_MAX, r3
    836c:	f3bf 8f6f 	isb	sy
    8370:	4630      	mov	r0, r6
    8372:	f7ff fb8f 	bl	7a94 <z_spin_lock_valid>
    8376:	b968      	cbnz	r0, 8394 <work_queue_main+0x40>
    8378:	4a78      	ldr	r2, [pc, #480]	; (855c <work_queue_main+0x208>)
    837a:	4979      	ldr	r1, [pc, #484]	; (8560 <work_queue_main+0x20c>)
    837c:	4879      	ldr	r0, [pc, #484]	; (8564 <work_queue_main+0x210>)
    837e:	2381      	movs	r3, #129	; 0x81
    8380:	f000 fd13 	bl	8daa <printk>
    8384:	4878      	ldr	r0, [pc, #480]	; (8568 <work_queue_main+0x214>)
    8386:	4631      	mov	r1, r6
    8388:	f000 fd0f 	bl	8daa <printk>
    838c:	4873      	ldr	r0, [pc, #460]	; (855c <work_queue_main+0x208>)
    838e:	2181      	movs	r1, #129	; 0x81
    8390:	f000 fc34 	bl	8bfc <assert_post_action>
	z_spin_lock_set_owner(l);
    8394:	4630      	mov	r0, r6
    8396:	f7ff fb9b 	bl	7ad0 <z_spin_lock_set_owner>
Z_GENLIST_IS_EMPTY(slist)
    839a:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
	return list->head;
    839e:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
Z_GENLIST_GET(slist, snode)
    83a2:	b9ad      	cbnz	r5, 83d0 <work_queue_main+0x7c>
	*flagp &= ~BIT(bit);
    83a4:	f023 0204 	bic.w	r2, r3, #4
			 * which should never happen, even line 'if (work != NULL)'
			 * ensures that.
			 * This means that if node is not NULL, then work will not be NULL.
			 */
			handler = work->handler;
		} else if (flag_test_and_clear(&queue->flags,
    83a8:	0758      	lsls	r0, r3, #29
	*flagp &= ~BIT(bit);
    83aa:	f8c4 2098 	str.w	r2, [r4, #152]	; 0x98
		} else if (flag_test_and_clear(&queue->flags,
    83ae:	f100 8092 	bmi.w	84d6 <work_queue_main+0x182>
			 * the lock, and we didn't find work nor got asked to
			 * stop.  Just go to sleep: when something happens the
			 * work thread will be woken and we can check again.
			 */

			(void)z_sched_wait(&lock, key, &queue->notifyq,
    83b2:	2300      	movs	r3, #0
    83b4:	9302      	str	r3, [sp, #8]
    83b6:	f04f 32ff 	mov.w	r2, #4294967295
    83ba:	f04f 33ff 	mov.w	r3, #4294967295
    83be:	e9cd 2300 	strd	r2, r3, [sp]
    83c2:	4641      	mov	r1, r8
    83c4:	f104 0288 	add.w	r2, r4, #136	; 0x88
    83c8:	4630      	mov	r0, r6
    83ca:	f7ff f927 	bl	761c <z_sched_wait>
					   K_FOREVER, NULL);
			continue;
    83ce:	e7c7      	b.n	8360 <work_queue_main+0xc>
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    83d0:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
    83d4:	682a      	ldr	r2, [r5, #0]
	list->head = node;
    83d6:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    83da:	428d      	cmp	r5, r1
    83dc:	d101      	bne.n	83e2 <work_queue_main+0x8e>
	list->tail = node;
    83de:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
	*flagp |= BIT(bit);
    83e2:	f043 0302 	orr.w	r3, r3, #2
    83e6:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
	*flagp &= ~BIT(bit);
    83ea:	68eb      	ldr	r3, [r5, #12]
			handler = work->handler;
    83ec:	f8d5 9004 	ldr.w	r9, [r5, #4]
	*flagp &= ~BIT(bit);
    83f0:	f023 0304 	bic.w	r3, r3, #4
    83f4:	f043 0301 	orr.w	r3, r3, #1
    83f8:	60eb      	str	r3, [r5, #12]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    83fa:	4630      	mov	r0, r6
    83fc:	f7ff fb58 	bl	7ab0 <z_spin_unlock_valid>
    8400:	b968      	cbnz	r0, 841e <work_queue_main+0xca>
    8402:	4a56      	ldr	r2, [pc, #344]	; (855c <work_queue_main+0x208>)
    8404:	4959      	ldr	r1, [pc, #356]	; (856c <work_queue_main+0x218>)
    8406:	4857      	ldr	r0, [pc, #348]	; (8564 <work_queue_main+0x210>)
    8408:	23ac      	movs	r3, #172	; 0xac
    840a:	f000 fcce 	bl	8daa <printk>
    840e:	4858      	ldr	r0, [pc, #352]	; (8570 <work_queue_main+0x21c>)
    8410:	4631      	mov	r1, r6
    8412:	f000 fcca 	bl	8daa <printk>
    8416:	4851      	ldr	r0, [pc, #324]	; (855c <work_queue_main+0x208>)
    8418:	21ac      	movs	r1, #172	; 0xac
    841a:	f000 fbef 	bl	8bfc <assert_post_action>
	__asm__ volatile(
    841e:	f388 8811 	msr	BASEPRI, r8
    8422:	f3bf 8f6f 	isb	sy
		}

		k_spin_unlock(&lock, key);

		__ASSERT_NO_MSG(handler != NULL);
    8426:	f1b9 0f00 	cmp.w	r9, #0
    842a:	d10b      	bne.n	8444 <work_queue_main+0xf0>
    842c:	4951      	ldr	r1, [pc, #324]	; (8574 <work_queue_main+0x220>)
    842e:	484d      	ldr	r0, [pc, #308]	; (8564 <work_queue_main+0x210>)
    8430:	4a51      	ldr	r2, [pc, #324]	; (8578 <work_queue_main+0x224>)
    8432:	f44f 7322 	mov.w	r3, #648	; 0x288
    8436:	f000 fcb8 	bl	8daa <printk>
    843a:	484f      	ldr	r0, [pc, #316]	; (8578 <work_queue_main+0x224>)
    843c:	f44f 7122 	mov.w	r1, #648	; 0x288
    8440:	f000 fbdc 	bl	8bfc <assert_post_action>
		handler(work);
    8444:	4628      	mov	r0, r5
    8446:	47c8      	blx	r9
	__asm__ volatile(
    8448:	f04f 0320 	mov.w	r3, #32
    844c:	f3ef 8a11 	mrs	sl, BASEPRI
    8450:	f383 8812 	msr	BASEPRI_MAX, r3
    8454:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    8458:	4630      	mov	r0, r6
    845a:	f7ff fb1b 	bl	7a94 <z_spin_lock_valid>
    845e:	b968      	cbnz	r0, 847c <work_queue_main+0x128>
    8460:	4a3e      	ldr	r2, [pc, #248]	; (855c <work_queue_main+0x208>)
    8462:	493f      	ldr	r1, [pc, #252]	; (8560 <work_queue_main+0x20c>)
    8464:	483f      	ldr	r0, [pc, #252]	; (8564 <work_queue_main+0x210>)
    8466:	2381      	movs	r3, #129	; 0x81
    8468:	f000 fc9f 	bl	8daa <printk>
    846c:	483e      	ldr	r0, [pc, #248]	; (8568 <work_queue_main+0x214>)
    846e:	4631      	mov	r1, r6
    8470:	f000 fc9b 	bl	8daa <printk>
    8474:	4839      	ldr	r0, [pc, #228]	; (855c <work_queue_main+0x208>)
    8476:	2181      	movs	r1, #129	; 0x81
    8478:	f000 fbc0 	bl	8bfc <assert_post_action>
	z_spin_lock_set_owner(l);
    847c:	4630      	mov	r0, r6
    847e:	f7ff fb27 	bl	7ad0 <z_spin_lock_set_owner>
	*flagp &= ~BIT(bit);
    8482:	68eb      	ldr	r3, [r5, #12]
		 * starving other threads.
		 */
		key = k_spin_lock(&lock);

		flag_clear(&work->flags, K_WORK_RUNNING_BIT);
		if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    8484:	0799      	lsls	r1, r3, #30
	*flagp &= ~BIT(bit);
    8486:	f023 0201 	bic.w	r2, r3, #1
		if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    848a:	d42e      	bmi.n	84ea <work_queue_main+0x196>
	*flagp &= ~BIT(bit);
    848c:	60ea      	str	r2, [r5, #12]
    848e:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
    8492:	f023 0302 	bic.w	r3, r3, #2
    8496:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    849a:	4630      	mov	r0, r6
	return (*flagp & BIT(bit)) != 0U;
    849c:	f3c3 2500 	ubfx	r5, r3, #8, #1
    84a0:	f7ff fb06 	bl	7ab0 <z_spin_unlock_valid>
    84a4:	b968      	cbnz	r0, 84c2 <work_queue_main+0x16e>
    84a6:	4a2d      	ldr	r2, [pc, #180]	; (855c <work_queue_main+0x208>)
    84a8:	4930      	ldr	r1, [pc, #192]	; (856c <work_queue_main+0x218>)
    84aa:	482e      	ldr	r0, [pc, #184]	; (8564 <work_queue_main+0x210>)
    84ac:	23ac      	movs	r3, #172	; 0xac
    84ae:	f000 fc7c 	bl	8daa <printk>
    84b2:	482f      	ldr	r0, [pc, #188]	; (8570 <work_queue_main+0x21c>)
    84b4:	4631      	mov	r1, r6
    84b6:	f000 fc78 	bl	8daa <printk>
    84ba:	4828      	ldr	r0, [pc, #160]	; (855c <work_queue_main+0x208>)
    84bc:	21ac      	movs	r1, #172	; 0xac
    84be:	f000 fb9d 	bl	8bfc <assert_post_action>
	__asm__ volatile(
    84c2:	f38a 8811 	msr	BASEPRI, sl
    84c6:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		/* Optionally yield to prevent the work queue from
		 * starving other threads.
		 */
		if (yield) {
    84ca:	2d00      	cmp	r5, #0
    84cc:	f47f af48 	bne.w	8360 <work_queue_main+0xc>
	z_impl_k_yield();
    84d0:	f7fe fdf8 	bl	70c4 <z_impl_k_yield>
}
    84d4:	e744      	b.n	8360 <work_queue_main+0xc>
			(void)z_sched_wake_all(&queue->drainq, 1, NULL);
    84d6:	f104 0590 	add.w	r5, r4, #144	; 0x90
static inline bool z_sched_wake_all(_wait_q_t *wait_q, int swap_retval,
				    void *swap_data)
{
	bool woken = false;

	while (z_sched_wake(wait_q, swap_retval, swap_data)) {
    84da:	2200      	movs	r2, #0
    84dc:	2101      	movs	r1, #1
    84de:	4628      	mov	r0, r5
    84e0:	f7ff f844 	bl	756c <z_sched_wake>
    84e4:	2800      	cmp	r0, #0
    84e6:	d1f8      	bne.n	84da <work_queue_main+0x186>
    84e8:	e763      	b.n	83b2 <work_queue_main+0x5e>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
    84ea:	6838      	ldr	r0, [r7, #0]
	*flagp &= ~BIT(bit);
    84ec:	f023 0303 	bic.w	r3, r3, #3
    84f0:	60eb      	str	r3, [r5, #12]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
    84f2:	2800      	cmp	r0, #0
    84f4:	d0cb      	beq.n	848e <work_queue_main+0x13a>
	return node->next;
    84f6:	6803      	ldr	r3, [r0, #0]
    84f8:	2b00      	cmp	r3, #0
    84fa:	bf38      	it	cc
    84fc:	2300      	movcc	r3, #0
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    84fe:	f04f 0900 	mov.w	r9, #0
    8502:	4698      	mov	r8, r3
	parent->next = child;
    8504:	46cb      	mov	fp, r9
		if (wc->work == work) {
    8506:	6843      	ldr	r3, [r0, #4]
    8508:	429d      	cmp	r5, r3
    850a:	4602      	mov	r2, r0
    850c:	d10d      	bne.n	852a <work_queue_main+0x1d6>
Z_GENLIST_REMOVE(slist, snode)
    850e:	6802      	ldr	r2, [r0, #0]
    8510:	f1b9 0f00 	cmp.w	r9, #0
    8514:	d115      	bne.n	8542 <work_queue_main+0x1ee>
    8516:	687b      	ldr	r3, [r7, #4]
	list->head = node;
    8518:	603a      	str	r2, [r7, #0]
Z_GENLIST_REMOVE(slist, snode)
    851a:	4283      	cmp	r3, r0
    851c:	d100      	bne.n	8520 <work_queue_main+0x1cc>
	list->tail = node;
    851e:	607a      	str	r2, [r7, #4]
	parent->next = child;
    8520:	f840 bb08 	str.w	fp, [r0], #8
	z_impl_k_sem_give(sem);
    8524:	f7ff f88c 	bl	7640 <z_impl_k_sem_give>
}
    8528:	464a      	mov	r2, r9
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
    852a:	f1b8 0f00 	cmp.w	r8, #0
    852e:	d0ae      	beq.n	848e <work_queue_main+0x13a>
	return node->next;
    8530:	f8d8 3000 	ldr.w	r3, [r8]
    8534:	2b00      	cmp	r3, #0
    8536:	bf38      	it	cc
    8538:	2300      	movcc	r3, #0
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    853a:	4640      	mov	r0, r8
    853c:	4691      	mov	r9, r2
    853e:	4698      	mov	r8, r3
    8540:	e7e1      	b.n	8506 <work_queue_main+0x1b2>
	parent->next = child;
    8542:	f8c9 2000 	str.w	r2, [r9]
Z_GENLIST_REMOVE(slist, snode)
    8546:	687b      	ldr	r3, [r7, #4]
    8548:	4283      	cmp	r3, r0
	list->tail = node;
    854a:	bf08      	it	eq
    854c:	f8c7 9004 	streq.w	r9, [r7, #4]
}
    8550:	e7e6      	b.n	8520 <work_queue_main+0x1cc>
    8552:	bf00      	nop
    8554:	20000c38 	.word	0x20000c38
    8558:	20000c3c 	.word	0x20000c3c
    855c:	00009d62 	.word	0x00009d62
    8560:	00009db4 	.word	0x00009db4
    8564:	00009c4f 	.word	0x00009c4f
    8568:	00009dc9 	.word	0x00009dc9
    856c:	00009d88 	.word	0x00009d88
    8570:	00009d9f 	.word	0x00009d9f
    8574:	0000abee 	.word	0x0000abee
    8578:	0000abcd 	.word	0x0000abcd

0000857c <submit_to_queue_locked>:
{
    857c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    857e:	68c3      	ldr	r3, [r0, #12]
    8580:	079a      	lsls	r2, r3, #30
{
    8582:	4604      	mov	r4, r0
    8584:	460e      	mov	r6, r1
	if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    8586:	f3c3 0540 	ubfx	r5, r3, #1, #1
    858a:	d42b      	bmi.n	85e4 <submit_to_queue_locked+0x68>
	} else if (!flag_test(&work->flags, K_WORK_QUEUED_BIT)) {
    858c:	075f      	lsls	r7, r3, #29
    858e:	d42b      	bmi.n	85e8 <submit_to_queue_locked+0x6c>
		if (*queuep == NULL) {
    8590:	680a      	ldr	r2, [r1, #0]
    8592:	b90a      	cbnz	r2, 8598 <submit_to_queue_locked+0x1c>
			*queuep = work->queue;
    8594:	6882      	ldr	r2, [r0, #8]
    8596:	600a      	str	r2, [r1, #0]
		if (flag_test(&work->flags, K_WORK_RUNNING_BIT)) {
    8598:	07d8      	lsls	r0, r3, #31
    859a:	d528      	bpl.n	85ee <submit_to_queue_locked+0x72>
			__ASSERT_NO_MSG(work->queue != NULL);
    859c:	68a3      	ldr	r3, [r4, #8]
    859e:	b95b      	cbnz	r3, 85b8 <submit_to_queue_locked+0x3c>
    85a0:	4924      	ldr	r1, [pc, #144]	; (8634 <submit_to_queue_locked+0xb8>)
    85a2:	4825      	ldr	r0, [pc, #148]	; (8638 <submit_to_queue_locked+0xbc>)
    85a4:	4a25      	ldr	r2, [pc, #148]	; (863c <submit_to_queue_locked+0xc0>)
    85a6:	f44f 73a7 	mov.w	r3, #334	; 0x14e
    85aa:	f000 fbfe 	bl	8daa <printk>
    85ae:	4823      	ldr	r0, [pc, #140]	; (863c <submit_to_queue_locked+0xc0>)
    85b0:	f44f 71a7 	mov.w	r1, #334	; 0x14e
    85b4:	f000 fb22 	bl	8bfc <assert_post_action>
			*queuep = work->queue;
    85b8:	68a3      	ldr	r3, [r4, #8]
    85ba:	6033      	str	r3, [r6, #0]
			ret = 2;
    85bc:	2502      	movs	r5, #2
		int rc = queue_submit_locked(*queuep, work);
    85be:	6837      	ldr	r7, [r6, #0]
	if (queue == NULL) {
    85c0:	b38f      	cbz	r7, 8626 <submit_to_queue_locked+0xaa>
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
    85c2:	4b1f      	ldr	r3, [pc, #124]	; (8640 <submit_to_queue_locked+0xc4>)
    85c4:	689b      	ldr	r3, [r3, #8]
    85c6:	42bb      	cmp	r3, r7
    85c8:	d113      	bne.n	85f2 <submit_to_queue_locked+0x76>
    85ca:	f000 ff77 	bl	94bc <k_is_in_isr>
    85ce:	f080 0001 	eor.w	r0, r0, #1
    85d2:	b2c0      	uxtb	r0, r0
	bool draining = flag_test(&queue->flags, K_WORK_QUEUE_DRAIN_BIT);
    85d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
    85d8:	07d9      	lsls	r1, r3, #31
	return (*flagp & BIT(bit)) != 0U;
    85da:	f3c3 0280 	ubfx	r2, r3, #2, #1
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
    85de:	d525      	bpl.n	862c <submit_to_queue_locked+0xb0>
	} else if (draining && !chained) {
    85e0:	b14a      	cbz	r2, 85f6 <submit_to_queue_locked+0x7a>
    85e2:	b950      	cbnz	r0, 85fa <submit_to_queue_locked+0x7e>
		ret = -EBUSY;
    85e4:	f06f 050f 	mvn.w	r5, #15
		*queuep = NULL;
    85e8:	2300      	movs	r3, #0
    85ea:	6033      	str	r3, [r6, #0]
	return ret;
    85ec:	e015      	b.n	861a <submit_to_queue_locked+0x9e>
		ret = 1;
    85ee:	2501      	movs	r5, #1
    85f0:	e7e5      	b.n	85be <submit_to_queue_locked+0x42>
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
    85f2:	2000      	movs	r0, #0
    85f4:	e7ee      	b.n	85d4 <submit_to_queue_locked+0x58>
	} else if (plugged && !draining) {
    85f6:	071b      	lsls	r3, r3, #28
    85f8:	d4f4      	bmi.n	85e4 <submit_to_queue_locked+0x68>
	parent->next = child;
    85fa:	2300      	movs	r3, #0
    85fc:	6023      	str	r3, [r4, #0]
Z_GENLIST_APPEND(slist, snode)
    85fe:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
    8602:	b963      	cbnz	r3, 861e <submit_to_queue_locked+0xa2>
	list->head = node;
    8604:	e9c7 4420 	strd	r4, r4, [r7, #128]	; 0x80
		(void)notify_queue_locked(queue);
    8608:	4638      	mov	r0, r7
    860a:	f000 ff89 	bl	9520 <notify_queue_locked>
	*flagp |= BIT(bit);
    860e:	68e3      	ldr	r3, [r4, #12]
    8610:	f043 0304 	orr.w	r3, r3, #4
    8614:	60e3      	str	r3, [r4, #12]
			work->queue = *queuep;
    8616:	6833      	ldr	r3, [r6, #0]
    8618:	60a3      	str	r3, [r4, #8]
}
    861a:	4628      	mov	r0, r5
    861c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	parent->next = child;
    861e:	601c      	str	r4, [r3, #0]
	list->tail = node;
    8620:	f8c7 4084 	str.w	r4, [r7, #132]	; 0x84
}
    8624:	e7f0      	b.n	8608 <submit_to_queue_locked+0x8c>
		return -EINVAL;
    8626:	f06f 0515 	mvn.w	r5, #21
    862a:	e7dd      	b.n	85e8 <submit_to_queue_locked+0x6c>
		ret = -ENODEV;
    862c:	f06f 0512 	mvn.w	r5, #18
    8630:	e7da      	b.n	85e8 <submit_to_queue_locked+0x6c>
    8632:	bf00      	nop
    8634:	0000ac05 	.word	0x0000ac05
    8638:	00009c4f 	.word	0x00009c4f
    863c:	0000abcd 	.word	0x0000abcd
    8640:	20000be8 	.word	0x20000be8

00008644 <k_work_submit_to_queue>:
{
    8644:	b537      	push	{r0, r1, r2, r4, r5, lr}
	__ASSERT_NO_MSG(work != NULL);
    8646:	460c      	mov	r4, r1
{
    8648:	9001      	str	r0, [sp, #4]
	__ASSERT_NO_MSG(work != NULL);
    864a:	b959      	cbnz	r1, 8664 <k_work_submit_to_queue+0x20>
    864c:	4926      	ldr	r1, [pc, #152]	; (86e8 <k_work_submit_to_queue+0xa4>)
    864e:	4827      	ldr	r0, [pc, #156]	; (86ec <k_work_submit_to_queue+0xa8>)
    8650:	4a27      	ldr	r2, [pc, #156]	; (86f0 <k_work_submit_to_queue+0xac>)
    8652:	f240 1369 	movw	r3, #361	; 0x169
    8656:	f000 fba8 	bl	8daa <printk>
    865a:	4825      	ldr	r0, [pc, #148]	; (86f0 <k_work_submit_to_queue+0xac>)
    865c:	f240 1169 	movw	r1, #361	; 0x169
    8660:	f000 facc 	bl	8bfc <assert_post_action>
	__asm__ volatile(
    8664:	f04f 0320 	mov.w	r3, #32
    8668:	f3ef 8511 	mrs	r5, BASEPRI
    866c:	f383 8812 	msr	BASEPRI_MAX, r3
    8670:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    8674:	481f      	ldr	r0, [pc, #124]	; (86f4 <k_work_submit_to_queue+0xb0>)
    8676:	f7ff fa0d 	bl	7a94 <z_spin_lock_valid>
    867a:	b968      	cbnz	r0, 8698 <k_work_submit_to_queue+0x54>
    867c:	4a1e      	ldr	r2, [pc, #120]	; (86f8 <k_work_submit_to_queue+0xb4>)
    867e:	491f      	ldr	r1, [pc, #124]	; (86fc <k_work_submit_to_queue+0xb8>)
    8680:	481a      	ldr	r0, [pc, #104]	; (86ec <k_work_submit_to_queue+0xa8>)
    8682:	2381      	movs	r3, #129	; 0x81
    8684:	f000 fb91 	bl	8daa <printk>
    8688:	491a      	ldr	r1, [pc, #104]	; (86f4 <k_work_submit_to_queue+0xb0>)
    868a:	481d      	ldr	r0, [pc, #116]	; (8700 <k_work_submit_to_queue+0xbc>)
    868c:	f000 fb8d 	bl	8daa <printk>
    8690:	4819      	ldr	r0, [pc, #100]	; (86f8 <k_work_submit_to_queue+0xb4>)
    8692:	2181      	movs	r1, #129	; 0x81
    8694:	f000 fab2 	bl	8bfc <assert_post_action>
	z_spin_lock_set_owner(l);
    8698:	4816      	ldr	r0, [pc, #88]	; (86f4 <k_work_submit_to_queue+0xb0>)
    869a:	f7ff fa19 	bl	7ad0 <z_spin_lock_set_owner>
	int ret = submit_to_queue_locked(work, &queue);
    869e:	4620      	mov	r0, r4
    86a0:	a901      	add	r1, sp, #4
    86a2:	f7ff ff6b 	bl	857c <submit_to_queue_locked>
    86a6:	4604      	mov	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    86a8:	4812      	ldr	r0, [pc, #72]	; (86f4 <k_work_submit_to_queue+0xb0>)
    86aa:	f7ff fa01 	bl	7ab0 <z_spin_unlock_valid>
    86ae:	b968      	cbnz	r0, 86cc <k_work_submit_to_queue+0x88>
    86b0:	4a11      	ldr	r2, [pc, #68]	; (86f8 <k_work_submit_to_queue+0xb4>)
    86b2:	4914      	ldr	r1, [pc, #80]	; (8704 <k_work_submit_to_queue+0xc0>)
    86b4:	480d      	ldr	r0, [pc, #52]	; (86ec <k_work_submit_to_queue+0xa8>)
    86b6:	23ac      	movs	r3, #172	; 0xac
    86b8:	f000 fb77 	bl	8daa <printk>
    86bc:	490d      	ldr	r1, [pc, #52]	; (86f4 <k_work_submit_to_queue+0xb0>)
    86be:	4812      	ldr	r0, [pc, #72]	; (8708 <k_work_submit_to_queue+0xc4>)
    86c0:	f000 fb73 	bl	8daa <printk>
    86c4:	480c      	ldr	r0, [pc, #48]	; (86f8 <k_work_submit_to_queue+0xb4>)
    86c6:	21ac      	movs	r1, #172	; 0xac
    86c8:	f000 fa98 	bl	8bfc <assert_post_action>
	__asm__ volatile(
    86cc:	f385 8811 	msr	BASEPRI, r5
    86d0:	f3bf 8f6f 	isb	sy
	if ((ret > 0) && (k_is_preempt_thread() != 0)) {
    86d4:	2c00      	cmp	r4, #0
    86d6:	dd04      	ble.n	86e2 <k_work_submit_to_queue+0x9e>
	return z_impl_k_is_preempt_thread();
    86d8:	f7fe fe84 	bl	73e4 <z_impl_k_is_preempt_thread>
    86dc:	b108      	cbz	r0, 86e2 <k_work_submit_to_queue+0x9e>
	z_impl_k_yield();
    86de:	f7fe fcf1 	bl	70c4 <z_impl_k_yield>
}
    86e2:	4620      	mov	r0, r4
    86e4:	b003      	add	sp, #12
    86e6:	bd30      	pop	{r4, r5, pc}
    86e8:	0000ac20 	.word	0x0000ac20
    86ec:	00009c4f 	.word	0x00009c4f
    86f0:	0000abcd 	.word	0x0000abcd
    86f4:	20000c38 	.word	0x20000c38
    86f8:	00009d62 	.word	0x00009d62
    86fc:	00009db4 	.word	0x00009db4
    8700:	00009dc9 	.word	0x00009dc9
    8704:	00009d88 	.word	0x00009d88
    8708:	00009d9f 	.word	0x00009d9f

0000870c <k_work_queue_start>:
void k_work_queue_start(struct k_work_q *queue,
			k_thread_stack_t *stack,
			size_t stack_size,
			int prio,
			const struct k_work_queue_config *cfg)
{
    870c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8710:	b088      	sub	sp, #32
    8712:	460e      	mov	r6, r1
    8714:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    8716:	4617      	mov	r7, r2
    8718:	4698      	mov	r8, r3
	__ASSERT_NO_MSG(queue);
    871a:	4604      	mov	r4, r0
    871c:	b958      	cbnz	r0, 8736 <k_work_queue_start+0x2a>
    871e:	492e      	ldr	r1, [pc, #184]	; (87d8 <k_work_queue_start+0xcc>)
    8720:	482e      	ldr	r0, [pc, #184]	; (87dc <k_work_queue_start+0xd0>)
    8722:	4a2f      	ldr	r2, [pc, #188]	; (87e0 <k_work_queue_start+0xd4>)
    8724:	f240 23b5 	movw	r3, #693	; 0x2b5
    8728:	f000 fb3f 	bl	8daa <printk>
    872c:	482c      	ldr	r0, [pc, #176]	; (87e0 <k_work_queue_start+0xd4>)
    872e:	f240 21b5 	movw	r1, #693	; 0x2b5
    8732:	f000 fa63 	bl	8bfc <assert_post_action>
	__ASSERT_NO_MSG(stack);
    8736:	b95e      	cbnz	r6, 8750 <k_work_queue_start+0x44>
    8738:	492a      	ldr	r1, [pc, #168]	; (87e4 <k_work_queue_start+0xd8>)
    873a:	4828      	ldr	r0, [pc, #160]	; (87dc <k_work_queue_start+0xd0>)
    873c:	4a28      	ldr	r2, [pc, #160]	; (87e0 <k_work_queue_start+0xd4>)
    873e:	f240 23b6 	movw	r3, #694	; 0x2b6
    8742:	f000 fb32 	bl	8daa <printk>
    8746:	4826      	ldr	r0, [pc, #152]	; (87e0 <k_work_queue_start+0xd4>)
    8748:	f240 21b6 	movw	r1, #694	; 0x2b6
    874c:	f000 fa56 	bl	8bfc <assert_post_action>
	return (*flagp & BIT(bit)) != 0U;
    8750:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
	__ASSERT_NO_MSG(!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT));
    8754:	07db      	lsls	r3, r3, #31
    8756:	d50b      	bpl.n	8770 <k_work_queue_start+0x64>
    8758:	4923      	ldr	r1, [pc, #140]	; (87e8 <k_work_queue_start+0xdc>)
    875a:	4820      	ldr	r0, [pc, #128]	; (87dc <k_work_queue_start+0xd0>)
    875c:	4a20      	ldr	r2, [pc, #128]	; (87e0 <k_work_queue_start+0xd4>)
    875e:	f240 23b7 	movw	r3, #695	; 0x2b7
    8762:	f000 fb22 	bl	8daa <printk>
    8766:	481e      	ldr	r0, [pc, #120]	; (87e0 <k_work_queue_start+0xd4>)
    8768:	f240 21b7 	movw	r1, #695	; 0x2b7
    876c:	f000 fa46 	bl	8bfc <assert_post_action>
	list->head = NULL;
    8770:	2300      	movs	r3, #0
	list->tail = NULL;
    8772:	e9c4 3320 	strd	r3, r3, [r4, #128]	; 0x80
    8776:	f104 0388 	add.w	r3, r4, #136	; 0x88
	list->tail = (sys_dnode_t *)list;
    877a:	e9c4 3322 	strd	r3, r3, [r4, #136]	; 0x88
    877e:	f104 0390 	add.w	r3, r4, #144	; 0x90
    8782:	e9c4 3324 	strd	r3, r3, [r4, #144]	; 0x90

	sys_slist_init(&queue->pending);
	z_waitq_init(&queue->notifyq);
	z_waitq_init(&queue->drainq);

	if ((cfg != NULL) && cfg->no_yield) {
    8786:	b32d      	cbz	r5, 87d4 <k_work_queue_start+0xc8>
    8788:	792b      	ldrb	r3, [r5, #4]
		flags |= K_WORK_QUEUE_NO_YIELD;
    878a:	2b00      	cmp	r3, #0
    878c:	f240 1101 	movw	r1, #257	; 0x101
    8790:	bf08      	it	eq
    8792:	2101      	moveq	r1, #1
	*flagp = flags;
    8794:	f8c4 1098 	str.w	r1, [r4, #152]	; 0x98
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
    8798:	f04f 32ff 	mov.w	r2, #4294967295
    879c:	f04f 33ff 	mov.w	r3, #4294967295
    87a0:	e9cd 2306 	strd	r2, r3, [sp, #24]
    87a4:	2200      	movs	r2, #0
    87a6:	e9cd 8203 	strd	r8, r2, [sp, #12]
    87aa:	e9cd 2201 	strd	r2, r2, [sp, #4]
    87ae:	4b0f      	ldr	r3, [pc, #60]	; (87ec <k_work_queue_start+0xe0>)
    87b0:	9400      	str	r4, [sp, #0]
    87b2:	463a      	mov	r2, r7
    87b4:	4631      	mov	r1, r6
    87b6:	4620      	mov	r0, r4
    87b8:	f7ff f88e 	bl	78d8 <z_impl_k_thread_create>

	(void)k_thread_create(&queue->thread, stack, stack_size,
			      work_queue_main, queue, NULL, NULL,
			      prio, 0, K_FOREVER);

	if ((cfg != NULL) && (cfg->name != NULL)) {
    87bc:	b125      	cbz	r5, 87c8 <k_work_queue_start+0xbc>
    87be:	6829      	ldr	r1, [r5, #0]
    87c0:	b111      	cbz	r1, 87c8 <k_work_queue_start+0xbc>
	return z_impl_k_thread_name_set(thread, str);
    87c2:	4620      	mov	r0, r4
    87c4:	f000 fe80 	bl	94c8 <z_impl_k_thread_name_set>
	z_impl_k_thread_start(thread);
    87c8:	4620      	mov	r0, r4
	}

	k_thread_start(&queue->thread);

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_work_queue, start, queue);
}
    87ca:	b008      	add	sp, #32
    87cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    87d0:	f000 be7d 	b.w	94ce <z_impl_k_thread_start>
	uint32_t flags = K_WORK_QUEUE_STARTED;
    87d4:	2101      	movs	r1, #1
    87d6:	e7dd      	b.n	8794 <k_work_queue_start+0x88>
    87d8:	0000ac34 	.word	0x0000ac34
    87dc:	00009c4f 	.word	0x00009c4f
    87e0:	0000abcd 	.word	0x0000abcd
    87e4:	0000ac3a 	.word	0x0000ac3a
    87e8:	0000ac40 	.word	0x0000ac40
    87ec:	00008355 	.word	0x00008355

000087f0 <z_data_copy>:
 * This routine copies the data section from ROM to RAM.
 *
 * @return N/A
 */
void z_data_copy(void)
{
    87f0:	b508      	push	{r3, lr}
	(void)memcpy(&__data_region_start, &__data_region_load_start,
		 __data_region_end - __data_region_start);
    87f2:	4806      	ldr	r0, [pc, #24]	; (880c <z_data_copy+0x1c>)
	(void)memcpy(&__data_region_start, &__data_region_load_start,
    87f4:	4a06      	ldr	r2, [pc, #24]	; (8810 <z_data_copy+0x20>)
    87f6:	4907      	ldr	r1, [pc, #28]	; (8814 <z_data_copy+0x24>)
    87f8:	1a12      	subs	r2, r2, r0
    87fa:	f000 fb22 	bl	8e42 <memcpy>
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    87fe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	(void)memcpy(&__ramfunc_start, &__ramfunc_load_start,
    8802:	4a05      	ldr	r2, [pc, #20]	; (8818 <z_data_copy+0x28>)
    8804:	4905      	ldr	r1, [pc, #20]	; (881c <z_data_copy+0x2c>)
    8806:	4806      	ldr	r0, [pc, #24]	; (8820 <z_data_copy+0x30>)
    8808:	f000 bb1b 	b.w	8e42 <memcpy>
    880c:	20000000 	.word	0x20000000
    8810:	20000258 	.word	0x20000258
    8814:	0000acac 	.word	0x0000acac
    8818:	00000000 	.word	0x00000000
    881c:	0000acac 	.word	0x0000acac
    8820:	20000000 	.word	0x20000000

00008824 <boot_banner>:
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
    8824:	4a02      	ldr	r2, [pc, #8]	; (8830 <boot_banner+0xc>)
    8826:	4903      	ldr	r1, [pc, #12]	; (8834 <boot_banner+0x10>)
    8828:	4803      	ldr	r0, [pc, #12]	; (8838 <boot_banner+0x14>)
    882a:	f000 babe 	b.w	8daa <printk>
    882e:	bf00      	nop
    8830:	0000a777 	.word	0x0000a777
    8834:	0000ac74 	.word	0x0000ac74
    8838:	0000ac83 	.word	0x0000ac83

0000883c <nrf_cc3xx_platform_init_no_rng>:
    883c:	b510      	push	{r4, lr}
    883e:	4c0a      	ldr	r4, [pc, #40]	; (8868 <nrf_cc3xx_platform_init_no_rng+0x2c>)
    8840:	6823      	ldr	r3, [r4, #0]
    8842:	b11b      	cbz	r3, 884c <nrf_cc3xx_platform_init_no_rng+0x10>
    8844:	2301      	movs	r3, #1
    8846:	6023      	str	r3, [r4, #0]
    8848:	2000      	movs	r0, #0
    884a:	bd10      	pop	{r4, pc}
    884c:	f000 f8d6 	bl	89fc <CC_LibInitNoRng>
    8850:	2800      	cmp	r0, #0
    8852:	d0f7      	beq.n	8844 <nrf_cc3xx_platform_init_no_rng+0x8>
    8854:	3801      	subs	r0, #1
    8856:	2806      	cmp	r0, #6
    8858:	d803      	bhi.n	8862 <nrf_cc3xx_platform_init_no_rng+0x26>
    885a:	4b04      	ldr	r3, [pc, #16]	; (886c <nrf_cc3xx_platform_init_no_rng+0x30>)
    885c:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    8860:	bd10      	pop	{r4, pc}
    8862:	4803      	ldr	r0, [pc, #12]	; (8870 <nrf_cc3xx_platform_init_no_rng+0x34>)
    8864:	bd10      	pop	{r4, pc}
    8866:	bf00      	nop
    8868:	20000c44 	.word	0x20000c44
    886c:	00009984 	.word	0x00009984
    8870:	ffff8ffe 	.word	0xffff8ffe

00008874 <nrf_cc3xx_platform_abort>:
    8874:	f3bf 8f4f 	dsb	sy
    8878:	4905      	ldr	r1, [pc, #20]	; (8890 <nrf_cc3xx_platform_abort+0x1c>)
    887a:	4b06      	ldr	r3, [pc, #24]	; (8894 <nrf_cc3xx_platform_abort+0x20>)
    887c:	68ca      	ldr	r2, [r1, #12]
    887e:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    8882:	4313      	orrs	r3, r2
    8884:	60cb      	str	r3, [r1, #12]
    8886:	f3bf 8f4f 	dsb	sy
    888a:	bf00      	nop
    888c:	e7fd      	b.n	888a <nrf_cc3xx_platform_abort+0x16>
    888e:	bf00      	nop
    8890:	e000ed00 	.word	0xe000ed00
    8894:	05fa0004 	.word	0x05fa0004

00008898 <CC_PalAbort>:
    8898:	b4f0      	push	{r4, r5, r6, r7}
    889a:	4f09      	ldr	r7, [pc, #36]	; (88c0 <CC_PalAbort+0x28>)
    889c:	4e09      	ldr	r6, [pc, #36]	; (88c4 <CC_PalAbort+0x2c>)
    889e:	4c0a      	ldr	r4, [pc, #40]	; (88c8 <CC_PalAbort+0x30>)
    88a0:	4a0a      	ldr	r2, [pc, #40]	; (88cc <CC_PalAbort+0x34>)
    88a2:	4d0b      	ldr	r5, [pc, #44]	; (88d0 <CC_PalAbort+0x38>)
    88a4:	490b      	ldr	r1, [pc, #44]	; (88d4 <CC_PalAbort+0x3c>)
    88a6:	f04f 33fe 	mov.w	r3, #4278124286	; 0xfefefefe
    88aa:	603b      	str	r3, [r7, #0]
    88ac:	6852      	ldr	r2, [r2, #4]
    88ae:	6033      	str	r3, [r6, #0]
    88b0:	6023      	str	r3, [r4, #0]
    88b2:	2400      	movs	r4, #0
    88b4:	602b      	str	r3, [r5, #0]
    88b6:	f8c1 4500 	str.w	r4, [r1, #1280]	; 0x500
    88ba:	bcf0      	pop	{r4, r5, r6, r7}
    88bc:	4710      	bx	r2
    88be:	bf00      	nop
    88c0:	5002b400 	.word	0x5002b400
    88c4:	5002b404 	.word	0x5002b404
    88c8:	5002b408 	.word	0x5002b408
    88cc:	2000018c 	.word	0x2000018c
    88d0:	5002b40c 	.word	0x5002b40c
    88d4:	5002a000 	.word	0x5002a000

000088d8 <nrf_cc3xx_platform_set_abort>:
    88d8:	e9d0 1200 	ldrd	r1, r2, [r0]
    88dc:	4b01      	ldr	r3, [pc, #4]	; (88e4 <nrf_cc3xx_platform_set_abort+0xc>)
    88de:	e9c3 1200 	strd	r1, r2, [r3]
    88e2:	4770      	bx	lr
    88e4:	2000018c 	.word	0x2000018c

000088e8 <mutex_free>:
    88e8:	b510      	push	{r4, lr}
    88ea:	4604      	mov	r4, r0
    88ec:	b130      	cbz	r0, 88fc <mutex_free+0x14>
    88ee:	6863      	ldr	r3, [r4, #4]
    88f0:	06db      	lsls	r3, r3, #27
    88f2:	d502      	bpl.n	88fa <mutex_free+0x12>
    88f4:	2300      	movs	r3, #0
    88f6:	6023      	str	r3, [r4, #0]
    88f8:	6063      	str	r3, [r4, #4]
    88fa:	bd10      	pop	{r4, pc}
    88fc:	4b02      	ldr	r3, [pc, #8]	; (8908 <mutex_free+0x20>)
    88fe:	4803      	ldr	r0, [pc, #12]	; (890c <mutex_free+0x24>)
    8900:	685b      	ldr	r3, [r3, #4]
    8902:	4798      	blx	r3
    8904:	e7f3      	b.n	88ee <mutex_free+0x6>
    8906:	bf00      	nop
    8908:	2000018c 	.word	0x2000018c
    890c:	000099a0 	.word	0x000099a0

00008910 <mutex_unlock>:
    8910:	b168      	cbz	r0, 892e <mutex_unlock+0x1e>
    8912:	6843      	ldr	r3, [r0, #4]
    8914:	b13b      	cbz	r3, 8926 <mutex_unlock+0x16>
    8916:	06db      	lsls	r3, r3, #27
    8918:	d507      	bpl.n	892a <mutex_unlock+0x1a>
    891a:	f3bf 8f5f 	dmb	sy
    891e:	2300      	movs	r3, #0
    8920:	6003      	str	r3, [r0, #0]
    8922:	4618      	mov	r0, r3
    8924:	4770      	bx	lr
    8926:	4803      	ldr	r0, [pc, #12]	; (8934 <mutex_unlock+0x24>)
    8928:	4770      	bx	lr
    892a:	4803      	ldr	r0, [pc, #12]	; (8938 <mutex_unlock+0x28>)
    892c:	4770      	bx	lr
    892e:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    8932:	4770      	bx	lr
    8934:	ffff8fea 	.word	0xffff8fea
    8938:	ffff8fe9 	.word	0xffff8fe9

0000893c <mutex_init>:
    893c:	b510      	push	{r4, lr}
    893e:	4604      	mov	r4, r0
    8940:	b120      	cbz	r0, 894c <mutex_init+0x10>
    8942:	2200      	movs	r2, #0
    8944:	2311      	movs	r3, #17
    8946:	6022      	str	r2, [r4, #0]
    8948:	6063      	str	r3, [r4, #4]
    894a:	bd10      	pop	{r4, pc}
    894c:	4801      	ldr	r0, [pc, #4]	; (8954 <mutex_init+0x18>)
    894e:	f7ff ffa3 	bl	8898 <CC_PalAbort>
    8952:	e7f6      	b.n	8942 <mutex_init+0x6>
    8954:	000099c8 	.word	0x000099c8

00008958 <mutex_lock>:
    8958:	b1c0      	cbz	r0, 898c <mutex_lock+0x34>
    895a:	6843      	ldr	r3, [r0, #4]
    895c:	b1a3      	cbz	r3, 8988 <mutex_lock+0x30>
    895e:	06db      	lsls	r3, r3, #27
    8960:	d510      	bpl.n	8984 <mutex_lock+0x2c>
    8962:	2201      	movs	r2, #1
    8964:	f3bf 8f5b 	dmb	ish
    8968:	e850 3f00 	ldrex	r3, [r0]
    896c:	e840 2100 	strex	r1, r2, [r0]
    8970:	2900      	cmp	r1, #0
    8972:	d1f9      	bne.n	8968 <mutex_lock+0x10>
    8974:	f3bf 8f5b 	dmb	ish
    8978:	2b01      	cmp	r3, #1
    897a:	d0f3      	beq.n	8964 <mutex_lock+0xc>
    897c:	f3bf 8f5f 	dmb	sy
    8980:	2000      	movs	r0, #0
    8982:	4770      	bx	lr
    8984:	4803      	ldr	r0, [pc, #12]	; (8994 <mutex_lock+0x3c>)
    8986:	4770      	bx	lr
    8988:	4803      	ldr	r0, [pc, #12]	; (8998 <mutex_lock+0x40>)
    898a:	4770      	bx	lr
    898c:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    8990:	4770      	bx	lr
    8992:	bf00      	nop
    8994:	ffff8fe9 	.word	0xffff8fe9
    8998:	ffff8fea 	.word	0xffff8fea

0000899c <nrf_cc3xx_platform_set_mutexes>:
    899c:	b570      	push	{r4, r5, r6, lr}
    899e:	e9d0 2300 	ldrd	r2, r3, [r0]
    89a2:	4c13      	ldr	r4, [pc, #76]	; (89f0 <nrf_cc3xx_platform_set_mutexes+0x54>)
    89a4:	4d13      	ldr	r5, [pc, #76]	; (89f4 <nrf_cc3xx_platform_set_mutexes+0x58>)
    89a6:	e9c4 2300 	strd	r2, r3, [r4]
    89aa:	e9d0 6302 	ldrd	r6, r3, [r0, #8]
    89ae:	e9c4 6302 	strd	r6, r3, [r4, #8]
    89b2:	4b11      	ldr	r3, [pc, #68]	; (89f8 <nrf_cc3xx_platform_set_mutexes+0x5c>)
    89b4:	6808      	ldr	r0, [r1, #0]
    89b6:	6018      	str	r0, [r3, #0]
    89b8:	6848      	ldr	r0, [r1, #4]
    89ba:	6058      	str	r0, [r3, #4]
    89bc:	6888      	ldr	r0, [r1, #8]
    89be:	6098      	str	r0, [r3, #8]
    89c0:	e9d1 6003 	ldrd	r6, r0, [r1, #12]
    89c4:	f8d5 1114 	ldr.w	r1, [r5, #276]	; 0x114
    89c8:	60de      	str	r6, [r3, #12]
    89ca:	6118      	str	r0, [r3, #16]
    89cc:	06cb      	lsls	r3, r1, #27
    89ce:	d50d      	bpl.n	89ec <nrf_cc3xx_platform_set_mutexes+0x50>
    89d0:	2300      	movs	r3, #0
    89d2:	e9c5 3344 	strd	r3, r3, [r5, #272]	; 0x110
    89d6:	e9c5 336d 	strd	r3, r3, [r5, #436]	; 0x1b4
    89da:	f505 7088 	add.w	r0, r5, #272	; 0x110
    89de:	4790      	blx	r2
    89e0:	6823      	ldr	r3, [r4, #0]
    89e2:	f505 70da 	add.w	r0, r5, #436	; 0x1b4
    89e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    89ea:	4718      	bx	r3
    89ec:	bd70      	pop	{r4, r5, r6, pc}
    89ee:	bf00      	nop
    89f0:	2000019c 	.word	0x2000019c
    89f4:	20000c64 	.word	0x20000c64
    89f8:	200001ac 	.word	0x200001ac

000089fc <CC_LibInitNoRng>:
    89fc:	b510      	push	{r4, lr}
    89fe:	f000 f833 	bl	8a68 <CC_HalInit>
    8a02:	b120      	cbz	r0, 8a0e <CC_LibInitNoRng+0x12>
    8a04:	2403      	movs	r4, #3
    8a06:	f000 f867 	bl	8ad8 <CC_PalTerminate>
    8a0a:	4620      	mov	r0, r4
    8a0c:	bd10      	pop	{r4, pc}
    8a0e:	f000 f835 	bl	8a7c <CC_PalInit>
    8a12:	b990      	cbnz	r0, 8a3a <CC_LibInitNoRng+0x3e>
    8a14:	f000 f8b0 	bl	8b78 <CC_PalPowerSaveModeSelect>
    8a18:	b990      	cbnz	r0, 8a40 <CC_LibInitNoRng+0x44>
    8a1a:	4b0f      	ldr	r3, [pc, #60]	; (8a58 <CC_LibInitNoRng+0x5c>)
    8a1c:	681b      	ldr	r3, [r3, #0]
    8a1e:	0e1b      	lsrs	r3, r3, #24
    8a20:	2bf0      	cmp	r3, #240	; 0xf0
    8a22:	d108      	bne.n	8a36 <CC_LibInitNoRng+0x3a>
    8a24:	4a0d      	ldr	r2, [pc, #52]	; (8a5c <CC_LibInitNoRng+0x60>)
    8a26:	4b0e      	ldr	r3, [pc, #56]	; (8a60 <CC_LibInitNoRng+0x64>)
    8a28:	6812      	ldr	r2, [r2, #0]
    8a2a:	429a      	cmp	r2, r3
    8a2c:	d00a      	beq.n	8a44 <CC_LibInitNoRng+0x48>
    8a2e:	2407      	movs	r4, #7
    8a30:	f000 f81c 	bl	8a6c <CC_HalTerminate>
    8a34:	e7e7      	b.n	8a06 <CC_LibInitNoRng+0xa>
    8a36:	2406      	movs	r4, #6
    8a38:	e7fa      	b.n	8a30 <CC_LibInitNoRng+0x34>
    8a3a:	2404      	movs	r4, #4
    8a3c:	4620      	mov	r0, r4
    8a3e:	bd10      	pop	{r4, pc}
    8a40:	2400      	movs	r4, #0
    8a42:	e7f5      	b.n	8a30 <CC_LibInitNoRng+0x34>
    8a44:	2001      	movs	r0, #1
    8a46:	f000 f897 	bl	8b78 <CC_PalPowerSaveModeSelect>
    8a4a:	4604      	mov	r4, r0
    8a4c:	2800      	cmp	r0, #0
    8a4e:	d1f7      	bne.n	8a40 <CC_LibInitNoRng+0x44>
    8a50:	4b04      	ldr	r3, [pc, #16]	; (8a64 <CC_LibInitNoRng+0x68>)
    8a52:	6018      	str	r0, [r3, #0]
    8a54:	e7d9      	b.n	8a0a <CC_LibInitNoRng+0xe>
    8a56:	bf00      	nop
    8a58:	5002b928 	.word	0x5002b928
    8a5c:	5002ba24 	.word	0x5002ba24
    8a60:	20e00000 	.word	0x20e00000
    8a64:	5002ba0c 	.word	0x5002ba0c

00008a68 <CC_HalInit>:
    8a68:	2000      	movs	r0, #0
    8a6a:	4770      	bx	lr

00008a6c <CC_HalTerminate>:
    8a6c:	2000      	movs	r0, #0
    8a6e:	4770      	bx	lr

00008a70 <CC_HalMaskInterrupt>:
    8a70:	4b01      	ldr	r3, [pc, #4]	; (8a78 <CC_HalMaskInterrupt+0x8>)
    8a72:	6018      	str	r0, [r3, #0]
    8a74:	4770      	bx	lr
    8a76:	bf00      	nop
    8a78:	5002ba04 	.word	0x5002ba04

00008a7c <CC_PalInit>:
    8a7c:	b510      	push	{r4, lr}
    8a7e:	4811      	ldr	r0, [pc, #68]	; (8ac4 <CC_PalInit+0x48>)
    8a80:	f000 f848 	bl	8b14 <CC_PalMutexCreate>
    8a84:	b100      	cbz	r0, 8a88 <CC_PalInit+0xc>
    8a86:	bd10      	pop	{r4, pc}
    8a88:	480f      	ldr	r0, [pc, #60]	; (8ac8 <CC_PalInit+0x4c>)
    8a8a:	f000 f843 	bl	8b14 <CC_PalMutexCreate>
    8a8e:	2800      	cmp	r0, #0
    8a90:	d1f9      	bne.n	8a86 <CC_PalInit+0xa>
    8a92:	4c0e      	ldr	r4, [pc, #56]	; (8acc <CC_PalInit+0x50>)
    8a94:	4620      	mov	r0, r4
    8a96:	f000 f83d 	bl	8b14 <CC_PalMutexCreate>
    8a9a:	2800      	cmp	r0, #0
    8a9c:	d1f3      	bne.n	8a86 <CC_PalInit+0xa>
    8a9e:	4b0c      	ldr	r3, [pc, #48]	; (8ad0 <CC_PalInit+0x54>)
    8aa0:	480c      	ldr	r0, [pc, #48]	; (8ad4 <CC_PalInit+0x58>)
    8aa2:	601c      	str	r4, [r3, #0]
    8aa4:	f000 f836 	bl	8b14 <CC_PalMutexCreate>
    8aa8:	4601      	mov	r1, r0
    8aaa:	2800      	cmp	r0, #0
    8aac:	d1eb      	bne.n	8a86 <CC_PalInit+0xa>
    8aae:	f000 f82d 	bl	8b0c <CC_PalDmaInit>
    8ab2:	4604      	mov	r4, r0
    8ab4:	b108      	cbz	r0, 8aba <CC_PalInit+0x3e>
    8ab6:	4620      	mov	r0, r4
    8ab8:	bd10      	pop	{r4, pc}
    8aba:	f000 f83f 	bl	8b3c <CC_PalPowerSaveModeInit>
    8abe:	4620      	mov	r0, r4
    8ac0:	e7fa      	b.n	8ab8 <CC_PalInit+0x3c>
    8ac2:	bf00      	nop
    8ac4:	200001e4 	.word	0x200001e4
    8ac8:	200001d8 	.word	0x200001d8
    8acc:	200001e0 	.word	0x200001e0
    8ad0:	200001e8 	.word	0x200001e8
    8ad4:	200001dc 	.word	0x200001dc

00008ad8 <CC_PalTerminate>:
    8ad8:	b508      	push	{r3, lr}
    8ada:	4808      	ldr	r0, [pc, #32]	; (8afc <CC_PalTerminate+0x24>)
    8adc:	f000 f824 	bl	8b28 <CC_PalMutexDestroy>
    8ae0:	4807      	ldr	r0, [pc, #28]	; (8b00 <CC_PalTerminate+0x28>)
    8ae2:	f000 f821 	bl	8b28 <CC_PalMutexDestroy>
    8ae6:	4807      	ldr	r0, [pc, #28]	; (8b04 <CC_PalTerminate+0x2c>)
    8ae8:	f000 f81e 	bl	8b28 <CC_PalMutexDestroy>
    8aec:	4806      	ldr	r0, [pc, #24]	; (8b08 <CC_PalTerminate+0x30>)
    8aee:	f000 f81b 	bl	8b28 <CC_PalMutexDestroy>
    8af2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    8af6:	f000 b80b 	b.w	8b10 <CC_PalDmaTerminate>
    8afa:	bf00      	nop
    8afc:	200001e4 	.word	0x200001e4
    8b00:	200001d8 	.word	0x200001d8
    8b04:	200001e0 	.word	0x200001e0
    8b08:	200001dc 	.word	0x200001dc

00008b0c <CC_PalDmaInit>:
    8b0c:	2000      	movs	r0, #0
    8b0e:	4770      	bx	lr

00008b10 <CC_PalDmaTerminate>:
    8b10:	4770      	bx	lr
    8b12:	bf00      	nop

00008b14 <CC_PalMutexCreate>:
    8b14:	b508      	push	{r3, lr}
    8b16:	4b03      	ldr	r3, [pc, #12]	; (8b24 <CC_PalMutexCreate+0x10>)
    8b18:	6802      	ldr	r2, [r0, #0]
    8b1a:	681b      	ldr	r3, [r3, #0]
    8b1c:	6810      	ldr	r0, [r2, #0]
    8b1e:	4798      	blx	r3
    8b20:	2000      	movs	r0, #0
    8b22:	bd08      	pop	{r3, pc}
    8b24:	2000019c 	.word	0x2000019c

00008b28 <CC_PalMutexDestroy>:
    8b28:	b508      	push	{r3, lr}
    8b2a:	4b03      	ldr	r3, [pc, #12]	; (8b38 <CC_PalMutexDestroy+0x10>)
    8b2c:	6802      	ldr	r2, [r0, #0]
    8b2e:	685b      	ldr	r3, [r3, #4]
    8b30:	6810      	ldr	r0, [r2, #0]
    8b32:	4798      	blx	r3
    8b34:	2000      	movs	r0, #0
    8b36:	bd08      	pop	{r3, pc}
    8b38:	2000019c 	.word	0x2000019c

00008b3c <CC_PalPowerSaveModeInit>:
    8b3c:	b570      	push	{r4, r5, r6, lr}
    8b3e:	4c09      	ldr	r4, [pc, #36]	; (8b64 <CC_PalPowerSaveModeInit+0x28>)
    8b40:	4d09      	ldr	r5, [pc, #36]	; (8b68 <CC_PalPowerSaveModeInit+0x2c>)
    8b42:	6920      	ldr	r0, [r4, #16]
    8b44:	68ab      	ldr	r3, [r5, #8]
    8b46:	4798      	blx	r3
    8b48:	b118      	cbz	r0, 8b52 <CC_PalPowerSaveModeInit+0x16>
    8b4a:	4b08      	ldr	r3, [pc, #32]	; (8b6c <CC_PalPowerSaveModeInit+0x30>)
    8b4c:	4808      	ldr	r0, [pc, #32]	; (8b70 <CC_PalPowerSaveModeInit+0x34>)
    8b4e:	685b      	ldr	r3, [r3, #4]
    8b50:	4798      	blx	r3
    8b52:	4a08      	ldr	r2, [pc, #32]	; (8b74 <CC_PalPowerSaveModeInit+0x38>)
    8b54:	68eb      	ldr	r3, [r5, #12]
    8b56:	6920      	ldr	r0, [r4, #16]
    8b58:	2100      	movs	r1, #0
    8b5a:	6011      	str	r1, [r2, #0]
    8b5c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    8b60:	4718      	bx	r3
    8b62:	bf00      	nop
    8b64:	200001ac 	.word	0x200001ac
    8b68:	2000019c 	.word	0x2000019c
    8b6c:	2000018c 	.word	0x2000018c
    8b70:	000099ec 	.word	0x000099ec
    8b74:	20000c58 	.word	0x20000c58

00008b78 <CC_PalPowerSaveModeSelect>:
    8b78:	b570      	push	{r4, r5, r6, lr}
    8b7a:	4d1a      	ldr	r5, [pc, #104]	; (8be4 <CC_PalPowerSaveModeSelect+0x6c>)
    8b7c:	4e1a      	ldr	r6, [pc, #104]	; (8be8 <CC_PalPowerSaveModeSelect+0x70>)
    8b7e:	4604      	mov	r4, r0
    8b80:	68b2      	ldr	r2, [r6, #8]
    8b82:	6928      	ldr	r0, [r5, #16]
    8b84:	4790      	blx	r2
    8b86:	b9f0      	cbnz	r0, 8bc6 <CC_PalPowerSaveModeSelect+0x4e>
    8b88:	b15c      	cbz	r4, 8ba2 <CC_PalPowerSaveModeSelect+0x2a>
    8b8a:	4c18      	ldr	r4, [pc, #96]	; (8bec <CC_PalPowerSaveModeSelect+0x74>)
    8b8c:	6823      	ldr	r3, [r4, #0]
    8b8e:	b1ab      	cbz	r3, 8bbc <CC_PalPowerSaveModeSelect+0x44>
    8b90:	2b01      	cmp	r3, #1
    8b92:	d01a      	beq.n	8bca <CC_PalPowerSaveModeSelect+0x52>
    8b94:	3b01      	subs	r3, #1
    8b96:	6023      	str	r3, [r4, #0]
    8b98:	6928      	ldr	r0, [r5, #16]
    8b9a:	68f3      	ldr	r3, [r6, #12]
    8b9c:	4798      	blx	r3
    8b9e:	2000      	movs	r0, #0
    8ba0:	bd70      	pop	{r4, r5, r6, pc}
    8ba2:	4c12      	ldr	r4, [pc, #72]	; (8bec <CC_PalPowerSaveModeSelect+0x74>)
    8ba4:	6821      	ldr	r1, [r4, #0]
    8ba6:	b939      	cbnz	r1, 8bb8 <CC_PalPowerSaveModeSelect+0x40>
    8ba8:	4b11      	ldr	r3, [pc, #68]	; (8bf0 <CC_PalPowerSaveModeSelect+0x78>)
    8baa:	4a12      	ldr	r2, [pc, #72]	; (8bf4 <CC_PalPowerSaveModeSelect+0x7c>)
    8bac:	2001      	movs	r0, #1
    8bae:	f8c3 0500 	str.w	r0, [r3, #1280]	; 0x500
    8bb2:	6813      	ldr	r3, [r2, #0]
    8bb4:	2b00      	cmp	r3, #0
    8bb6:	d1fc      	bne.n	8bb2 <CC_PalPowerSaveModeSelect+0x3a>
    8bb8:	3101      	adds	r1, #1
    8bba:	6021      	str	r1, [r4, #0]
    8bbc:	68f3      	ldr	r3, [r6, #12]
    8bbe:	6928      	ldr	r0, [r5, #16]
    8bc0:	4798      	blx	r3
    8bc2:	2000      	movs	r0, #0
    8bc4:	bd70      	pop	{r4, r5, r6, pc}
    8bc6:	480c      	ldr	r0, [pc, #48]	; (8bf8 <CC_PalPowerSaveModeSelect+0x80>)
    8bc8:	bd70      	pop	{r4, r5, r6, pc}
    8bca:	4a0a      	ldr	r2, [pc, #40]	; (8bf4 <CC_PalPowerSaveModeSelect+0x7c>)
    8bcc:	6813      	ldr	r3, [r2, #0]
    8bce:	2b00      	cmp	r3, #0
    8bd0:	d1fc      	bne.n	8bcc <CC_PalPowerSaveModeSelect+0x54>
    8bd2:	4a07      	ldr	r2, [pc, #28]	; (8bf0 <CC_PalPowerSaveModeSelect+0x78>)
    8bd4:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
    8bd8:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
    8bdc:	f7ff ff48 	bl	8a70 <CC_HalMaskInterrupt>
    8be0:	6823      	ldr	r3, [r4, #0]
    8be2:	e7d7      	b.n	8b94 <CC_PalPowerSaveModeSelect+0x1c>
    8be4:	200001ac 	.word	0x200001ac
    8be8:	2000019c 	.word	0x2000019c
    8bec:	20000c58 	.word	0x20000c58
    8bf0:	5002a000 	.word	0x5002a000
    8bf4:	5002b910 	.word	0x5002b910
    8bf8:	ffff8fe9 	.word	0xffff8fe9

00008bfc <assert_post_action>:
	if (k_is_user_context()) {
		k_oops();
	}
#endif

	k_panic();
    8bfc:	4040      	eors	r0, r0
    8bfe:	f380 8811 	msr	BASEPRI, r0
    8c02:	f04f 0004 	mov.w	r0, #4
    8c06:	df02      	svc	2
}
    8c08:	4770      	bx	lr

00008c0a <encode_uint>:
{
    8c0a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8c0e:	4699      	mov	r9, r3
	bool upcase = isupper((int)conv->specifier);
    8c10:	78d3      	ldrb	r3, [r2, #3]
{
    8c12:	4614      	mov	r4, r2
	switch (specifier) {
    8c14:	2b6f      	cmp	r3, #111	; 0x6f
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    8c16:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
{
    8c1a:	4606      	mov	r6, r0
    8c1c:	460f      	mov	r7, r1
    8c1e:	9201      	str	r2, [sp, #4]
	switch (specifier) {
    8c20:	d02d      	beq.n	8c7e <encode_uint+0x74>
    8c22:	d828      	bhi.n	8c76 <encode_uint+0x6c>
		return 16;
    8c24:	2b58      	cmp	r3, #88	; 0x58
    8c26:	bf14      	ite	ne
    8c28:	250a      	movne	r5, #10
    8c2a:	2510      	moveq	r5, #16
	char *bp = bps + (bpe - bps);
    8c2c:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
		unsigned int lsv = (unsigned int)(value % radix);
    8c30:	46aa      	mov	sl, r5
    8c32:	f04f 0b00 	mov.w	fp, #0
    8c36:	4652      	mov	r2, sl
    8c38:	465b      	mov	r3, fp
    8c3a:	4630      	mov	r0, r6
    8c3c:	4639      	mov	r1, r7
    8c3e:	f7f8 f837 	bl	cb0 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    8c42:	2a09      	cmp	r2, #9
    8c44:	b2d3      	uxtb	r3, r2
    8c46:	d81f      	bhi.n	8c88 <encode_uint+0x7e>
    8c48:	3330      	adds	r3, #48	; 0x30
	} while ((value != 0) && (bps < bp));
    8c4a:	455f      	cmp	r7, fp
		*--bp = (lsv <= 9) ? ('0' + lsv)
    8c4c:	b2db      	uxtb	r3, r3
	} while ((value != 0) && (bps < bp));
    8c4e:	bf08      	it	eq
    8c50:	4556      	cmpeq	r6, sl
		*--bp = (lsv <= 9) ? ('0' + lsv)
    8c52:	f808 3d01 	strb.w	r3, [r8, #-1]!
	} while ((value != 0) && (bps < bp));
    8c56:	d301      	bcc.n	8c5c <encode_uint+0x52>
    8c58:	45c8      	cmp	r8, r9
    8c5a:	d812      	bhi.n	8c82 <encode_uint+0x78>
	if (conv->flag_hash) {
    8c5c:	7823      	ldrb	r3, [r4, #0]
    8c5e:	069b      	lsls	r3, r3, #26
    8c60:	d505      	bpl.n	8c6e <encode_uint+0x64>
		if (radix == 8) {
    8c62:	2d08      	cmp	r5, #8
    8c64:	d116      	bne.n	8c94 <encode_uint+0x8a>
			conv->altform_0 = true;
    8c66:	78a3      	ldrb	r3, [r4, #2]
    8c68:	f043 0308 	orr.w	r3, r3, #8
			conv->altform_0c = true;
    8c6c:	70a3      	strb	r3, [r4, #2]
}
    8c6e:	4640      	mov	r0, r8
    8c70:	b003      	add	sp, #12
    8c72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
    8c76:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 16;
    8c7a:	2b70      	cmp	r3, #112	; 0x70
    8c7c:	e7d3      	b.n	8c26 <encode_uint+0x1c>
	switch (specifier) {
    8c7e:	2508      	movs	r5, #8
    8c80:	e7d4      	b.n	8c2c <encode_uint+0x22>
		value /= radix;
    8c82:	4606      	mov	r6, r0
    8c84:	460f      	mov	r7, r1
    8c86:	e7d6      	b.n	8c36 <encode_uint+0x2c>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    8c88:	9a01      	ldr	r2, [sp, #4]
    8c8a:	2a19      	cmp	r2, #25
    8c8c:	bf94      	ite	ls
    8c8e:	3337      	addls	r3, #55	; 0x37
    8c90:	3357      	addhi	r3, #87	; 0x57
    8c92:	e7da      	b.n	8c4a <encode_uint+0x40>
		} else if (radix == 16) {
    8c94:	2d10      	cmp	r5, #16
    8c96:	d1ea      	bne.n	8c6e <encode_uint+0x64>
			conv->altform_0c = true;
    8c98:	78a3      	ldrb	r3, [r4, #2]
    8c9a:	f043 0310 	orr.w	r3, r3, #16
    8c9e:	e7e5      	b.n	8c6c <encode_uint+0x62>

00008ca0 <outs>:
{
    8ca0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8ca4:	4607      	mov	r7, r0
    8ca6:	4688      	mov	r8, r1
    8ca8:	4615      	mov	r5, r2
    8caa:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    8cac:	4614      	mov	r4, r2
    8cae:	42b4      	cmp	r4, r6
    8cb0:	eba4 0005 	sub.w	r0, r4, r5
    8cb4:	d302      	bcc.n	8cbc <outs+0x1c>
    8cb6:	b93e      	cbnz	r6, 8cc8 <outs+0x28>
    8cb8:	7823      	ldrb	r3, [r4, #0]
    8cba:	b12b      	cbz	r3, 8cc8 <outs+0x28>
		int rc = out((int)*sp++, ctx);
    8cbc:	f814 0b01 	ldrb.w	r0, [r4], #1
    8cc0:	4641      	mov	r1, r8
    8cc2:	47b8      	blx	r7
		if (rc < 0) {
    8cc4:	2800      	cmp	r0, #0
    8cc6:	daf2      	bge.n	8cae <outs+0xe>
}
    8cc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00008ccc <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_DISASSEMBLY, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    8ccc:	4770      	bx	lr

00008cce <sys_notify_validate>:
	if (notify == NULL) {
    8cce:	4603      	mov	r3, r0
    8cd0:	b140      	cbz	r0, 8ce4 <sys_notify_validate+0x16>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    8cd2:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    8cd4:	f002 0203 	and.w	r2, r2, #3
	switch (sys_notify_get_method(notify)) {
    8cd8:	2a02      	cmp	r2, #2
    8cda:	d006      	beq.n	8cea <sys_notify_validate+0x1c>
    8cdc:	2a03      	cmp	r2, #3
    8cde:	d004      	beq.n	8cea <sys_notify_validate+0x1c>
    8ce0:	2a01      	cmp	r2, #1
    8ce2:	d005      	beq.n	8cf0 <sys_notify_validate+0x22>
		return -EINVAL;
    8ce4:	f06f 0015 	mvn.w	r0, #21
}
    8ce8:	4770      	bx	lr
		if (notify->method.signal == NULL) {
    8cea:	681a      	ldr	r2, [r3, #0]
    8cec:	2a00      	cmp	r2, #0
    8cee:	d0f9      	beq.n	8ce4 <sys_notify_validate+0x16>
		notify->result = 0;
    8cf0:	2000      	movs	r0, #0
    8cf2:	6098      	str	r0, [r3, #8]
    8cf4:	4770      	bx	lr

00008cf6 <abort_function>:
{
    8cf6:	b508      	push	{r3, lr}
	sys_reboot(SYS_REBOOT_WARM);
    8cf8:	2000      	movs	r0, #0
    8cfa:	f7f9 fc4b 	bl	2594 <sys_reboot>

00008cfe <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    8cfe:	8b83      	ldrh	r3, [r0, #28]
	if ((state == ONOFF_STATE_OFF)
    8d00:	f013 0307 	ands.w	r3, r3, #7
    8d04:	d105      	bne.n	8d12 <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
    8d06:	6803      	ldr	r3, [r0, #0]
    8d08:	2b00      	cmp	r3, #0
		evt = EVT_START;
    8d0a:	bf0c      	ite	eq
    8d0c:	2000      	moveq	r0, #0
    8d0e:	2003      	movne	r0, #3
    8d10:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    8d12:	2b02      	cmp	r3, #2
    8d14:	d105      	bne.n	8d22 <process_recheck+0x24>
		   && (mgr->refs == 0U)) {
    8d16:	8bc3      	ldrh	r3, [r0, #30]
    8d18:	2b00      	cmp	r3, #0
		evt = EVT_STOP;
    8d1a:	bf14      	ite	ne
    8d1c:	2000      	movne	r0, #0
    8d1e:	2004      	moveq	r0, #4
    8d20:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
    8d22:	2b01      	cmp	r3, #1
    8d24:	d105      	bne.n	8d32 <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
    8d26:	6803      	ldr	r3, [r0, #0]
    8d28:	2b00      	cmp	r3, #0
		evt = EVT_RESET;
    8d2a:	bf0c      	ite	eq
    8d2c:	2000      	moveq	r0, #0
    8d2e:	2005      	movne	r0, #5
    8d30:	4770      	bx	lr
	int evt = EVT_NOP;
    8d32:	2000      	movs	r0, #0
}
    8d34:	4770      	bx	lr

00008d36 <notify_one>:
{
    8d36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8d3a:	460d      	mov	r5, r1
    8d3c:	4607      	mov	r7, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    8d3e:	4619      	mov	r1, r3
    8d40:	1d28      	adds	r0, r5, #4
{
    8d42:	4690      	mov	r8, r2
    8d44:	461e      	mov	r6, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    8d46:	f7f8 ff05 	bl	1b54 <sys_notify_finalize>
	if (cb) {
    8d4a:	4604      	mov	r4, r0
    8d4c:	b138      	cbz	r0, 8d5e <notify_one+0x28>
		cb(mgr, cli, state, res);
    8d4e:	4633      	mov	r3, r6
    8d50:	4642      	mov	r2, r8
    8d52:	4629      	mov	r1, r5
    8d54:	4638      	mov	r0, r7
    8d56:	46a4      	mov	ip, r4
}
    8d58:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		cb(mgr, cli, state, res);
    8d5c:	4760      	bx	ip
}
    8d5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00008d62 <validate_args>:
{
    8d62:	b510      	push	{r4, lr}
    8d64:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    8d66:	b140      	cbz	r0, 8d7a <validate_args+0x18>
    8d68:	b139      	cbz	r1, 8d7a <validate_args+0x18>
	int rv = sys_notify_validate(&cli->notify);
    8d6a:	1d08      	adds	r0, r1, #4
    8d6c:	f7ff ffaf 	bl	8cce <sys_notify_validate>
	if ((rv == 0)
    8d70:	b928      	cbnz	r0, 8d7e <validate_args+0x1c>
	    && ((cli->notify.flags
    8d72:	68a3      	ldr	r3, [r4, #8]
    8d74:	f033 0303 	bics.w	r3, r3, #3
    8d78:	d001      	beq.n	8d7e <validate_args+0x1c>
		rv = -EINVAL;
    8d7a:	f06f 0015 	mvn.w	r0, #21
}
    8d7e:	bd10      	pop	{r4, pc}

00008d80 <onoff_manager_init>:
{
    8d80:	b538      	push	{r3, r4, r5, lr}
    8d82:	460c      	mov	r4, r1
	if ((mgr == NULL)
    8d84:	4605      	mov	r5, r0
    8d86:	b158      	cbz	r0, 8da0 <onoff_manager_init+0x20>
	    || (transitions == NULL)
    8d88:	b151      	cbz	r1, 8da0 <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
    8d8a:	680b      	ldr	r3, [r1, #0]
    8d8c:	b143      	cbz	r3, 8da0 <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
    8d8e:	684b      	ldr	r3, [r1, #4]
    8d90:	b133      	cbz	r3, 8da0 <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    8d92:	2220      	movs	r2, #32
    8d94:	2100      	movs	r1, #0
    8d96:	f000 f85f 	bl	8e58 <memset>
    8d9a:	612c      	str	r4, [r5, #16]
	return 0;
    8d9c:	2000      	movs	r0, #0
}
    8d9e:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    8da0:	f06f 0015 	mvn.w	r0, #21
    8da4:	e7fb      	b.n	8d9e <onoff_manager_init+0x1e>

00008da6 <arch_printk_char_out>:
}
    8da6:	2000      	movs	r0, #0
    8da8:	4770      	bx	lr

00008daa <printk>:
 *
 * @return N/A
 */

void printk(const char *fmt, ...)
{
    8daa:	b40f      	push	{r0, r1, r2, r3}
    8dac:	b507      	push	{r0, r1, r2, lr}
    8dae:	a904      	add	r1, sp, #16
    8db0:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    8db4:	9101      	str	r1, [sp, #4]

	if (IS_ENABLED(CONFIG_LOG_PRINTK)) {
		log_printk(fmt, ap);
	} else {
		vprintk(fmt, ap);
    8db6:	f7f9 fbdf 	bl	2578 <vprintk>
	}
	va_end(ap);
}
    8dba:	b003      	add	sp, #12
    8dbc:	f85d eb04 	ldr.w	lr, [sp], #4
    8dc0:	b004      	add	sp, #16
    8dc2:	4770      	bx	lr

00008dc4 <pm_policy_next_state>:
		}
	}

error:
	LOG_DBG("No suitable power state found for cpu: %d!", cpu);
	return (struct pm_state_info){PM_STATE_ACTIVE, 0, 0};
    8dc4:	2200      	movs	r2, #0
    8dc6:	e9c0 2200 	strd	r2, r2, [r0]
    8dca:	6082      	str	r2, [r0, #8]
}
    8dcc:	4770      	bx	lr

00008dce <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    8dce:	4604      	mov	r4, r0
    8dd0:	b508      	push	{r3, lr}
    8dd2:	4608      	mov	r0, r1
    8dd4:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    8dd6:	461a      	mov	r2, r3
    8dd8:	47a0      	blx	r4
	return z_impl_z_current_get();
    8dda:	f7fe fafd 	bl	73d8 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    8dde:	f7f9 ff15 	bl	2c0c <z_impl_k_thread_abort>

00008de2 <z_arm_fatal_error>:
{

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    8de2:	f7fc bd39 	b.w	5858 <z_fatal_error>

00008de6 <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    8de6:	4601      	mov	r1, r0
	z_fatal_error(reason, esf);
    8de8:	6800      	ldr	r0, [r0, #0]
    8dea:	f7fc bd35 	b.w	5858 <z_fatal_error>

00008dee <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    8dee:	2100      	movs	r1, #0
    8df0:	2001      	movs	r0, #1
    8df2:	f7ff bff6 	b.w	8de2 <z_arm_fatal_error>

00008df6 <z_arm_nmi>:
 *
 * @return N/A
 */

void z_arm_nmi(void)
{
    8df6:	b508      	push	{r3, lr}
	handler();
    8df8:	f7f9 fc1e 	bl	2638 <z_SysNmiOnReset>
	z_arm_int_exit();
}
    8dfc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
    8e00:	f7f9 bd2c 	b.w	285c <z_arm_exc_exit>

00008e04 <_stdout_hook_default>:
}
    8e04:	f04f 30ff 	mov.w	r0, #4294967295
    8e08:	4770      	bx	lr

00008e0a <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    8e0a:	4603      	mov	r3, r0
	size_t n = 0;
    8e0c:	2000      	movs	r0, #0

	while (*s != '\0') {
    8e0e:	5c1a      	ldrb	r2, [r3, r0]
    8e10:	b902      	cbnz	r2, 8e14 <strlen+0xa>
		s++;
		n++;
	}

	return n;
}
    8e12:	4770      	bx	lr
		n++;
    8e14:	3001      	adds	r0, #1
    8e16:	e7fa      	b.n	8e0e <strlen+0x4>

00008e18 <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
    8e18:	4603      	mov	r3, r0
	size_t n = 0;
    8e1a:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
    8e1c:	5c1a      	ldrb	r2, [r3, r0]
    8e1e:	b10a      	cbz	r2, 8e24 <strnlen+0xc>
    8e20:	4288      	cmp	r0, r1
    8e22:	d100      	bne.n	8e26 <strnlen+0xe>
		s++;
		n++;
	}

	return n;
}
    8e24:	4770      	bx	lr
		n++;
    8e26:	3001      	adds	r0, #1
    8e28:	e7f8      	b.n	8e1c <strnlen+0x4>

00008e2a <strcmp>:
 * @return negative # if <s1> < <s2>, 0 if <s1> == <s2>, else positive #
 */

int strcmp(const char *s1, const char *s2)
{
	while ((*s1 == *s2) && (*s1 != '\0')) {
    8e2a:	1e43      	subs	r3, r0, #1
    8e2c:	3901      	subs	r1, #1
    8e2e:	f813 2f01 	ldrb.w	r2, [r3, #1]!
    8e32:	f811 0f01 	ldrb.w	r0, [r1, #1]!
    8e36:	4282      	cmp	r2, r0
    8e38:	d101      	bne.n	8e3e <strcmp+0x14>
    8e3a:	2a00      	cmp	r2, #0
    8e3c:	d1f7      	bne.n	8e2e <strcmp+0x4>
		s1++;
		s2++;
	}

	return *s1 - *s2;
}
    8e3e:	1a10      	subs	r0, r2, r0
    8e40:	4770      	bx	lr

00008e42 <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *ZRESTRICT d, const void *ZRESTRICT s, size_t n)
{
    8e42:	b510      	push	{r4, lr}
    8e44:	1e43      	subs	r3, r0, #1
    8e46:	440a      	add	r2, r1
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
    8e48:	4291      	cmp	r1, r2
    8e4a:	d100      	bne.n	8e4e <memcpy+0xc>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    8e4c:	bd10      	pop	{r4, pc}
		*(d_byte++) = *(s_byte++);
    8e4e:	f811 4b01 	ldrb.w	r4, [r1], #1
    8e52:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
    8e56:	e7f7      	b.n	8e48 <memcpy+0x6>

00008e58 <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    8e58:	b2c9      	uxtb	r1, r1
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
    8e5a:	4402      	add	r2, r0
	unsigned char *d_byte = (unsigned char *)buf;
    8e5c:	4603      	mov	r3, r0
	while (n > 0) {
    8e5e:	4293      	cmp	r3, r2
    8e60:	d100      	bne.n	8e64 <memset+0xc>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    8e62:	4770      	bx	lr
		*(d_byte++) = c_byte;
    8e64:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    8e68:	e7f9      	b.n	8e5e <memset+0x6>

00008e6a <pm_power_state_set>:
#include <logging/log.h>
LOG_MODULE_DECLARE(soc, CONFIG_SOC_LOG_LEVEL);

/* Invoke Low Power/System Off specific Tasks */
__weak void pm_power_state_set(struct pm_state_info info)
{
    8e6a:	b084      	sub	sp, #16
    8e6c:	ab04      	add	r3, sp, #16
    8e6e:	e903 0007 	stmdb	r3, {r0, r1, r2}
	switch (info.state) {
    8e72:	f89d 3004 	ldrb.w	r3, [sp, #4]
    8e76:	2b06      	cmp	r3, #6
    8e78:	d108      	bne.n	8e8c <pm_power_state_set+0x22>
    p_reg->SYSTEMOFF = POWER_SYSTEMOFF_SYSTEMOFF_Enter;
    8e7a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    8e7e:	2201      	movs	r2, #1
    8e80:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
    8e84:	f3bf 8f4f 	dsb	sy
        __WFE();
    8e88:	bf20      	wfe
    while (true)
    8e8a:	e7fd      	b.n	8e88 <pm_power_state_set+0x1e>
		break;
	default:
		LOG_DBG("Unsupported power state %u", info.state);
		break;
	}
}
    8e8c:	b004      	add	sp, #16
    8e8e:	4770      	bx	lr

00008e90 <pm_power_state_exit_post_ops>:

/* Handle SOC specific activity after Low Power Mode Exit */
__weak void pm_power_state_exit_post_ops(struct pm_state_info info)
{
    8e90:	b084      	sub	sp, #16
    8e92:	ab04      	add	r3, sp, #16
    8e94:	e903 0007 	stmdb	r3, {r0, r1, r2}
    8e98:	2300      	movs	r3, #0
    8e9a:	f383 8811 	msr	BASEPRI, r3
    8e9e:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    8ea2:	b004      	add	sp, #16
    8ea4:	4770      	bx	lr

00008ea6 <adc_context_on_timer_expired>:
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
    8ea6:	f1a0 0308 	sub.w	r3, r0, #8
    8eaa:	f3bf 8f5b 	dmb	ish
    8eae:	e853 2f00 	ldrex	r2, [r3]
    8eb2:	1c51      	adds	r1, r2, #1
    8eb4:	e843 1c00 	strex	ip, r1, [r3]
    8eb8:	f1bc 0f00 	cmp.w	ip, #0
    8ebc:	d1f7      	bne.n	8eae <adc_context_on_timer_expired+0x8>
    8ebe:	f3bf 8f5b 	dmb	ish
	if (atomic_inc(&ctx->sampling_requested) == 0) {
    8ec2:	b91a      	cbnz	r2, 8ecc <adc_context_on_timer_expired+0x26>
		adc_context_start_sampling(ctx);
    8ec4:	f890 0086 	ldrb.w	r0, [r0, #134]	; 0x86
    8ec8:	f7fa b830 	b.w	2f2c <adc_context_start_sampling.isra.0>
		ctx->status = -EBUSY;
    8ecc:	f06f 030f 	mvn.w	r3, #15
    8ed0:	6683      	str	r3, [r0, #104]	; 0x68
}
    8ed2:	4770      	bx	lr

00008ed4 <set_starting_state>:
{
    8ed4:	b510      	push	{r4, lr}
	__asm__ volatile(
    8ed6:	f04f 0320 	mov.w	r3, #32
    8eda:	f3ef 8211 	mrs	r2, BASEPRI
    8ede:	f383 8812 	msr	BASEPRI_MAX, r3
    8ee2:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    8ee6:	6803      	ldr	r3, [r0, #0]
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    8ee8:	f003 0407 	and.w	r4, r3, #7
    8eec:	2c01      	cmp	r4, #1
    8eee:	d106      	bne.n	8efe <set_starting_state+0x2a>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    8ef0:	6001      	str	r1, [r0, #0]
	int err = 0;
    8ef2:	2000      	movs	r0, #0
	__asm__ volatile(
    8ef4:	f382 8811 	msr	BASEPRI, r2
    8ef8:	f3bf 8f6f 	isb	sy
}
    8efc:	bd10      	pop	{r4, pc}
	uint32_t current_ctx = GET_CTX(*flags);
    8efe:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
	} else if (current_ctx != ctx) {
    8f02:	428b      	cmp	r3, r1
		err = -EALREADY;
    8f04:	bf14      	ite	ne
    8f06:	f04f 30ff 	movne.w	r0, #4294967295
    8f0a:	f06f 0077 	mvneq.w	r0, #119	; 0x77
    8f0e:	e7f1      	b.n	8ef4 <set_starting_state+0x20>

00008f10 <set_on_state>:
	__asm__ volatile(
    8f10:	f04f 0320 	mov.w	r3, #32
    8f14:	f3ef 8211 	mrs	r2, BASEPRI
    8f18:	f383 8812 	msr	BASEPRI_MAX, r3
    8f1c:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    8f20:	6803      	ldr	r3, [r0, #0]
    8f22:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    8f26:	f043 0302 	orr.w	r3, r3, #2
    8f2a:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    8f2c:	f382 8811 	msr	BASEPRI, r2
    8f30:	f3bf 8f6f 	isb	sy
}
    8f34:	4770      	bx	lr

00008f36 <onoff_started_callback>:
	return &data->mgr[type];
    8f36:	6900      	ldr	r0, [r0, #16]
    8f38:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
    8f3a:	eb00 1043 	add.w	r0, r0, r3, lsl #5
    8f3e:	2100      	movs	r1, #0
    8f40:	4710      	bx	r2

00008f42 <lfclk_start>:
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    8f42:	2000      	movs	r0, #0
    8f44:	f7fb bbbe 	b.w	46c4 <nrfx_clock_start>

00008f48 <lfclk_stop>:
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    8f48:	2000      	movs	r0, #0
    8f4a:	f7fb bc0f 	b.w	476c <nrfx_clock_stop>

00008f4e <api_stop>:
	return stop(dev, subsys, CTX_API);
    8f4e:	2280      	movs	r2, #128	; 0x80
    8f50:	f7fa ba52 	b.w	33f8 <stop>

00008f54 <blocking_start_callback>:
{
    8f54:	4610      	mov	r0, r2
	z_impl_k_sem_give(sem);
    8f56:	f7fe bb73 	b.w	7640 <z_impl_k_sem_give>

00008f5a <api_start>:
{
    8f5a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    8f5e:	b2cd      	uxtb	r5, r1
	err = set_starting_state(&subdata->flags, ctx);
    8f60:	270c      	movs	r7, #12
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    8f62:	6904      	ldr	r4, [r0, #16]
	err = set_starting_state(&subdata->flags, ctx);
    8f64:	436f      	muls	r7, r5
{
    8f66:	4606      	mov	r6, r0
	err = set_starting_state(&subdata->flags, ctx);
    8f68:	f107 0048 	add.w	r0, r7, #72	; 0x48
    8f6c:	2180      	movs	r1, #128	; 0x80
    8f6e:	4420      	add	r0, r4
{
    8f70:	4690      	mov	r8, r2
    8f72:	4699      	mov	r9, r3
	err = set_starting_state(&subdata->flags, ctx);
    8f74:	f7ff ffae 	bl	8ed4 <set_starting_state>
	if (err < 0) {
    8f78:	2800      	cmp	r0, #0
    8f7a:	db07      	blt.n	8f8c <api_start+0x32>
	subdata->cb = cb;
    8f7c:	443c      	add	r4, r7
	subdata->user_data = user_data;
    8f7e:	e9c4 8910 	strd	r8, r9, [r4, #64]	; 0x40
	 get_sub_config(dev, type)->start();
    8f82:	6873      	ldr	r3, [r6, #4]
    8f84:	f853 3035 	ldr.w	r3, [r3, r5, lsl #3]
    8f88:	4798      	blx	r3
	return 0;
    8f8a:	2000      	movs	r0, #0
}
    8f8c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00008f90 <gpio_nrfx_port_get_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    8f90:	6843      	ldr	r3, [r0, #4]
    8f92:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    8f94:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
	*value = nrf_gpio_port_in_read(reg);
    8f98:	600b      	str	r3, [r1, #0]
}
    8f9a:	2000      	movs	r0, #0
    8f9c:	4770      	bx	lr

00008f9e <gpio_nrfx_port_set_masked_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    8f9e:	6843      	ldr	r3, [r0, #4]
    8fa0:	685b      	ldr	r3, [r3, #4]
    return p_reg->OUT;
    8fa2:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value_tmp | (mask & value));
    8fa6:	4042      	eors	r2, r0
    8fa8:	400a      	ands	r2, r1
    8faa:	4042      	eors	r2, r0
    p_reg->OUT = value;
    8fac:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
}
    8fb0:	2000      	movs	r0, #0
    8fb2:	4770      	bx	lr

00008fb4 <gpio_nrfx_port_set_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    8fb4:	6843      	ldr	r3, [r0, #4]
    8fb6:	685b      	ldr	r3, [r3, #4]
}
    8fb8:	2000      	movs	r0, #0
    p_reg->OUTSET = set_mask;
    8fba:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
    8fbe:	4770      	bx	lr

00008fc0 <gpio_nrfx_port_clear_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    8fc0:	6843      	ldr	r3, [r0, #4]
    8fc2:	685b      	ldr	r3, [r3, #4]
}
    8fc4:	2000      	movs	r0, #0
    p_reg->OUTCLR = clr_mask;
    8fc6:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    8fca:	4770      	bx	lr

00008fcc <gpio_nrfx_port_toggle_bits>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    8fcc:	6843      	ldr	r3, [r0, #4]
    8fce:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    8fd0:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value ^ mask);
    8fd4:	404b      	eors	r3, r1
    p_reg->OUT = value;
    8fd6:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
}
    8fda:	2000      	movs	r0, #0
    8fdc:	4770      	bx	lr

00008fde <any_other_channel_is_active>:
{
    8fde:	b530      	push	{r4, r5, lr}
    8fe0:	2300      	movs	r3, #0
		data->current[channel] & PWM_NRFX_CH_PULSE_CYCLES_MASK;
    8fe2:	1d0c      	adds	r4, r1, #4
		if (i != channel && pwm_channel_is_active(i, data)) {
    8fe4:	b2da      	uxtb	r2, r3
    8fe6:	4282      	cmp	r2, r0
    8fe8:	d007      	beq.n	8ffa <any_other_channel_is_active+0x1c>
	uint16_t pulse_cycle =
    8fea:	f834 2013 	ldrh.w	r2, [r4, r3, lsl #1]
    8fee:	f3c2 020e 	ubfx	r2, r2, #0, #15
	return (pulse_cycle > 0 && pulse_cycle < data->countertop);
    8ff2:	b112      	cbz	r2, 8ffa <any_other_channel_is_active+0x1c>
    8ff4:	898d      	ldrh	r5, [r1, #12]
    8ff6:	4295      	cmp	r5, r2
    8ff8:	d804      	bhi.n	9004 <any_other_channel_is_active+0x26>
	for (i = 0; i < NRF_PWM_CHANNEL_COUNT; ++i) {
    8ffa:	3301      	adds	r3, #1
    8ffc:	2b04      	cmp	r3, #4
    8ffe:	d1f1      	bne.n	8fe4 <any_other_channel_is_active+0x6>
	return false;
    9000:	2000      	movs	r0, #0
}
    9002:	bd30      	pop	{r4, r5, pc}
			return true;
    9004:	2001      	movs	r0, #1
    9006:	e7fc      	b.n	9002 <any_other_channel_is_active+0x24>

00009008 <pwm_nrfx_pin_set>:
{
    9008:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    900c:	f89d 5030 	ldrb.w	r5, [sp, #48]	; 0x30
	const struct pwm_nrfx_config *config = dev->config;
    9010:	6847      	ldr	r7, [r0, #4]
	struct pwm_nrfx_data *data = dev->data;
    9012:	6904      	ldr	r4, [r0, #16]
{
    9014:	4688      	mov	r8, r1
    9016:	4616      	mov	r6, r2
    9018:	4699      	mov	r9, r3
	if (flags) {
    901a:	2d00      	cmp	r5, #0
    901c:	d140      	bne.n	90a0 <pwm_nrfx_pin_set+0x98>
	for (i = 0U; i < NRF_PWM_CHANNEL_COUNT; i++) {
    901e:	1dfa      	adds	r2, r7, #7
		if (output_pins[i] != NRFX_PWM_PIN_NOT_USED
    9020:	f812 3f01 	ldrb.w	r3, [r2, #1]!
    9024:	2bff      	cmp	r3, #255	; 0xff
    9026:	d003      	beq.n	9030 <pwm_nrfx_pin_set+0x28>
		    && (pwm == (output_pins[i] & PWM_NRFX_CH_PIN_MASK))) {
    9028:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    902c:	4598      	cmp	r8, r3
    902e:	d03a      	beq.n	90a6 <pwm_nrfx_pin_set+0x9e>
	for (i = 0U; i < NRF_PWM_CHANNEL_COUNT; i++) {
    9030:	3501      	adds	r5, #1
    9032:	b2ed      	uxtb	r5, r5
    9034:	2d04      	cmp	r5, #4
    9036:	d1f3      	bne.n	9020 <pwm_nrfx_pin_set+0x18>
		return -EINVAL;
    9038:	f06f 0015 	mvn.w	r0, #21
    903c:	e009      	b.n	9052 <pwm_nrfx_pin_set+0x4a>
	was_stopped = !pwm_channel_is_active(channel, data) &&
    903e:	2000      	movs	r0, #0
    9040:	e042      	b.n	90c8 <pwm_nrfx_pin_set+0xc0>
		countertop >>= 1;
    9042:	3301      	adds	r3, #1
	} while (prescaler <= PWM_PRESCALER_PRESCALER_Msk);
    9044:	2b08      	cmp	r3, #8
		countertop >>= 1;
    9046:	ea4f 0252 	mov.w	r2, r2, lsr #1
	} while (prescaler <= PWM_PRESCALER_PRESCALER_Msk);
    904a:	d158      	bne.n	90fe <pwm_nrfx_pin_set+0xf6>
    904c:	e7f4      	b.n	9038 <pwm_nrfx_pin_set+0x30>
		if (was_stopped) {
    904e:	b9d0      	cbnz	r0, 9086 <pwm_nrfx_pin_set+0x7e>
	return 0;
    9050:	2000      	movs	r0, #0
}
    9052:	b003      	add	sp, #12
    9054:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			&& channel_inverted_state;
    9058:	454e      	cmp	r6, r9
    905a:	d87f      	bhi.n	915c <pwm_nrfx_pin_set+0x154>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    905c:	a801      	add	r0, sp, #4
    905e:	f8cd 8004 	str.w	r8, [sp, #4]
    9062:	f7fa fe01 	bl	3c68 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    9066:	9a01      	ldr	r2, [sp, #4]
    9068:	2301      	movs	r3, #1
    906a:	4093      	lsls	r3, r2
    p_reg->OUTCLR = clr_mask;
    906c:	f8c0 350c 	str.w	r3, [r0, #1292]	; 0x50c
		if (!any_other_channel_is_active(channel, data)) {
    9070:	4621      	mov	r1, r4
    9072:	4628      	mov	r0, r5
    9074:	f7ff ffb3 	bl	8fde <any_other_channel_is_active>
    9078:	2800      	cmp	r0, #0
    907a:	d1e9      	bne.n	9050 <pwm_nrfx_pin_set+0x48>
			nrfx_pwm_stop(&config->pwm, false);
    907c:	4601      	mov	r1, r0
    907e:	4638      	mov	r0, r7
    9080:	f7fc fa5e 	bl	5540 <nrfx_pwm_stop>
    9084:	e7e4      	b.n	9050 <pwm_nrfx_pin_set+0x48>
			while (!nrfx_pwm_is_stopped(&config->pwm)) {
    9086:	4638      	mov	r0, r7
    9088:	f7fc fa2c 	bl	54e4 <nrfx_pwm_is_stopped>
    908c:	2800      	cmp	r0, #0
    908e:	d0fa      	beq.n	9086 <pwm_nrfx_pin_set+0x7e>
			nrfx_pwm_simple_playback(&config->pwm,
    9090:	2302      	movs	r3, #2
    9092:	2201      	movs	r2, #1
    9094:	f107 0118 	add.w	r1, r7, #24
    9098:	4638      	mov	r0, r7
    909a:	f7fc f9af 	bl	53fc <nrfx_pwm_simple_playback>
    909e:	e7d7      	b.n	9050 <pwm_nrfx_pin_set+0x48>
		return -ENOTSUP;
    90a0:	f06f 0085 	mvn.w	r0, #133	; 0x85
    90a4:	e7d5      	b.n	9052 <pwm_nrfx_pin_set+0x4a>
	uint16_t pulse_cycle =
    90a6:	eb04 0a45 	add.w	sl, r4, r5, lsl #1
		data->current[channel] & PWM_NRFX_CH_PULSE_CYCLES_MASK;
    90aa:	f8ba b004 	ldrh.w	fp, [sl, #4]
	uint16_t pulse_cycle =
    90ae:	f3cb 030e 	ubfx	r3, fp, #0, #15
	return (pulse_cycle > 0 && pulse_cycle < data->countertop);
    90b2:	b113      	cbz	r3, 90ba <pwm_nrfx_pin_set+0xb2>
    90b4:	89a2      	ldrh	r2, [r4, #12]
    90b6:	429a      	cmp	r2, r3
    90b8:	d8c1      	bhi.n	903e <pwm_nrfx_pin_set+0x36>
		      !any_other_channel_is_active(channel, data);
    90ba:	4621      	mov	r1, r4
    90bc:	4628      	mov	r0, r5
    90be:	f7ff ff8e 	bl	8fde <any_other_channel_is_active>
	was_stopped = !pwm_channel_is_active(channel, data) &&
    90c2:	f080 0001 	eor.w	r0, r0, #1
    90c6:	b2c0      	uxtb	r0, r0
	if (config->initial_config.count_mode == NRF_PWM_MODE_UP_AND_DOWN) {
    90c8:	7bb9      	ldrb	r1, [r7, #14]
    90ca:	2901      	cmp	r1, #1
		period_cycles /= 2;
    90cc:	bf04      	itt	eq
    90ce:	0876      	lsreq	r6, r6, #1
		pulse_cycles /= 2;
    90d0:	ea4f 0959 	moveq.w	r9, r9, lsr #1
	if (period_cycles != 0 && period_cycles != data->period_cycles) {
    90d4:	b326      	cbz	r6, 9120 <pwm_nrfx_pin_set+0x118>
    90d6:	6823      	ldr	r3, [r4, #0]
    90d8:	42b3      	cmp	r3, r6
    90da:	d021      	beq.n	9120 <pwm_nrfx_pin_set+0x118>
    90dc:	2300      	movs	r3, #0
				data->current[i]
    90de:	f104 0c04 	add.w	ip, r4, #4
		if (i != channel) {
    90e2:	b2da      	uxtb	r2, r3
    90e4:	42aa      	cmp	r2, r5
    90e6:	d005      	beq.n	90f4 <pwm_nrfx_pin_set+0xec>
			uint16_t channel_pulse_cycle =
    90e8:	f83c 2013 	ldrh.w	r2, [ip, r3, lsl #1]
			if (channel_pulse_cycle > 0) {
    90ec:	f3c2 020e 	ubfx	r2, r2, #0, #15
    90f0:	2a00      	cmp	r2, #0
    90f2:	d1a1      	bne.n	9038 <pwm_nrfx_pin_set+0x30>
	for (i = 0; i < NRF_PWM_CHANNEL_COUNT; ++i) {
    90f4:	3301      	adds	r3, #1
    90f6:	2b04      	cmp	r3, #4
    90f8:	d1f3      	bne.n	90e2 <pwm_nrfx_pin_set+0xda>
    90fa:	4632      	mov	r2, r6
    90fc:	2300      	movs	r3, #0
		if (countertop <= PWM_COUNTERTOP_COUNTERTOP_Msk) {
    90fe:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
    9102:	fa5f fc83 	uxtb.w	ip, r3
    9106:	d29c      	bcs.n	9042 <pwm_nrfx_pin_set+0x3a>
			data->prescaler     = prescaler;
    9108:	f884 c00e 	strb.w	ip, [r4, #14]
			nrf_pwm_configure(config->pwm.p_registers,
    910c:	f8d7 c000 	ldr.w	ip, [r7]
			data->period_cycles = period_cycles;
    9110:	6026      	str	r6, [r4, #0]
			data->countertop    = (uint16_t)countertop;
    9112:	81a2      	strh	r2, [r4, #12]
    p_reg->PRESCALER  = base_clock;
    9114:	f8cc 350c 	str.w	r3, [ip, #1292]	; 0x50c
    p_reg->MODE       = mode;
    9118:	f8cc 1504 	str.w	r1, [ip, #1284]	; 0x504
    p_reg->COUNTERTOP = top_value;
    911c:	f8cc 2508 	str.w	r2, [ip, #1288]	; 0x508
		| (pulse_cycles >> data->prescaler));
    9120:	7ba2      	ldrb	r2, [r4, #14]
	pulse_cycles = MIN(pulse_cycles, period_cycles);
    9122:	454e      	cmp	r6, r9
    9124:	4633      	mov	r3, r6
    9126:	bf28      	it	cs
    9128:	464b      	movcs	r3, r9
		| (pulse_cycles >> data->prescaler));
    912a:	fa23 f202 	lsr.w	r2, r3, r2
		(data->current[channel] & PWM_NRFX_CH_POLARITY_MASK)
    912e:	f40b 4b00 	and.w	fp, fp, #32768	; 0x8000
		| (pulse_cycles >> data->prescaler));
    9132:	ea42 020b 	orr.w	r2, r2, fp
    9136:	b292      	uxth	r2, r2
	data->current[channel] = (
    9138:	f8aa 2004 	strh.w	r2, [sl, #4]
	uint16_t pulse_cycle =
    913c:	f3c2 020e 	ubfx	r2, r2, #0, #15
	return (pulse_cycle > 0 && pulse_cycle < data->countertop);
    9140:	b112      	cbz	r2, 9148 <pwm_nrfx_pin_set+0x140>
    9142:	89a1      	ldrh	r1, [r4, #12]
    9144:	4291      	cmp	r1, r2
    9146:	d882      	bhi.n	904e <pwm_nrfx_pin_set+0x46>
			config->initial_config.output_pins[channel]
    9148:	197a      	adds	r2, r7, r5
    914a:	f992 2008 	ldrsb.w	r2, [r2, #8]
			&& !channel_inverted_state;
    914e:	2b00      	cmp	r3, #0
    9150:	d082      	beq.n	9058 <pwm_nrfx_pin_set+0x50>
			&& channel_inverted_state;
    9152:	454e      	cmp	r6, r9
    9154:	d805      	bhi.n	9162 <pwm_nrfx_pin_set+0x15a>
    9156:	2a00      	cmp	r2, #0
    9158:	db80      	blt.n	905c <pwm_nrfx_pin_set+0x54>
    915a:	e002      	b.n	9162 <pwm_nrfx_pin_set+0x15a>
		if (pulse_0_and_not_inverted || pulse_100_and_inverted) {
    915c:	2a00      	cmp	r2, #0
    915e:	f6bf af7d 	bge.w	905c <pwm_nrfx_pin_set+0x54>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    9162:	a801      	add	r0, sp, #4
    9164:	f8cd 8004 	str.w	r8, [sp, #4]
    9168:	f7fa fd7e 	bl	3c68 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    916c:	9a01      	ldr	r2, [sp, #4]
    916e:	2301      	movs	r3, #1
    9170:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
    9172:	f8c0 3508 	str.w	r3, [r0, #1288]	; 0x508
    9176:	e77b      	b.n	9070 <pwm_nrfx_pin_set+0x68>

00009178 <uarte_nrfx_isr_int>:
	return config->uarte_regs;
    9178:	6843      	ldr	r3, [r0, #4]
    917a:	681b      	ldr	r3, [r3, #0]
    return p_reg->INTENSET & mask;
    917c:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
    9180:	05d1      	lsls	r1, r2, #23
    9182:	d518      	bpl.n	91b6 <uarte_nrfx_isr_int+0x3e>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    9184:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    9188:	b1aa      	cbz	r2, 91b6 <uarte_nrfx_isr_int+0x3e>
	__asm__ volatile(
    918a:	f04f 0120 	mov.w	r1, #32
    918e:	f3ef 8211 	mrs	r2, BASEPRI
    9192:	f381 8812 	msr	BASEPRI_MAX, r1
    9196:	f3bf 8f6f 	isb	sy
    919a:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    919e:	b131      	cbz	r1, 91ae <uarte_nrfx_isr_int+0x36>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    91a0:	2100      	movs	r1, #0
    91a2:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
    91a6:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    91aa:	2101      	movs	r1, #1
    91ac:	60d9      	str	r1, [r3, #12]
	__asm__ volatile(
    91ae:	f382 8811 	msr	BASEPRI, r2
    91b2:	f3bf 8f6f 	isb	sy
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
    91b6:	6842      	ldr	r2, [r0, #4]
    91b8:	6852      	ldr	r2, [r2, #4]
    91ba:	06d2      	lsls	r2, r2, #27
    91bc:	d515      	bpl.n	91ea <uarte_nrfx_isr_int+0x72>
	__asm__ volatile(
    91be:	f04f 0120 	mov.w	r1, #32
    91c2:	f3ef 8211 	mrs	r2, BASEPRI
    91c6:	f381 8812 	msr	BASEPRI_MAX, r1
    91ca:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    91ce:	f8d3 1158 	ldr.w	r1, [r3, #344]	; 0x158
		if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
    91d2:	b111      	cbz	r1, 91da <uarte_nrfx_isr_int+0x62>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    91d4:	2100      	movs	r1, #0
    91d6:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500
    p_reg->INTENCLR = mask;
    91da:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
    91de:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
	__asm__ volatile(
    91e2:	f382 8811 	msr	BASEPRI, r2
    91e6:	f3bf 8f6f 	isb	sy
}
    91ea:	4770      	bx	lr

000091ec <uarte_nrfx_config_get>:
	*cfg = get_dev_data(dev)->uart_config;
    91ec:	6902      	ldr	r2, [r0, #16]
{
    91ee:	460b      	mov	r3, r1
	*cfg = get_dev_data(dev)->uart_config;
    91f0:	e9d2 0101 	ldrd	r0, r1, [r2, #4]
    91f4:	e883 0003 	stmia.w	r3, {r0, r1}
}
    91f8:	2000      	movs	r0, #0
    91fa:	4770      	bx	lr

000091fc <uarte_nrfx_err_check>:
	return config->uarte_regs;
    91fc:	6843      	ldr	r3, [r0, #4]
    91fe:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    9200:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    9204:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    9208:	4770      	bx	lr

0000920a <is_tx_ready>:
	const struct uarte_nrfx_config *config = get_dev_config(dev);
    920a:	6842      	ldr	r2, [r0, #4]
	return config->uarte_regs;
    920c:	6813      	ldr	r3, [r2, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    920e:	f8d3 0158 	ldr.w	r0, [r3, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    9212:	b940      	cbnz	r0, 9226 <is_tx_ready+0x1c>
	bool ppi_endtx = get_dev_config(dev)->flags & UARTE_CFG_FLAG_PPI_ENDTX;
    9214:	6852      	ldr	r2, [r2, #4]
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    9216:	0792      	lsls	r2, r2, #30
    9218:	d406      	bmi.n	9228 <is_tx_ready+0x1e>
    921a:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    921e:	3800      	subs	r0, #0
    9220:	bf18      	it	ne
    9222:	2001      	movne	r0, #1
    9224:	4770      	bx	lr
    9226:	2001      	movs	r0, #1
}
    9228:	4770      	bx	lr

0000922a <uarte_nrfx_poll_in>:
	return config->uarte_regs;
    922a:	6843      	ldr	r3, [r0, #4]
	const struct uarte_nrfx_data *data = get_dev_data(dev);
    922c:	6902      	ldr	r2, [r0, #16]
	return config->uarte_regs;
    922e:	681b      	ldr	r3, [r3, #0]
    9230:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    9234:	b148      	cbz	r0, 924a <uarte_nrfx_poll_in+0x20>
	*c = data->rx_data;
    9236:	7c52      	ldrb	r2, [r2, #17]
    9238:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    923a:	2000      	movs	r0, #0
    923c:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    9240:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    9244:	2201      	movs	r2, #1
    9246:	601a      	str	r2, [r3, #0]
	return 0;
    9248:	4770      	bx	lr
		return -1;
    924a:	f04f 30ff 	mov.w	r0, #4294967295
}
    924e:	4770      	bx	lr

00009250 <uarte_0_init>:
				.tx_buffer = uarte##idx##_tx_buffer,	       \
				.tx_buff_size = sizeof(uarte##idx##_tx_buffer),\
			};))

#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
    9250:	b510      	push	{r4, lr}
    9252:	2200      	movs	r2, #0
    9254:	4604      	mov	r4, r0
    9256:	2101      	movs	r1, #1
    9258:	2002      	movs	r0, #2
    925a:	f7f9 fa49 	bl	26f0 <z_arm_irq_priority_set>
    925e:	2002      	movs	r0, #2
    9260:	f7f9 fa28 	bl	26b4 <arch_irq_enable>
    9264:	4620      	mov	r0, r4
    9266:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    926a:	f7fa be95 	b.w	3f98 <uarte_instance_init.isra.0>

0000926e <uarte_1_init>:
#endif

#ifdef CONFIG_UART_1_NRF_UARTE
UART_NRF_UARTE_DEVICE(1);
    926e:	b510      	push	{r4, lr}
    9270:	2200      	movs	r2, #0
    9272:	4604      	mov	r4, r0
    9274:	2101      	movs	r1, #1
    9276:	2028      	movs	r0, #40	; 0x28
    9278:	f7f9 fa3a 	bl	26f0 <z_arm_irq_priority_set>
    927c:	2028      	movs	r0, #40	; 0x28
    927e:	f7f9 fa19 	bl	26b4 <arch_irq_enable>
    9282:	4620      	mov	r0, r4
    9284:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    9288:	f7fa be86 	b.w	3f98 <uarte_instance_init.isra.0>

0000928c <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    928c:	4770      	bx	lr

0000928e <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
    928e:	b508      	push	{r3, lr}
	z_spm_ns_fatal_error_handler();
#endif

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
		sys_arch_reboot(0);
    9290:	2000      	movs	r0, #0
    9292:	f7f9 fe2b 	bl	2eec <sys_arch_reboot>

00009296 <hw_cc3xx_init_internal>:

	/* Initialize the cc3xx HW with or without RNG support */
#if CONFIG_ENTROPY_CC3XX
	res = nrf_cc3xx_platform_init();
#else
	res = nrf_cc3xx_platform_init_no_rng();
    9296:	f7ff bad1 	b.w	883c <nrf_cc3xx_platform_init_no_rng>

0000929a <hw_cc3xx_init>:

	return res;
}

static int hw_cc3xx_init(const struct device *dev)
{
    929a:	b508      	push	{r3, lr}
	int res;

	/* Set the RTOS abort APIs */
	nrf_cc3xx_platform_abort_init();
    929c:	f7f8 fc8a 	bl	1bb4 <nrf_cc3xx_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc3xx_platform_mutex_init();
    92a0:	f7f8 fd3c 	bl	1d1c <nrf_cc3xx_platform_mutex_init>

	/* Enable the hardware */
	res = hw_cc3xx_init_internal(dev);
	return res;
}
    92a4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	res = nrf_cc3xx_platform_init_no_rng();
    92a8:	f7ff bac8 	b.w	883c <nrf_cc3xx_platform_init_no_rng>

000092ac <nrfx_isr>:
#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
    92ac:	4700      	bx	r0

000092ae <nrfx_busy_wait>:
	z_impl_k_busy_wait(usec_to_wait);
    92ae:	f000 b916 	b.w	94de <z_impl_k_busy_wait>

000092b2 <nrf_gpio_pin_present_check>:
    switch (port)
    92b2:	0943      	lsrs	r3, r0, #5
    92b4:	d00b      	beq.n	92ce <nrf_gpio_pin_present_check+0x1c>
    92b6:	2b01      	cmp	r3, #1
    uint32_t mask = 0;
    92b8:	f64f 73ff 	movw	r3, #65535	; 0xffff
    92bc:	bf18      	it	ne
    92be:	2300      	movne	r3, #0
    pin_number &= 0x1F;
    92c0:	f000 001f 	and.w	r0, r0, #31
    return (mask & (1UL << pin_number)) ? true : false;
    92c4:	fa23 f000 	lsr.w	r0, r3, r0
}
    92c8:	f000 0001 	and.w	r0, r0, #1
    92cc:	4770      	bx	lr
    switch (port)
    92ce:	f04f 33ff 	mov.w	r3, #4294967295
    92d2:	e7f5      	b.n	92c0 <nrf_gpio_pin_present_check+0xe>

000092d4 <nrf_gpiote_in_event_get>:
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
    92d4:	0080      	lsls	r0, r0, #2
}
    92d6:	f500 7080 	add.w	r0, r0, #256	; 0x100
    92da:	4770      	bx	lr

000092dc <nrf_gpio_reconfigure>:
{
    92dc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    92e0:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    92e2:	a801      	add	r0, sp, #4
{
    92e4:	460e      	mov	r6, r1
    92e6:	e9dd 4708 	ldrd	r4, r7, [sp, #32]
    92ea:	4690      	mov	r8, r2
    92ec:	461d      	mov	r5, r3
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    92ee:	f7fb fbab 	bl	4a48 <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number];
    92f2:	9b01      	ldr	r3, [sp, #4]
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    92f4:	f1b8 0f00 	cmp.w	r8, #0
    92f8:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    92fc:	bf14      	ite	ne
    92fe:	2302      	movne	r3, #2
    9300:	2300      	moveq	r3, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    9302:	2e00      	cmp	r6, #0
    9304:	bf18      	it	ne
    9306:	f043 0301 	orrne.w	r3, r3, #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    930a:	2d00      	cmp	r5, #0
    930c:	bf14      	ite	ne
    930e:	210c      	movne	r1, #12
    9310:	2100      	moveq	r1, #0
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    9312:	2c00      	cmp	r4, #0
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    9314:	ea43 0301 	orr.w	r3, r3, r1
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    9318:	bf14      	ite	ne
    931a:	f44f 61e0 	movne.w	r1, #1792	; 0x700
    931e:	2100      	moveq	r1, #0
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    9320:	2f00      	cmp	r7, #0
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    9322:	ea43 0301 	orr.w	r3, r3, r1
    uint32_t cnf = reg->PIN_CNF[pin_number];
    9326:	f8d0 2700 	ldr.w	r2, [r0, #1792]	; 0x700
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    932a:	bf14      	ite	ne
    932c:	f44f 3140 	movne.w	r1, #196608	; 0x30000
    9330:	2100      	moveq	r1, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    9332:	430b      	orrs	r3, r1
    cnf &= ~to_update;
    9334:	ea22 0303 	bic.w	r3, r2, r3
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    9338:	b106      	cbz	r6, 933c <nrf_gpio_reconfigure+0x60>
    933a:	7836      	ldrb	r6, [r6, #0]
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    933c:	f1b8 0f00 	cmp.w	r8, #0
    9340:	d003      	beq.n	934a <nrf_gpio_reconfigure+0x6e>
    9342:	f898 8000 	ldrb.w	r8, [r8]
    9346:	ea4f 0848 	mov.w	r8, r8, lsl #1
    934a:	431e      	orrs	r6, r3
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    934c:	b10d      	cbz	r5, 9352 <nrf_gpio_reconfigure+0x76>
    934e:	782d      	ldrb	r5, [r5, #0]
    9350:	00ad      	lsls	r5, r5, #2
    9352:	ea46 0608 	orr.w	r6, r6, r8
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    9356:	b10c      	cbz	r4, 935c <nrf_gpio_reconfigure+0x80>
    9358:	7822      	ldrb	r2, [r4, #0]
    935a:	0214      	lsls	r4, r2, #8
    935c:	4335      	orrs	r5, r6
           ((uint32_t)(p_sense ? *p_sense : 0)<< GPIO_PIN_CNF_SENSE_Pos);
    935e:	b10f      	cbz	r7, 9364 <nrf_gpio_reconfigure+0x88>
    9360:	783f      	ldrb	r7, [r7, #0]
    9362:	043f      	lsls	r7, r7, #16
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    9364:	432c      	orrs	r4, r5
    9366:	433c      	orrs	r4, r7
    reg->PIN_CNF[pin_number] = cnf;
    9368:	f8c0 4700 	str.w	r4, [r0, #1792]	; 0x700
}
    936c:	b002      	add	sp, #8
    936e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00009372 <nrf_gpio_cfg_sense_set>:
{
    9372:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    9374:	f10d 030f 	add.w	r3, sp, #15
    9378:	9301      	str	r3, [sp, #4]
    937a:	2300      	movs	r3, #0
{
    937c:	f88d 100f 	strb.w	r1, [sp, #15]
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    9380:	9300      	str	r3, [sp, #0]
    9382:	461a      	mov	r2, r3
    9384:	4619      	mov	r1, r3
    9386:	f7ff ffa9 	bl	92dc <nrf_gpio_reconfigure>
}
    938a:	b005      	add	sp, #20
    938c:	f85d fb04 	ldr.w	pc, [sp], #4

00009390 <start_playback.isra.0>:
static uint32_t start_playback(nrfx_pwm_t const * p_instance,
    9390:	b510      	push	{r4, lr}
    p_cb->state = NRFX_DRV_STATE_POWERED_ON;
    9392:	2402      	movs	r4, #2
    9394:	720c      	strb	r4, [r1, #8]
    p_cb->flags = flags;
    9396:	724a      	strb	r2, [r1, #9]
    if (p_cb->handler)
    9398:	6809      	ldr	r1, [r1, #0]
    939a:	b171      	cbz	r1, 93ba <start_playback.isra.0+0x2a>
            int_mask |= NRF_PWM_INT_SEQEND0_MASK;
    939c:	f012 0f04 	tst.w	r2, #4
    93a0:	bf0c      	ite	eq
    93a2:	2182      	moveq	r1, #130	; 0x82
    93a4:	2192      	movne	r1, #146	; 0x92
        if (flags & NRFX_PWM_FLAG_SIGNAL_END_SEQ1)
    93a6:	0714      	lsls	r4, r2, #28
            int_mask |= NRF_PWM_INT_SEQEND1_MASK;
    93a8:	bf48      	it	mi
    93aa:	f041 0120 	orrmi.w	r1, r1, #32
        if (flags & NRFX_PWM_FLAG_NO_EVT_FINISHED)
    93ae:	06d4      	lsls	r4, r2, #27
            int_mask &= ~NRF_PWM_INT_LOOPSDONE_MASK;
    93b0:	bf48      	it	mi
    93b2:	f021 0180 	bicmi.w	r1, r1, #128	; 0x80
    p_reg->INTEN = mask;
    93b6:	f8c0 1300 	str.w	r1, [r0, #768]	; 0x300
    if (flags & NRFX_PWM_FLAG_START_VIA_TASK)
    93ba:	0612      	lsls	r2, r2, #24
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    93bc:	f04f 0100 	mov.w	r1, #0
    93c0:	f8c0 1104 	str.w	r1, [r0, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    93c4:	bf58      	it	pl
    93c6:	2201      	movpl	r2, #1
    93c8:	f8d0 4104 	ldr.w	r4, [r0, #260]	; 0x104
    93cc:	bf56      	itet	pl
    93ce:	50c2      	strpl	r2, [r0, r3]
    return ((uint32_t)p_reg + (uint32_t)task);
    93d0:	18c0      	addmi	r0, r0, r3
    return 0;
    93d2:	4608      	movpl	r0, r1
}
    93d4:	bd10      	pop	{r4, pc}

000093d6 <z_device_state_init>:
}
    93d6:	4770      	bx	lr

000093d8 <z_device_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    93d8:	b138      	cbz	r0, 93ea <z_device_ready+0x12>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    93da:	68c3      	ldr	r3, [r0, #12]
    93dc:	8818      	ldrh	r0, [r3, #0]
    93de:	f3c0 0008 	ubfx	r0, r0, #0, #9
    93e2:	f5a0 7380 	sub.w	r3, r0, #256	; 0x100
    93e6:	4258      	negs	r0, r3
    93e8:	4158      	adcs	r0, r3
}
    93ea:	4770      	bx	lr

000093ec <z_pm_save_idle_exit>:
{
    93ec:	b508      	push	{r3, lr}
	pm_system_resume();
    93ee:	f7f8 fff1 	bl	23d4 <pm_system_resume>
}
    93f2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	sys_clock_idle_exit();
    93f6:	f7ff bf49 	b.w	928c <sys_clock_idle_exit>

000093fa <k_mem_slab_init>:
{
    93fa:	b530      	push	{r4, r5, lr}
	slab->num_used = 0U;
    93fc:	2400      	movs	r4, #0
    93fe:	61c4      	str	r4, [r0, #28]
	slab->lock = (struct k_spinlock) {};
    9400:	6084      	str	r4, [r0, #8]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    9402:	ea41 0402 	orr.w	r4, r1, r2
    9406:	f014 0403 	ands.w	r4, r4, #3
	slab->block_size = block_size;
    940a:	e9c0 3203 	strd	r3, r2, [r0, #12]
	slab->buffer = buffer;
    940e:	6141      	str	r1, [r0, #20]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    9410:	d10c      	bne.n	942c <k_mem_slab_init+0x32>
	slab->free_list = NULL;
    9412:	6184      	str	r4, [r0, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
    9414:	42a3      	cmp	r3, r4
    9416:	d103      	bne.n	9420 <k_mem_slab_init+0x26>
    9418:	e9c0 0000 	strd	r0, r0, [r0]
}
    941c:	2000      	movs	r0, #0
}
    941e:	bd30      	pop	{r4, r5, pc}
		*(char **)p = slab->free_list;
    9420:	6985      	ldr	r5, [r0, #24]
    9422:	600d      	str	r5, [r1, #0]
	for (j = 0U; j < slab->num_blocks; j++) {
    9424:	3401      	adds	r4, #1
		slab->free_list = p;
    9426:	6181      	str	r1, [r0, #24]
		p += slab->block_size;
    9428:	4411      	add	r1, r2
	for (j = 0U; j < slab->num_blocks; j++) {
    942a:	e7f3      	b.n	9414 <k_mem_slab_init+0x1a>
		return -EINVAL;
    942c:	f06f 0015 	mvn.w	r0, #21
	return rc;
    9430:	e7f5      	b.n	941e <k_mem_slab_init+0x24>

00009432 <z_impl_k_mutex_init>:
{
    9432:	4603      	mov	r3, r0
	mutex->owner = NULL;
    9434:	2000      	movs	r0, #0
	mutex->lock_count = 0U;
    9436:	e9c3 0002 	strd	r0, r0, [r3, #8]
    943a:	e9c3 3300 	strd	r3, r3, [r3]
}
    943e:	4770      	bx	lr

00009440 <z_handle_obj_poll_events>:
{
    9440:	4603      	mov	r3, r0
	return list->head == list;
    9442:	6800      	ldr	r0, [r0, #0]
	if (!sys_dlist_is_empty(list)) {
    9444:	4283      	cmp	r3, r0
    9446:	d008      	beq.n	945a <z_handle_obj_poll_events+0x1a>
	sys_dnode_t *const next = node->next;
    9448:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
    944c:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    944e:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    9450:	2300      	movs	r3, #0
	node->prev = NULL;
    9452:	e9c0 3300 	strd	r3, r3, [r0]
		(void) signal_poll_event(poll_event, state);
    9456:	f7fc bdf3 	b.w	6040 <signal_poll_event>
}
    945a:	4770      	bx	lr

0000945c <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    945c:	4603      	mov	r3, r0
    945e:	b920      	cbnz	r0, 946a <z_reschedule_irqlock+0xe>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    9460:	f3ef 8205 	mrs	r2, IPSR
	if (resched(key)) {
    9464:	b90a      	cbnz	r2, 946a <z_reschedule_irqlock+0xe>
    9466:	f7f9 b993 	b.w	2790 <arch_swap>
    946a:	f383 8811 	msr	BASEPRI, r3
    946e:	f3bf 8f6f 	isb	sy
}
    9472:	4770      	bx	lr

00009474 <z_reschedule_unlocked>:
	__asm__ volatile(
    9474:	f04f 0320 	mov.w	r3, #32
    9478:	f3ef 8011 	mrs	r0, BASEPRI
    947c:	f383 8812 	msr	BASEPRI_MAX, r3
    9480:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    9484:	f7ff bfea 	b.w	945c <z_reschedule_irqlock>

00009488 <z_priq_dumb_best>:
{
    9488:	4603      	mov	r3, r0
	return list->head == list;
    948a:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    948c:	4283      	cmp	r3, r0
    948e:	d003      	beq.n	9498 <z_priq_dumb_best+0x10>
	if (n != NULL) {
    9490:	2800      	cmp	r0, #0
    9492:	bf38      	it	cc
    9494:	2000      	movcc	r0, #0
    9496:	4770      	bx	lr
	struct k_thread *thread = NULL;
    9498:	2000      	movs	r0, #0
}
    949a:	4770      	bx	lr

0000949c <z_impl_k_sem_init>:
	CHECKIF(limit == 0U || limit > K_SEM_MAX_LIMIT || initial_count > limit) {
    949c:	b15a      	cbz	r2, 94b6 <z_impl_k_sem_init+0x1a>
    949e:	428a      	cmp	r2, r1
    94a0:	d309      	bcc.n	94b6 <z_impl_k_sem_init+0x1a>
	sys_dlist_init(&sem->poll_events);
    94a2:	f100 0310 	add.w	r3, r0, #16
	sem->limit = limit;
    94a6:	e9c0 1202 	strd	r1, r2, [r0, #8]
	list->tail = (sys_dnode_t *)list;
    94aa:	e9c0 0000 	strd	r0, r0, [r0]
    94ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
	return 0;
    94b2:	2000      	movs	r0, #0
    94b4:	4770      	bx	lr
		return -EINVAL;
    94b6:	f06f 0015 	mvn.w	r0, #21
}
    94ba:	4770      	bx	lr

000094bc <k_is_in_isr>:
    94bc:	f3ef 8005 	mrs	r0, IPSR
}
    94c0:	3800      	subs	r0, #0
    94c2:	bf18      	it	ne
    94c4:	2001      	movne	r0, #1
    94c6:	4770      	bx	lr

000094c8 <z_impl_k_thread_name_set>:
}
    94c8:	f06f 0057 	mvn.w	r0, #87	; 0x57
    94cc:	4770      	bx	lr

000094ce <z_impl_k_thread_start>:
	z_sched_start(thread);
    94ce:	f7fd ba35 	b.w	693c <z_sched_start>

000094d2 <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    94d2:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    94d4:	f7fe fdda 	bl	808c <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    94d8:	bd08      	pop	{r3, pc}

000094da <z_impl_k_uptime_ticks>:

int64_t z_impl_k_uptime_ticks(void)
{
	return sys_clock_tick_get();
    94da:	f7fe bdd7 	b.w	808c <sys_clock_tick_get>

000094de <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    94de:	b108      	cbz	r0, 94e4 <z_impl_k_busy_wait+0x6>
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    94e0:	f7f9 bd1a 	b.w	2f18 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    94e4:	4770      	bx	lr

000094e6 <z_impl_k_timer_stop>:
}
#include <syscalls/k_timer_start_mrsh.c>
#endif

void z_impl_k_timer_stop(struct k_timer *timer)
{
    94e6:	b510      	push	{r4, lr}
    94e8:	4604      	mov	r4, r0
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, stop, timer);

	int inactive = z_abort_timeout(&timer->timeout) != 0;
    94ea:	f7fe fc1d 	bl	7d28 <z_abort_timeout>

	if (inactive) {
    94ee:	b9b0      	cbnz	r0, 951e <z_impl_k_timer_stop+0x38>
		return;
	}

	if (timer->stop_fn != NULL) {
    94f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
    94f2:	b10b      	cbz	r3, 94f8 <z_impl_k_timer_stop+0x12>
		timer->stop_fn(timer);
    94f4:	4620      	mov	r0, r4
    94f6:	4798      	blx	r3
	}

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		struct k_thread *pending_thread = z_unpend1_no_timeout(&timer->wait_q);
    94f8:	f104 0018 	add.w	r0, r4, #24
    94fc:	f7fd fd3a 	bl	6f74 <z_unpend1_no_timeout>

		if (pending_thread != NULL) {
    9500:	b168      	cbz	r0, 951e <z_impl_k_timer_stop+0x38>
			z_ready_thread(pending_thread);
    9502:	f7fd f9d3 	bl	68ac <z_ready_thread>
    9506:	f04f 0320 	mov.w	r3, #32
    950a:	f3ef 8011 	mrs	r0, BASEPRI
    950e:	f383 8812 	msr	BASEPRI_MAX, r3
    9512:	f3bf 8f6f 	isb	sy
			z_reschedule_unlocked();
		}
	}
}
    9516:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    951a:	f7ff bf9f 	b.w	945c <z_reschedule_irqlock>
    951e:	bd10      	pop	{r4, pc}

00009520 <notify_queue_locked>:
	if (queue != NULL) {
    9520:	b120      	cbz	r0, 952c <notify_queue_locked+0xc>
		rv = z_sched_wake(&queue->notifyq, 0, NULL);
    9522:	2200      	movs	r2, #0
    9524:	4611      	mov	r1, r2
    9526:	3088      	adds	r0, #136	; 0x88
    9528:	f7fe b820 	b.w	756c <z_sched_wake>
}
    952c:	4770      	bx	lr

0000952e <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    952e:	4770      	bx	lr

00009530 <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
    9530:	f7fc b85e 	b.w	55f0 <SystemInit>
