{"Source Block": ["serv/rtl/serv_ctrl.v@71:81@HdlIdDef", "      .o_v ());\n\n   wire       pc_plus_offset_aligned = pc_plus_offset & en_r;\n\n\n   reg        en_r  = 1'b1;\n   reg        en_2r = 1'b0;\n   reg        en_3r = 1'b0;\n\n   always @(posedge clk) begin\n      en_r <= i_en;\n"], "Clone Blocks": [["serv/rtl/serv_ctrl.v@72:82", "\n   wire       pc_plus_offset_aligned = pc_plus_offset & en_r;\n\n\n   reg        en_r  = 1'b1;\n   reg        en_2r = 1'b0;\n   reg        en_3r = 1'b0;\n\n   always @(posedge clk) begin\n      en_r <= i_en;\n      en_2r <= en_r;\n"], ["serv/rtl/serv_ctrl.v@73:83", "   wire       pc_plus_offset_aligned = pc_plus_offset & en_r;\n\n\n   reg        en_r  = 1'b1;\n   reg        en_2r = 1'b0;\n   reg        en_3r = 1'b0;\n\n   always @(posedge clk) begin\n      en_r <= i_en;\n      en_2r <= en_r;\n      en_3r <= en_2r;\n"], ["serv/rtl/serv_ctrl.v@68:78", "      .b   (i_offset),\n      .clr (!i_en),\n      .q   (pc_plus_offset),\n      .o_v ());\n\n   wire       pc_plus_offset_aligned = pc_plus_offset & en_r;\n\n\n   reg        en_r  = 1'b1;\n   reg        en_2r = 1'b0;\n   reg        en_3r = 1'b0;\n"]], "Diff Content": {"Delete": [[76, "   reg        en_r  = 1'b1;\n"]], "Add": [[76, "   reg        en_r  = 1'b0;\n"]]}}