<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <header>
    <!-- ISE source project file created by Project Navigator.             -->
    <!--                                                                   -->
    <!-- This file contains project source information including a list of -->
    <!-- project source files, project and process properties.  This file, -->
    <!-- along with the project source files, is sufficient to open and    -->
    <!-- implement in ISE Project Navigator.                               -->
    <!--                                                                   -->
    <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->
  </header>

  <version xil_pn:ise_version="14.5" xil_pn:schema_version="2"/>

  <files>
    <file xil_pn:name="../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram/cicbram.xco" xil_pn:type="FILE_COREGEN">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="1"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="129"/>
    </file>
    <file xil_pn:name="../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv/clkDiv.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="4"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="222"/>
    </file>
    <file xil_pn:name="../../dtc_fe_gbt/dtc_3.0/src/cores/clkDiv/clkDiv.xco" xil_pn:type="FILE_COREGEN">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="5"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff/dtc_buff.xco" xil_pn:type="FILE_COREGEN">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="6"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="128"/>
    </file>
    <file xil_pn:name="../../dtc_fe_gbt/dtc_3.0/src/dtc-fe/dtc_fe.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="9"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="168"/>
    </file>
    <file xil_pn:name="../../dtc_fe_gbt/dtc_3.0/src/eports/eports_trig.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="10"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="127"/>
    </file>
    <file xil_pn:name="../../dtc_fe_gbt/dtc_3.0/src/packet-checker/packet_checker.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="11"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="221"/>
    </file>
    <file xil_pn:name="../../dtc_fe_gbt/tracker1.3.glibv3.8cbc2/vhdl/prj_iphc_strasbourg/glib_v3_be/dtc_fe_top.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="12"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="220"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/core_sources/gbt_bank.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="13"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="164"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/core_sources/gbt_bank_package.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="14"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="3"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/core_sources/gbt_rx/gbt_rx.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="15"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="121"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="16"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="76"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_chnsrch.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="17"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="21"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_deintlver.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="18"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="49"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_elpeval.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="19"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="6"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_errlcpoly.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="20"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="20"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_lmbddet.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="21"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="19"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_rs2errcor.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="22"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="18"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_rsdec.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="23"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="48"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/core_sources/gbt_rx/gbt_rx_decoder_gbtframe_syndrom.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="24"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="17"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/core_sources/gbt_rx/gbt_rx_descrambler.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="25"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="75"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/core_sources/gbt_rx/gbt_rx_descrambler_16bit.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="26"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="47"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/core_sources/gbt_rx/gbt_rx_descrambler_21bit.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="27"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="46"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="28"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="74"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_bscounter.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="29"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="45"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_pattsearch.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="30"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="44"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_rightshift.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="31"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="43"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/core_sources/gbt_rx/gbt_rx_framealigner_wraddr.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="32"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="42"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="33"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="73"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox_latopt.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="34"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="41"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox_std.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="35"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="40"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/core_sources/gbt_rx/gbt_rx_gearbox_std_rdctrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="36"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="16"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/core_sources/gbt_rx/gbt_rx_status.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="37"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="72"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/core_sources/gbt_tx/gbt_tx.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="38"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="120"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="39"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="71"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_intlver.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="40"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="39"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_polydiv.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="41"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="15"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/core_sources/gbt_tx/gbt_tx_encoder_gbtframe_rsencode.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="42"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="38"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="43"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="70"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_latopt.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="44"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="37"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_phasemon.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="45"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="69"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_std.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="46"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="36"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/core_sources/gbt_tx/gbt_tx_gearbox_std_rdwrctrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="47"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="14"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/core_sources/gbt_tx/gbt_tx_scrambler.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="48"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="68"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/core_sources/gbt_tx/gbt_tx_scrambler_16bit.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="49"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="35"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/core_sources/gbt_tx/gbt_tx_scrambler_21bit.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="50"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="34"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/core_sources/mgt/mgt_latopt_bitslipctrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="51"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="33"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/core_sources/mgt/multi_gigabit_transceivers.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="52"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="119"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/gbt_rx/rx_dpram/xlx_v6_rx_dpram.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="53"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="5"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/gbt_rx/rx_dpram/xlx_v6_rx_dpram.xco" xil_pn:type="FILE_COREGEN">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="54"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/gbt_rx/xlx_v6_gbt_rx_gearbox_std_dpram.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="55"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="13"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/gbt_tx/tx_dpram/xlx_v6_tx_dpram.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="56"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="4"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/gbt_tx/tx_dpram/xlx_v6_tx_dpram.xco" xil_pn:type="FILE_COREGEN">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="57"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/gbt_tx/xlx_v6_gbt_tx_gearbox_std_dpram.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="58"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="12"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/mgt/xlx_v6_gtx_latopt.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="59"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="32"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/mgt/xlx_v6_gtx_latopt_rx_sync.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="60"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="31"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/mgt/xlx_v6_gtx_latopt_tx_sync.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="61"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="30"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/mgt/xlx_v6_gtx_std.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="62"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="29"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/mgt/xlx_v6_gtx_std_double_reset.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="63"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="11"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/mgt/xlx_v6_mgt_latopt.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="64"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="67"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/mgt/xlx_v6_mgt_std.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="65"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="66"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/xlx_v6_gbt_bank_package.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="66"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="1"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/gbt_bank/xilinx_v6/xlx_v6_gbt_banks_user_setup.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="67"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="2"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/gbt_fpga/tags/gbt_fpga_0_1_0_beta/gbt_link/vendor_agnostic/gbt_link_package.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="68"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="213"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/gbt_fpga/tags/gbt_fpga_0_1_0_beta/gbt_link/vendor_specific/xilinx/xlx_6_series/virtex_6/xlx_v6_gbt_link_package.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="69"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="163"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/gbt_fpga/tags/gbt_fpga_0_1_0_beta/ref_designs/vendor_specific/xilinx/xlx_6_series/glib/glib_gbt_link_user_setup.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="70"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="162"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/ipbus/ipbus_2_0_v1/firmware/ethernet/hdl/emac_hostbus_decl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="71"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="161"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/ipbus/ipbus_2_0_v1/firmware/ipbus_core/hdl/ipbus_ctrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="72"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="212"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/ipbus/ipbus_2_0_v1/firmware/ipbus_core/hdl/ipbus_package.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="73"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="65"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/ipbus/ipbus_2_0_v1/firmware/ipbus_core/hdl/ipbus_trans_decl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="74"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="64"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/ipbus/ipbus_2_0_v1/firmware/ipbus_core/hdl/stretcher.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="75"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="160"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/ipbus/ipbus_2_0_v1/firmware/ipbus_core/hdl/trans_arb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="76"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="158"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/ipbus/ipbus_2_0_v1/firmware/ipbus_core/hdl/transactor.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="77"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="159"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/ipbus/ipbus_2_0_v1/firmware/ipbus_core/hdl/transactor_cfg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="78"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="118"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/ipbus/ipbus_2_0_v1/firmware/ipbus_core/hdl/transactor_if.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="79"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="117"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/ipbus/ipbus_2_0_v1/firmware/ipbus_core/hdl/transactor_sm.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="80"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="116"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/ipbus/ipbus_2_0_v1/firmware/ipbus_core/hdl/udp_buffer_selector.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="81"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="115"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/ipbus/ipbus_2_0_v1/firmware/ipbus_core/hdl/udp_build_arp.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="82"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="114"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/ipbus/ipbus_2_0_v1/firmware/ipbus_core/hdl/udp_build_payload.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="83"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="113"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/ipbus/ipbus_2_0_v1/firmware/ipbus_core/hdl/udp_build_ping.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="84"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="112"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/ipbus/ipbus_2_0_v1/firmware/ipbus_core/hdl/udp_build_resend.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="85"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="111"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/ipbus/ipbus_2_0_v1/firmware/ipbus_core/hdl/udp_build_status.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="86"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="110"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/ipbus/ipbus_2_0_v1/firmware/ipbus_core/hdl/udp_byte_sum.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="87"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="109"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/ipbus/ipbus_2_0_v1/firmware/ipbus_core/hdl/udp_clock_crossing_if.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="88"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="108"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/ipbus/ipbus_2_0_v1/firmware/ipbus_core/hdl/udp_do_rx_reset.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="89"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="107"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/ipbus/ipbus_2_0_v1/firmware/ipbus_core/hdl/udp_dualportram.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="90"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="106"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/ipbus/ipbus_2_0_v1/firmware/ipbus_core/hdl/udp_dualportram_rx.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="91"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="105"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/ipbus/ipbus_2_0_v1/firmware/ipbus_core/hdl/udp_dualportram_tx.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="92"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="104"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/ipbus/ipbus_2_0_v1/firmware/ipbus_core/hdl/udp_if_flat.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="93"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="157"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/ipbus/ipbus_2_0_v1/firmware/ipbus_core/hdl/udp_ipaddr_block.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="94"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="103"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/ipbus/ipbus_2_0_v1/firmware/ipbus_core/hdl/udp_packet_parser.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="95"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="102"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/ipbus/ipbus_2_0_v1/firmware/ipbus_core/hdl/udp_rarp_block.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="96"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="101"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/ipbus/ipbus_2_0_v1/firmware/ipbus_core/hdl/udp_rxram_mux.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="97"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="100"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/ipbus/ipbus_2_0_v1/firmware/ipbus_core/hdl/udp_rxram_shim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="98"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="99"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/ipbus/ipbus_2_0_v1/firmware/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="99"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="98"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/ipbus/ipbus_2_0_v1/firmware/ipbus_core/hdl/udp_status_buffer.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="100"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="97"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/ipbus/ipbus_2_0_v1/firmware/ipbus_core/hdl/udp_tx_mux.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="101"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="95"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/ipbus/ipbus_2_0_v1/firmware/ipbus_core/hdl/udp_txtransactor_if_simple.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="102"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="96"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/cdce_phase_mon_v2.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="103"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="156"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/cdce_phase_mon_v2_wrapper.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="104"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="211"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/dpram/ttclk_distributed_dpram.xco" xil_pn:type="FILE_COREGEN">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="105"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="94"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_phase_mon_v2/pll/ttclk_mmcm.xco" xil_pn:type="FILE_COREGEN">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="106"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="155"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/cdce/cdce_synchronizer.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="107"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="210"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/eth_v6_basex_glib.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="108"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="209"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/eth_v6_sgmii_glib.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="109"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="208"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex/v6_emac_v2_3_basex.xco" xil_pn:type="FILE_COREGEN">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="110"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="93"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/basex/v6_emac_v2_3_basex/v6_emac_v2_3_basex_block.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="111"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="154"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/common/reset_sync.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="112"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="92"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/common/sync_block.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="113"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="63"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/physical/double_reset.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="114"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="28"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/physical/v6_gtxwizard.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="115"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="62"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/physical/v6_gtxwizard_gtx.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="116"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="27"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/physical/v6_gtxwizard_top.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="117"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="91"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii/v6_emac_v2_3_sgmii.xco" xil_pn:type="FILE_COREGEN">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="118"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="90"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ethernet/ipcore_dir/sgmii/v6_emac_v2_3_sgmii/v6_emac_v2_3_sgmii_block.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="119"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="153"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/fmc/fmc_io_buffers.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="120"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/fmc/fmc_io_pair.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="121"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/fmc/fmc_package.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="122"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="152"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/heartbeat/sys_heartbeat.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="123"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="207"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/i2c/i2c_bitwise.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="124"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="151"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/i2c/i2c_ctrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="125"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="150"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/i2c/i2c_eeprom_read.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="126"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="206"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/i2c/i2c_master_core.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="127"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="205"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/i2c/i2c_slave_core.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="128"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="204"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/i2c/i2c_slave_core_ro.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="129"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="203"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/icap/icap_interface.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="130"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="149"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/icap/icap_interface_fsm.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="131"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="148"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/icap/icap_interface_ioControl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="132"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="147"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/icap/icap_interface_wrapper.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="133"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="202"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/icap/icap_package.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="134"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="89"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ipbus/ipbus_glib/ip_mac_select.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="135"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="198"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ipbus/ipbus_glib/ipbus_addr_decode.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="136"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="146"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ipbus/ipbus_glib/ipbus_master_arb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="137"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="201"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ipbus/ipbus_glib/ipbus_sys_fabric.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="138"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="200"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/ipbus/ipbus_glib/ipbus_user_fabric.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="139"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="199"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/mem/flash/flash_interface.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="140"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="145"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/mem/flash/flash_interface_wrapper.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="141"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="197"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/mem/mem_buf/sram_flash_buffers.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="142"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="196"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/mem/sram/glib_sram_interface.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="143"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="144"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/mem/sram/glib_sram_interface_bist.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="144"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="143"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/mem/sram/glib_sram_interface_ioControl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="145"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="142"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/mem/sram/glib_sram_interface_wrapper.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="146"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="195"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/mem/system_flash_sram_package.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="147"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="61"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/pcie_or_eth_to_ipbus_arb/pcie_or_eth_to_ipbus_arb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="148"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="194"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2/ezdma2_core_8dma_250mhz.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="149"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="88"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2/ezdma2_wrapper.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="150"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="141"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2/pcie_ezdma_xilinx_full.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="151"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="59"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ezdma2_ctrl_dpram/ezdma2_ctrl_dpram.xco" xil_pn:type="FILE_COREGEN">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="152"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="58"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/ipbus_ctrl_dpram/ipbus_ctrl_dpram.xco" xil_pn:type="FILE_COREGEN">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="153"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="57"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_rd_fifo/slv_rd_fifo.xco" xil_pn:type="FILE_COREGEN">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="154"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="56"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/cores/slv_wr_fifo/slv_wr_fifo.xco" xil_pn:type="FILE_COREGEN">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="155"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="55"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/ezdma2_ipbus_int.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="156"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="140"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/ezdma2_ipbus_int_addr_enc.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="157"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="54"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/ezdma2_ipbus_int_cdc.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="158"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="87"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/ezdma2_ipbus_int_ezdma2.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="159"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="86"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_ipbus_int/ezdma2_ipbus_int_ipbus.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="160"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="85"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/ezdma2_mux/ezdma2_mux.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="161"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="139"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/pcie_core/gtx_drp_chanalign_fix_3752_v6.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="162"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="10"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/pcie_core/gtx_rx_valid_filter_v6.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="163"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="9"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/pcie_core/gtx_tx_sync_rate_v6.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="164"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="8"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/pcie_core/gtx_wrapper_v6.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="165"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="26"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/pcie_core/pcie_2_0_v6.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="166"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="84"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/pcie_core/pcie_bram_top_v6.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="167"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="53"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/pcie_core/pcie_bram_v6.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="168"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="7"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/pcie_core/pcie_brams_v6.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="169"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="25"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/pcie_core/pcie_clocking_v6.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="170"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="83"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/pcie_core/pcie_gtx_v6.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="171"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="52"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/pcie_core/pcie_hip_x4_gen2_125ref.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="172"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="138"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/pcie_core/pcie_pipe_lane_v6.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="173"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="24"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/pcie_core/pcie_pipe_misc_v6.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="174"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="23"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/pcie_core/pcie_pipe_v6.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="175"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="51"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/pcie_core/pcie_reset_delay_v6.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="176"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="82"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/pcie_core/pcie_upconfig_fix_3451_v6.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="177"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="50"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/sys_pcie/pcie_glib_wrapper.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="178"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="193"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pcie/system_pcie_package.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="179"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="60"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/pll/glib_pll.xco" xil_pn:type="FILE_COREGEN">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="180"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="192"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/prbs/prbs.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="181"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="81"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/regs/system_regs.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="182"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="191"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/reset/clock_div_alt.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="183"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="80"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/reset/rst_ctrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="184"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="190"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/spi/spi_master.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="185"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="189"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system.ucf" xil_pn:type="FILE_UCF">
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_clk.ucf" xil_pn:type="FILE_UCF">
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_package.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="188"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="79"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/sys/system_version_package.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="189"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="137"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/wb/ipbus_to_wb_bridge.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="190"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="188"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/system/wb/wb_package.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="191"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="136"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/BE_FE_SyncTest.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="192"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/cbc_frame_detect.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="193"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="187"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/cbc_frame_transmission.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="194"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/cbc_i2c_updating_ctrl_v3.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="195"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="186"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/cbc_i2c_updating_ctrl_v4.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="196"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/gbt_data_interface_be.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="197"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/i2c/modif/i2c_ctrl_lvds.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="198"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="135"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/i2c/modif/i2c_data_lvds.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="199"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="134"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/i2c/modif/i2c_master_no_iobuf_lvds.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="200"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="185"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512/ipcore_fifo_StubData.xco" xil_pn:type="FILE_COREGEN">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="201"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="182"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512/ipcore_fifo_cbcCounter.xco" xil_pn:type="FILE_COREGEN">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="208"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="184"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512/ipcore_fifo_cbcv2.xco" xil_pn:type="FILE_COREGEN">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="215"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="183"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512/ipcore_fifo_tdcCounter.xco" xil_pn:type="FILE_COREGEN">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="222"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="181"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512/ipcore_fifo_time_triggerCounter.xco" xil_pn:type="FILE_COREGEN">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="229"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="180"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input/mmcm1.xco" xil_pn:type="FILE_COREGEN">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="236"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="179"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128/ipcore_L1A_varDelay.xco" xil_pn:type="FILE_COREGEN">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="242"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="178"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128/ipcore_stubdata_varDelay.xco" xil_pn:type="FILE_COREGEN">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="249"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="177"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48/ipcore_tdc_counter.xco" xil_pn:type="FILE_COREGEN">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="256"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="176"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ttc3/cdr2ttc.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="265"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="175"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ttc3/mmcm_160M_in_dephasing.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="266"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="133"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/user_addr_decode.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="267"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="132"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/user_be_wb_regs.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="268"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="174"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/user_fmc1_io_conf_package.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="269"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="173"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/user_fmc2_io_conf_package.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="270"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="172"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/user_package.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="271"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="78"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/user_sys_pcie_constants_package.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="272"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="22"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/user_version_package.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="273"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="131"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/wb_ttc_fmc_regs.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="274"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="171"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/icon_OneCtrl.xco" xil_pn:type="FILE_COREGEN">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="275"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b/ila_TenTrig1b.xco" xil_pn:type="FILE_COREGEN">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="279"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TwoTrig84b_TwoTrig87b.xco" xil_pn:type="FILE_COREGEN">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="285"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/clk_domain_bridge/clk_domain_bridge.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="291"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="170"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/dist_mem/dist_mem_gen_v5_1.xco" xil_pn:type="FILE_COREGEN">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="292"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="130"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/pkg/pkg_generic.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="293"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="169"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_fabric_clk.ucf" xil_pn:type="FILE_UCF">
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_refclk.ucf" xil_pn:type="FILE_UCF">
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/ucf/user_mgt_sfp.ucf" xil_pn:type="FILE_UCF">
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/example_designs/core_sources/gbt_bank_reset.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="297"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="167"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/example_designs/core_sources/rxframeclk_phalgnr/gbt_rx_frameclk_phalgnr.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="298"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="166"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/example_designs/core_sources/rxframeclk_phalgnr/phaligner_phase_comparator.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="299"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="126"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/example_designs/core_sources/rxframeclk_phalgnr/phaligner_phase_computing.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="300"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="125"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_icon/xlx_v6_chipscope_icon.xco" xil_pn:type="FILE_COREGEN">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="301"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="219"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_ila/xlx_v6_chipscope_ila.xco" xil_pn:type="FILE_COREGEN">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="307"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="218"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_vio/xlx_v6_chipscope_vio.xco" xil_pn:type="FILE_COREGEN">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="313"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="217"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst/xlx_v6_gbt_rx_frameclk_phalgnr_mmcm.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="319"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="77"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst/xlx_v6_gbt_rx_frameclk_phalgnr_mmcm.xco" xil_pn:type="FILE_COREGEN">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="320"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/gbt_rx_frameclk_phalgnr/phaligner_mmcm_controller.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="325"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="124"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/gbt_rx_frameclk_phalgnr/xlx_v6_phalgnr_std_mmcm.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="326"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="123"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/tx_frameclk_phaligner/tx_frameclk_phalgnr.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="327"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="216"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/tx_frameclk_phaligner/tx_std_pll.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="328"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="165"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/tx_mmcm/xlx_v6_tx_mmcm.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="329"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="122"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/xlx_v6_reset.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="330"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/glib_system_core_emu.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="331"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="224"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/glib_user_logic_emu.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="332"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="223"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_firmware_emulation/ucf/glib_firmware_emulation_io.ucf" xil_pn:type="FILE_UCF">
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_gbt_example_design.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="334"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="225"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ucf/glib_gbt_exmpldsgn_floorplanning.ucf" xil_pn:type="FILE_UCF">
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/ipcore_dir/Rxbram.xco" xil_pn:type="FILE_COREGEN">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="336"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="215"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/ipcore_dir/Txbram.xco" xil_pn:type="FILE_COREGEN">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="343"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="214"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/ipcore_dir/dtcfetop_chipscope_ila.xco" xil_pn:type="FILE_COREGEN">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="350"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="ipcore_dir/ila_sram.xco" xil_pn:type="FILE_COREGEN">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="451"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="ipcore_dir/icon_sram.xco" xil_pn:type="FILE_COREGEN">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="457"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="../../dtc_fe_gbt/dtc_3.0/src/cores/cicbram/cicbram.xise" xil_pn:type="FILE_COREGENISE">
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="../../dtc_fe_gbt/dtc_3.0/src/cores/dtc_buff/dtc_buff.xise" xil_pn:type="FILE_COREGENISE">
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_StubData/8x512/ipcore_fifo_StubData.xise" xil_pn:type="FILE_COREGENISE">
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcCounter/24x512/ipcore_fifo_cbcCounter.xise" xil_pn:type="FILE_COREGENISE">
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_cbcv2/264x512/ipcore_fifo_cbcv2.xise" xil_pn:type="FILE_COREGENISE">
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_tdcCounter/6x512/ipcore_fifo_tdcCounter.xise" xil_pn:type="FILE_COREGENISE">
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/ipcore_fifo/fifo_time_triggerCounter/96x512/ipcore_fifo_time_triggerCounter.xise" xil_pn:type="FILE_COREGENISE">
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/mmcm/320M_input/mmcm1.xise" xil_pn:type="FILE_COREGENISE">
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/L1A_varDelay/1x128/ipcore_L1A_varDelay.xise" xil_pn:type="FILE_COREGENISE">
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/stubdata/StubData_varDelay/8x128/ipcore_stubdata_varDelay.xise" xil_pn:type="FILE_COREGENISE">
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/be/ipcore_dir/tdc_counter/6bit/dsp48/ipcore_tdc_counter.xise" xil_pn:type="FILE_COREGENISE">
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/icon_OneCtrl.xise" xil_pn:type="FILE_COREGENISE">
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TenTrig1b/ila_TenTrig1b.xise" xil_pn:type="FILE_COREGENISE">
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/tracker1.3.glibv3.8cbc2_orig/vhdl/src/user/iphc_strasbourg/common/chipscope/ila_TwoTrig84b_TwoTrig87b.xise" xil_pn:type="FILE_COREGENISE">
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_icon/xlx_v6_chipscope_icon.xise" xil_pn:type="FILE_COREGENISE">
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_ila/xlx_v6_chipscope_ila.xise" xil_pn:type="FILE_COREGENISE">
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/chipscope_vio/xlx_v6_chipscope_vio.xise" xil_pn:type="FILE_COREGENISE">
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/core_sources/gbt_rx_frameclk_phalgnr/mmcm_inst/xlx_v6_gbt_rx_frameclk_phalgnr_mmcm.xise" xil_pn:type="FILE_COREGENISE">
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/ipcore_dir/Rxbram.xise" xil_pn:type="FILE_COREGENISE">
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/ipcore_dir/Txbram.xise" xil_pn:type="FILE_COREGENISE">
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/ise_project/ipcore_dir/dtcfetop_chipscope_ila.xise" xil_pn:type="FILE_COREGENISE">
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="ipcore_dir/ila_sram.xise" xil_pn:type="FILE_COREGENISE">
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="ipcore_dir/icon_sram.xise" xil_pn:type="FILE_COREGENISE">
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
  </files>

  <properties>
    <property xil_pn:name="AES Initial Vector virtex6" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="AES Key (Hex String) virtex6" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Add I/O Buffers" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Allow Logic Optimization Across Hierarchy" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Allow SelectMAP Pins to Persist" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Allow Unexpanded Blocks" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Allow Unmatched LOC Constraints" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Allow Unmatched Timing Group Constraints" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Analysis Effort Level" xil_pn:value="Standard" xil_pn:valueState="default"/>
    <property xil_pn:name="Asynchronous To Synchronous" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Auto Implementation Compile Order" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Auto Implementation Top" xil_pn:value="false" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Automatic BRAM Packing" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Automatically Insert glbl Module in the Netlist" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Automatically Run Generate Target PROM/ACE File" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="BPI Reads Per Page" xil_pn:value="1" xil_pn:valueState="default"/>
    <property xil_pn:name="BRAM Utilization Ratio" xil_pn:value="100" xil_pn:valueState="default"/>
    <property xil_pn:name="Bring Out Global Set/Reset Net as a Port" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Bring Out Global Tristate Net as a Port" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Bus Delimiter" xil_pn:value="&lt;>" xil_pn:valueState="default"/>
    <property xil_pn:name="Case" xil_pn:value="Maintain" xil_pn:valueState="default"/>
    <property xil_pn:name="Case Implementation Style" xil_pn:value="None" xil_pn:valueState="default"/>
    <property xil_pn:name="Change Device Speed To" xil_pn:value="-1" xil_pn:valueState="default"/>
    <property xil_pn:name="Change Device Speed To Post Trace" xil_pn:value="-1" xil_pn:valueState="default"/>
    <property xil_pn:name="Combinatorial Logic Optimization" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Compile EDK Simulation Library" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Compile SIMPRIM (Timing) Simulation Library" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Compile UNISIM (Functional) Simulation Library" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Compile XilinxCoreLib (CORE Generator) Simulation Library" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Compile for HDL Debugging" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Configuration Clk (Configuration Pins)" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
    <property xil_pn:name="Configuration Pin Busy" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
    <property xil_pn:name="Configuration Pin CS" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
    <property xil_pn:name="Configuration Pin DIn" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
    <property xil_pn:name="Configuration Pin Done" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
    <property xil_pn:name="Configuration Pin HSWAPEN" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
    <property xil_pn:name="Configuration Pin Init" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
    <property xil_pn:name="Configuration Pin M0" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
    <property xil_pn:name="Configuration Pin M1" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
    <property xil_pn:name="Configuration Pin M2" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
    <property xil_pn:name="Configuration Pin Program" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
    <property xil_pn:name="Configuration Pin RdWr" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
    <property xil_pn:name="Configuration Rate virtex5" xil_pn:value="2" xil_pn:valueState="default"/>
    <property xil_pn:name="Correlate Output to Input Design" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Create ASCII Configuration File" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Create Binary Configuration File" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Create Bit File" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Create I/O Pads from Ports" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Create IEEE 1532 Configuration File" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Create Logic Allocation File" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Create Mask File" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Create ReadBack Data Files" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Cross Clock Analysis" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Cycles for First BPI Page Read" xil_pn:value="1" xil_pn:valueState="default"/>
    <property xil_pn:name="DCI Update Mode" xil_pn:value="Quiet(Off)" xil_pn:valueState="default"/>
    <property xil_pn:name="DSP Utilization Ratio" xil_pn:value="100" xil_pn:valueState="default"/>
    <property xil_pn:name="Delay Values To Be Read from SDF" xil_pn:value="Setup Time" xil_pn:valueState="default"/>
    <property xil_pn:name="Device" xil_pn:value="xc6vlx130t" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Device Family" xil_pn:value="Virtex6" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Device Speed Grade/Select ABS Minimum" xil_pn:value="-1" xil_pn:valueState="default"/>
    <property xil_pn:name="Disable Detailed Package Model Insertion" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Disable JTAG Connection" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Do Not Escape Signal and Instance Names in Netlist" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Done (Output Events)" xil_pn:value="Default (4)" xil_pn:valueState="default"/>
    <property xil_pn:name="Drive Done Pin High" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Enable BitStream Compression" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Enable Cyclic Redundancy Checking (CRC)" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Enable Debugging of Serial Mode BitStream" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Enable Internal Done Pipe" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Enable Message Filtering" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Enable Multi-Threading" xil_pn:value="Off" xil_pn:valueState="default"/>
    <property xil_pn:name="Enable Multi-Threading par virtex5" xil_pn:value="Off" xil_pn:valueState="default"/>
    <property xil_pn:name="Enable Outputs (Output Events)" xil_pn:value="Default (5)" xil_pn:valueState="default"/>
    <property xil_pn:name="Encrypt Bitstream" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Encrypt Bitstream virtex6" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Encrypt Key Select virtex6" xil_pn:value="BBRAM" xil_pn:valueState="default"/>
    <property xil_pn:name="Equivalent Register Removal" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Equivalent Register Removal XST" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Essential Bits" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Evaluation Development Board" xil_pn:value="None Specified" xil_pn:valueState="default"/>
    <property xil_pn:name="Exclude Compilation of Deprecated EDK Cores" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Exclude Compilation of EDK Sub-Libraries" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Extra Cost Tables Map virtex6" xil_pn:value="0" xil_pn:valueState="default"/>
    <property xil_pn:name="Extra Effort (Highest PAR level only)" xil_pn:value="None" xil_pn:valueState="default"/>
    <property xil_pn:name="FPGA Start-Up Clock" xil_pn:value="CCLK" xil_pn:valueState="default"/>
    <property xil_pn:name="FSM Encoding Algorithm" xil_pn:value="Auto" xil_pn:valueState="default"/>
    <property xil_pn:name="FSM Style" xil_pn:value="LUT" xil_pn:valueState="default"/>
    <property xil_pn:name="Fallback Reconfiguration" xil_pn:value="Enable" xil_pn:valueState="default"/>
    <property xil_pn:name="Filter Files From Compile Order" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Flatten Output Netlist" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Functional Model Target Language ArchWiz" xil_pn:value="VHDL" xil_pn:valueState="default"/>
    <property xil_pn:name="Functional Model Target Language Coregen" xil_pn:value="VHDL" xil_pn:valueState="default"/>
    <property xil_pn:name="Functional Model Target Language Schematic" xil_pn:value="VHDL" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate Architecture Only (No Entity Declaration)" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate Asynchronous Delay Report" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate Clock Region Report" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate Constraints Interaction Report" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate Constraints Interaction Report Post Trace" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate Datasheet Section" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate Datasheet Section Post Trace" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate Detailed MAP Report" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate Multiple Hierarchical Netlist Files" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate Post-Place &amp; Route Power Report" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate Post-Place &amp; Route Simulation Model" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate RTL Schematic" xil_pn:value="Yes" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate SAIF File for Power Optimization/Estimation Par" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate Testbench File" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate Timegroups Section" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate Timegroups Section Post Trace" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Generics, Parameters" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Global Optimization Goal" xil_pn:value="AllClockNets" xil_pn:valueState="default"/>
    <property xil_pn:name="Global Optimization map virtex5" xil_pn:value="Off" xil_pn:valueState="default"/>
    <property xil_pn:name="Global Set/Reset Port Name" xil_pn:value="GSR_PORT" xil_pn:valueState="default"/>
    <property xil_pn:name="Global Tristate Port Name" xil_pn:value="GTS_PORT" xil_pn:valueState="default"/>
    <property xil_pn:name="HMAC Key (Hex String)" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Hierarchy Separator" xil_pn:value="/" xil_pn:valueState="default"/>
    <property xil_pn:name="ISim UUT Instance Name" xil_pn:value="UUT" xil_pn:valueState="default"/>
    <property xil_pn:name="Ignore User Timing Constraints Map" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Ignore User Timing Constraints Par" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Implementation Top" xil_pn:value="Architecture|glib_top|glib_top_arch" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Implementation Top File" xil_pn:value="../../gbt-fpga-4.1.0_orig/example_designs/xilinx_v6/glib/glib_gbt_example_design.vhd" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Implementation Top Instance Path" xil_pn:value="/glib_top" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Include 'uselib Directive in Verilog File" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Include SIMPRIM Models in Verilog File" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Include UNISIM Models in Verilog File" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Include sdf_annotate task in Verilog File" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Incremental Compilation" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Insert Buffers to Prevent Pulse Swallowing" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Instantiation Template Target Language Xps" xil_pn:value="VHDL" xil_pn:valueState="default"/>
    <property xil_pn:name="JTAG Pin TCK" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
    <property xil_pn:name="JTAG Pin TDI" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
    <property xil_pn:name="JTAG Pin TDO" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
    <property xil_pn:name="JTAG Pin TMS" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
    <property xil_pn:name="JTAG to System Monitor Connection" xil_pn:value="Enable" xil_pn:valueState="default"/>
    <property xil_pn:name="Keep Hierarchy" xil_pn:value="No" xil_pn:valueState="default"/>
    <property xil_pn:name="LUT Combining Map" xil_pn:value="Off" xil_pn:valueState="default"/>
    <property xil_pn:name="LUT Combining Xst" xil_pn:value="Auto" xil_pn:valueState="default"/>
    <property xil_pn:name="Language" xil_pn:value="VHDL" xil_pn:valueState="default"/>
    <property xil_pn:name="Last Applied Goal" xil_pn:value="Balanced" xil_pn:valueState="default"/>
    <property xil_pn:name="Last Applied Strategy" xil_pn:value="Xilinx Default (unlocked)" xil_pn:valueState="default"/>
    <property xil_pn:name="Last Unlock Status" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Launch SDK after Export" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Library for Verilog Sources" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Load glbl" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Manual Implementation Compile Order" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Map Slice Logic into Unused Block RAMs" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Max Fanout" xil_pn:value="100000" xil_pn:valueState="default"/>
    <property xil_pn:name="Maximum Compression" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Maximum Number of Lines in Report" xil_pn:value="1000" xil_pn:valueState="default"/>
    <property xil_pn:name="Maximum Signal Name Length" xil_pn:value="20" xil_pn:valueState="default"/>
    <property xil_pn:name="Move First Flip-Flop Stage" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Move Last Flip-Flop Stage" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Netlist Hierarchy" xil_pn:value="As Optimized" xil_pn:valueState="default"/>
    <property xil_pn:name="Netlist Translation Type" xil_pn:value="Timestamp" xil_pn:valueState="default"/>
    <property xil_pn:name="Number of Clock Buffers" xil_pn:value="32" xil_pn:valueState="default"/>
    <property xil_pn:name="Number of Paths in Error/Verbose Report" xil_pn:value="3" xil_pn:valueState="default"/>
    <property xil_pn:name="Number of Paths in Error/Verbose Report Post Trace" xil_pn:value="3" xil_pn:valueState="default"/>
    <property xil_pn:name="Optimization Effort virtex6" xil_pn:value="Normal" xil_pn:valueState="default"/>
    <property xil_pn:name="Optimization Goal" xil_pn:value="Speed" xil_pn:valueState="default"/>
    <property xil_pn:name="Optimize Instantiated Primitives" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Other Bitgen Command Line Options" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other Compiler Options" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other Compiler Options Map" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other Compiler Options Par" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other Compiler Options Translate" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other Compxlib Command Line Options" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other Map Command Line Options" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other NETGEN Command Line Options" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other Ngdbuild Command Line Options" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other Place &amp; Route Command Line Options" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other Simulator Commands Behavioral" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other Simulator Commands Post-Map" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other Simulator Commands Post-Route" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other Simulator Commands Post-Translate" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other XPWR Command Line Options" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other XST Command Line Options" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Output Extended Identifiers" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Output File Name" xil_pn:value="glib_top" xil_pn:valueState="default"/>
    <property xil_pn:name="Overwrite Compiled Libraries" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Pack I/O Registers into IOBs" xil_pn:value="Auto" xil_pn:valueState="default"/>
    <property xil_pn:name="Pack I/O Registers/Latches into IOBs" xil_pn:value="Off" xil_pn:valueState="default"/>
    <property xil_pn:name="Package" xil_pn:value="ff1156" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Perform Advanced Analysis" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Perform Advanced Analysis Post Trace" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Perform Timing-Driven Packing and Placement" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Place &amp; Route Effort Level (Overall)" xil_pn:value="High" xil_pn:valueState="default"/>
    <property xil_pn:name="Place And Route Mode" xil_pn:value="Route Only" xil_pn:valueState="default"/>
    <property xil_pn:name="Placer Effort Level Map" xil_pn:value="High" xil_pn:valueState="default"/>
    <property xil_pn:name="Placer Extra Effort Map" xil_pn:value="None" xil_pn:valueState="default"/>
    <property xil_pn:name="Port to be used" xil_pn:value="Auto - default" xil_pn:valueState="default"/>
    <property xil_pn:name="Post Map Simulation Model Name" xil_pn:value="glib_top_map.vhd" xil_pn:valueState="default"/>
    <property xil_pn:name="Post Place &amp; Route Simulation Model Name" xil_pn:value="glib_top_timesim.vhd" xil_pn:valueState="default"/>
    <property xil_pn:name="Post Synthesis Simulation Model Name" xil_pn:value="glib_top_synthesis.vhd" xil_pn:valueState="default"/>
    <property xil_pn:name="Post Translate Simulation Model Name" xil_pn:value="glib_top_translate.vhd" xil_pn:valueState="default"/>
    <property xil_pn:name="Power Down Device if Over Safe Temperature" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Power Reduction Map virtex6" xil_pn:value="Off" xil_pn:valueState="default"/>
    <property xil_pn:name="Power Reduction Par" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Power Reduction Xst" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Preferred Language" xil_pn:value="VHDL" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Produce Verbose Report" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Project Description" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Property Specification in Project File" xil_pn:value="Store all values" xil_pn:valueState="default"/>
    <property xil_pn:name="RAM Extraction" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="RAM Style" xil_pn:value="Auto" xil_pn:valueState="default"/>
    <property xil_pn:name="ROM Extraction" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="ROM Style" xil_pn:value="Auto" xil_pn:valueState="default"/>
    <property xil_pn:name="Read Cores" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Reduce Control Sets" xil_pn:value="Auto" xil_pn:valueState="default"/>
    <property xil_pn:name="Regenerate Core" xil_pn:value="Under Current Project Setting" xil_pn:valueState="default"/>
    <property xil_pn:name="Register Balancing" xil_pn:value="No" xil_pn:valueState="default"/>
    <property xil_pn:name="Register Duplication Map" xil_pn:value="Off" xil_pn:valueState="default"/>
    <property xil_pn:name="Register Duplication Xst" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Register Ordering virtex6" xil_pn:value="4" xil_pn:valueState="default"/>
    <property xil_pn:name="Release Write Enable (Output Events)" xil_pn:value="Default (6)" xil_pn:valueState="default"/>
    <property xil_pn:name="Rename Design Instance in Testbench File to" xil_pn:value="UUT" xil_pn:valueState="default"/>
    <property xil_pn:name="Rename Top Level Architecture To" xil_pn:value="Structure" xil_pn:valueState="default"/>
    <property xil_pn:name="Rename Top Level Entity to" xil_pn:value="glib_top" xil_pn:valueState="default"/>
    <property xil_pn:name="Rename Top Level Module To" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Report Fastest Path(s) in Each Constraint" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Report Fastest Path(s) in Each Constraint Post Trace" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Report Paths by Endpoint" xil_pn:value="3" xil_pn:valueState="default"/>
    <property xil_pn:name="Report Paths by Endpoint Post Trace" xil_pn:value="3" xil_pn:valueState="default"/>
    <property xil_pn:name="Report Type" xil_pn:value="Verbose Report" xil_pn:valueState="default"/>
    <property xil_pn:name="Report Type Post Trace" xil_pn:value="Verbose Report" xil_pn:valueState="default"/>
    <property xil_pn:name="Report Unconstrained Paths" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Report Unconstrained Paths Post Trace" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Reset On Configuration Pulse Width" xil_pn:value="100" xil_pn:valueState="default"/>
    <property xil_pn:name="Resource Sharing" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Retain Hierarchy" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Run Design Rules Checker (DRC)" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Run for Specified Time" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Run for Specified Time Map" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Run for Specified Time Par" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Run for Specified Time Translate" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Safe Implementation" xil_pn:value="No" xil_pn:valueState="default"/>
    <property xil_pn:name="Security" xil_pn:value="Enable Readback and Reconfiguration" xil_pn:valueState="default"/>
    <property xil_pn:name="Selected Simulation Root Source Node Behavioral" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Selected Simulation Root Source Node Post-Map" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Selected Simulation Root Source Node Post-Route" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Selected Simulation Root Source Node Post-Translate" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Selected Simulation Source Node" xil_pn:value="UUT" xil_pn:valueState="default"/>
    <property xil_pn:name="Shift Register Extraction" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Shift Register Minimum Size virtex6" xil_pn:value="2" xil_pn:valueState="default"/>
    <property xil_pn:name="Show All Models" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Simulation Model Target" xil_pn:value="VHDL" xil_pn:valueState="default"/>
    <property xil_pn:name="Simulation Run Time ISim" xil_pn:value="1000 ns" xil_pn:valueState="default"/>
    <property xil_pn:name="Simulation Run Time Map" xil_pn:value="1000 ns" xil_pn:valueState="default"/>
    <property xil_pn:name="Simulation Run Time Par" xil_pn:value="1000 ns" xil_pn:valueState="default"/>
    <property xil_pn:name="Simulation Run Time Translate" xil_pn:value="1000 ns" xil_pn:valueState="default"/>
    <property xil_pn:name="Simulator" xil_pn:value="ISim (VHDL/Verilog)" xil_pn:valueState="default"/>
    <property xil_pn:name="Slice Utilization Ratio" xil_pn:value="100" xil_pn:valueState="default"/>
    <property xil_pn:name="Specify 'define Macro Name and Value" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Specify Top Level Instance Names Behavioral" xil_pn:value="Default" xil_pn:valueState="default"/>
    <property xil_pn:name="Specify Top Level Instance Names Post-Map" xil_pn:value="Default" xil_pn:valueState="default"/>
    <property xil_pn:name="Specify Top Level Instance Names Post-Route" xil_pn:value="Default" xil_pn:valueState="default"/>
    <property xil_pn:name="Specify Top Level Instance Names Post-Translate" xil_pn:value="Default" xil_pn:valueState="default"/>
    <property xil_pn:name="Speed Grade" xil_pn:value="-1" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Starting Address for Fallback Configuration virtex6" xil_pn:value="None" xil_pn:valueState="default"/>
    <property xil_pn:name="Starting Placer Cost Table (1-100)" xil_pn:value="1" xil_pn:valueState="default"/>
    <property xil_pn:name="Synthesis Tool" xil_pn:value="XST (VHDL/Verilog)" xil_pn:valueState="default"/>
    <property xil_pn:name="Target Simulator" xil_pn:value="Please Specify" xil_pn:valueState="default"/>
    <property xil_pn:name="Timing Mode Map" xil_pn:value="Performance Evaluation" xil_pn:valueState="default"/>
    <property xil_pn:name="Timing Mode Par" xil_pn:value="Performance Evaluation" xil_pn:valueState="default"/>
    <property xil_pn:name="Top-Level Module Name in Output Netlist" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Top-Level Source Type" xil_pn:value="HDL" xil_pn:valueState="default"/>
    <property xil_pn:name="Trim Unconnected Signals" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Tristate On Configuration Pulse Width" xil_pn:value="0" xil_pn:valueState="default"/>
    <property xil_pn:name="Unused IOB Pins" xil_pn:value="Pull Down" xil_pn:valueState="default"/>
    <property xil_pn:name="Use 64-bit PlanAhead on 64-bit Systems" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Clock Enable" xil_pn:value="Auto" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Custom Project File Behavioral" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Custom Project File Post-Map" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Custom Project File Post-Route" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Custom Project File Post-Translate" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Custom Simulation Command File Behavioral" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Custom Simulation Command File Map" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Custom Simulation Command File Par" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Custom Simulation Command File Translate" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Custom Waveform Configuration File Behav" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Custom Waveform Configuration File Map" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Custom Waveform Configuration File Par" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Custom Waveform Configuration File Translate" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Use DSP Block" xil_pn:value="Auto" xil_pn:valueState="default"/>
    <property xil_pn:name="Use LOC Constraints" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Use RLOC Constraints" xil_pn:value="Yes" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Smart Guide" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Synchronous Reset" xil_pn:value="Auto" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Synchronous Set" xil_pn:value="Auto" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Synthesis Constraints File" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="User Access Register Value" xil_pn:value="None" xil_pn:valueState="default"/>
    <property xil_pn:name="User Browsed Strategy Files" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="UserID Code (8 Digit Hexadecimal)" xil_pn:value="0xFFFFFFFF" xil_pn:valueState="default"/>
    <property xil_pn:name="VHDL Source Analysis Standard" xil_pn:value="VHDL-93" xil_pn:valueState="default"/>
    <property xil_pn:name="Value Range Check" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Verilog Macros" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Wait for DCI Match (Output Events) virtex5" xil_pn:value="Auto" xil_pn:valueState="default"/>
    <property xil_pn:name="Wait for PLL Lock (Output Events) virtex6" xil_pn:value="No Wait" xil_pn:valueState="default"/>
    <property xil_pn:name="Watchdog Timer Mode virtex5" xil_pn:value="Off" xil_pn:valueState="default"/>
    <property xil_pn:name="Watchdog Timer Value virtex5" xil_pn:value="0x000000" xil_pn:valueState="default"/>
    <property xil_pn:name="Working Directory" xil_pn:value="." xil_pn:valueState="non-default"/>
    <property xil_pn:name="Write Timing Constraints" xil_pn:value="false" xil_pn:valueState="default"/>
    <!--                                                                                  -->
    <!-- The following properties are for internal use only. These should not be modified.-->
    <!--                                                                                  -->
    <property xil_pn:name="PROP_BehavioralSimTop" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="PROP_DesignName" xil_pn:value="try1" xil_pn:valueState="non-default"/>
    <property xil_pn:name="PROP_DevFamilyPMName" xil_pn:value="virtex6" xil_pn:valueState="default"/>
    <property xil_pn:name="PROP_FPGAConfiguration" xil_pn:value="FPGAConfiguration" xil_pn:valueState="default"/>
    <property xil_pn:name="PROP_PostMapSimTop" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="PROP_PostParSimTop" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="PROP_PostSynthSimTop" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="PROP_PostXlateSimTop" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="PROP_PreSynthesis" xil_pn:value="PreSynthesis" xil_pn:valueState="default"/>
    <property xil_pn:name="PROP_intProjectCreationTimestamp" xil_pn:value="2016-08-09T12:31:36" xil_pn:valueState="non-default"/>
    <property xil_pn:name="PROP_intWbtProjectID" xil_pn:value="43275D000A574BA9AA1DE3436BD53BC2" xil_pn:valueState="non-default"/>
    <property xil_pn:name="PROP_intWorkingDirLocWRTProjDir" xil_pn:value="Same" xil_pn:valueState="non-default"/>
    <property xil_pn:name="PROP_intWorkingDirUsed" xil_pn:value="No" xil_pn:valueState="non-default"/>
  </properties>

  <bindings/>

  <libraries/>

  <autoManagedFiles>
    <!-- The following files are identified by `include statements in verilog -->
    <!-- source files and are automatically managed by Project Navigator.     -->
    <!--                                                                      -->
    <!-- Do not hand-edit this section, as it will be overwritten when the    -->
    <!-- project is analyzed based on files automatically identified as       -->
    <!-- include files.                                                       -->
  </autoManagedFiles>

</project>
