$date
  Mon Jun 24 15:06:53 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module mux2_5_tb $end
$var reg 5 ! i0[4:0] $end
$var reg 5 " i1[4:0] $end
$var reg 5 # o[4:0] $end
$var reg 1 $ sel $end
$scope module uut $end
$var reg 5 % i0[4:0] $end
$var reg 5 & i1[4:0] $end
$var reg 5 ' o[4:0] $end
$var reg 1 ( sel $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000 !
b00000 "
b00000 #
0$
b00000 %
b00000 &
b00000 '
0(
#10000000
b00001 !
b00010 "
b00001 #
b00001 %
b00010 &
b00001 '
#20000000
b00100 !
b01000 "
b00100 #
b00100 %
b01000 &
b00100 '
#30000000
b11111 !
b00000 "
b11111 #
b11111 %
b00000 &
b11111 '
#40000000
b10101 !
b01010 "
b10101 #
b10101 %
b01010 &
b10101 '
#50000000
b00000 !
b00000 "
b00000 #
1$
b00000 %
b00000 &
b00000 '
1(
#60000000
b00001 !
b00010 "
b00010 #
b00001 %
b00010 &
b00010 '
#70000000
b00100 !
b01000 "
b01000 #
b00100 %
b01000 &
b01000 '
#80000000
b11111 !
b00000 "
b00000 #
b11111 %
b00000 &
b00000 '
#90000000
b10101 !
b01010 "
b01010 #
b10101 %
b01010 &
b01010 '
#100000000
b11010 !
b01011 "
b01011 #
b11010 %
b01011 &
b01011 '
#110000000
b11010 #
0$
b11010 '
0(
#120000000
