|FPGA_LEDRAM
address[0] << <GND>
address[1] << <VCC>
address[2] << <GND>
address[3] << <VCC>
address[4] << <VCC>
address[5] << <VCC>
address[6] << <VCC>
address[7] << <GND>
address[8] << <GND>
address[9] << <GND>
address[10] << <VCC>
address[11] << <VCC>
address[12] << <VCC>
address[13] << <GND>
address[14] << <GND>
address[15] << <VCC>
address[16] << <VCC>
address[17] << <GND>
address[18] << <VCC>
data[0] => LEDs[0].DATAIN
data[1] => LEDs[1].DATAIN
data[2] => LEDs[2].DATAIN
data[3] => LEDs[3].DATAIN
data[4] => LEDs[4].DATAIN
data[5] => LEDs[5].DATAIN
data[6] => LEDs[6].DATAIN
data[7] => LEDs[7].DATAIN
CS << CS_SW.DB_MAX_OUTPUT_PORT_TYPE
WE << WE_SW.DB_MAX_OUTPUT_PORT_TYPE
OE << OE_SW.DB_MAX_OUTPUT_PORT_TYPE
CS_SW => CS.DATAIN
WE_SW => WE.DATAIN
OE_SW => OE.DATAIN
LEDs[0] << data[0].DB_MAX_OUTPUT_PORT_TYPE
LEDs[1] << data[1].DB_MAX_OUTPUT_PORT_TYPE
LEDs[2] << data[2].DB_MAX_OUTPUT_PORT_TYPE
LEDs[3] << data[3].DB_MAX_OUTPUT_PORT_TYPE
LEDs[4] << data[4].DB_MAX_OUTPUT_PORT_TYPE
LEDs[5] << data[5].DB_MAX_OUTPUT_PORT_TYPE
LEDs[6] << data[6].DB_MAX_OUTPUT_PORT_TYPE
LEDs[7] << data[7].DB_MAX_OUTPUT_PORT_TYPE


