
---------- Begin Simulation Statistics ----------
final_tick                                 3649547500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 221383                       # Simulator instruction rate (inst/s)
host_mem_usage                                 883408                       # Number of bytes of host memory used
host_op_rate                                   245293                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    45.17                       # Real time elapsed on the host
host_tick_rate                               80794495                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000005                       # Number of instructions simulated
sim_ops                                      11080069                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003650                       # Number of seconds simulated
sim_ticks                                  3649547500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.746586                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1133206                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1136085                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             30830                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1827575                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              30794                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           31334                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              540                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2329221                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  105405                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          124                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4089351                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4019185                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             30369                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2158599                       # Number of branches committed
system.cpu.commit.bw_lim_events                538856                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            4140                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          473115                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10019045                       # Number of instructions committed
system.cpu.commit.committedOps               11099109                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      6939967                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.599303                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.436546                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3392207     48.88%     48.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1513414     21.81%     70.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       580271      8.36%     79.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       348395      5.02%     84.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       199919      2.88%     86.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       101704      1.47%     88.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        95483      1.38%     89.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       169718      2.45%     92.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       538856      7.76%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6939967                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                98924                       # Number of function calls committed.
system.cpu.commit.int_insts                   9757362                       # Number of committed integer instructions.
system.cpu.commit.loads                       1803847                       # Number of loads committed
system.cpu.commit.membars                        4121                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          185      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7895311     71.13%     71.14% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           38813      0.35%     71.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            10452      0.09%     71.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           5112      0.05%     71.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              6      0.00%     71.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     71.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult            15      0.00%     71.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc           21      0.00%     71.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              9      0.00%     71.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         18270      0.16%     71.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             433      0.00%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             647      0.01%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             598      0.01%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            526      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1803847     16.25%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1324864     11.94%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11099109                       # Class of committed instruction
system.cpu.commit.refs                        3128711                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     80890                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000005                       # Number of Instructions Simulated
system.cpu.committedOps                      11080069                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.729909                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.729909                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                818634                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   468                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1127592                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               11804638                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  3743644                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2368636                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  30589                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1664                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 50454                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2329221                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1835265                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3053953                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 14876                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       10740112                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   62100                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.319111                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            3926954                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1269405                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.471430                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            7011957                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.694973                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.762839                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4513027     64.36%     64.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   351924      5.02%     69.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   335802      4.79%     74.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   286392      4.08%     78.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   255650      3.65%     81.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   216683      3.09%     84.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   191218      2.73%     87.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   141040      2.01%     89.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   720221     10.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7011957                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          287140                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                31707                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2220173                       # Number of branches executed
system.cpu.iew.exec_nop                         20142                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.571602                       # Inst execution rate
system.cpu.iew.exec_refs                      3304337                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1343910                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   48165                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1889356                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               4165                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             48043                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1357923                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11572516                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1960427                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             53230                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11471274                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    116                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   732                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  30589                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   922                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           138867                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         1648                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          165                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       105327                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        85503                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        33059                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            165                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        17054                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          14653                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  10023060                       # num instructions consuming a value
system.cpu.iew.wb_count                      11344566                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.565650                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5669542                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.554242                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11349520                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 12971589                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8124230                       # number of integer regfile writes
system.cpu.ipc                               1.370033                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.370033                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               212      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8121308     70.47%     70.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                39321      0.34%     70.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 10454      0.09%     70.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5113      0.04%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   7      0.00%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 16      0.00%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc              22      0.00%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   9      0.00%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              21620      0.19%     71.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  1      0.00%     71.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  509      0.00%     71.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  754      0.01%     71.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  682      0.01%     71.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     71.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 565      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1976372     17.15%     88.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1347543     11.69%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11524508                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      166055                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014409                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   52849     31.83%     31.83% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   2787      1.68%     33.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     33.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     33.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     33.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     33.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   16      0.01%     33.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 1      0.00%     33.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    37      0.02%     33.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    1      0.00%     33.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     33.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     33.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     33.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     33.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     27      0.02%     33.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     33.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     33.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     33.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     33.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     33.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     33.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     33.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     33.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     33.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     33.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     33.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     33.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     33.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     33.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     33.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     33.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     33.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     33.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     33.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     33.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     33.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     33.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     33.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     33.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     33.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     33.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     33.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     33.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     33.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  34940     21.04%     54.60% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 75395     45.40%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11595659                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           30050517                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11261494                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11930587                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11548209                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11524508                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                4165                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          472277                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              3937                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             25                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       296283                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7011957                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.643551                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.016517                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3058279     43.62%     43.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1209444     17.25%     60.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              760739     10.85%     71.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              672304      9.59%     81.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              544598      7.77%     89.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              317816      4.53%     93.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              242755      3.46%     97.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               95504      1.36%     98.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              110518      1.58%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7011957                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.578895                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  94692                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             180444                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        83072                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             94224                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             96001                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            68297                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1889356                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1357923                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 7885659                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  21648                       # number of misc regfile writes
system.cpu.numCycles                          7299097                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   49637                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11881572                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   1067                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  3763406                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   3231                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     6                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              17818770                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               11735760                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12647917                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2400478                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 363070                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  30589                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                391563                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   766292                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13236176                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         376284                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              22496                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     97611                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           4182                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            68240                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     17972308                       # The number of ROB reads
system.cpu.rob.rob_writes                    23216507                       # The number of ROB writes
system.cpu.timesIdled                           68705                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    64390                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   35528                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3231                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        96625                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       194530                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1044                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2172                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2172                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1044                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            15                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6447                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6447                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       205824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  205824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3231                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3231    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3231                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3750500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           17276750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3649547500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             95681                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1375                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        94994                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             256                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2209                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2209                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         95250                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          431                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           15                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           15                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       285494                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         6941                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                292435                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     12175616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       256960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               12432576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            97905                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000010                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003196                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  97904    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              97905                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          193634000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           3968498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         142875000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3649547500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                94476                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  198                       # number of demand (read+write) hits
system.l2.demand_hits::total                    94674                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               94476                       # number of overall hits
system.l2.overall_hits::.cpu.data                 198                       # number of overall hits
system.l2.overall_hits::total                   94674                       # number of overall hits
system.l2.demand_misses::.cpu.inst                774                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2442                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3216                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               774                       # number of overall misses
system.l2.overall_misses::.cpu.data              2442                       # number of overall misses
system.l2.overall_misses::total                  3216                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     60540500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    205131500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        265672000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     60540500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    205131500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       265672000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            95250                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             2640                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                97890                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           95250                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            2640                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               97890                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.008126                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.925000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.032853                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.008126                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.925000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.032853                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78217.700258                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84001.433251                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82609.452736                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78217.700258                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84001.433251                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82609.452736                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           774                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2442                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3216                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          774                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2442                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3216                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52800500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    180711500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    233512000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52800500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    180711500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    233512000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.008126                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.925000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.032853                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.008126                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.925000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.032853                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68217.700258                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74001.433251                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72609.452736                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68217.700258                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74001.433251                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72609.452736                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1375                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1375                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1375                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1375                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        94993                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            94993                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        94993                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        94993                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                37                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    37                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2172                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2172                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    181628000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     181628000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          2209                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2209                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.983250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.983250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83622.467772                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83622.467772                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2172                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2172                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    159908000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    159908000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.983250                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.983250                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73622.467772                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73622.467772                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          94476                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              94476                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          774                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              774                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     60540500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     60540500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        95250                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          95250                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.008126                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.008126                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78217.700258                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78217.700258                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          774                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          774                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52800500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52800500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.008126                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.008126                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68217.700258                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68217.700258                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           161                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               161                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          270                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             270                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     23503500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     23503500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          431                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           431                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.626450                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.626450                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data        87050                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        87050                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          270                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          270                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     20803500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     20803500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.626450                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.626450                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        77050                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        77050                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              15                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       288000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       288000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        19200                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19200                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3649547500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2192.464869                       # Cycle average of tags in use
system.l2.tags.total_refs                      194514                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3229                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     60.239703                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.762597                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       768.569851                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1417.132420                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005864                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.010812                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.016727                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3229                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          499                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2676                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.024635                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1559461                       # Number of tag accesses
system.l2.tags.data_accesses                  1559461                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3649547500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          49536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         156288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             205824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        49536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         49536                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             774                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3216                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          13573190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          42823939                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              56397129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     13573190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13573190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         13573190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         42823939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             56397129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       774.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2442.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000578500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                7323                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3216                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3216                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                99                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     41057750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   16080000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               101357750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12766.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31516.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1659                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 51.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3216                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1555                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    132.280386                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.155452                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   140.478438                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          716     46.05%     46.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          735     47.27%     93.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           35      2.25%     95.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           22      1.41%     96.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      0.64%     97.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      0.51%     98.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      0.45%     98.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      0.19%     98.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           19      1.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1555                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 205824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  205824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        56.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     56.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3646272500                       # Total gap between requests
system.mem_ctrls.avgGap                    1133791.20                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        49536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       156288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 13573189.552951427177                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 42823939.132180087268                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          774                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2442                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     20949750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     80408000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27066.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32927.11                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    51.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4269720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2265615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             8282400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     287651520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        822698100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        708627840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1833795195                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        502.471935                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1834743250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    121680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1693124250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              6847260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3635610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            14679840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     287651520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1197097470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        393344160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1903255860                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        521.504614                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1011296500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    121680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2516571000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3649547500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1738067                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1738067                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1738067                       # number of overall hits
system.cpu.icache.overall_hits::total         1738067                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        97198                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          97198                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        97198                       # number of overall misses
system.cpu.icache.overall_misses::total         97198                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1360880000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1360880000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1360880000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1360880000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1835265                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1835265                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1835265                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1835265                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.052961                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.052961                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.052961                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.052961                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14001.111134                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14001.111134                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14001.111134                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14001.111134                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        94994                       # number of writebacks
system.cpu.icache.writebacks::total             94994                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1948                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1948                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1948                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1948                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        95250                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        95250                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        95250                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        95250                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1242401000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1242401000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1242401000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1242401000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.051900                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.051900                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.051900                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.051900                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13043.580052                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13043.580052                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13043.580052                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13043.580052                       # average overall mshr miss latency
system.cpu.icache.replacements                  94994                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1738067                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1738067                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        97198                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         97198                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1360880000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1360880000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1835265                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1835265                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.052961                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.052961                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14001.111134                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14001.111134                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1948                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1948                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        95250                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        95250                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1242401000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1242401000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.051900                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.051900                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13043.580052                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13043.580052                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3649547500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3649547500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.299322                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1833317                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             95250                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.247423                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.299322                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997263                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997263                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          215                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3765780                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3765780                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3649547500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3649547500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3649547500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3649547500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3649547500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3017668                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3017668                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3030926                       # number of overall hits
system.cpu.dcache.overall_hits::total         3030926                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        11918                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          11918                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        11921                       # number of overall misses
system.cpu.dcache.overall_misses::total         11921                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    972650000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    972650000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    972650000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    972650000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3029586                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3029586                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3042847                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3042847                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003934                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003934                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003918                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003918                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81611.847625                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81611.847625                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81591.309454                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81591.309454                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1375                       # number of writebacks
system.cpu.dcache.writebacks::total              1375                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         9266                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         9266                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         9266                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         9266                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         2652                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2652                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2655                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2655                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    211418000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    211418000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    211649000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    211649000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000875                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000875                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000873                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000873                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 79720.211161                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79720.211161                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 79717.137476                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79717.137476                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1631                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1705934                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1705934                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2910                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2910                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    216134500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    216134500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1708844                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1708844                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001703                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001703                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74273.024055                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74273.024055                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2482                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2482                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          428                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          428                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     25618000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     25618000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000250                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000250                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59855.140187                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59855.140187                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1311727                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1311727                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         9000                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         9000                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    756261000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    756261000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1320727                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1320727                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006814                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006814                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        84029                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        84029                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         6784                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         6784                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2216                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2216                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    185553500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    185553500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001678                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001678                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 83733.528881                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83733.528881                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        13258                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         13258                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        13261                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        13261                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.000226                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000226                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       231000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       231000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000226                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000226                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        77000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        77000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data            8                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            8                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       254500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       254500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           15                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           15                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.533333                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.533333                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31812.500000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31812.500000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            8                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            8                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       246500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       246500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.533333                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.533333                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30812.500000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30812.500000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4134                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4134                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4121                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4121                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4121                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4121                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3649547500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           861.156795                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3041836                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2655                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1145.700942                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   861.156795                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.840973                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.840973                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          441                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          522                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6104859                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6104859                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3649547500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3649547500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
