{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558396924601 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558396924617 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 20 17:02:04 2019 " "Processing started: Mon May 20 17:02:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558396924617 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558396924617 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3_140L -c Lab3_140L " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3_140L -c Lab3_140L" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558396924617 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558396924882 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558396924882 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "syn_force_pads vbuf.v(70) " "Unrecognized synthesis attribute \"syn_force_pads\" at vbuf.v(70)" {  } { { "vbuf.v" "" { Text "C:/Users/Arman/Desktop/Lab3/vbuf.v" 70 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558396933145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vbuf.v 2 2 " "Found 2 design units, including 2 entities, in source file vbuf.v" { { "Info" "ISGN_ENTITY_NAME" "1 vbuf " "Found entity 1: vbuf" {  } { { "vbuf.v" "" { Text "C:/Users/Arman/Desktop/Lab3/vbuf.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558396933148 ""} { "Info" "ISGN_ENTITY_NAME" "2 latticeDulPortRam512x8 " "Found entity 2: latticeDulPortRam512x8" {  } { { "vbuf.v" "" { Text "C:/Users/Arman/Desktop/Lab3/vbuf.v" 634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558396933148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558396933148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_sft.v 1 1 " "Found 1 design units, including 1 entities, in source file top_sft.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_sft " "Found entity 1: top_sft" {  } { { "top_sft.v" "" { Text "C:/Users/Arman/Desktop/Lab3/top_sft.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558396933149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558396933149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sft.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_sft.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sft " "Found entity 1: tb_sft" {  } { { "tb_sft.v" "" { Text "C:/Users/Arman/Desktop/Lab3/tb_sft.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558396933152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558396933152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regrce.v 1 1 " "Found 1 design units, including 1 entities, in source file regrce.v" { { "Info" "ISGN_ENTITY_NAME" "1 regrce " "Found entity 1: regrce" {  } { { "regrce.v" "" { Text "C:/Users/Arman/Desktop/Lab3/regrce.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558396933153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558396933153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file nbitcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 N_bit_counter " "Found entity 1: N_bit_counter" {  } { { "NBitCounter.v" "" { Text "C:/Users/Arman/Desktop/Lab3/NBitCounter.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558396933155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558396933155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latticehx1k.v 2 2 " "Found 2 design units, including 2 entities, in source file latticehx1k.v" { { "Info" "ISGN_ENTITY_NAME" "1 resetGen " "Found entity 1: resetGen" {  } { { "latticehx1k.v" "" { Text "C:/Users/Arman/Desktop/Lab3/latticehx1k.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558396933157 ""} { "Info" "ISGN_ENTITY_NAME" "2 latticehx1k " "Found entity 2: latticehx1k" {  } { { "latticehx1k.v" "" { Text "C:/Users/Arman/Desktop/Lab3/latticehx1k.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558396933157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558396933157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_140l.v 3 3 " "Found 3 design units, including 3 entities, in source file lab3_140l.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3_140L " "Found entity 1: Lab3_140L" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558396933160 ""} { "Info" "ISGN_ENTITY_NAME" "2 didp " "Found entity 2: didp" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558396933160 ""} { "Info" "ISGN_ENTITY_NAME" "3 dictrl " "Found entity 3: dictrl" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 274 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558396933160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558396933160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_sec_pulse_every_sec.v 1 1 " "Found 1 design units, including 1 entities, in source file half_sec_pulse_every_sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 Half_Sec_Pulse_Per_Sec " "Found entity 1: Half_Sec_Pulse_Per_Sec" {  } { { "Half_Sec_Pulse_Every_Sec.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Half_Sec_Pulse_Every_Sec.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558396933162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558396933162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_pll " "Found entity 1: fake_pll" {  } { { "fake_pll.v" "" { Text "C:/Users/Arman/Desktop/Lab3/fake_pll.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558396933164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558396933164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_buart.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_buart.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_buart " "Found entity 1: fake_buart" {  } { { "fake_buart.v" "" { Text "C:/Users/Arman/Desktop/Lab3/fake_buart.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558396933166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558396933166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispstring.v 1 1 " "Found 1 design units, including 1 entities, in source file dispstring.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispString " "Found entity 1: dispString" {  } { { "dispString.v" "" { Text "C:/Users/Arman/Desktop/Lab3/dispString.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558396933168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558396933168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodekeys.v 1 1 " "Found 1 design units, including 1 entities, in source file decodekeys.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodeKeys " "Found entity 1: decodeKeys" {  } { { "decodeKeys.v" "" { Text "C:/Users/Arman/Desktop/Lab3/decodeKeys.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558396933169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558396933169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countrce.v 1 1 " "Found 1 design units, including 1 entities, in source file countrce.v" { { "Info" "ISGN_ENTITY_NAME" "1 countrce " "Found entity 1: countrce" {  } { { "countrce.v" "" { Text "C:/Users/Arman/Desktop/Lab3/countrce.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558396933171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558396933171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buart.v 5 5 " "Found 5 design units, including 5 entities, in source file buart.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudgen " "Found entity 1: baudgen" {  } { { "buart.v" "" { Text "C:/Users/Arman/Desktop/Lab3/buart.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558396933174 ""} { "Info" "ISGN_ENTITY_NAME" "2 baudgen2 " "Found entity 2: baudgen2" {  } { { "buart.v" "" { Text "C:/Users/Arman/Desktop/Lab3/buart.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558396933174 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart " "Found entity 3: uart" {  } { { "buart.v" "" { Text "C:/Users/Arman/Desktop/Lab3/buart.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558396933174 ""} { "Info" "ISGN_ENTITY_NAME" "4 rxuart " "Found entity 4: rxuart" {  } { { "buart.v" "" { Text "C:/Users/Arman/Desktop/Lab3/buart.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558396933174 ""} { "Info" "ISGN_ENTITY_NAME" "5 buart " "Found entity 5: buart" {  } { { "buart.v" "" { Text "C:/Users/Arman/Desktop/Lab3/buart.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558396933174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558396933174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2segment.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd2segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2segment " "Found entity 1: bcd2segment" {  } { { "bcd2segment.v" "" { Text "C:/Users/Arman/Desktop/Lab3/bcd2segment.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558396933176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558396933176 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3_140L " "Elaborating entity \"Lab3_140L\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558396933199 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rst Lab3_140L.v(109) " "Verilog HDL Always Construct warning at Lab3_140L.v(109): variable \"rst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558396933200 "|Lab3_140L"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alarmchar Lab3_140L.v(108) " "Verilog HDL Always Construct warning at Lab3_140L.v(108): inferring latch(es) for variable \"alarmchar\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 108 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558396933201 "|Lab3_140L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarmchar\[0\] Lab3_140L.v(108) " "Inferred latch for \"alarmchar\[0\]\" at Lab3_140L.v(108)" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558396933202 "|Lab3_140L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarmchar\[1\] Lab3_140L.v(108) " "Inferred latch for \"alarmchar\[1\]\" at Lab3_140L.v(108)" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558396933202 "|Lab3_140L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarmchar\[2\] Lab3_140L.v(108) " "Inferred latch for \"alarmchar\[2\]\" at Lab3_140L.v(108)" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558396933202 "|Lab3_140L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarmchar\[3\] Lab3_140L.v(108) " "Inferred latch for \"alarmchar\[3\]\" at Lab3_140L.v(108)" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558396933202 "|Lab3_140L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarmchar\[4\] Lab3_140L.v(108) " "Inferred latch for \"alarmchar\[4\]\" at Lab3_140L.v(108)" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558396933202 "|Lab3_140L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarmchar\[5\] Lab3_140L.v(108) " "Inferred latch for \"alarmchar\[5\]\" at Lab3_140L.v(108)" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558396933202 "|Lab3_140L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarmchar\[6\] Lab3_140L.v(108) " "Inferred latch for \"alarmchar\[6\]\" at Lab3_140L.v(108)" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558396933202 "|Lab3_140L"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alarmchar\[7\] Lab3_140L.v(108) " "Inferred latch for \"alarmchar\[7\]\" at Lab3_140L.v(108)" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558396933202 "|Lab3_140L"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2segment bcd2segment:bcd2segment1 " "Elaborating entity \"bcd2segment\" for hierarchy \"bcd2segment:bcd2segment1\"" {  } { { "Lab3_140L.v" "bcd2segment1" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558396933209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispString dispString:dispString " "Elaborating entity \"dispString\" for hierarchy \"dispString:dispString\"" {  } { { "Lab3_140L.v" "dispString" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558396933212 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dispString.v(37) " "Verilog HDL assignment warning at dispString.v(37): truncated value with size 32 to match size of target (3)" {  } { { "dispString.v" "" { Text "C:/Users/Arman/Desktop/Lab3/dispString.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558396933212 "|Lab3_140L|dispString:dispString"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dictrl dictrl:dictrl " "Elaborating entity \"dictrl\" for hierarchy \"dictrl:dictrl\"" {  } { { "Lab3_140L.v" "dictrl" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558396933213 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alarmstate Lab3_140L.v(353) " "Verilog HDL Always Construct warning at Lab3_140L.v(353): variable \"alarmstate\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 353 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558396933214 "|Lab3_140L|dictrl:dictrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "justentered Lab3_140L.v(371) " "Verilog HDL Always Construct warning at Lab3_140L.v(371): variable \"justentered\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 371 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1558396933214 "|Lab3_140L|dictrl:dictrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "justentered Lab3_140L.v(348) " "Verilog HDL Always Construct warning at Lab3_140L.v(348): inferring latch(es) for variable \"justentered\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 348 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558396933214 "|Lab3_140L|dictrl:dictrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "justentered Lab3_140L.v(348) " "Inferred latch for \"justentered\" at Lab3_140L.v(348)" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 348 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558396933215 "|Lab3_140L|dictrl:dictrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "didp didp:didp " "Elaborating entity \"didp\" for hierarchy \"didp:didp\"" {  } { { "Lab3_140L.v" "didp" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558396933220 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "L3_led Lab3_140L.v(171) " "Output port \"L3_led\" at Lab3_140L.v(171) has no driver" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 171 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558396933222 "|Lab3_140L|didp:didp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countrce didp:didp\|countrce:countrce1 " "Elaborating entity \"countrce\" for hierarchy \"didp:didp\|countrce:countrce1\"" {  } { { "Lab3_140L.v" "countrce1" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558396933227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regrce didp:didp\|regrce:regrce1 " "Elaborating entity \"regrce\" for hierarchy \"didp:didp\|regrce:regrce1\"" {  } { { "Lab3_140L.v" "regrce1" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558396933229 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1558396933501 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dictrl:dictrl\|justentered " "Latch dictrl:dictrl\|justentered has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dictrl:dictrl\|dicAlarmArmed " "Ports D and ENA on the latch are fed by the same signal dictrl:dictrl\|dicAlarmArmed" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 286 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558396933506 ""}  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 346 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558396933506 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "L3_tx_data\[7\] GND " "Pin \"L3_tx_data\[7\]\" is stuck at GND" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558396933579 "|Lab3_140L|L3_tx_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L3_led\[0\] GND " "Pin \"L3_led\[0\]\" is stuck at GND" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558396933579 "|Lab3_140L|L3_led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L3_led\[1\] GND " "Pin \"L3_led\[1\]\" is stuck at GND" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558396933579 "|Lab3_140L|L3_led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L3_led\[2\] GND " "Pin \"L3_led\[2\]\" is stuck at GND" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558396933579 "|Lab3_140L|L3_led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L3_led\[3\] GND " "Pin \"L3_led\[3\]\" is stuck at GND" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558396933579 "|Lab3_140L|L3_led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L3_led\[4\] GND " "Pin \"L3_led\[4\]\" is stuck at GND" {  } { { "Lab3_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab3/Lab3_140L.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558396933579 "|Lab3_140L|L3_led[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1558396933579 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558396933699 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "338 " "Implemented 338 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558396933708 ""} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Implemented 74 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558396933708 ""} { "Info" "ICUT_CUT_TM_LCELLS" "252 " "Implemented 252 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558396933708 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558396933708 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "566 " "Peak virtual memory: 566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558396933742 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 20 17:02:13 2019 " "Processing ended: Mon May 20 17:02:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558396933742 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558396933742 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558396933742 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558396933742 ""}
