//
// Generated by Microsoft (R) HLSL Shader Compiler 10.1
//
//
// Buffer Definitions: 
//
// cbuffer ConstantBuffer
// {
//
//   float screenWidth;                 // Offset:    0 Size:     4
//   float3 padding;                    // Offset:    4 Size:    12 [unused]
//
// }
//
//
// Resource Bindings:
//
// Name                                 Type  Format         Dim      HLSL Bind  Count
// ------------------------------ ---------- ------- ----------- -------------- ------
// ConstantBuffer                    cbuffer      NA          NA            cb0      1 
//
//
//
// Input signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// POSITION                 0   xyzw        0     NONE   float   xyzw
// COLOR                    0   xyzw        1     NONE   float   xyzw
// TEXCOORD                 0   xy          2     NONE   float   xy  
//
//
// Output signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// SV_POSITION              0   xyzw        0      POS   float   xyzw
// COLOR                    0   xyzw        1     NONE   float   xyzw
// TEXCOORD                 0   xy          2     NONE   float   xy  
// TEXCOORD                 1     zw        2     NONE   float     zw
// TEXCOORD                 2   xy          3     NONE   float   xy  
// TEXCOORD                 3     zw        3     NONE   float     zw
// TEXCOORD                 4   xy          4     NONE   float   xy  
// TEXCOORD                 5     zw        4     NONE   float     zw
// TEXCOORD                 6   xy          5     NONE   float   xy  
// TEXCOORD                 7     zw        5     NONE   float     zw
// TEXCOORD                 8   xy          6     NONE   float   xy  
// TEXCOORD                 9     zw        6     NONE   float     zw
//
vs_5_0
dcl_globalFlags refactoringAllowed
dcl_constantbuffer CB0[1], immediateIndexed
dcl_input v0.xyzw
dcl_input v1.xyzw
dcl_input v2.xy
dcl_output_siv o0.xyzw, position
dcl_output o1.xyzw
dcl_output o2.xy
dcl_output o2.zw
dcl_output o3.xy
dcl_output o3.zw
dcl_output o4.xy
dcl_output o4.zw
dcl_output o5.xy
dcl_output o5.zw
dcl_output o6.xy
dcl_output o6.zw
dcl_temps 3
mov o0.xyzw, v0.xyzw
mov o1.xyzw, v1.xyzw
mov o2.xyw, v2.xyxy
div r0.x, l(1.000000, 1.000000, 1.000000, 1.000000), cb0[0].x
mul r1.xyz, r0.xxxx, l(-4.000000, -3.000000, -2.000000, 0.000000)
mov r2.xy, r1.xyxx
add o2.z, r2.x, v2.x
mov r2.z, l(0)
add o3.xy, r2.yzyy, v2.xyxx
mov r1.yw, l(0,0,0,0)
add o3.zw, r1.zzzw, v2.xxxy
mov o4.zw, v2.xxxy
mov r1.x, -r0.x
add o4.xy, r1.xyxx, v2.xyxx
mul r0.zw, r0.xxxx, l(0.000000, 0.000000, 2.000000, 3.000000)
mov r0.y, l(0)
add o5.xyzw, r0.xyzy, v2.xyxy
add o6.xy, r0.wyww, v2.xyxx
mad o6.zw, r0.xxxy, l(0.000000, 0.000000, 4.000000, 1.000000), v2.xxxy
ret 
// Approximately 20 instruction slots used
