--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/h/o/hollands/6.111-final-project/Rectilinearizer/Rectilinearizer.ise
-intstyle ise -v 3 -s 4 -xml zbt_6111_sample zbt_6111_sample.ncd -o
zbt_6111_sample.twr zbt_6111_sample.pcf -ucf labkit.ucf

Design file:              zbt_6111_sample.ncd
Physical constraint file: zbt_6111_sample.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_27mhz
-------------+------------+------------+------------------+--------+
             |  Setup to  |  Hold to   |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
button0      |    2.207(R)|   -1.511(R)|clk               |   0.000|
button1      |    4.249(R)|   -0.286(R)|clk               |   0.000|
button2      |    3.531(R)|   -0.001(R)|clk               |   0.000|
button3      |    2.784(R)|    0.036(R)|clk               |   0.000|
button_down  |    6.982(R)|   -2.172(R)|clk               |   0.000|
button_enter |    1.926(R)|   -1.459(R)|clk               |   0.000|
button_left  |    5.237(R)|   -3.560(R)|clk               |   0.000|
button_right |    6.862(R)|   -2.116(R)|clk               |   0.000|
button_up    |    5.425(R)|   -3.463(R)|clk               |   0.000|
ram0_data<0> |    0.074(R)|    0.198(R)|clk               |   0.000|
ram0_data<1> |   -0.428(R)|    0.700(R)|clk               |   0.000|
ram0_data<2> |   -0.455(R)|    0.727(R)|clk               |   0.000|
ram0_data<3> |   -0.665(R)|    0.937(R)|clk               |   0.000|
ram0_data<4> |   -0.312(R)|    0.584(R)|clk               |   0.000|
ram0_data<5> |   -0.854(R)|    1.126(R)|clk               |   0.000|
ram0_data<6> |   -0.513(R)|    0.785(R)|clk               |   0.000|
ram0_data<7> |   -1.370(R)|    1.642(R)|clk               |   0.000|
ram0_data<8> |   -0.539(R)|    0.811(R)|clk               |   0.000|
ram0_data<9> |    0.328(R)|   -0.056(R)|clk               |   0.000|
ram0_data<10>|   -0.206(R)|    0.478(R)|clk               |   0.000|
ram0_data<11>|    0.078(R)|    0.194(R)|clk               |   0.000|
ram0_data<12>|   -0.294(R)|    0.566(R)|clk               |   0.000|
ram0_data<13>|   -0.222(R)|    0.494(R)|clk               |   0.000|
ram0_data<14>|   -0.658(R)|    0.930(R)|clk               |   0.000|
ram0_data<15>|   -0.421(R)|    0.693(R)|clk               |   0.000|
ram0_data<16>|   -0.677(R)|    0.949(R)|clk               |   0.000|
ram0_data<17>|    0.689(R)|   -0.417(R)|clk               |   0.000|
ram0_data<18>|   -0.199(R)|    0.471(R)|clk               |   0.000|
ram0_data<19>|   -0.526(R)|    0.798(R)|clk               |   0.000|
ram0_data<20>|   -0.689(R)|    0.961(R)|clk               |   0.000|
ram0_data<21>|    0.006(R)|    0.266(R)|clk               |   0.000|
ram0_data<22>|    0.563(R)|   -0.291(R)|clk               |   0.000|
ram0_data<23>|   -0.339(R)|    0.611(R)|clk               |   0.000|
ram0_data<24>|    0.219(R)|    0.053(R)|clk               |   0.000|
ram0_data<25>|    1.429(R)|   -1.157(R)|clk               |   0.000|
ram0_data<26>|   -0.190(R)|    0.462(R)|clk               |   0.000|
ram0_data<27>|   -0.140(R)|    0.412(R)|clk               |   0.000|
ram0_data<28>|   -0.202(R)|    0.474(R)|clk               |   0.000|
ram0_data<29>|    0.753(R)|   -0.481(R)|clk               |   0.000|
switch<7>    |    0.502(R)|   -0.092(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock tv_in_line_clock1
---------------+------------+------------+-----------------------+--------+
               |  Setup to  |  Hold to   |                       | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s)      | Phase  |
---------------+------------+------------+-----------------------+--------+
tv_in_ycrcb<10>|    5.083(R)|   -0.253(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<11>|    4.358(R)|    0.184(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<12>|    3.766(R)|    0.623(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<13>|    4.019(R)|   -0.424(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<14>|    3.926(R)|    0.523(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<15>|    3.549(R)|    0.209(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<16>|    4.177(R)|   -0.718(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<17>|    4.102(R)|   -0.273(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<18>|    4.444(R)|    0.207(R)|tv_in_line_clock1_BUFGP|   0.000|
tv_in_ycrcb<19>|    3.994(R)|   -0.620(R)|tv_in_line_clock1_BUFGP|   0.000|
---------------+------------+------------+-----------------------+--------+

Clock clock_27mhz to Pad
------------------+------------+------------------+--------+
                  | clk (edge) |                  | Clock  |
Destination       |   to PAD   |Internal Clock(s) | Phase  |
------------------+------------+------------------+--------+
Q                 |   14.288(R)|rc/ram_clock      |   0.000|
                  |   14.288(F)|rc/ram_clock      |   0.000|
clock_feedback_out|   12.525(R)|rc/ram_clock      |   0.000|
                  |   12.525(F)|rc/ram_clock      |   0.000|
disp_ce_b         |    9.901(R)|clk               |   0.000|
disp_clock        |   11.402(R)|clk               |   0.000|
disp_data_out     |    9.150(R)|clk               |   0.000|
disp_reset_b      |    9.944(R)|clk               |   0.000|
disp_rs           |    9.486(R)|clk               |   0.000|
led<1>            |   15.460(R)|clk               |   0.000|
led<2>            |   18.167(R)|clk               |   0.000|
led<3>            |   18.020(R)|clk               |   0.000|
led<4>            |   19.059(R)|clk               |   0.000|
led<5>            |   19.170(R)|clk               |   0.000|
led<6>            |   19.653(R)|clk               |   0.000|
led<7>            |   19.563(R)|clk               |   0.000|
ram0_address<0>   |   16.661(R)|clk               |   0.000|
ram0_address<1>   |   16.246(R)|clk               |   0.000|
ram0_address<2>   |   17.123(R)|clk               |   0.000|
ram0_address<3>   |   16.606(R)|clk               |   0.000|
ram0_address<4>   |   16.534(R)|clk               |   0.000|
ram0_address<5>   |   17.156(R)|clk               |   0.000|
ram0_address<6>   |   16.657(R)|clk               |   0.000|
ram0_address<7>   |   16.488(R)|clk               |   0.000|
ram0_address<8>   |   16.985(R)|clk               |   0.000|
ram0_address<9>   |   16.259(R)|clk               |   0.000|
ram0_address<10>  |   16.854(R)|clk               |   0.000|
ram0_address<11>  |   17.604(R)|clk               |   0.000|
ram0_address<12>  |   17.688(R)|clk               |   0.000|
ram0_address<13>  |   16.357(R)|clk               |   0.000|
ram0_address<14>  |   16.964(R)|clk               |   0.000|
ram0_address<15>  |   17.721(R)|clk               |   0.000|
ram0_address<16>  |   16.528(R)|clk               |   0.000|
ram0_address<17>  |   17.325(R)|clk               |   0.000|
ram0_address<18>  |   17.555(R)|clk               |   0.000|
ram0_clk          |   12.422(R)|rc/ram_clock      |   0.000|
                  |   12.422(F)|rc/ram_clock      |   0.000|
ram0_data<0>      |   11.510(R)|clk               |   0.000|
ram0_data<1>      |   11.496(R)|clk               |   0.000|
ram0_data<2>      |   11.491(R)|clk               |   0.000|
ram0_data<3>      |   11.502(R)|clk               |   0.000|
ram0_data<4>      |   11.493(R)|clk               |   0.000|
ram0_data<5>      |   10.411(R)|clk               |   0.000|
ram0_data<6>      |   11.475(R)|clk               |   0.000|
ram0_data<7>      |   10.734(R)|clk               |   0.000|
ram0_data<8>      |   10.666(R)|clk               |   0.000|
ram0_data<9>      |   11.479(R)|clk               |   0.000|
ram0_data<10>     |   11.219(R)|clk               |   0.000|
ram0_data<11>     |   11.491(R)|clk               |   0.000|
ram0_data<12>     |   11.188(R)|clk               |   0.000|
ram0_data<13>     |   11.221(R)|clk               |   0.000|
ram0_data<14>     |   11.191(R)|clk               |   0.000|
ram0_data<15>     |   11.182(R)|clk               |   0.000|
ram0_data<16>     |   11.453(R)|clk               |   0.000|
ram0_data<17>     |   10.159(R)|clk               |   0.000|
ram0_data<18>     |   11.208(R)|clk               |   0.000|
ram0_data<19>     |   11.485(R)|clk               |   0.000|
ram0_data<20>     |   11.212(R)|clk               |   0.000|
ram0_data<21>     |   12.350(R)|clk               |   0.000|
ram0_data<22>     |   13.559(R)|clk               |   0.000|
ram0_data<23>     |   12.358(R)|clk               |   0.000|
ram0_data<24>     |   13.563(R)|clk               |   0.000|
ram0_data<25>     |   13.534(R)|clk               |   0.000|
ram0_data<26>     |   10.803(R)|clk               |   0.000|
ram0_data<27>     |   12.914(R)|clk               |   0.000|
ram0_data<28>     |   12.339(R)|clk               |   0.000|
ram0_data<29>     |   13.807(R)|clk               |   0.000|
ram0_data<30>     |   12.954(R)|clk               |   0.000|
ram0_data<31>     |   13.799(R)|clk               |   0.000|
ram0_data<32>     |   13.532(R)|clk               |   0.000|
ram0_data<33>     |   13.519(R)|clk               |   0.000|
ram0_data<34>     |   13.530(R)|clk               |   0.000|
ram0_data<35>     |   12.002(R)|clk               |   0.000|
ram0_we_b         |   15.975(R)|clk               |   0.000|
vga_out_blank_b   |   12.643(R)|clk               |   0.000|
vga_out_blue<0>   |   14.653(R)|clk               |   0.000|
vga_out_blue<1>   |   14.297(R)|clk               |   0.000|
vga_out_blue<2>   |   13.524(R)|clk               |   0.000|
vga_out_blue<3>   |   13.065(R)|clk               |   0.000|
vga_out_blue<4>   |   13.729(R)|clk               |   0.000|
vga_out_blue<5>   |   13.094(R)|clk               |   0.000|
vga_out_blue<6>   |   12.288(R)|clk               |   0.000|
vga_out_blue<7>   |   12.644(R)|clk               |   0.000|
vga_out_green<0>  |   13.136(R)|clk               |   0.000|
vga_out_green<1>  |   14.366(R)|clk               |   0.000|
vga_out_green<2>  |   13.220(R)|clk               |   0.000|
vga_out_green<3>  |   12.713(R)|clk               |   0.000|
vga_out_green<4>  |   14.337(R)|clk               |   0.000|
vga_out_green<5>  |   14.004(R)|clk               |   0.000|
vga_out_green<6>  |   15.439(R)|clk               |   0.000|
vga_out_green<7>  |   14.409(R)|clk               |   0.000|
vga_out_hsync     |   12.642(R)|clk               |   0.000|
vga_out_red<0>    |   12.964(R)|clk               |   0.000|
vga_out_red<1>    |   14.316(R)|clk               |   0.000|
vga_out_red<2>    |   13.593(R)|clk               |   0.000|
vga_out_red<3>    |   14.273(R)|clk               |   0.000|
vga_out_red<4>    |   13.778(R)|clk               |   0.000|
vga_out_red<5>    |   13.610(R)|clk               |   0.000|
vga_out_red<6>    |   14.382(R)|clk               |   0.000|
vga_out_red<7>    |   13.558(R)|clk               |   0.000|
vga_out_vsync     |   12.948(R)|clk               |   0.000|
------------------+------------+------------------+--------+

Clock to Setup on destination clock clock_27mhz
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clock_27mhz      |   10.469|         |         |         |
tv_in_line_clock1|   10.817|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock tv_in_line_clock1
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clock_27mhz      |    6.246|         |         |         |
tv_in_line_clock1|    5.712|         |         |         |
-----------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
clock_27mhz    |tv_in_clock        |   13.892|
clock_27mhz    |vga_out_pixel_clock|   11.459|
switch<0>      |led<0>             |    6.115|
---------------+-------------------+---------+


Analysis completed Tue Nov 17 14:09:57 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 365 MB



