<p><a href="https://www.google.mn/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwi6k7jovPXnAhVUzjgGHaKgBi0QFjAHegQIBxAB&usg=AOvVaw0QpKlw9nWRl76muh2HafHe">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network tootaghaj</a></p>
<p><a href="https://www.google.mn/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwi6k7jovPXnAhVUzjgGHaKgBi0QFjAHegQIBxAB&usg=AOvVaw0QpKlw9nWRl76muh2HafHe">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network tootaghaj</a></p>
<p><a href="https://www.google.mn/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwi6k7jovPXnAhVUzjgGHaKgBi0QFjAHegQIBxAB&usg=AOvVaw0QpKlw9nWRl76muh2HafHe">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network tootaghaj</a></p>
<p><a href="https://www.google.com.tr/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwji5OrR1PvnAhWPFjQIHclGA_MQFjAGegQIAhAB&usg=AOvVaw3A04X4b4Si9kgHw5UU_SqI">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network tootaghaj</a></p>
<p><a href="https://www.google.com.tr/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwji5OrR1PvnAhWPFjQIHclGA_MQFjAGegQIAhAB&usg=AOvVaw3A04X4b4Si9kgHw5UU_SqI">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network tootaghaj</a></p>
<p><a href="https://www.google.com.tr/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwji5OrR1PvnAhWPFjQIHclGA_MQFjAGegQIAhAB&usg=AOvVaw3A04X4b4Si9kgHw5UU_SqI">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network tootaghaj</a></p>
<p><a href="https://www.google.com.tr/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwji5OrR1PvnAhWPFjQIHclGA_MQFjAGegQIAhAB&usg=AOvVaw3A04X4b4Si9kgHw5UU_SqI">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network tootaghaj</a></p>
<p><a href="https://www.google.com.tr/url?q=https://sites.google.com/site/farshidfarhat/&sa=U&ved=2ahUKEwji5OrR1PvnAhWPFjQIHclGA_MQFjAGegQIAhAB&usg=AOvVaw3A04X4b4Si9kgHw5UU_SqI">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network tootaghaj</a></p>
