// Seed: 1178479252
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  assign module_1._id_0 = 0;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd91,
    parameter id_4 = 32'd77
) (
    output wand _id_0,
    output wire id_1,
    input supply1 id_2,
    input uwire id_3,
    input supply1 _id_4,
    output logic id_5,
    input wire id_6,
    input uwire id_7
);
  wire id_9;
  logic [id_4  -  -1 'b0 : id_0] id_10;
  integer id_11;
  ;
  always @(posedge {id_7, ""}) id_5 <= id_6 - 1;
  wire id_12;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_10,
      id_9,
      id_9
  );
endmodule
