// Seed: 1137374293
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    input wire id_2,
    input supply0 id_3,
    input wor id_4,
    input wor id_5,
    input wire id_6,
    input supply0 id_7,
    output supply0 id_8,
    input tri0 id_9,
    input tri0 id_10,
    input tri0 id_11,
    input tri id_12
);
  logic id_14;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  wand  id_0,
    input  tri   id_1,
    inout  uwire id_2,
    output wire  id_3
);
  wire id_5;
  always @(negedge -1) $clog2(49);
  ;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_2,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_3,
      id_2,
      id_2,
      id_1,
      id_0
  );
endmodule
