Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Study\AUT\Term6\Computer Architecture\Bounes - Project\Implementiation\Project\ipcore_dir\arctan.vhd" into library work
Parsing entity <arctan>.
Parsing architecture <arctan_a> of entity <arctan>.
Parsing VHDL file "D:\Study\AUT\Term6\Computer Architecture\Bounes - Project\Implementiation\Project\ipcore_dir\hyperbolic.vhd" into library work
Parsing entity <hyperbolic>.
Parsing architecture <hyperbolic_a> of entity <hyperbolic>.
Parsing VHDL file "D:\Study\AUT\Term6\Computer Architecture\Bounes - Project\Implementiation\Project\MUX_2X1.vhd" into library work
Parsing entity <MUX_2X1>.
Parsing architecture <Behavioral> of entity <mux_2x1>.
Parsing VHDL file "D:\Study\AUT\Term6\Computer Architecture\Bounes - Project\Implementiation\Project\Top.vhd" into library work
Parsing entity <Top>.
Parsing architecture <Behavioral> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Top> (architecture <Behavioral>) from library <work>.

Elaborating entity <MUX_2X1> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "D:\Study\AUT\Term6\Computer Architecture\Bounes - Project\Implementiation\Project\MUX_2X1.vhd" Line 25. Case statement is complete. others clause is never selected

Elaborating entity <arctan> (architecture <arctan_a>) from library <work>.

Elaborating entity <hyperbolic> (architecture <hyperbolic_a>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "D:\Study\AUT\Term6\Computer Architecture\Bounes - Project\Implementiation\Project\Top.vhd".
    Found 10-bit register for signal <exp_out>.
    Found 10-bit register for signal <result>.
    Found 10-bit adder for signal <cosh_out[9]_sinh_out[9]_add_2_OUT> created at line 99.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
Unit <Top> synthesized.

Synthesizing Unit <MUX_2X1>.
    Related source file is "D:\Study\AUT\Term6\Computer Architecture\Bounes - Project\Implementiation\Project\MUX_2X1.vhd".
    Found 10-bit register for signal <output>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <MUX_2X1> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 10-bit adder                                          : 1
# Registers                                            : 3
 10-bit register                                       : 3
# Multiplexers                                         : 1
 10-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/hyperbolic.ngc>.
Reading Secure Unit <blk0000001a>.
Reading core <ipcore_dir/arctan.ngc>.
Reading Secure Unit <blk0000001c>.
Loading core <hyperbolic> for timing and area information for instance <hyperbolic_modul>.
Loading core <arctan> for timing and area information for instance <arctan_modul>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 10-bit adder                                          : 1
# Registers                                            : 30
 Flip-Flops                                            : 30
# Multiplexers                                         : 1
 10-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Top> ...

Optimizing unit <MUX_2X1> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 30
 Flip-Flops                                            : 30

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2850
#      GND                         : 7
#      INV                         : 110
#      LUT1                        : 21
#      LUT2                        : 339
#      LUT3                        : 560
#      LUT4                        : 20
#      MUXCY                       : 863
#      VCC                         : 3
#      XORCY                       : 927
# FlipFlops/Latches                : 931
#      FD                          : 10
#      FDE                         : 12
#      FDR                         : 798
#      FDRE                        : 111
# Shift Registers                  : 2
#      SRLC16E                     : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 42
#      IBUF                        : 32
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             931  out of  126800     0%  
 Number of Slice LUTs:                 1052  out of  63400     1%  
    Number used as Logic:              1050  out of  63400     1%  
    Number used as Memory:                2  out of  19000     0%  
       Number used as SRL:                2

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1954
   Number with an unused Flip Flop:    1023  out of   1954    52%  
   Number with an unused LUT:           902  out of   1954    46%  
   Number of fully used LUT-FF pairs:    29  out of   1954     1%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          43
 Number of bonded IOBs:                  43  out of    210    20%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 933   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.462ns (Maximum Frequency: 406.196MHz)
   Minimum input arrival time before clock: 1.374ns
   Maximum output required time after clock: 0.640ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.462ns (frequency: 406.196MHz)
  Total number of paths / destination ports: 24315 / 950
-------------------------------------------------------------------------
Delay:               2.462ns (Levels of Logic = 16)
  Source:            arctan_modul/blk00000007 (FF)
  Destination:       sec_inst (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: arctan_modul/blk00000007 to sec_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.361   0.521  blk00000007 (sig00000173)
     LUT3:I0->O           30   0.097   0.402  blk000006ac (sig0000007c)
     begin scope: 'arctan_modul/blk00000210:ADD'
     SEC:in->out           1   0.097   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.353   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.023   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.023   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.023   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.023   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.023   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.023   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.023   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.023   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.023   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.023   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.023   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.370   0.000  sec_inst (sec_net)
     SEC:in                    0.008          sec_inst
    ----------------------------------------
    Total                      2.462ns (1.539ns logic, 0.923ns route)
                                       (62.5% logic, 37.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 999 / 999
-------------------------------------------------------------------------
Offset:              1.374ns (Levels of Logic = 2)
  Source:            sel (PAD)
  Destination:       exp_out_0 (FF)
  Destination Clock: clk rising

  Data Path: sel to exp_out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   0.001   0.607  sel_IBUF (sel_IBUF)
     LUT3:I0->O           10   0.097   0.321  _n00371 (_n0037)
     FDRE:R                    0.349          exp_out_0
    ----------------------------------------
    Total                      1.374ns (0.447ns logic, 0.927ns route)
                                       (32.5% logic, 67.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              0.640ns (Levels of Logic = 1)
  Source:            result_9 (FF)
  Destination:       result<9> (PAD)
  Source Clock:      clk rising

  Data Path: result_9 to result<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.361   0.279  result_9 (result_9)
     OBUF:I->O                 0.000          result_9_OBUF (result<9>)
    ----------------------------------------
    Total                      0.640ns (0.361ns logic, 0.279ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.462|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 22.22 secs
 
--> 

Total memory usage is 4635276 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

