/***************************************************************************************
*Copyright (c) 2023-2024 Intel Corporation
*Vector Acceleration IP core for RISC-V* is licensed under Mulan PSL v2.
*You can use this software according to the terms and conditions of the Mulan PSL v2.
*You may obtain a copy of Mulan PSL v2 at:
*        http://license.coscl.org.cn/MulanPSL2
*THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND,
*EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT,
*MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE.
*See the Mulan PSL v2 for more details.
***************************************************************************************/

package darecreek.exu.vfucore.alu

import chisel3._
import chisel3.util._
import chisel3.util.experimental.decode._
import darecreek.ctrl.decode.VInstructions._

object VAluFunct6 {
  //                                  OPI (OPIVV/X/I)
  def VADD       = VADD_VV(31, 26)   ## BitPat("b1")
  def VSUB       = VSUB_VV(31, 26)   ## BitPat("b1")
  def VRSUB      = VRSUB_VX(31, 26)  ## BitPat("b1")
  def VWADDU     = VWADDU_VV(31, 26) ## BitPat("b0")
  def VWSUBU     = VWSUBU_VV(31, 26) ## BitPat("b0")
  def VWADD      = VWADD_VV(31, 26)  ## BitPat("b0")
  def VWSUB      = VWSUB_VV(31, 26)  ## BitPat("b0")
  def VWADDUWV   = VWADDU_WV(31, 26) ## BitPat("b0")
  def VWSUBUWV   = VWSUBU_WV(31, 26) ## BitPat("b0")
  def VWADDWV    = VWADD_WV(31, 26)  ## BitPat("b0")
  def VWSUBWV    = VWSUB_WV(31, 26)  ## BitPat("b0")
  def VEXT       = VZEXT_VF2(31, 26) ## BitPat("b0")
  def VADC       = VADC_VVM(31, 26)  ## BitPat("b1")
  def VMADC      = VMADC_VVM(31, 26) ## BitPat("b1")
  def VSBC       = VSBC_VVM(31, 26)  ## BitPat("b1")
  def VMSBC      = VMSBC_VVM(31, 26) ## BitPat("b1")
  def VAND       = VAND_VV(31, 26)   ## BitPat("b1")
  def VOR        = VOR_VV(31, 26)    ## BitPat("b1")
  def VXOR       = VXOR_VV(31, 26)   ## BitPat("b1")
  def VMSEQ      = VMSEQ_VV(31, 26)  ## BitPat("b1")
  def VMSNE      = VMSNE_VV(31, 26)  ## BitPat("b1")
  def VMSLTU     = VMSLTU_VV(31, 26) ## BitPat("b1")
  def VMSLT      = VMSLT_VV(31, 26)  ## BitPat("b1")
  def VMSLEU     = VMSLEU_VV(31, 26) ## BitPat("b1")
  def VMSLE      = VMSLE_VV(31, 26)  ## BitPat("b1")
  def VMSGTU     = VMSGTU_VX(31, 26) ## BitPat("b1")
  def VMSGT      = VMSGT_VX(31, 26)  ## BitPat("b1")
  def VMINU      = VMINU_VV(31, 26)  ## BitPat("b1")
  def VMIN       = VMIN_VV(31, 26)   ## BitPat("b1")
  def VMAXU      = VMAXU_VV(31, 26)  ## BitPat("b1")
  def VMAX       = VMAX_VV(31, 26)   ## BitPat("b1")
  // Fixed-Point
  def VSADDU     = VSADDU_VV(31, 26) ## BitPat("b1")
  def VSADD      = VSADD_VV(31, 26)  ## BitPat("b1")
  def VSSUBU     = VSSUBU_VV(31, 26) ## BitPat("b1")
  def VSSUB      = VSSUB_VV(31, 26)  ## BitPat("b1")
  def VAADDU     = VAADDU_VV(31, 26) ## BitPat("b0")
  def VAADD      = VAADD_VV(31, 26)  ## BitPat("b0")
  def VASUBU     = VASUBU_VV(31, 26) ## BitPat("b0")
  def VASUB      = VASUB_VV(31, 26)  ## BitPat("b0")
  def VSSRL      = VSSRL_VV(31, 26)  ## BitPat("b1")
  def VSSRA      = VSSRA_VV(31, 26)  ## BitPat("b1")
  def VNCLIPU    = VNCLIPU_WV(31, 26) ## BitPat("b1")
  def VNCLIP     = VNCLIP_WV(31, 26) ## BitPat("b1")
  // Permutatin
  def VMVXS      = VMV_X_S(31, 26) ## BitPat("b0") //VFMV_F_S
  def VMVSX      = VMV_S_X(31, 26) ## BitPat("b0") //VFMV_S_F
  def VMVNRV     = VMV1R_V(31, 26) ## BitPat("b1") //VMV1(2/4/8)R_V
}

import VAluFunct6._

object VAluTable {
                      //          misc
                      //        sub | fixp
                      //         |  |  |
  val default =         BitPat("b?  1  0")
  val table   = Seq(
    VADD             -> BitPat("b0  0  0"),
    VSUB             -> BitPat("b1  0  0"),
    VRSUB            -> BitPat("b0  0  0"),
    VWADDU           -> BitPat("b0  0  0"),
    VWSUBU           -> BitPat("b1  0  0"),
    VWADD            -> BitPat("b0  0  0"),
    VWSUB            -> BitPat("b1  0  0"),
    VWADDUWV         -> BitPat("b0  0  0"),
    VWSUBUWV         -> BitPat("b1  0  0"),
    VWADDWV          -> BitPat("b0  0  0"),
    VWSUBWV          -> BitPat("b1  0  0"),
    VADC             -> BitPat("b0  0  0"),
    VMADC            -> BitPat("b0  0  0"),
    VSBC             -> BitPat("b1  0  0"),
    VMSBC            -> BitPat("b1  0  0"),
    VMSEQ            -> BitPat("b?  0  0"),
    VMSNE            -> BitPat("b?  0  0"),
    VMSLTU           -> BitPat("b1  0  0"),
    VMSLT            -> BitPat("b1  0  0"),
    VMSLEU           -> BitPat("b1  0  0"),
    VMSLE            -> BitPat("b1  0  0"),
    VMSGTU           -> BitPat("b1  0  0"),
    VMSGT            -> BitPat("b1  0  0"),
    VMINU            -> BitPat("b1  0  0"),
    VMIN             -> BitPat("b1  0  0"),
    VMAXU            -> BitPat("b1  0  0"),
    VMAX             -> BitPat("b1  0  0"),
    // Fixed-Point
    VSADDU           -> BitPat("b0  0  1"),
    VSADD            -> BitPat("b0  0  1"),
    VSSUBU           -> BitPat("b1  0  1"),
    VSSUB            -> BitPat("b1  0  1"),
    VAADDU           -> BitPat("b0  0  1"),
    VAADD            -> BitPat("b0  0  1"),
    VASUBU           -> BitPat("b1  0  1"),
    VASUB            -> BitPat("b1  0  1"),
    VSSRL            -> BitPat("b0  1  1"),
    VSSRA            -> BitPat("b0  1  1"),
    VNCLIPU          -> BitPat("b0  1  1"),
    VNCLIP           -> BitPat("b0  1  1"),
    // Permutatin
    VMVXS            -> BitPat("b0  1  0"),
    VMVSX            -> BitPat("b0  1  0"),
    VMVNRV           -> BitPat("b0  1  0"),
  )
}