{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634618115680 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634618115685 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 18 23:35:15 2021 " "Processing started: Mon Oct 18 23:35:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634618115685 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618115685 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SLC3 -c SLC3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SLC3 -c SLC3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618115685 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634618116286 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634618116286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/test_memory.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618123826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618123826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizers.sv 3 3 " "Found 3 design units, including 3 entities, in source file synchronizers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "synchronizers.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/synchronizers.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618123831 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_r0 " "Found entity 2: sync_r0" {  } { { "synchronizers.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/synchronizers.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618123831 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_r1 " "Found entity 3: sync_r1" {  } { { "synchronizers.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/synchronizers.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618123831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618123831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_testtop.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3_testtop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3_testtop " "Found entity 1: slc3_testtop" {  } { { "slc3_testtop.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/slc3_testtop.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618123836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618123836 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Run RUN slc3_sramtop.sv(7) " "Verilog HDL Declaration information at slc3_sramtop.sv(7): object \"Run\" differs only in case from object \"RUN\" in the same scope" {  } { { "slc3_sramtop.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/slc3_sramtop.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634618123839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Continue CONTINUE slc3_sramtop.sv(7) " "Verilog HDL Declaration information at slc3_sramtop.sv(7): object \"Continue\" differs only in case from object \"CONTINUE\" in the same scope" {  } { { "slc3_sramtop.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/slc3_sramtop.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634618123840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_sramtop.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3_sramtop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3_sramtop " "Found entity 1: slc3_sramtop" {  } { { "slc3_sramtop.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/slc3_sramtop.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618123841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618123841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618123845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618123845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/slc3.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618123848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618123848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "memory_contents.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/memory_contents.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618123853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618123853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618123856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618123856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/ISDU.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618123861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618123861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instantiateram.sv 1 1 " "Found 1 design units, including 1 entities, in source file instantiateram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instantiateram " "Found entity 1: Instantiateram" {  } { { "Instantiateram.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/Instantiateram.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618123865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618123865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regunit.sv 2 2 " "Found 2 design units, including 2 entities, in source file regunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_16 " "Found entity 1: Reg_16" {  } { { "RegUnit.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/RegUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618123871 ""} { "Info" "ISGN_ENTITY_NAME" "2 Flipflop " "Found entity 2: Flipflop" {  } { { "RegUnit.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/RegUnit.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618123871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618123871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Unit " "Found entity 1: PC_Unit" {  } { { "PC_Unit.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/PC_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618123875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618123875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file mar_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAR_Unit " "Found entity 1: MAR_Unit" {  } { { "MAR_Unit.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/MAR_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618123880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618123880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file mdr_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MDR_Unit " "Found entity 1: MDR_Unit" {  } { { "MDR_Unit.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/MDR_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618123884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618123884 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath.sv(26) " "Verilog HDL warning at datapath.sv(26): extended using \"x\" or \"z\"" {  } { { "datapath.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/datapath.sv" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1634618123888 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc datapath.sv(16) " "Verilog HDL Declaration information at datapath.sv(16): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "datapath.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/datapath.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634618123888 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MDR mdr datapath.sv(8) " "Verilog HDL Declaration information at datapath.sv(8): object \"MDR\" differs only in case from object \"mdr\" in the same scope" {  } { { "datapath.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/datapath.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634618123888 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAR mar datapath.sv(8) " "Verilog HDL Declaration information at datapath.sv(8): object \"MAR\" differs only in case from object \"mar\" in the same scope" {  } { { "datapath.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/datapath.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634618123888 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IR ir datapath.sv(8) " "Verilog HDL Declaration information at datapath.sv(8): object \"IR\" differs only in case from object \"ir\" in the same scope" {  } { { "datapath.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/datapath.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634618123889 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALU alu datapath.sv(16) " "Verilog HDL Declaration information at datapath.sv(16): object \"ALU\" differs only in case from object \"alu\" in the same scope" {  } { { "datapath.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/datapath.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634618123889 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Decoder decoder datapath.sv(16) " "Verilog HDL Declaration information at datapath.sv(16): object \"Decoder\" differs only in case from object \"decoder\" in the same scope" {  } { { "datapath.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/datapath.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634618123889 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BEN ben datapath.sv(9) " "Verilog HDL Declaration information at datapath.sv(9): object \"BEN\" differs only in case from object \"ben\" in the same scope" {  } { { "datapath.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/datapath.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634618123889 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LED led datapath.sv(10) " "Verilog HDL Declaration information at datapath.sv(10): object \"LED\" differs only in case from object \"led\" in the same scope" {  } { { "datapath.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/datapath.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634618123889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618123890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618123890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file ir_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IR_Unit " "Found entity 1: IR_Unit" {  } { { "IR_Unit.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/IR_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618123894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618123894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_fetch " "Found entity 1: testbench_fetch" {  } { { "testbench_fetch.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/testbench_fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618123899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618123899 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1634618123902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618123903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618123903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618123908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618123908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Unit " "Found entity 1: ALU_Unit" {  } { { "ALU_Unit.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/ALU_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618123912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618123912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618123917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618123917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/RegFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618123922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618123922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ben_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file ben_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BEN_Unit " "Found entity 1: BEN_Unit" {  } { { "BEN_Unit.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/BEN_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618123927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618123927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_slc3 " "Found entity 1: testbench_slc3" {  } { { "testbench_slc3.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/testbench_slc3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618123932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618123932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LED_Unit " "Found entity 1: LED_Unit" {  } { { "LED_unit.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/LED_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618123937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618123937 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slc3_testtop " "Elaborating entity \"slc3_testtop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634618124014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync sync:button_sync\[0\] " "Elaborating entity \"sync\" for hierarchy \"sync:button_sync\[0\]\"" {  } { { "slc3_testtop.sv" "button_sync\[0\]" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/slc3_testtop.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634618124028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slc3 slc3:slc " "Elaborating entity \"slc3\" for hierarchy \"slc3:slc\"" {  } { { "slc3_testtop.sv" "slc" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/slc3_testtop.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634618124035 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MARMUX 0 slc3.sv(45) " "Net \"MARMUX\" at slc3.sv(45) has no driver or initial value, using a default initial value '0'" {  } { { "slc3.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/slc3.sv" 45 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1634618124037 "|slc3_testtop|slc3:slc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver slc3:slc\|HexDriver:hex_drivers\[0\] " "Elaborating entity \"HexDriver\" for hierarchy \"slc3:slc\|HexDriver:hex_drivers\[0\]\"" {  } { { "slc3.sv" "hex_drivers\[0\]" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/slc3.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634618124049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath slc3:slc\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"slc3:slc\|datapath:d0\"" {  } { { "slc3.sv" "d0" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/slc3.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634618124060 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "datapath.sv(21) " "Verilog HDL Case Statement information at datapath.sv(21): all case item expressions in this case statement are onehot" {  } { { "datapath.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/datapath.sv" 21 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1634618124060 "|slc3_testtop|slc3:slc|datapath:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Unit slc3:slc\|datapath:d0\|PC_Unit:pc " "Elaborating entity \"PC_Unit\" for hierarchy \"slc3:slc\|datapath:d0\|PC_Unit:pc\"" {  } { { "datapath.sv" "pc" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/datapath.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634618124073 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PC_Unit.sv(12) " "Verilog HDL assignment warning at PC_Unit.sv(12): truncated value with size 32 to match size of target (16)" {  } { { "PC_Unit.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/PC_Unit.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634618124073 "|slc3_testtop|slc3:slc|datapath:d0|PC_Unit:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_16 slc3:slc\|datapath:d0\|PC_Unit:pc\|Reg_16:PC_Reg " "Elaborating entity \"Reg_16\" for hierarchy \"slc3:slc\|datapath:d0\|PC_Unit:pc\|Reg_16:PC_Reg\"" {  } { { "PC_Unit.sv" "PC_Reg" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/PC_Unit.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634618124080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR_Unit slc3:slc\|datapath:d0\|MDR_Unit:mdr " "Elaborating entity \"MDR_Unit\" for hierarchy \"slc3:slc\|datapath:d0\|MDR_Unit:mdr\"" {  } { { "datapath.sv" "mdr" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/datapath.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634618124088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR_Unit slc3:slc\|datapath:d0\|MAR_Unit:mar " "Elaborating entity \"MAR_Unit\" for hierarchy \"slc3:slc\|datapath:d0\|MAR_Unit:mar\"" {  } { { "datapath.sv" "mar" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/datapath.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634618124096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_Unit slc3:slc\|datapath:d0\|IR_Unit:ir " "Elaborating entity \"IR_Unit\" for hierarchy \"slc3:slc\|datapath:d0\|IR_Unit:ir\"" {  } { { "datapath.sv" "ir" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/datapath.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634618124104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Unit slc3:slc\|datapath:d0\|ALU_Unit:alu " "Elaborating entity \"ALU_Unit\" for hierarchy \"slc3:slc\|datapath:d0\|ALU_Unit:alu\"" {  } { { "datapath.sv" "alu" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/datapath.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634618124113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder slc3:slc\|datapath:d0\|Decoder:decoder " "Elaborating entity \"Decoder\" for hierarchy \"slc3:slc\|datapath:d0\|Decoder:decoder\"" {  } { { "datapath.sv" "decoder" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/datapath.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634618124121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile slc3:slc\|datapath:d0\|RegFile:regfile " "Elaborating entity \"RegFile\" for hierarchy \"slc3:slc\|datapath:d0\|RegFile:regfile\"" {  } { { "datapath.sv" "regfile" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/datapath.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634618124129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BEN_Unit slc3:slc\|datapath:d0\|BEN_Unit:ben " "Elaborating entity \"BEN_Unit\" for hierarchy \"slc3:slc\|datapath:d0\|BEN_Unit:ben\"" {  } { { "datapath.sv" "ben" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/datapath.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634618124147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flipflop slc3:slc\|datapath:d0\|BEN_Unit:ben\|Flipflop:NZP_ff\[0\] " "Elaborating entity \"Flipflop\" for hierarchy \"slc3:slc\|datapath:d0\|BEN_Unit:ben\|Flipflop:NZP_ff\[0\]\"" {  } { { "BEN_Unit.sv" "NZP_ff\[0\]" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/BEN_Unit.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634618124154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_Unit slc3:slc\|datapath:d0\|LED_Unit:led " "Elaborating entity \"LED_Unit\" for hierarchy \"slc3:slc\|datapath:d0\|LED_Unit:led\"" {  } { { "datapath.sv" "led" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/datapath.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634618124163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO slc3:slc\|Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"slc3:slc\|Mem2IO:memory_subsystem\"" {  } { { "slc3.sv" "memory_subsystem" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/slc3.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634618124174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU slc3:slc\|ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"slc3:slc\|ISDU:state_controller\"" {  } { { "slc3.sv" "state_controller" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/slc3.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634618124182 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ISDU.sv(125) " "Verilog HDL Case Statement information at ISDU.sv(125): all case item expressions in this case statement are onehot" {  } { { "ISDU.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/ISDU.sv" 125 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1634618124184 "|slc3_testtop|slc3:slc|ISDU:state_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:mem " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:mem\"" {  } { { "slc3_testtop.sv" "mem" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/slc3_testtop.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634618124202 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "readout test_memory.sv(32) " "Output port \"readout\" at test_memory.sv(32) has no driver" {  } { { "test_memory.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/test_memory.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1634618124208 "|slc3_testtop|test_memory:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_parser test_memory:mem\|memory_parser:parser " "Elaborating entity \"memory_parser\" for hierarchy \"test_memory:mem\|memory_parser:parser\"" {  } { { "test_memory.sv" "parser" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/test_memory.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634618124214 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "memory_parser " "Entity \"memory_parser\" contains only dangling pins" {  } { { "test_memory.sv" "parser" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/test_memory.sv" 71 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1634618124219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4g14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4g14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4g14 " "Found entity 1: altsyncram_4g14" {  } { { "db/altsyncram_4g14.tdf" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/db/altsyncram_4g14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618126311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618126311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_i7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_i7c " "Found entity 1: mux_i7c" {  } { { "db/mux_i7c.tdf" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/db/mux_i7c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618126569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618126569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/db/decode_3af.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618126697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618126697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_drh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_drh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_drh " "Found entity 1: cntr_drh" {  } { { "db/cntr_drh.tdf" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/db/cntr_drh.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618126882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618126882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_jrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jrb " "Found entity 1: cmpr_jrb" {  } { { "db/cmpr_jrb.tdf" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/db/cmpr_jrb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618126934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618126934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8hi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8hi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8hi " "Found entity 1: cntr_8hi" {  } { { "db/cntr_8hi.tdf" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/db/cntr_8hi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618127030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618127030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4rh " "Found entity 1: cntr_4rh" {  } { { "db/cntr_4rh.tdf" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/db/cntr_4rh.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618127164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618127164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_grb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_grb " "Found entity 1: cmpr_grb" {  } { { "db/cmpr_grb.tdf" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/db/cmpr_grb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618127219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618127219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/db/cntr_odi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618127313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618127313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/db/cmpr_drb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618127366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618127366 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634618127858 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1634618127960 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.10.18.23:35:30 Progress: Loading sldd6939449/alt_sld_fab_wrapper_hw.tcl " "2021.10.18.23:35:30 Progress: Loading sldd6939449/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618130957 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618133207 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618133307 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618136254 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618136350 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618136457 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618136578 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618136582 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618136582 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1634618137267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6939449/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6939449/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd6939449/alt_sld_fab.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/db/ip/sldd6939449/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618137467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618137467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618137545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618137545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618137561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618137561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618137627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618137627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618137710 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618137710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618137710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/ENIAC/Desktop/ECE385/Lab5/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634618137779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618137779 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634618139626 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634618140412 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ENIAC/Desktop/ECE385/Lab5/output_files/SLC3.map.smsg " "Generated suppressed messages file C:/Users/ENIAC/Desktop/ECE385/Lab5/output_files/SLC3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618140590 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 165 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 165 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1634618141760 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634618141782 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634618141782 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2256 " "Implemented 2256 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634618142041 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634618142041 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2134 " "Implemented 2134 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634618142041 ""} { "Info" "ICUT_CUT_TM_RAMS" "66 " "Implemented 66 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1634618142041 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634618142041 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634618142062 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 18 23:35:42 2021 " "Processing ended: Mon Oct 18 23:35:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634618142062 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634618142062 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634618142062 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634618142062 ""}
