
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000047                       # Number of seconds simulated
sim_ticks                                    46570500                       # Number of ticks simulated
final_tick                                   46570500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 131554                       # Simulator instruction rate (inst/s)
host_op_rate                                   138611                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               35494966                       # Simulator tick rate (ticks/s)
host_mem_usage                                 683808                       # Number of bytes of host memory used
host_seconds                                     1.31                       # Real time elapsed on the host
sim_insts                                      172598                       # Number of instructions simulated
sim_ops                                        181860                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          32384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          11776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst            768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst            640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher        12416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              60544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        32384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34432                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             184                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher          194                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 946                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         695375828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         252863937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          16491126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           5497042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          13742605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data           5497042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           5497042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           6871303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst           4122782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data           6871303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst           1374261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data           5497042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst           1374261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data           5497042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst           1374261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data           5497042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher     266606543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1300050461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    695375828                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     16491126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     13742605                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      5497042                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst      4122782                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst      1374261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst      1374261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst      1374261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        739352165                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        695375828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        252863937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         16491126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          5497042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         13742605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data          5497042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          5497042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          6871303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst          4122782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data          6871303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst          1374261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data          5497042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst          1374261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data          5497042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst          1374261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data          5497042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher    266606543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1300050461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         946                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       946                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  60544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   60544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                59                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      46531500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   946                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          224                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    260.857143                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   150.841897                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   304.008227                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          106     47.32%     47.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           47     20.98%     68.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           21      9.38%     77.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            7      3.12%     80.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            9      4.02%     84.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      2.68%     87.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      3.12%     90.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.89%     91.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           19      8.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          224                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     14527531                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                32265031                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4730000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15356.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34106.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1300.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1300.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      712                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      49187.63                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1232280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   672375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 5545800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              2542800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             26251920                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               510750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               36755925                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            936.904254                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE       726250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      37218250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   204120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   111375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1037400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              2542800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             25436250                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1202250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               30534195                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            779.107454                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      6595750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      36040750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                   8577                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             6297                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1325                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                3368                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   2612                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            77.553444                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    778                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                 7                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                 127                       # Number of system calls
system.cpu0.numCycles                           93142                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             14700                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         52453                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                       8577                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              3390                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        37021                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2733                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 383                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          109                       # Number of stall cycles due to pending traps
system.cpu0.fetch.IcacheWaitRetryStallCycles          562                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                    16553                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  349                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             54141                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.139746                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.279305                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   25784     47.62%     47.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   10272     18.97%     66.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    2820      5.21%     71.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   15265     28.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               54141                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.092085                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.563151                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   13116                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                15078                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    23942                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  959                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  1046                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 908                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  342                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 51911                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 4754                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  1046                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   16731                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   2977                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          7626                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    21274                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 4487                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 48250                       # Number of instructions processed by rename
system.cpu0.rename.SquashedInsts                 1703                       # Number of squashed instructions processed by rename
system.cpu0.rename.ROBFullEvents                   68                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                    10                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                    11                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  3944                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              53486                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               231585                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups           65426                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                42003                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   11483                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               108                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           106                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     2199                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads                7303                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               7571                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              232                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             116                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     46336                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                239                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    43198                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              459                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           8774                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        21871                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            42                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        54141                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.797880                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.097679                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              31948     59.01%     59.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               7928     14.64%     73.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               8028     14.83%     88.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3               5737     10.60%     99.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4                497      0.92%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5                  3      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          54141                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                   2352     28.76%     28.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    56      0.68%     29.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     29.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     29.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     29.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     29.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     29.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     29.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     29.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     29.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     29.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     29.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     29.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     29.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     29.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     29.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     29.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     29.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     29.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     29.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     29.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     29.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     29.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     29.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     29.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     29.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     29.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     29.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                  2378     29.08%     58.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 3391     41.47%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                27084     62.70%     62.70% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                2112      4.89%     67.59% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     67.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     67.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     67.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     67.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     67.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     67.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.01%     67.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.59% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                6921     16.02%     83.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               7078     16.39%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 43198                       # Type of FU issued
system.cpu0.iq.rate                          0.463786                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                       8177                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.189291                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            149096                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            55338                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        41025                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 77                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 51326                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     49                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              51                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         1901                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          915                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked          172                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  1046                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    564                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                   85                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              46589                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                 7303                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                7571                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               104                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                     1                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                   84                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            18                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect            96                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          971                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                1067                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                41619                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                 6367                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             1579                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           14                       # number of nop insts executed
system.cpu0.iew.exec_refs                       13272                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    5182                       # Number of branches executed
system.cpu0.iew.exec_stores                      6905                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.446834                       # Inst execution rate
system.cpu0.iew.wb_sent                         41177                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        41053                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    21466                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    39253                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.440757                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.546863                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           7112                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            197                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             1005                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        52652                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.717940                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.473669                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        36355     69.05%     69.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         7550     14.34%     83.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         3806      7.23%     90.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         2050      3.89%     94.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4          842      1.60%     96.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5          523      0.99%     97.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          788      1.50%     98.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          126      0.24%     98.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8          612      1.16%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        52652                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               32231                       # Number of instructions committed
system.cpu0.commit.committedOps                 37801                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         12058                       # Number of memory references committed
system.cpu0.commit.loads                         5402                       # Number of loads committed
system.cpu0.commit.membars                        113                       # Number of memory barriers committed
system.cpu0.commit.branches                      4626                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    33718                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 310                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           23662     62.60%     62.60% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           2078      5.50%     68.09% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     68.09% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     68.09% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     68.09% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     68.09% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.09% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     68.09% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.01%     68.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.10% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           5402     14.29%     82.39% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          6656     17.61%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            37801                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                  612                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                       96588                       # The number of ROB reads
system.cpu0.rob.rob_writes                      91318                       # The number of ROB writes
system.cpu0.timesIdled                            407                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          39001                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      32231                       # Number of Instructions Simulated
system.cpu0.committedOps                        37801                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.889827                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.889827                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.346042                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.346042                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   54236                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  26324                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1142                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   142663                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   19040                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  14532                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   112                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               31                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          193.090060                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              10706                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              373                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            28.702413                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   193.090060                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.188565                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.188565                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          342                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          295                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.333984                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            25965                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           25965                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data         5929                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           5929                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         4895                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          4895                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            2                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           50                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           51                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        10824                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           10824                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        10826                       # number of overall hits
system.cpu0.dcache.overall_hits::total          10826                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          232                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          232                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         1609                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1609                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            3                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         1841                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1841                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         1841                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1841                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     13598230                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     13598230                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data     35876011                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     35876011                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       164000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       164000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        34001                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        34001                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data     49474241                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     49474241                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data     49474241                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     49474241                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data         6161                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         6161                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         6504                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         6504                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        12665                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        12665                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        12667                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        12667                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.037656                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037656                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.247386                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.247386                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.055556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.055556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.145361                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.145361                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.145338                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.145338                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 58613.060345                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 58613.060345                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 22297.085768                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 22297.085768                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        41000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        41000                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 11333.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11333.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 26873.569256                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26873.569256                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 26873.569256                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26873.569256                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          102                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         3214                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            159                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    14.571429                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    20.213836                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           16                       # number of writebacks
system.cpu0.dcache.writebacks::total               16                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           73                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           73                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         1350                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1350                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         1423                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1423                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         1423                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1423                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          159                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          159                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          259                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          259                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          418                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          418                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          418                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          418                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      9380265                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      9380265                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data      8477244                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      8477244                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       157000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       157000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        29499                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        29499                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     17857509                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     17857509                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     17857509                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     17857509                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.025807                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.025807                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.039822                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039822                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.033004                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.033004                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.032999                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.032999                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 58995.377358                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 58995.377358                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 32730.671815                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 32730.671815                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        39250                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        39250                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         9833                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         9833                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 42721.313397                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 42721.313397                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 42721.313397                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 42721.313397                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              238                       # number of replacements
system.cpu0.icache.tags.tagsinuse          240.728195                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              15793                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              618                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            25.555016                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   240.728195                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.470172                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.470172                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          264                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            33716                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           33716                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst        15793                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          15793                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst        15793                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           15793                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst        15793                       # number of overall hits
system.cpu0.icache.overall_hits::total          15793                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          756                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          756                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          756                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           756                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          756                       # number of overall misses
system.cpu0.icache.overall_misses::total          756                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     43860216                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     43860216                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     43860216                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     43860216                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     43860216                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     43860216                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        16549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        16549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        16549                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        16549                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        16549                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        16549                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.045683                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.045683                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.045683                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.045683                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.045683                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.045683                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 58016.158730                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 58016.158730                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 58016.158730                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 58016.158730                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 58016.158730                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 58016.158730                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        15429                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           63                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              175                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    88.165714                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets    31.500000                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          136                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          136                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          136                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          136                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          136                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          136                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          620                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          620                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          620                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          620                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          620                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          620                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     37075261                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     37075261                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     37075261                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     37075261                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     37075261                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     37075261                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.037464                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.037464                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.037464                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.037464                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.037464                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.037464                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 59798.808065                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 59798.808065                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 59798.808065                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 59798.808065                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 59798.808065                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 59798.808065                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   4303                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             3952                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              194                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                2319                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   2225                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            95.946529                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    127                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           17396                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              1117                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         24784                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       4303                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              2352                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                        12846                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    423                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           72                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                     6667                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   27                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             14291                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.841159                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.154825                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    1783     12.48%     12.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    5495     38.45%     50.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     222      1.55%     52.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                    6791     47.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               14291                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.247356                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.424695                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    1268                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 1131                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                    11598                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                  110                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   184                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 135                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 24163                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  851                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   184                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    1863                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    192                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles           836                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                    11100                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                  116                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 23432                       # Number of instructions processed by rename
system.cpu1.rename.SquashedInsts                  292                       # Number of squashed instructions processed by rename
system.cpu1.rename.ROBFullEvents                   78                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenamedOperands              36231                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               114264                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           33883                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                34336                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    1892                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                25                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            25                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                      290                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                4517                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                639                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              131                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              67                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     23039                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 57                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    22615                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued               92                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           1510                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined         4081                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             7                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        14291                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.582464                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.133854                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               3501     24.50%     24.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               2780     19.45%     43.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               4327     30.28%     74.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3               3551     24.85%     99.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                132      0.92%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          14291                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   2055     52.64%     52.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                    57      1.46%     54.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     54.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     54.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     54.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     54.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     54.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     54.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     54.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     54.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     54.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     54.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     54.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     54.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     54.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     54.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     54.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     54.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     54.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     54.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     54.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     54.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     54.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     54.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     54.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     54.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     54.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     54.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     54.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                  1385     35.48%     89.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  407     10.43%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                16066     71.04%     71.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1539      6.81%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                4466     19.75%     97.59% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                544      2.41%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 22615                       # Type of FU issued
system.cpu1.iq.rate                          1.300011                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                       3904                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.172629                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads             63516                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            24607                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        22115                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 26519                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               3                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads          443                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          180                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   184                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                     56                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              23099                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                 4517                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                 639                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                25                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect            49                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect          121                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 170                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                22296                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                 4318                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              318                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                        4833                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    3776                       # Number of branches executed
system.cpu1.iew.exec_stores                       515                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.281674                       # Inst execution rate
system.cpu1.iew.wb_sent                         22139                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        22115                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    15506                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    24149                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.271269                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.642097                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           1146                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             50                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              167                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        14051                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.536261                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.988047                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         4627     32.93%     32.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         5902     42.00%     74.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          780      5.55%     80.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3          580      4.13%     84.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4           88      0.63%     85.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         1398      9.95%     95.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          159      1.13%     96.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7           48      0.34%     96.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8          469      3.34%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        14051                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               21026                       # Number of instructions committed
system.cpu1.commit.committedOps                 21586                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                          4533                       # Number of memory references committed
system.cpu1.commit.loads                         4074                       # Number of loads committed
system.cpu1.commit.membars                         25                       # Number of memory barriers committed
system.cpu1.commit.branches                      3713                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    17966                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  59                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           15514     71.87%     71.87% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           1539      7.13%     79.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     79.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     79.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     79.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     79.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     79.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     79.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     79.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     79.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     79.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     79.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     79.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     79.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     79.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     79.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     79.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     79.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     79.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     79.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     79.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.00% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.00% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           4074     18.87%     97.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           459      2.13%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            21586                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                  469                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       36119                       # The number of ROB reads
system.cpu1.rob.rob_writes                      45718                       # The number of ROB writes
system.cpu1.timesIdled                             30                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           3105                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       75745                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      21026                       # Number of Instructions Simulated
system.cpu1.committedOps                        21586                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.827357                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.827357                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.208669                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.208669                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   32126                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  13581                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                    79392                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   21448                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                   5329                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    46                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse            8.950983                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               4592                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               65                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            70.646154                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     8.950983                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.008741                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.008741                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           65                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.063477                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             9585                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            9585                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         4172                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           4172                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          417                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           417                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            1                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            2                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data            1                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data         4589                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            4589                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         4590                       # number of overall hits
system.cpu1.dcache.overall_hits::total           4590                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          115                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          115                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           29                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            8                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            4                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          144                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           144                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          145                       # number of overall misses
system.cpu1.dcache.overall_misses::total          145                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      2816954                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      2816954                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      3314750                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      3314750                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        42495                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        42495                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data         8000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data        10500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        10500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      6131704                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      6131704                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      6131704                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      6131704                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         4287                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         4287                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          446                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          446                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data         4733                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         4733                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data         4735                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         4735                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.026825                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.026825                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.065022                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.065022                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.800000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.800000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.030425                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.030425                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.030623                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.030623                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 24495.252174                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 24495.252174                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 114301.724138                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 114301.724138                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data  5311.875000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  5311.875000                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         2000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         2000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 42581.277778                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 42581.277778                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 42287.613793                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 42287.613793                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          800                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          800                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           52                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           52                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           17                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data           69                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           69                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data           69                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           69                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           63                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           12                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            8                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            4                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data           75                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data           76                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           76                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data       606274                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total       606274                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       884000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       884000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        29505                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        29505                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data         7500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         7500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      1490274                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      1490274                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      1492774                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      1492774                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.014696                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.014696                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.026906                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.026906                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.800000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.015846                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.015846                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.016051                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.016051                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  9623.396825                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  9623.396825                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 73666.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 73666.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         2500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  3688.125000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3688.125000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         1250                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         1250                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 19870.320000                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19870.320000                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 19641.763158                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19641.763158                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            7.658899                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               6606                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           122.333333                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     7.658899                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.014959                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.014959                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            13388                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           13388                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst         6606                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           6606                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst         6606                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            6606                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst         6606                       # number of overall hits
system.cpu1.icache.overall_hits::total           6606                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           61                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           61                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           61                       # number of overall misses
system.cpu1.icache.overall_misses::total           61                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      3416695                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3416695                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      3416695                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3416695                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      3416695                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3416695                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst         6667                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         6667                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst         6667                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         6667                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst         6667                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         6667                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.009150                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009150                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.009150                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009150                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.009150                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009150                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 56011.393443                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 56011.393443                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 56011.393443                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 56011.393443                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 56011.393443                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 56011.393443                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1646                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    96.823529                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           54                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           54                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           54                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      3060292                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3060292                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      3060292                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3060292                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      3060292                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3060292                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.008100                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.008100                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.008100                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.008100                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.008100                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.008100                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 56672.074074                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 56672.074074                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 56672.074074                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 56672.074074                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 56672.074074                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 56672.074074                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                   4275                       # Number of BP lookups
system.cpu2.branchPred.condPredicted             3926                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              190                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                2311                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                   2220                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.062311                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    124                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           16790                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles               994                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         24627                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                       4275                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              2344                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                        12842                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                    415                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          196                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                     6616                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   24                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples             14263                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.831803                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.160017                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                    1851     12.98%     12.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                    5444     38.17%     51.15% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                     221      1.55%     52.70% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                    6747     47.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               14263                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.254616                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.466766                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    1111                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 1324                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                    11538                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                  110                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   180                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 135                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                 24061                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  834                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   180                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                    1694                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                    309                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles           872                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                    11053                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                  155                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                 23350                       # Number of instructions processed by rename
system.cpu2.rename.SquashedInsts                  289                       # Number of squashed instructions processed by rename
system.cpu2.rename.ROBFullEvents                   88                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.SQFullEvents                    34                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands              36083                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups               113872                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups           33782                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps                34192                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                    1888                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                21                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            21                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                      302                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads                4510                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                646                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              131                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              67                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                     22978                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 50                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                    22547                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued               90                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           1526                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined         4113                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved             4                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples        14263                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.580803                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.138145                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               3537     24.80%     24.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1               2735     19.18%     43.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2               4295     30.11%     74.09% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3               3562     24.97%     99.06% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                134      0.94%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          14263                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   2040     52.44%     52.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                    58      1.49%     53.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     53.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     53.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     53.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     53.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     53.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     53.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     53.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     53.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     53.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     53.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     53.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     53.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     53.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     53.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     53.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     53.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     53.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     53.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     53.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     53.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     53.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     53.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     53.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     53.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     53.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     53.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                  1384     35.58%     89.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  408     10.49%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                16001     70.97%     70.97% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                1539      6.83%     77.79% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     77.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     77.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     77.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     77.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     77.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     77.79% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     77.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     77.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     77.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     77.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     77.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     77.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     77.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     77.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     77.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     77.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     77.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     77.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.79% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.79% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                4459     19.78%     97.57% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                548      2.43%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 22547                       # Type of FU issued
system.cpu2.iq.rate                          1.342883                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                       3890                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.172528                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads             63336                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes            24556                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses        22047                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                 26437                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads               3                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads          448                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          191                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   180                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                     58                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts              23031                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                 4510                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                 646                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                21                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect            49                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect          117                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 166                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                22228                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                 4310                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              318                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                        4828                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                    3760                       # Number of branches executed
system.cpu2.iew.exec_stores                       518                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.323883                       # Inst execution rate
system.cpu2.iew.wb_sent                         22072                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                        22047                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                    15466                       # num instructions producing a value
system.cpu2.iew.wb_consumers                    24063                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.313103                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.642730                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           1162                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             46                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              163                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples        14025                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.533119                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.991261                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0         4658     33.21%     33.21% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         5864     41.81%     75.02% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2          770      5.49%     80.51% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3          577      4.11%     84.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4           81      0.58%     85.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         1394      9.94%     95.14% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          165      1.18%     96.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7           45      0.32%     96.64% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8          471      3.36%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        14025                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               20942                       # Number of instructions committed
system.cpu2.commit.committedOps                 21502                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                          4517                       # Number of memory references committed
system.cpu2.commit.loads                         4062                       # Number of loads committed
system.cpu2.commit.membars                         25                       # Number of memory barriers committed
system.cpu2.commit.branches                      3693                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                    17902                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  59                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           15446     71.84%     71.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           1539      7.16%     78.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     78.99% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     78.99% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     78.99% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     78.99% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     78.99% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     78.99% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     78.99% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     78.99% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     78.99% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     78.99% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     78.99% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     78.99% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     78.99% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     78.99% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     78.99% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     78.99% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     78.99% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     78.99% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     78.99% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     78.99% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     78.99% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     78.99% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     78.99% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     78.99% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     78.99% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.99% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.99% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           4062     18.89%     97.88% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           455      2.12%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            21502                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                  471                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                       36023                       # The number of ROB reads
system.cpu2.rob.rob_writes                      45580                       # The number of ROB writes
system.cpu2.timesIdled                             25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           2527                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       76351                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                      20942                       # Number of Instructions Simulated
system.cpu2.committedOps                        21502                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.801738                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.801738                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.247290                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.247290                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                   32039                       # number of integer regfile reads
system.cpu2.int_regfile_writes                  13556                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                    79152                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   21331                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                   5305                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    29                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse            9.069331                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               4579                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs               66                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            69.378788                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     9.069331                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.008857                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.008857                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           66                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.064453                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             9562                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            9562                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data         4161                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           4161                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          415                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           415                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            1                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::cpu2.data         4576                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            4576                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data         4577                       # number of overall hits
system.cpu2.dcache.overall_hits::total           4577                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          122                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          122                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           31                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           31                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            6                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          153                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           153                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          154                       # number of overall misses
system.cpu2.dcache.overall_misses::total          154                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      3249481                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      3249481                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      3881500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      3881500                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        35998                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        35998                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        12500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data      7130981                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      7130981                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data      7130981                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      7130981                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data         4283                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         4283                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data          446                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          446                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data         4729                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         4729                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data         4731                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         4731                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.028485                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.028485                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.069507                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.069507                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.032354                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.032354                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.032551                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.032551                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 26635.090164                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 26635.090164                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 125209.677419                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 125209.677419                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data  5999.666667                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  5999.666667                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  4166.666667                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  4166.666667                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 46607.718954                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 46607.718954                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 46305.071429                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 46305.071429                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          895                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          895                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data           58                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           58                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           19                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data           77                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           77                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data           77                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           77                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data           64                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data           12                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            6                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data           76                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           76                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data           77                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           77                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data       665003                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total       665003                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data      1010250                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1010250                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        26002                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        26002                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      1675253                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      1675253                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      1677753                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      1677753                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.014943                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.014943                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.026906                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.026906                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.016071                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.016071                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.016276                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.016276                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 10390.671875                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 10390.671875                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 84187.500000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 84187.500000                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         2500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data  4333.666667                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4333.666667                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 22042.802632                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 22042.802632                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data        21789                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total        21789                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse            7.554246                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs               6560                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           123.773585                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     7.554246                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.014754                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.014754                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses            13285                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses           13285                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst         6560                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           6560                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst         6560                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            6560                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst         6560                       # number of overall hits
system.cpu2.icache.overall_hits::total           6560                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           56                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           56                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           56                       # number of overall misses
system.cpu2.icache.overall_misses::total           56                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      2534699                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2534699                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      2534699                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2534699                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      2534699                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2534699                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst         6616                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         6616                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst         6616                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         6616                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst         6616                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         6616                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.008464                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.008464                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.008464                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.008464                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.008464                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.008464                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 45262.482143                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 45262.482143                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 45262.482143                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 45262.482143                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 45262.482143                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 45262.482143                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1287                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    91.928571                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           53                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           53                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           53                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      2402547                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2402547                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      2402547                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2402547                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      2402547                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2402547                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.008011                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.008011                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.008011                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.008011                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.008011                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.008011                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 45331.075472                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 45331.075472                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 45331.075472                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 45331.075472                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 45331.075472                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 45331.075472                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                   4333                       # Number of BP lookups
system.cpu3.branchPred.condPredicted             3973                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              193                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                2339                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                   2242                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            95.852929                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    127                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                           16190                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles               938                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                         24847                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                       4333                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches              2369                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                        12977                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                    419                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles          196                       # Number of stall cycles due to pending traps
system.cpu3.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                     6679                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   26                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples             14347                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.837248                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.156720                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                    1817     12.66%     12.66% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                    5504     38.36%     51.03% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                     223      1.55%     52.58% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                    6803     47.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               14347                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.267634                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.534713                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    1128                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 1300                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                    11622                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                  115                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   182                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 137                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                 24227                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  844                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   182                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                    1721                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                    121                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles           928                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                    11133                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                  262                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                 23494                       # Number of instructions processed by rename
system.cpu3.rename.SquashedInsts                  293                       # Number of squashed instructions processed by rename
system.cpu3.rename.ROBFullEvents                   76                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.SQFullEvents                   149                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands              36385                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups               114566                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups           33969                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps                34453                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                    1921                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                24                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            24                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                      292                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads                4525                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                631                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              131                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              67                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                     23106                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 56                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                    22675                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued               90                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           1512                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined         4083                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved             7                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples        14347                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.580470                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.132263                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               3513     24.49%     24.49% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1               2796     19.49%     43.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2               4368     30.45%     74.42% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3               3537     24.65%     99.07% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                133      0.93%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          14347                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                   2061     52.87%     52.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                    57      1.46%     54.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     54.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     54.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     54.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     54.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     54.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     54.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     54.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     54.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     54.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     54.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     54.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     54.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     54.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     54.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     54.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     54.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     54.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     54.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     54.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     54.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     54.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     54.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     54.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     54.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     54.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     54.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     54.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                  1383     35.48%     89.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  397     10.18%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                16123     71.10%     71.10% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                1539      6.79%     77.89% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     77.89% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     77.89% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     77.89% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     77.89% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     77.89% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     77.89% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     77.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     77.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     77.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     77.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     77.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     77.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     77.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     77.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     77.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     77.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     77.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     77.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.89% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.89% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                4475     19.74%     97.63% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                538      2.37%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 22675                       # Type of FU issued
system.cpu3.iq.rate                          1.400556                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                       3898                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.171907                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads             63682                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes            24674                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses        22185                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                 26573                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads               3                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads          444                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          173                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   182                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                     56                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts              23165                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                 4525                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                 631                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                24                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect            49                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect          122                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 171                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                22365                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                 4325                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              307                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                        4839                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                    3794                       # Number of branches executed
system.cpu3.iew.exec_stores                       514                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.381408                       # Inst execution rate
system.cpu3.iew.wb_sent                         22209                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                        22185                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                    15543                       # num instructions producing a value
system.cpu3.iew.wb_consumers                    24222                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      1.370290                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.641689                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           1157                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             49                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              166                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples        14109                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.534482                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.986388                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         4650     32.96%     32.96% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         5930     42.03%     74.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2          779      5.52%     80.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3          581      4.12%     84.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4           84      0.60%     85.22% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         1411     10.00%     95.22% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          159      1.13%     96.35% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7           46      0.33%     96.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8          469      3.32%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total        14109                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts               21090                       # Number of instructions committed
system.cpu3.commit.committedOps                 21650                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                          4539                       # Number of memory references committed
system.cpu3.commit.loads                         4081                       # Number of loads committed
system.cpu3.commit.membars                         25                       # Number of memory barriers committed
system.cpu3.commit.branches                      3729                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                    18014                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  59                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           15572     71.93%     71.93% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           1539      7.11%     79.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     79.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     79.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     79.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     79.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     79.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     79.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     79.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     79.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     79.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     79.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     79.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     79.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     79.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     79.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     79.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     79.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     79.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     79.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     79.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     79.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     79.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           4081     18.85%     97.88% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           458      2.12%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            21650                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                  469                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                       36252                       # The number of ROB reads
system.cpu3.rob.rob_writes                      45864                       # The number of ROB writes
system.cpu3.timesIdled                             18                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           1843                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       76951                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                      21090                       # Number of Instructions Simulated
system.cpu3.committedOps                        21650                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.767662                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.767662                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.302656                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.302656                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                   32227                       # number of integer regfile reads
system.cpu3.int_regfile_writes                  13605                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                    79620                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   21562                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                   5337                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    42                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse            9.070453                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               4594                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs               66                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            69.606061                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     9.070453                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.008858                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.008858                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           66                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.064453                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses             9599                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses            9599                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data         4176                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           4176                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          415                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           415                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            1                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            1                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu3.dcache.demand_hits::cpu3.data         4591                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            4591                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data         4592                       # number of overall hits
system.cpu3.dcache.overall_hits::total           4592                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          120                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          120                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           31                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           31                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            8                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            4                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data          151                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           151                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data          152                       # number of overall misses
system.cpu3.dcache.overall_misses::total          152                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      2344721                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      2344721                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      2731000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      2731000                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        44997                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        44997                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        12000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data      5075721                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      5075721                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data      5075721                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      5075721                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data         4296                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         4296                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data          446                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          446                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data         4742                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         4742                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data         4744                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         4744                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.027933                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.027933                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.069507                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.069507                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.031843                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.031843                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.032040                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.032040                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 19539.341667                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 19539.341667                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 88096.774194                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 88096.774194                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data  5624.625000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  5624.625000                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data         3000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 33614.046358                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 33614.046358                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 33392.901316                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 33392.901316                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          703                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          703                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data           56                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total           56                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           19                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data           75                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total           75                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data           75                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total           75                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data           64                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           12                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            8                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            4                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data           76                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total           76                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data           77                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total           77                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data       581767                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total       581767                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       647250                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       647250                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        32003                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        32003                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      1229017                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      1229017                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      1231517                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      1231517                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.014898                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.014898                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.026906                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.026906                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.016027                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.016027                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.016231                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.016231                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data  9090.109375                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  9090.109375                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 53937.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 53937.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data  4000.375000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4000.375000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         1875                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 16171.276316                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 16171.276316                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 15993.727273                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 15993.727273                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse            7.421243                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs               6624                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           127.384615                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     7.421243                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.014495                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.014495                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            13410                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           13410                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst         6624                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           6624                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst         6624                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            6624                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst         6624                       # number of overall hits
system.cpu3.icache.overall_hits::total           6624                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           55                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           55                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           55                       # number of overall misses
system.cpu3.icache.overall_misses::total           55                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      2210720                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2210720                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      2210720                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2210720                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      2210720                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2210720                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst         6679                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         6679                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst         6679                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         6679                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst         6679                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         6679                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.008235                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.008235                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.008235                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.008235                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.008235                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.008235                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 40194.909091                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 40194.909091                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 40194.909091                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 40194.909091                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 40194.909091                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 40194.909091                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1110                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    79.285714                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           52                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           52                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           52                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      2107529                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2107529                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      2107529                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2107529                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      2107529                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2107529                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.007786                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.007786                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.007786                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.007786                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.007786                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.007786                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 40529.403846                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 40529.403846                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 40529.403846                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 40529.403846                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 40529.403846                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 40529.403846                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                   4084                       # Number of BP lookups
system.cpu4.branchPred.condPredicted             3744                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect              188                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups                2216                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                   2119                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            95.622744                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                    117                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                           15652                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles               899                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                         23841                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                       4084                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches              2236                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                        13268                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                    409                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.PendingTrapStallCycles          197                       # Number of stall cycles due to pending traps
system.cpu4.fetch.IcacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR
system.cpu4.fetch.CacheLines                     6406                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes                   22                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples             14578                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             1.735012                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            1.201613                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                    2570     17.63%     17.63% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                    5257     36.06%     53.69% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                     217      1.49%     55.18% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                    6534     44.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total               14578                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.260925                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       1.523192                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                    1053                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles                 2109                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                    11127                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles                  112                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                   177                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved                 129                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts                 23216                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                  838                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                   177                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                    1637                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                    242                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles          1104                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                    10642                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles                  776                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts                 22500                       # Number of instructions processed by rename
system.cpu4.rename.SquashedInsts                  291                       # Number of squashed instructions processed by rename
system.cpu4.rename.ROBFullEvents                   79                       # Number of times rename has blocked due to ROB full
system.cpu4.rename.SQFullEvents                   660                       # Number of times rename has blocked due to SQ full
system.cpu4.rename.RenamedOperands              34641                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups               109748                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups           32647                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps                32773                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                    1865                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts                21                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts            21                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                      291                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads                4382                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores                601                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads              126                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores              59                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                     22121                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded                 50                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                    21697                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued               92                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined           1464                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined         4007                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved             5                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples        14578                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        1.488339                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       1.165302                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0               4246     29.13%     29.13% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1               2672     18.33%     47.46% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2               4080     27.99%     75.44% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3               3455     23.70%     99.14% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::4                125      0.86%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total          14578                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                   1953     51.90%     51.90% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                    58      1.54%     53.44% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%     53.44% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%     53.44% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%     53.44% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%     53.44% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%     53.44% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%     53.44% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%     53.44% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%     53.44% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%     53.44% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%     53.44% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%     53.44% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%     53.44% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%     53.44% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%     53.44% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%     53.44% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%     53.44% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%     53.44% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%     53.44% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%     53.44% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%     53.44% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%     53.44% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%     53.44% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%     53.44% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%     53.44% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%     53.44% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.44% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%     53.44% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead                  1371     36.43%     89.88% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite                  381     10.12%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu                15314     70.58%     70.58% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult                1539      7.09%     77.67% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     77.67% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     77.67% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     77.67% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     77.67% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     77.67% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     77.67% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     77.67% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     77.67% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     77.67% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     77.67% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     77.67% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     77.67% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     77.67% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     77.67% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     77.67% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     77.67% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.67% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     77.67% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.67% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.67% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.67% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.67% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.67% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.67% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     77.67% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.67% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.67% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead                4335     19.98%     97.65% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite                509      2.35%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total                 21697                       # Type of FU issued
system.cpu4.iq.rate                          1.386213                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                       3763                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.173434                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads             61824                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes            23637                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses        21213                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses                 25460                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads               3                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads          431                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores          163                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                   177                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                     51                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts              22174                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts                 4382                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts                 601                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts                21                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect            48                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect          118                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts                 166                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts                21390                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts                 4189                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts              304                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                            3                       # number of nop insts executed
system.cpu4.iew.exec_refs                        4674                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                    3563                       # Number of branches executed
system.cpu4.iew.exec_stores                       485                       # Number of stores executed
system.cpu4.iew.exec_rate                    1.366599                       # Inst execution rate
system.cpu4.iew.wb_sent                         21235                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                        21213                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                    14872                       # num instructions producing a value
system.cpu4.iew.wb_consumers                    23104                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      1.355290                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.643698                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts           1097                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls             45                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts              161                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples        14350                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     1.442997                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     1.968192                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0         5345     37.25%     37.25% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1         5607     39.07%     76.32% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2          762      5.31%     81.63% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3          577      4.02%     85.65% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4           96      0.67%     86.32% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5         1298      9.05%     95.37% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6          153      1.07%     96.43% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7           43      0.30%     96.73% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8          469      3.27%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total        14350                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts               20176                       # Number of instructions committed
system.cpu4.commit.committedOps                 20707                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                          4389                       # Number of memory references committed
system.cpu4.commit.loads                         3951                       # Number of loads committed
system.cpu4.commit.membars                         24                       # Number of memory barriers committed
system.cpu4.commit.branches                      3504                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                    17291                       # Number of committed integer instructions.
system.cpu4.commit.function_calls                  56                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu           14779     71.37%     71.37% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult           1539      7.43%     78.80% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     78.80% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     78.80% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     78.80% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     78.80% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     78.80% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     78.80% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     78.80% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     78.80% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     78.80% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     78.80% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     78.80% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     78.80% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     78.80% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     78.80% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     78.80% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     78.80% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     78.80% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     78.80% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     78.80% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     78.80% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     78.80% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     78.80% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     78.80% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     78.80% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     78.80% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.80% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.80% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead           3951     19.08%     97.88% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite           438      2.12%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total            20707                       # Class of committed instruction
system.cpu4.commit.bw_lim_events                  469                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                       35503                       # The number of ROB reads
system.cpu4.rob.rob_writes                      43857                       # The number of ROB writes
system.cpu4.timesIdled                             18                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           1074                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                       77489                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                      20176                       # Number of Instructions Simulated
system.cpu4.committedOps                        20707                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              0.775773                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        0.775773                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              1.289037                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        1.289037                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                   30929                       # number of integer regfile reads
system.cpu4.int_regfile_writes                  13191                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                    76284                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                   20263                       # number of cc regfile writes
system.cpu4.misc_regfile_reads                   5149                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                    33                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements                0                       # number of replacements
system.cpu4.dcache.tags.tagsinuse            8.880349                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs               4444                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs               66                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            67.333333                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data     8.880349                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.008672                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.008672                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024           66                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.064453                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses             9291                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses            9291                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data         4044                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total           4044                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data          397                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total           397                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data            1                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data            1                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu4.dcache.demand_hits::cpu4.data         4441                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total            4441                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data         4442                       # number of overall hits
system.cpu4.dcache.overall_hits::total           4442                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data          119                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total          119                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data           31                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           31                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data            1                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data            6                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data            4                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data          150                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total           150                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data          151                       # number of overall misses
system.cpu4.dcache.overall_misses::total          151                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data      1576472                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total      1576472                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data      2613750                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      2613750                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data        35499                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total        35499                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data        12000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data      4190222                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total      4190222                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data      4190222                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total      4190222                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data         4163                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total         4163                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data          428                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total          428                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data         4591                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total         4591                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data         4593                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total         4593                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.028585                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.028585                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.072430                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.072430                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.032673                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.032673                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.032876                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.032876                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 13247.663866                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 13247.663866                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 84314.516129                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 84314.516129                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data  5916.500000                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total  5916.500000                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data         3000                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 27934.813333                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 27934.813333                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 27749.814570                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 27749.814570                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets          172                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          172                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data           55                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data           19                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data           74                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total           74                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data           74                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total           74                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data           64                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data           12                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::cpu4.data            1                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data            6                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data            4                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data           76                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total           76                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data           77                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total           77                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data       542760                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total       542760                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data       872000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       872000                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::cpu4.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data        25501                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total        25501                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data      1414760                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total      1414760                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data      1417260                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total      1417260                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.015374                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.015374                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.028037                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.028037                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::cpu4.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.016554                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.016554                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.016765                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.016765                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data  8480.625000                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total  8480.625000                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 72666.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 72666.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::cpu4.data         2500                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data  4250.166667                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4250.166667                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data         1875                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 18615.263158                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 18615.263158                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 18405.974026                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 18405.974026                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse            7.201405                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs               6350                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           122.115385                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst     7.201405                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.014065                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.014065                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses            12864                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses           12864                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst         6350                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total           6350                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst         6350                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total            6350                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst         6350                       # number of overall hits
system.cpu4.icache.overall_hits::total           6350                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst           56                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst           56                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst           56                       # number of overall misses
system.cpu4.icache.overall_misses::total           56                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst      1281467                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      1281467                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst      1281467                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      1281467                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst      1281467                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      1281467                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst         6406                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total         6406                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst         6406                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total         6406                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst         6406                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total         6406                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.008742                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.008742                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.008742                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.008742                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.008742                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.008742                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 22883.339286                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 22883.339286                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 22883.339286                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 22883.339286                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 22883.339286                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 22883.339286                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs          384                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs           32                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst            4                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst            4                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst            4                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst           52                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst           52                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst           52                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst      1165031                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      1165031                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst      1165031                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      1165031                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst      1165031                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      1165031                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.008117                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.008117                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.008117                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.008117                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.008117                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.008117                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 22404.442308                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 22404.442308                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 22404.442308                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 22404.442308                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 22404.442308                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 22404.442308                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.branchPred.lookups                   3956                       # Number of BP lookups
system.cpu5.branchPred.condPredicted             3599                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect              192                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups                2134                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits                   2030                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            95.126523                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                    123                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                           15122                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles               937                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                         23318                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                       3956                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches              2153                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                        12369                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                    413                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.PendingTrapStallCycles          621                       # Number of stall cycles due to pending traps
system.cpu5.fetch.IcacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR
system.cpu5.fetch.CacheLines                     6294                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes                   25                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples             14143                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             1.754083                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            1.195342                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                    2379     16.82%     16.82% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                    5133     36.29%     53.11% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                     218      1.54%     54.66% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                    6413     45.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total               14143                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.261606                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       1.541992                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                    1062                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles                 1937                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                    10859                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles                  106                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                   179                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved                 131                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts                 22617                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                  834                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                   179                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                    1649                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                    260                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles          1377                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                    10368                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles                  310                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts                 21897                       # Number of instructions processed by rename
system.cpu5.rename.SquashedInsts                  285                       # Number of squashed instructions processed by rename
system.cpu5.rename.ROBFullEvents                   66                       # Number of times rename has blocked due to ROB full
system.cpu5.rename.SQFullEvents                   204                       # Number of times rename has blocked due to SQ full
system.cpu5.rename.RenamedOperands              33508                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups               106820                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups           31810                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps                31594                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                    1910                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts                25                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts            25                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                      283                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads                4306                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores                599                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads              114                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores              48                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                     21503                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded                 57                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                    21051                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued               83                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined           1528                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined         4191                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved            10                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples        14143                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        1.488440                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       1.166940                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0               4109     29.05%     29.05% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1               2642     18.68%     47.73% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2               3895     27.54%     75.27% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3               3369     23.82%     99.09% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::4                128      0.91%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total          14143                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu                   1800     50.24%     50.24% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                    59      1.65%     51.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0      0.00%     51.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0      0.00%     51.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0      0.00%     51.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0      0.00%     51.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0      0.00%     51.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0      0.00%     51.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0      0.00%     51.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0      0.00%     51.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0      0.00%     51.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0      0.00%     51.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0      0.00%     51.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0      0.00%     51.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0      0.00%     51.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0      0.00%     51.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0      0.00%     51.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0      0.00%     51.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0      0.00%     51.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0      0.00%     51.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0      0.00%     51.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0      0.00%     51.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0      0.00%     51.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0      0.00%     51.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0      0.00%     51.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0      0.00%     51.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0      0.00%     51.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0      0.00%     51.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0      0.00%     51.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead                  1370     38.24%     90.12% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite                  354      9.88%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu                14764     70.13%     70.13% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult                1539      7.31%     77.45% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     77.45% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     77.45% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     77.45% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     77.45% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     77.45% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     77.45% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     77.45% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     77.45% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     77.45% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     77.45% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     77.45% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     77.45% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     77.45% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     77.45% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     77.45% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     77.45% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.45% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     77.45% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.45% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.45% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.45% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.45% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.45% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.45% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     77.45% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.45% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.45% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead                4243     20.16%     97.60% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite                505      2.40%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total                 21051                       # Type of FU issued
system.cpu5.iq.rate                          1.392078                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                       3583                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                  0.170206                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads             59909                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes            23088                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses        20560                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses                 24634                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads               3                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads          456                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores          179                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                   179                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                     61                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts              21563                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts                 4306                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts                 599                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts                25                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect            47                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect          121                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts                 168                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts                20738                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts                 4092                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts              311                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                            3                       # number of nop insts executed
system.cpu5.iew.exec_refs                        4570                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                    3409                       # Number of branches executed
system.cpu5.iew.exec_stores                       478                       # Number of stores executed
system.cpu5.iew.exec_rate                    1.371379                       # Inst execution rate
system.cpu5.iew.wb_sent                         20587                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                        20560                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                    14413                       # num instructions producing a value
system.cpu5.iew.wb_consumers                    22215                       # num instructions consuming a value
system.cpu5.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu5.iew.wb_rate                      1.359609                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.648796                       # average fanout of values written-back
system.cpu5.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu5.commit.commitSquashedInsts           1171                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls             47                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts              165                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples        13903                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     1.440840                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     1.970490                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0         5202     37.42%     37.42% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1         5405     38.88%     76.29% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2          757      5.44%     81.74% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3          556      4.00%     85.74% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4           73      0.53%     86.26% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5         1271      9.14%     95.40% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6          138      0.99%     96.40% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7           38      0.27%     96.67% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8          463      3.33%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total        13903                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts               19539                       # Number of instructions committed
system.cpu5.commit.committedOps                 20032                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                          4270                       # Number of memory references committed
system.cpu5.commit.loads                         3850                       # Number of loads committed
system.cpu5.commit.membars                         22                       # Number of memory barriers committed
system.cpu5.commit.branches                      3348                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                    16766                       # Number of committed integer instructions.
system.cpu5.commit.function_calls                  52                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu           14223     71.00%     71.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult           1539      7.68%     78.68% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     78.68% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     78.68% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     78.68% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     78.68% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     78.68% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     78.68% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     78.68% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     78.68% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     78.68% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     78.68% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     78.68% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     78.68% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     78.68% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     78.68% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     78.68% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     78.68% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     78.68% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     78.68% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     78.68% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     78.68% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     78.68% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     78.68% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     78.68% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0      0.00%     78.68% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     78.68% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.68% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.68% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead           3850     19.22%     97.90% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite           420      2.10%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total            20032                       # Class of committed instruction
system.cpu5.commit.bw_lim_events                  463                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                       34474                       # The number of ROB reads
system.cpu5.rob.rob_writes                      42660                       # The number of ROB writes
system.cpu5.timesIdled                             16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                            979                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                       78019                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                      19539                       # Number of Instructions Simulated
system.cpu5.committedOps                        20032                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              0.773939                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        0.773939                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              1.292091                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        1.292091                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads                   30054                       # number of integer regfile reads
system.cpu5.int_regfile_writes                  12935                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                    74064                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                   19357                       # number of cc regfile writes
system.cpu5.misc_regfile_reads                   5076                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                    55                       # number of misc regfile writes
system.cpu5.dcache.tags.replacements                0                       # number of replacements
system.cpu5.dcache.tags.tagsinuse            8.687405                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs               4326                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs               66                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            65.545455                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data     8.687405                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.008484                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.008484                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024           66                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.064453                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses             9056                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses            9056                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data         3945                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total           3945                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data          374                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           374                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data            1                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data            1                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu5.dcache.demand_hits::cpu5.data         4319                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total            4319                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data         4320                       # number of overall hits
system.cpu5.dcache.overall_hits::total           4320                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data          116                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          116                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data           31                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           31                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data            1                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data           11                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data            4                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data          147                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total           147                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data          148                       # number of overall misses
system.cpu5.dcache.overall_misses::total          148                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data      1508990                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total      1508990                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data      2499500                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      2499500                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data        57496                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total        57496                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data        12000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::cpu5.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data      4008490                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total      4008490                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data      4008490                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total      4008490                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data         4061                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total         4061                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data          405                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total          405                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data         4466                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total         4466                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data         4468                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total         4468                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.028564                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.028564                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.076543                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.076543                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.916667                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.916667                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.032915                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.032915                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.033124                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.033124                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 13008.534483                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 13008.534483                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 80629.032258                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 80629.032258                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data  5226.909091                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total  5226.909091                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data         3000                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 27268.639456                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 27268.639456                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 27084.391892                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 27084.391892                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets          173                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          173                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data           52                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total           52                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data           19                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data           71                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total           71                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data           71                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total           71                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data           64                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data           12                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::cpu5.data            1                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data           11                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data            4                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data           76                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total           76                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data           77                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total           77                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data       550256                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total       550256                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data       674000                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       674000                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::cpu5.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data        40004                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total        40004                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::cpu5.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data      1224256                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total      1224256                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data      1226756                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total      1226756                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.015760                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.015760                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.029630                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.029630                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::cpu5.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.916667                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.916667                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.017017                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.017017                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.017234                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.017234                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data  8597.750000                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total  8597.750000                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 56166.666667                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 56166.666667                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::cpu5.data         2500                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data  3636.727273                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3636.727273                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data         1875                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 16108.631579                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 16108.631579                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 15931.896104                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 15931.896104                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse            7.202994                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs               6234                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           113.345455                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst     7.202994                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.014068                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.014068                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses            12643                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses           12643                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst         6234                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total           6234                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst         6234                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total            6234                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst         6234                       # number of overall hits
system.cpu5.icache.overall_hits::total           6234                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst           60                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst           60                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst           60                       # number of overall misses
system.cpu5.icache.overall_misses::total           60                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst      1304462                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      1304462                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst      1304462                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      1304462                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst      1304462                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      1304462                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst         6294                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total         6294                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst         6294                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total         6294                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst         6294                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total         6294                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.009533                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.009533                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.009533                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.009533                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.009533                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.009533                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 21741.033333                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 21741.033333                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 21741.033333                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 21741.033333                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 21741.033333                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 21741.033333                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs          346                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs    28.833333                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst            5                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst            5                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst            5                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst           55                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst           55                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst           55                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst      1190532                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      1190532                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst      1190532                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      1190532                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst      1190532                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      1190532                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.008738                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.008738                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.008738                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.008738                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.008738                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.008738                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 21646.036364                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 21646.036364                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 21646.036364                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 21646.036364                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 21646.036364                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 21646.036364                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.branchPred.lookups                   3769                       # Number of BP lookups
system.cpu6.branchPred.condPredicted             3433                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect              188                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups                2044                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                   1948                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            95.303327                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                    116                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                           14104                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles               922                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                         22548                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                       3769                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches              2064                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                        11753                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                    407                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.PendingTrapStallCycles          240                       # Number of stall cycles due to pending traps
system.cpu6.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu6.fetch.CacheLines                     6082                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes                   25                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples             13131                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             1.825604                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            1.166511                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                    1782     13.57%     13.57% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                    4932     37.56%     51.13% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                     211      1.61%     52.74% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                    6206     47.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total               13131                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.267229                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       1.598695                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                    1013                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles                 1310                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                    10536                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles                   96                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                   176                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved                 128                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts                 21962                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                  843                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                   176                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                    1589                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                    281                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles           843                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                    10045                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles                  197                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts                 21253                       # Number of instructions processed by rename
system.cpu6.rename.SquashedInsts                  287                       # Number of squashed instructions processed by rename
system.cpu6.rename.ROBFullEvents                   77                       # Number of times rename has blocked due to ROB full
system.cpu6.rename.SQFullEvents                    94                       # Number of times rename has blocked due to SQ full
system.cpu6.rename.RenamedOperands              32272                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups               103690                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups           30936                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps                30335                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                    1935                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts                19                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts            19                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                      268                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads                4236                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores                612                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads              122                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores              53                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                     20881                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded                 46                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                    20406                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued               83                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined           1563                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined         4334                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved             4                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples        13131                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        1.554032                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       1.152315                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0               3431     26.13%     26.13% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1               2531     19.27%     45.40% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2               3759     28.63%     74.03% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3               3283     25.00%     99.03% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::4                127      0.97%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total          13131                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                   1726     49.05%     49.05% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                    59      1.68%     50.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0      0.00%     50.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0      0.00%     50.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0      0.00%     50.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0      0.00%     50.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0      0.00%     50.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0      0.00%     50.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0      0.00%     50.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0      0.00%     50.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0      0.00%     50.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0      0.00%     50.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0      0.00%     50.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0      0.00%     50.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0      0.00%     50.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0      0.00%     50.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0      0.00%     50.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0      0.00%     50.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0      0.00%     50.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0      0.00%     50.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0      0.00%     50.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0      0.00%     50.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0      0.00%     50.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0      0.00%     50.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0      0.00%     50.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0      0.00%     50.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0      0.00%     50.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0      0.00%     50.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0      0.00%     50.72% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                  1372     38.99%     89.71% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                  362     10.29%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu                14185     69.51%     69.51% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult                1539      7.54%     77.06% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     77.06% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     77.06% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     77.06% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     77.06% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     77.06% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     77.06% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     77.06% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     77.06% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     77.06% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     77.06% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     77.06% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     77.06% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     77.06% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     77.06% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     77.06% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     77.06% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.06% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     77.06% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.06% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.06% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.06% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.06% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.06% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.06% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     77.06% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.06% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.06% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead                4172     20.44%     97.50% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite                510      2.50%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total                 20406                       # Type of FU issued
system.cpu6.iq.rate                          1.446824                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                       3519                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                  0.172449                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads             57544                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes            22492                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses        19908                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses                 23925                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads               3                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads          465                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores          193                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                   176                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                     63                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts              20930                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts                 4236                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts                 612                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts                19                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect            47                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect          118                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts                 165                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts                20088                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts                 4021                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts              317                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                            3                       # number of nop insts executed
system.cpu6.iew.exec_refs                        4499                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                    3244                       # Number of branches executed
system.cpu6.iew.exec_stores                       478                       # Number of stores executed
system.cpu6.iew.exec_rate                    1.424277                       # Inst execution rate
system.cpu6.iew.wb_sent                         19938                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                        19908                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                    13909                       # num instructions producing a value
system.cpu6.iew.wb_consumers                    21395                       # num instructions consuming a value
system.cpu6.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu6.iew.wb_rate                      1.411514                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.650105                       # average fanout of values written-back
system.cpu6.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu6.commit.commitSquashedInsts           1181                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls             42                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts              161                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples        12892                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     1.502017                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     1.995825                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0         4525     35.10%     35.10% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1         5152     39.96%     75.06% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2          755      5.86%     80.92% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3          557      4.32%     85.24% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4           79      0.61%     85.85% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5         1188      9.22%     95.07% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6          138      1.07%     96.14% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7           37      0.29%     96.42% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8          461      3.58%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total        12892                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts               18862                       # Number of instructions committed
system.cpu6.commit.committedOps                 19364                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                          4190                       # Number of memory references committed
system.cpu6.commit.loads                         3771                       # Number of loads committed
system.cpu6.commit.membars                         23                       # Number of memory barriers committed
system.cpu6.commit.branches                      3179                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                    16268                       # Number of committed integer instructions.
system.cpu6.commit.function_calls                  53                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu           13635     70.41%     70.41% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult           1539      7.95%     78.36% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     78.36% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     78.36% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     78.36% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     78.36% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     78.36% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     78.36% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     78.36% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     78.36% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     78.36% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     78.36% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     78.36% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     78.36% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     78.36% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     78.36% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     78.36% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     78.36% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     78.36% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     78.36% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     78.36% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     78.36% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     78.36% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     78.36% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     78.36% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0      0.00%     78.36% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     78.36% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.36% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.36% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead           3771     19.47%     97.84% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite           419      2.16%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total            19364                       # Class of committed instruction
system.cpu6.commit.bw_lim_events                  461                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                       32807                       # The number of ROB reads
system.cpu6.rob.rob_writes                      41359                       # The number of ROB writes
system.cpu6.timesIdled                             17                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                            973                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                       79037                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                      18862                       # Number of Instructions Simulated
system.cpu6.committedOps                        19364                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              0.747747                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        0.747747                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              1.337351                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        1.337351                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads                   29153                       # number of integer regfile reads
system.cpu6.int_regfile_writes                  12708                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                    71883                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                   18340                       # number of cc regfile writes
system.cpu6.misc_regfile_reads                   4989                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                    29                       # number of misc regfile writes
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse            8.413938                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs               4261                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs               65                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            65.553846                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data     8.413938                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.008217                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.008217                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024           65                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.063477                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses             8913                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses            8913                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data         3879                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total           3879                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data          379                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           379                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data            1                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu6.dcache.demand_hits::cpu6.data         4258                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total            4258                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data         4259                       # number of overall hits
system.cpu6.dcache.overall_hits::total           4259                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data          116                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          116                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data           31                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           31                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data            1                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data            6                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data            3                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data          147                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           147                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data          148                       # number of overall misses
system.cpu6.dcache.overall_misses::total          148                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data      1779749                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total      1779749                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data      2018750                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      2018750                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data        34500                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total        34500                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data        12000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data      3798499                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total      3798499                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data      3798499                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total      3798499                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data         3995                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total         3995                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data          410                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          410                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data         4405                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total         4405                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data         4407                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total         4407                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.029036                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.029036                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.075610                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.075610                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data            1                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.033371                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.033371                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.033583                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.033583                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 15342.663793                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 15342.663793                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 65120.967742                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 65120.967742                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data         5750                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total         5750                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data         4000                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 25840.129252                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 25840.129252                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 25665.533784                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 25665.533784                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets          173                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          173                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data           53                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data           19                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data           72                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total           72                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data           72                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total           72                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data           63                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data           12                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::cpu6.data            1                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data            6                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data           75                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data           76                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total           76                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data       542001                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total       542001                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data       574750                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       574750                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::cpu6.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data        25500                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total        25500                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data      1116751                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total      1116751                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data      1119251                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total      1119251                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.015770                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.015770                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.029268                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.029268                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::cpu6.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.017026                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.017026                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.017245                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.017245                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data  8603.190476                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total  8603.190476                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 47895.833333                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 47895.833333                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::cpu6.data         2500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data         4250                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4250                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data         2500                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 14890.013333                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 14890.013333                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 14726.986842                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 14726.986842                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse            6.766150                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs               6022                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           111.518519                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst     6.766150                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.013215                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.013215                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses            12218                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses           12218                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst         6022                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total           6022                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst         6022                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total            6022                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst         6022                       # number of overall hits
system.cpu6.icache.overall_hits::total           6022                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst           60                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst           60                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst           60                       # number of overall misses
system.cpu6.icache.overall_misses::total           60                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst      1331948                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      1331948                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst      1331948                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      1331948                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst      1331948                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      1331948                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst         6082                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total         6082                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst         6082                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total         6082                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst         6082                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total         6082                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.009865                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.009865                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.009865                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.009865                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.009865                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.009865                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 22199.133333                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 22199.133333                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 22199.133333                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 22199.133333                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 22199.133333                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 22199.133333                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs          331                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs    30.090909                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst            6                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst            6                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst            6                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst           54                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst           54                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst           54                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst      1178043                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      1178043                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst      1178043                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      1178043                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst      1178043                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      1178043                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.008879                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.008879                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.008879                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.008879                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.008879                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.008879                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 21815.611111                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 21815.611111                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 21815.611111                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 21815.611111                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 21815.611111                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 21815.611111                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.branchPred.lookups                   3698                       # Number of BP lookups
system.cpu7.branchPred.condPredicted             3375                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect              185                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups                2003                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                   1896                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            94.658013                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                    114                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                           13760                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles               804                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                         22264                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                       3698                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches              2010                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                        11791                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                    401                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.PendingTrapStallCycles          196                       # Number of stall cycles due to pending traps
system.cpu7.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu7.fetch.CacheLines                     5992                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                   19                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples             13004                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             1.818517                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            1.168352                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                    1792     13.78%     13.78% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                    4893     37.63%     51.41% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                     202      1.55%     52.96% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                    6117     47.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total               13004                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.268750                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       1.618023                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                     975                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles                 1347                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                    10425                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles                   86                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                   171                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved                 121                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts                 21654                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                  865                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                   171                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                    1550                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                    192                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles           977                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                     9928                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles                  186                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts                 20963                       # Number of instructions processed by rename
system.cpu7.rename.SquashedInsts                  282                       # Number of squashed instructions processed by rename
system.cpu7.rename.ROBFullEvents                   69                       # Number of times rename has blocked due to ROB full
system.cpu7.rename.SQFullEvents                    95                       # Number of times rename has blocked due to SQ full
system.cpu7.rename.RenamedOperands              31894                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups               102274                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups           30559                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps                30110                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                    1784                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts                18                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts            18                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                      245                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads                4194                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores                567                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads              112                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores              49                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                     20611                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded                 43                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                    20155                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued               78                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined           1436                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined         4149                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved             3                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples        13004                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        1.549908                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       1.154876                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0               3426     26.35%     26.35% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1               2518     19.36%     45.71% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2               3662     28.16%     73.87% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3               3279     25.22%     99.08% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::4                119      0.92%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total          13004                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                   1692     49.09%     49.09% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                    54      1.57%     50.65% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0      0.00%     50.65% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0      0.00%     50.65% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0      0.00%     50.65% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0      0.00%     50.65% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0      0.00%     50.65% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0      0.00%     50.65% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0      0.00%     50.65% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0      0.00%     50.65% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0      0.00%     50.65% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0      0.00%     50.65% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0      0.00%     50.65% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0      0.00%     50.65% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0      0.00%     50.65% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0      0.00%     50.65% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0      0.00%     50.65% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0      0.00%     50.65% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0      0.00%     50.65% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0      0.00%     50.65% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0      0.00%     50.65% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0      0.00%     50.65% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0      0.00%     50.65% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0      0.00%     50.65% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0      0.00%     50.65% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0      0.00%     50.65% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0      0.00%     50.65% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0      0.00%     50.65% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0      0.00%     50.65% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                  1364     39.57%     90.22% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                  337      9.78%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu                14015     69.54%     69.54% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult                1539      7.64%     77.17% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     77.17% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     77.17% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     77.17% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     77.17% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     77.17% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     77.17% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     77.17% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     77.17% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     77.17% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     77.17% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     77.17% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     77.17% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     77.17% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     77.17% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     77.17% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     77.17% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.17% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     77.17% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.17% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.17% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.17% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.17% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.17% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.17% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     77.17% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.17% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.17% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead                4127     20.48%     97.65% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite                474      2.35%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total                 20155                       # Type of FU issued
system.cpu7.iq.rate                          1.464753                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                       3447                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                  0.171025                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads             56835                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes            22092                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses        19679                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses                 23602                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads               3                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads          455                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores          157                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                   171                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                     55                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts              20657                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts                 4194                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts                 567                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts                18                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect            47                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect          111                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts                 158                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts                19854                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts                 3974                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts              297                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                            3                       # number of nop insts executed
system.cpu7.iew.exec_refs                        4425                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                    3201                       # Number of branches executed
system.cpu7.iew.exec_stores                       451                       # Number of stores executed
system.cpu7.iew.exec_rate                    1.442878                       # Inst execution rate
system.cpu7.iew.wb_sent                         19705                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                        19679                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                    13772                       # num instructions producing a value
system.cpu7.iew.wb_consumers                    21163                       # num instructions consuming a value
system.cpu7.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu7.iew.wb_rate                      1.430160                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.650758                       # average fanout of values written-back
system.cpu7.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu7.commit.commitSquashedInsts           1084                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls             40                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts              156                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples        12778                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     1.503991                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     1.996049                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0         4463     34.93%     34.93% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1         5129     40.14%     75.07% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2          742      5.81%     80.87% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3          558      4.37%     85.24% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4           93      0.73%     85.97% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5         1159      9.07%     95.04% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6          136      1.06%     96.10% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7           36      0.28%     96.38% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8          462      3.62%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total        12778                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts               18732                       # Number of instructions committed
system.cpu7.commit.committedOps                 19218                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                          4149                       # Number of memory references committed
system.cpu7.commit.loads                         3739                       # Number of loads committed
system.cpu7.commit.membars                         22                       # Number of memory barriers committed
system.cpu7.commit.branches                      3148                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                    16150                       # Number of committed integer instructions.
system.cpu7.commit.function_calls                  51                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu           13530     70.40%     70.40% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult           1539      8.01%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.41% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead           3739     19.46%     97.87% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite           410      2.13%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total            19218                       # Class of committed instruction
system.cpu7.commit.bw_lim_events                  462                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                       32449                       # The number of ROB reads
system.cpu7.rob.rob_writes                      40850                       # The number of ROB writes
system.cpu7.timesIdled                             14                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                            756                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                       79381                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                      18732                       # Number of Instructions Simulated
system.cpu7.committedOps                        19218                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              0.734572                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        0.734572                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              1.361337                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        1.361337                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads                   28875                       # number of integer regfile reads
system.cpu7.int_regfile_writes                  12580                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                    71040                       # number of cc regfile reads
system.cpu7.cc_regfile_writes                   18127                       # number of cc regfile writes
system.cpu7.misc_regfile_reads                   4937                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                    21                       # number of misc regfile writes
system.cpu7.dcache.tags.replacements                0                       # number of replacements
system.cpu7.dcache.tags.tagsinuse            8.544874                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               4207                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs               67                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            62.791045                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data     8.544874                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.008345                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.008345                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024           67                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.065430                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses             8803                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses            8803                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data         3837                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           3837                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data          369                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total           369                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data            1                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data            2                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu7.dcache.demand_hits::cpu7.data         4206                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            4206                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data         4207                       # number of overall hits
system.cpu7.dcache.overall_hits::total           4207                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data          114                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          114                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data           31                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           31                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data            1                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data            3                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data            4                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data          145                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           145                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data          146                       # number of overall misses
system.cpu7.dcache.overall_misses::total          146                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data      1550977                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      1550977                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data      2116000                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      2116000                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data        12000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total        12000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data        33501                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total        33501                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::cpu7.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data      3666977                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total      3666977                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data      3666977                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total      3666977                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data         3951                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         3951                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data          400                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total          400                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data         4351                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         4351                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data         4353                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         4353                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.028853                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.028853                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.077500                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.077500                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.600000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.600000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.033326                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.033326                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.033540                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.033540                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 13605.061404                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 13605.061404                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 68258.064516                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 68258.064516                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data         4000                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data  8375.250000                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total  8375.250000                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 25289.496552                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 25289.496552                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 25116.280822                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 25116.280822                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data           51                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total           51                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data           18                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data           69                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total           69                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data           69                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total           69                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data           63                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data           13                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           13                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::cpu7.data            1                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data            3                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data            4                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data           76                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total           76                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data           77                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total           77                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data       478011                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total       478011                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data       648000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       648000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::cpu7.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data         7500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total         7500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data        28999                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total        28999                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::cpu7.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data      1126011                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total      1126011                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data      1128511                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total      1128511                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.015945                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.015945                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.032500                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.032500                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::cpu7.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.600000                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.017467                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.017467                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.017689                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.017689                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data  7587.476190                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total  7587.476190                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 49846.153846                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 49846.153846                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::cpu7.data         2500                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data  7249.750000                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total  7249.750000                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 14815.934211                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 14815.934211                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 14655.987013                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 14655.987013                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse            6.664858                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs               5936                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           109.925926                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst     6.664858                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.013017                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.013017                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            12038                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           12038                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst         5936                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total           5936                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst         5936                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total            5936                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst         5936                       # number of overall hits
system.cpu7.icache.overall_hits::total           5936                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst           56                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst           56                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst           56                       # number of overall misses
system.cpu7.icache.overall_misses::total           56                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst       855228                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total       855228                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst       855228                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total       855228                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst       855228                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total       855228                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst         5992                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total         5992                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst         5992                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total         5992                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst         5992                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total         5992                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.009346                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.009346                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.009346                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.009346                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.009346                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.009346                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 15271.928571                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 15271.928571                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 15271.928571                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 15271.928571                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 15271.928571                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 15271.928571                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs           96                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs     9.600000                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst            2                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst            2                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst            2                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst           54                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst           54                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst           54                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst       787272                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total       787272                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst       787272                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total       787272                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst       787272                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total       787272                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.009012                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.009012                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.009012                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.009012                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.009012                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.009012                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 14579.111111                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 14579.111111                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 14579.111111                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 14579.111111                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 14579.111111                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 14579.111111                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.prefetcher.num_hwpf_issued             1240                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                1242                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    2                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   182                       # number of prefetches not generated due to page crossing
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   398.112626                       # Cycle average of tags in use
system.l2.tags.total_refs                         479                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       680                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.704412                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        3.029998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       298.107562                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        73.286582                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         2.022429                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         1.538372                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.616179                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.163548                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst         0.281090                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.inst         0.070962                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst         0.059968                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst         0.138752                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    18.797184                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.009098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.002237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000574                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.012149                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024           659                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          533                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000641                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.020111                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     13193                       # Number of tag accesses
system.l2.tags.data_accesses                    13193                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                 109                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  37                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  22                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                   8                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                  29                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data                  11                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                  33                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data                   8                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst                  40                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data                   9                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.inst                  43                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.data                   9                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.inst                  42                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.data                  10                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.inst                  48                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.data                  11                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     469                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks               16                       # number of Writeback hits
system.l2.Writeback_hits::total                    16                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data               171                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   171                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                  109                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                  208                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   22                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                    8                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                   29                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                   11                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                   33                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                    8                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst                   40                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data                    9                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst                   43                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data                    9                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst                   42                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data                   10                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst                   48                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data                   11                       # number of demand (read+write) hits
system.l2.demand_hits::total                      640                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                 109                       # number of overall hits
system.l2.overall_hits::cpu0.data                 208                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  22                       # number of overall hits
system.l2.overall_hits::cpu1.data                   8                       # number of overall hits
system.l2.overall_hits::cpu2.inst                  29                       # number of overall hits
system.l2.overall_hits::cpu2.data                  11                       # number of overall hits
system.l2.overall_hits::cpu3.inst                  33                       # number of overall hits
system.l2.overall_hits::cpu3.data                   8                       # number of overall hits
system.l2.overall_hits::cpu4.inst                  40                       # number of overall hits
system.l2.overall_hits::cpu4.data                   9                       # number of overall hits
system.l2.overall_hits::cpu5.inst                  43                       # number of overall hits
system.l2.overall_hits::cpu5.data                   9                       # number of overall hits
system.l2.overall_hits::cpu6.inst                  42                       # number of overall hits
system.l2.overall_hits::cpu6.data                  10                       # number of overall hits
system.l2.overall_hits::cpu7.inst                  48                       # number of overall hits
system.l2.overall_hits::cpu7.data                  11                       # number of overall hits
system.l2.overall_hits::total                     640                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               511                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               122                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                32                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst                24                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                19                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst                12                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.inst                12                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst                12                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.inst                 6                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   757                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu7.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data              79                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data               5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 108                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                511                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                201                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 32                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                 24                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 19                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst                 12                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst                 12                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst                 12                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst                  6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::total                    865                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               511                       # number of overall misses
system.l2.overall_misses::cpu0.data               201                       # number of overall misses
system.l2.overall_misses::cpu1.inst                32                       # number of overall misses
system.l2.overall_misses::cpu1.data                 6                       # number of overall misses
system.l2.overall_misses::cpu2.inst                24                       # number of overall misses
system.l2.overall_misses::cpu2.data                 5                       # number of overall misses
system.l2.overall_misses::cpu3.inst                19                       # number of overall misses
system.l2.overall_misses::cpu3.data                 6                       # number of overall misses
system.l2.overall_misses::cpu4.inst                12                       # number of overall misses
system.l2.overall_misses::cpu4.data                 6                       # number of overall misses
system.l2.overall_misses::cpu5.inst                12                       # number of overall misses
system.l2.overall_misses::cpu5.data                 5                       # number of overall misses
system.l2.overall_misses::cpu6.inst                12                       # number of overall misses
system.l2.overall_misses::cpu6.data                 4                       # number of overall misses
system.l2.overall_misses::cpu7.inst                 6                       # number of overall misses
system.l2.overall_misses::cpu7.data                 4                       # number of overall misses
system.l2.overall_misses::total                   865                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     36012500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      8855250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      2865250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data       120750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      2132500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data        63500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      1853500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data       119250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.inst       865500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.data        45750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.inst       866500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.data        52750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.inst       823500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.inst       412750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        55089250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data      6992250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data       844500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data       975750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data       617250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu4.data       843000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu5.data       643000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu6.data       543250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu7.data       617000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      12076000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     36012500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     15847500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      2865250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data       965250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      2132500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data      1039250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      1853500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data       736500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.inst       865500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.data       888750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.inst       866500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.data       695750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.inst       823500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.data       543250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.inst       412750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.data       617000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         67165250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     36012500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     15847500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      2865250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data       965250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      2132500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data      1039250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      1853500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data       736500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.inst       865500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.data       888750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.inst       866500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.data       695750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.inst       823500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.data       543250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.inst       412750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.data       617000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        67165250                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             620                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             159                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data              10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst              53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data              12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst              52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data              10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst              52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data              10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.inst              55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.data              10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst              54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data              10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst              54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data              11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                1226                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks           16                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                16                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                6                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu7.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           250                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data             5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               279                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              620                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              409                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data               14                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst               53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data               16                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst               52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data               14                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst               52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data               15                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst               55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data               14                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst               54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data               14                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst               54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data               15                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1505                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             620                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             409                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data              14                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst              53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data              16                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst              52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data              14                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst              52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data              15                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst              55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data              14                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst              54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data              14                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst              54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data              15                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1505                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.824194                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.767296                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.592593                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.200000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.452830                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.083333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.365385                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.200000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.230769                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.100000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.inst       0.218182                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.data       0.100000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst       0.222222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.inst       0.111111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.617455                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.666667                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.316000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.387097                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.824194                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.491443                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.592593                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.428571                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.452830                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.312500                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.365385                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.428571                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.230769                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.400000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.218182                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.357143                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.222222                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.285714                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.111111                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.266667                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.574751                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.824194                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.491443                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.592593                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.428571                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.452830                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.312500                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.365385                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.428571                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.230769                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.400000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.218182                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.357143                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.222222                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.285714                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.111111                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.266667                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.574751                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 70474.559687                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 72584.016393                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 89539.062500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data        60375                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 88854.166667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data        63500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 97552.631579                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data        59625                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.inst        72125                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.data        45750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.inst 72208.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.data        52750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.inst        68625                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.inst 68791.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 72773.117569                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 88509.493671                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data       211125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 243937.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 154312.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu4.data       168600                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu5.data       160750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu6.data 135812.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu7.data       154250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111814.814815                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 70474.559687                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 78843.283582                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 89539.062500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data       160875                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 88854.166667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data       207850                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 97552.631579                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data       122750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.inst        72125                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.data       148125                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.inst 72208.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.data       139150                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.inst        68625                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.data 135812.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.inst 68791.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.data       154250                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77647.687861                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 70474.559687                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 78843.283582                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 89539.062500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data       160875                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 88854.166667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data       207850                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 97552.631579                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data       122750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.inst        72125                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.data       148125                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.inst 72208.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.data       139150                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.inst        68625                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.data 135812.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.inst 68791.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.data       154250                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77647.687861                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets              625                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       4                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   156.250000                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             20                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.inst              9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu5.inst             11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu5.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu6.inst             11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu7.inst              5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                108                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu0.data            4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                4                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.inst               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.inst              11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.inst              11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.inst               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 112                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.inst              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.inst             11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.inst             11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.inst              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                112                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          507                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          109                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.inst            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu5.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu6.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu7.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              649                       # number of ReadReq MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher          231                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            231                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu7.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data           75                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu4.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu5.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu6.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu7.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            104                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           507                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           184                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst            10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.inst             3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.inst             1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.inst             1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.inst             1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               753                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          507                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          184                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher          231                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              984                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     31331500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      7071750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst       880000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst      1249750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst       243750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.data        56500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.inst       171000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu5.inst        52250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu6.inst        52750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu7.inst        52750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     41162000                       # number of ReadReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher     11080491                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     11080491                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data        54504                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        54504                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu0.data        14001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu7.data        13501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        27502                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data      6063750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data       810000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data       941750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data       581750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu4.data       799500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu5.data       608500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu6.data       508750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu7.data       582000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     10896000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     31331500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     13135500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst       880000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data       810000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst      1249750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data       941750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst       243750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data       638250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.inst       171000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.data       799500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.inst        52250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.data       608500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.inst        52750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.data       508750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.inst        52750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.data       582000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     52058000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     31331500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     13135500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst       880000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data       810000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst      1249750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data       941750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst       243750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data       638250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.inst       171000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.data       799500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.inst        52250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.data       608500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.inst        52750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.data       508750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.inst        52750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.data       582000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher     11080491                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     63138491                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.817742                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.685535                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.222222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.188679                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.076923                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.data     0.100000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.inst     0.057692                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu5.inst     0.018182                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu6.inst     0.018519                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu7.inst     0.018519                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.529364                       # mshr miss rate for ReadReq accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.300000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.372760                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.817742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.449878                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.222222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.285714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.188679                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.076923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.357143                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.inst     0.057692                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.data     0.333333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.inst     0.018182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.data     0.285714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.inst     0.018519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.data     0.285714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.inst     0.018519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.data     0.266667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.500332                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.817742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.449878                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.222222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.285714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.188679                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.076923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.357143                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.inst     0.057692                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.data     0.333333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.inst     0.018182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.data     0.285714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.inst     0.018519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.data     0.285714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.inst     0.018519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.data     0.266667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.653821                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 61797.830375                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 64878.440367                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 73333.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst       124975                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst 60937.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.data        56500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.inst        57000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu5.inst        52250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu6.inst        52750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu7.inst        52750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 63423.728814                       # average ReadReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 47967.493506                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 47967.493506                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data        13626                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13626                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data        14001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu7.data        13501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        13751                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data        80850                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data       202500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 235437.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 145437.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu4.data       159900                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu5.data       152125                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu6.data 127187.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu7.data       145500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 104769.230769                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 61797.830375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 71388.586957                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 73333.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data       202500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst       124975                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 235437.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 60937.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data       127650                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.inst        57000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.data       159900                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.inst        52250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.data       152125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.inst        52750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.data 127187.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.inst        52750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.data       145500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69134.130146                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 61797.830375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 71388.586957                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 73333.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data       202500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst       124975                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 235437.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 60937.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data       127650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.inst        57000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.data       159900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.inst        52250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.data       152125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.inst        52750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.data 127187.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.inst        52750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.data       145500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 47967.493506                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64165.133130                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 842                       # Transaction distribution
system.membus.trans_dist::ReadResp                841                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               13                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             23                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               6                       # Transaction distribution
system.membus.trans_dist::ReadExReq               104                       # Transaction distribution
system.membus.trans_dist::ReadExResp              104                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1933                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1933                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        60480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   60480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               30                       # Total snoops (count)
system.membus.snoop_fanout::samples               982                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     982    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 982                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1231058                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5017244                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               1657                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              1655                       # Transaction distribution
system.tol2bus.trans_dist::Writeback               16                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              285                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              15                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            23                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             38                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              329                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             329                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1238                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          857                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side          103                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side           99                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3557                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        39552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        27200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side          896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side          896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side          960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side          896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side          896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side          960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  97216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             802                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples             2334                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean           15.122108                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.327481                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                  2049     87.79%     87.79% # Request fanout histogram
system.tol2bus.snoop_fanout::16                   285     12.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2334                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1042246                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1031979                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            658990                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             90706                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            132721                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             84951                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy            126745                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            84471                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy           133480                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy            82469                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy           130239                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy            86968                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy           135740                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy            85457                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy           124749                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy            83728                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy           123490                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
