 
****************************************
Report : qor
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:21:32 2021
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              16.00
  Critical Path Length:          1.25
  Critical Path Slack:          -0.01
  Critical Path Clk Period:      1.32
  Total Negative Slack:         -0.17
  No. of Violating Paths:       23.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1556
  Buf/Inv Cell Count:             180
  Buf Cell Count:                   6
  Inv Cell Count:                 174
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1361
  Sequential Cell Count:          195
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3039.053958
  Noncombinational Area:  1291.305706
  Buf/Inv Area:            243.978241
  Total Buffer Area:            12.71
  Total Inverter Area:         231.27
  Macro/Black Box Area:      0.000000
  Net Area:               1073.525299
  -----------------------------------
  Cell Area:              4330.359664
  Design Area:            5403.884963


  Design Rules
  -----------------------------------
  Total Number of Nets:          1710
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: rhel77vdi012

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.29
  Logic Optimization:                  2.89
  Mapping Optimization:               44.33
  -----------------------------------------
  Overall Compile Time:               88.45
  Overall Compile Wall Clock Time:    90.32

  --------------------------------------------------------------------

  Design  WNS: 0.01  TNS: 0.17  Number of Violating Paths: 23


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
