Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Nov 28 15:44:35 2018
| Host         : kenierkiller running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_utilization -file vcu_trd_wrapper_utilization_placed.rpt -pb vcu_trd_wrapper_utilization_placed.pb
| Design       : vcu_trd_wrapper
| Device       : xczu7evfbvb900-1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   |  6291 |     0 |    230400 |  2.73 |
|   LUT as Logic             |  6158 |     0 |    230400 |  2.67 |
|   LUT as Memory            |   133 |     0 |    101760 |  0.13 |
|     LUT as Distributed RAM |    40 |     0 |           |       |
|     LUT as Shift Register  |    93 |     0 |           |       |
| CLB Registers              | 14748 |     0 |    460800 |  3.20 |
|   Register as Flip Flop    | 14748 |     0 |    460800 |  3.20 |
|   Register as Latch        |     0 |     0 |    460800 |  0.00 |
| CARRY8                     |    91 |     0 |     28800 |  0.32 |
| F7 Muxes                   |   279 |     0 |    115200 |  0.24 |
| F8 Muxes                   |    65 |     0 |     57600 |  0.11 |
| F9 Muxes                   |     0 |     0 |     28800 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 77    |          Yes |           - |          Set |
| 592   |          Yes |           - |        Reset |
| 431   |          Yes |         Set |            - |
| 13648 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+------+-------+-----------+-------+
|                 Site Type                 | Used | Fixed | Available | Util% |
+-------------------------------------------+------+-------+-----------+-------+
| CLB                                       | 2261 |     0 |     28800 |  7.85 |
|   CLBL                                    | 1272 |     0 |           |       |
|   CLBM                                    |  989 |     0 |           |       |
| LUT as Logic                              | 6158 |     0 |    230400 |  2.67 |
|   using O5 output only                    |  171 |       |           |       |
|   using O6 output only                    | 4413 |       |           |       |
|   using O5 and O6                         | 1574 |       |           |       |
| LUT as Memory                             |  133 |     0 |    101760 |  0.13 |
|   LUT as Distributed RAM                  |   40 |     0 |           |       |
|     using O5 output only                  |    0 |       |           |       |
|     using O6 output only                  |   40 |       |           |       |
|     using O5 and O6                       |    0 |       |           |       |
|   LUT as Shift Register                   |   93 |     0 |           |       |
|     using O5 output only                  |    0 |       |           |       |
|     using O6 output only                  |   93 |       |           |       |
|     using O5 and O6                       |    0 |       |           |       |
| LUT Flip Flop Pairs                       | 3243 |     0 |    230400 |  1.41 |
|   fully used LUT-FF pairs                 | 1099 |       |           |       |
|   LUT-FF pairs with one unused LUT output | 2088 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  | 1693 |       |           |       |
| Unique Control Sets                       |  435 |       |           |       |
+-------------------------------------------+------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 67.5 |     0 |       312 | 21.63 |
|   RAMB36/FIFO*    |   67 |     0 |       312 | 21.47 |
|     RAMB36E2 only |   67 |       |           |       |
|   RAMB18          |    1 |     0 |       624 |  0.16 |
|     RAMB18E2 only |    1 |       |           |       |
| URAM              |   72 |     0 |        96 | 75.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1728 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    3 |     0 |       204 |  1.47 |
| HPIOB_M          |    2 |     0 |        72 |  2.78 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |    1 |     0 |        72 |  1.39 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    1 |       |           |       |
| HDIOB_M          |    0 |     0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |        24 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        12 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       416 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |        32 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   11 |     0 |       544 |  2.02 |
|   BUFGCE             |    6 |     0 |       208 |  2.88 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    4 |     0 |       144 |  2.78 |
|   BUFG_PS            |    1 |     0 |        96 |  1.04 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    2 |     0 |         8 | 25.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    1 |     1 |        16 |   6.25 |
| GTHE4_COMMON    |    0 |     0 |         4 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |         8 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         8 |   0.00 |
| PCIE40E4        |    0 |     0 |         2 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
| VCU             |    1 |     0 |         1 | 100.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 13648 |            Register |
| LUT6          |  2378 |                 CLB |
| LUT3          |  2179 |                 CLB |
| LUT5          |  1314 |                 CLB |
| LUT4          |   940 |                 CLB |
| LUT2          |   777 |                 CLB |
| FDCE          |   592 |            Register |
| FDSE          |   431 |            Register |
| MUXF7         |   279 |                 CLB |
| LUT1          |   144 |                 CLB |
| CARRY8        |    91 |                 CLB |
| FDPE          |    77 |            Register |
| URAM288       |    72 |           Block Ram |
| RAMB36E2      |    67 |           Block Ram |
| MUXF8         |    65 |                 CLB |
| SRLC32E       |    51 |                 CLB |
| SRL16E        |    42 |                 CLB |
| RAMD64E       |    40 |                 CLB |
| BUFGCE        |     6 |               Clock |
| BUFG_GT       |     4 |               Clock |
| MMCME4_ADV    |     2 |               Clock |
| INBUF         |     2 |                 I/O |
| IBUFCTRL      |     2 |              Others |
| BUFG_GT_SYNC  |     2 |               Clock |
| VCU           |     1 |            Advanced |
| RAMB18E2      |     1 |           Block Ram |
| PS8           |     1 |            Advanced |
| OBUFT         |     1 |                 I/O |
| OBUF          |     1 |                 I/O |
| IBUFDS_GTE4   |     1 |                 I/O |
| GTHE4_CHANNEL |     1 |            Advanced |
| BUFG_PS       |     1 |               Clock |
+---------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


