INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogCode/ip_clk_wiz/sim/tb/tb_ip_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ip_clk_wiz
