Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_dsp48_wrapper_v3_0_6 -L xbip_utils_v3_0_13 -L xbip_pipe_v3_0_9 -L dsp_macro_v1_0_6 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_toplevel_behav xil_defaultlib.tb_toplevel xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'a' [C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog/project_1-verilog.srcs/sources_1/new/top.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package dsp_macro_v1_0_6.dsp_macro_v1_0_6_viv_comp
Compiling package dsp_macro_v1_0_6.dsp_macro_v1_0_6_pkg
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module unisims_ver.IBUFDS(DIFF_TERM="TRUE",IBUF_LOW...
Compiling module unisims_ver.BUFG
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_width=10...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity dsp_macro_v1_0_6.dsp_macro_synth [\dsp_macro_synth(c_xdevicefamily...]
Compiling architecture synth of entity dsp_macro_v1_0_6.dsp_macro_v1_0_6_viv [\dsp_macro_v1_0_6_viv(c_xdevicef...]
Compiling architecture xilinx of entity dsp_macro_v1_0_6.dsp_macro_v1_0_6 [\dsp_macro_v1_0_6(c_xdevicefamil...]
Compiling architecture dsp_macro_0_arch of entity xil_defaultlib.dsp_macro_0 [dsp_macro_0_default]
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.toplevel
Compiling module xil_defaultlib.tb_toplevel
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_toplevel_behav
