#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Oct 20 12:01:14 2017
# Process ID: 8708
# Current directory: F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.runs/impl_1
# Command line: vivado.exe -log mb_subsystem_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mb_subsystem_wrapper.tcl -notrace
# Log file: F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.runs/impl_1/mb_subsystem_wrapper.vdi
# Journal file: F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source mb_subsystem_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
add_files: Time (s): cpu = 00:00:12 ; elapsed = 00:00:48 . Memory (MB): peak = 424.082 ; gain = 151.867
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 3688 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_microblaze_0_0/mb_subsystem_microblaze_0_0.xdc] for cell 'mb_subsystem_i/microblaze_0/U0'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_microblaze_0_0/mb_subsystem_microblaze_0_0.xdc] for cell 'mb_subsystem_i/microblaze_0/U0'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc] for cell 'mb_subsystem_i/mig_7series_0'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc] for cell 'mb_subsystem_i/mig_7series_0'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0_board.xdc] for cell 'mb_subsystem_i/mig_7series_0'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0_board.xdc] for cell 'mb_subsystem_i/mig_7series_0'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_dlmb_v10_0/mb_subsystem_dlmb_v10_0.xdc] for cell 'mb_subsystem_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_dlmb_v10_0/mb_subsystem_dlmb_v10_0.xdc] for cell 'mb_subsystem_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_ilmb_v10_1/mb_subsystem_ilmb_v10_1.xdc] for cell 'mb_subsystem_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_ilmb_v10_1/mb_subsystem_ilmb_v10_1.xdc] for cell 'mb_subsystem_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_microblaze_0_axi_intc_0/mb_subsystem_microblaze_0_axi_intc_0.xdc] for cell 'mb_subsystem_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_microblaze_0_axi_intc_0/mb_subsystem_microblaze_0_axi_intc_0.xdc] for cell 'mb_subsystem_i/microblaze_0_axi_intc/U0'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mdm_1_0/mb_subsystem_mdm_1_0.xdc] for cell 'mb_subsystem_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mdm_1_0/mb_subsystem_mdm_1_0.xdc:50]
INFO: [Timing 38-2] Deriving generated clocks [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mdm_1_0/mb_subsystem_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1710.441 ; gain = 568.078
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mdm_1_0/mb_subsystem_mdm_1_0.xdc] for cell 'mb_subsystem_i/mdm_1/U0'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_proc_sys_reset_1_0/mb_subsystem_proc_sys_reset_1_0_board.xdc] for cell 'mb_subsystem_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_proc_sys_reset_1_0/mb_subsystem_proc_sys_reset_1_0_board.xdc] for cell 'mb_subsystem_i/proc_sys_reset_1/U0'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_proc_sys_reset_1_0/mb_subsystem_proc_sys_reset_1_0.xdc] for cell 'mb_subsystem_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_proc_sys_reset_1_0/mb_subsystem_proc_sys_reset_1_0.xdc] for cell 'mb_subsystem_i/proc_sys_reset_1/U0'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_timer_0_0/mb_subsystem_axi_timer_0_0.xdc] for cell 'mb_subsystem_i/axi_timer_0/U0'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_timer_0_0/mb_subsystem_axi_timer_0_0.xdc] for cell 'mb_subsystem_i/axi_timer_0/U0'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_uartlite_0_0/mb_subsystem_axi_uartlite_0_0_board.xdc] for cell 'mb_subsystem_i/axi_uartlite_0/U0'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_uartlite_0_0/mb_subsystem_axi_uartlite_0_0_board.xdc] for cell 'mb_subsystem_i/axi_uartlite_0/U0'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_uartlite_0_0/mb_subsystem_axi_uartlite_0_0.xdc] for cell 'mb_subsystem_i/axi_uartlite_0/U0'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_uartlite_0_0/mb_subsystem_axi_uartlite_0_0.xdc] for cell 'mb_subsystem_i/axi_uartlite_0/U0'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/bd_1ed2_eth_buf_0_board.xdc] for cell 'mb_subsystem_i/axi_ethernet_0/inst/eth_buf/U0'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/bd_1ed2_eth_buf_0_board.xdc] for cell 'mb_subsystem_i/axi_ethernet_0/inst/eth_buf/U0'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_1ed2_mac_0_board.xdc] for cell 'mb_subsystem_i/axi_ethernet_0/inst/mac/inst'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_1ed2_mac_0_board.xdc] for cell 'mb_subsystem_i/axi_ethernet_0/inst/mac/inst'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_1ed2_mac_0.xdc] for cell 'mb_subsystem_i/axi_ethernet_0/inst/mac/inst'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_1ed2_mac_0.xdc] for cell 'mb_subsystem_i/axi_ethernet_0/inst/mac/inst'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/mb_subsystem_axi_ethernet_0_0_board.xdc] for cell 'mb_subsystem_i/axi_ethernet_0/inst'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/mb_subsystem_axi_ethernet_0_0_board.xdc] for cell 'mb_subsystem_i/axi_ethernet_0/inst'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_dma_0/mb_subsystem_axi_ethernet_0_dma_0.xdc] for cell 'mb_subsystem_i/axi_ethernet_0_dma/U0'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_dma_0/mb_subsystem_axi_ethernet_0_dma_0.xdc] for cell 'mb_subsystem_i/axi_ethernet_0_dma/U0'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_clk_wiz_0_2/mb_subsystem_clk_wiz_0_2_board.xdc] for cell 'mb_subsystem_i/clk_wiz_0/inst'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_clk_wiz_0_2/mb_subsystem_clk_wiz_0_2_board.xdc] for cell 'mb_subsystem_i/clk_wiz_0/inst'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_clk_wiz_0_2/mb_subsystem_clk_wiz_0_2.xdc] for cell 'mb_subsystem_i/clk_wiz_0/inst'
INFO: [Timing 38-2] Deriving generated clocks [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_clk_wiz_0_2/mb_subsystem_clk_wiz_0_2.xdc:57]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.083330 which will be rounded to 0.083 to ensure it is an integer multiple of 1 picosecond [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_clk_wiz_0_2/mb_subsystem_clk_wiz_0_2.xdc:57]
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_clk_wiz_0_2/mb_subsystem_clk_wiz_0_2.xdc] for cell 'mb_subsystem_i/clk_wiz_0/inst'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_clk_wiz_1_0/mb_subsystem_clk_wiz_1_0_board.xdc] for cell 'mb_subsystem_i/clk_wiz_1/inst'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_clk_wiz_1_0/mb_subsystem_clk_wiz_1_0_board.xdc] for cell 'mb_subsystem_i/clk_wiz_1/inst'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_clk_wiz_1_0/mb_subsystem_clk_wiz_1_0.xdc] for cell 'mb_subsystem_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_clk_wiz_1_0/mb_subsystem_clk_wiz_1_0.xdc:57]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.083330 which will be rounded to 0.083 to ensure it is an integer multiple of 1 picosecond [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_clk_wiz_1_0/mb_subsystem_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_clk_wiz_1_0/mb_subsystem_clk_wiz_1_0.xdc] for cell 'mb_subsystem_i/clk_wiz_1/inst'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_Input_fifo_ready_0/mb_subsystem_Input_fifo_ready_0_board.xdc] for cell 'mb_subsystem_i/Transmitter_logic/Out_Mux_control/U0'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_Input_fifo_ready_0/mb_subsystem_Input_fifo_ready_0_board.xdc] for cell 'mb_subsystem_i/Transmitter_logic/Out_Mux_control/U0'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_Input_fifo_ready_0/mb_subsystem_Input_fifo_ready_0.xdc] for cell 'mb_subsystem_i/Transmitter_logic/Out_Mux_control/U0'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_Input_fifo_ready_0/mb_subsystem_Input_fifo_ready_0.xdc] for cell 'mb_subsystem_i/Transmitter_logic/Out_Mux_control/U0'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_selectio_wiz_0_0/mb_subsystem_selectio_wiz_0_0.xdc] for cell 'mb_subsystem_i/Transmitter_logic/TX_SERIALIZER/inst'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_selectio_wiz_0_0/mb_subsystem_selectio_wiz_0_0.xdc] for cell 'mb_subsystem_i/Transmitter_logic/TX_SERIALIZER/inst'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_TX_SERIALIZER_0/mb_subsystem_TX_SERIALIZER_0.xdc] for cell 'mb_subsystem_i/Receiver_logic/RX_deSERIALIZER/inst'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_TX_SERIALIZER_0/mb_subsystem_TX_SERIALIZER_0.xdc] for cell 'mb_subsystem_i/Receiver_logic/RX_deSERIALIZER/inst'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_gpio_0_1/mb_subsystem_axi_gpio_0_1_board.xdc] for cell 'mb_subsystem_i/Receiver_logic/bit_slip/U0'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_gpio_0_1/mb_subsystem_axi_gpio_0_1_board.xdc] for cell 'mb_subsystem_i/Receiver_logic/bit_slip/U0'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_gpio_0_1/mb_subsystem_axi_gpio_0_1.xdc] for cell 'mb_subsystem_i/Receiver_logic/bit_slip/U0'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_gpio_0_1/mb_subsystem_axi_gpio_0_1.xdc] for cell 'mb_subsystem_i/Receiver_logic/bit_slip/U0'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axis_clock_converter_0_1/mb_subsystem_axis_clock_converter_0_1/mb_subsystem_axis_clock_converter_0_1.xdc] for cell 'mb_subsystem_i/Transmitter_logic/axis_clock_converter_0/inst'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axis_clock_converter_0_1/mb_subsystem_axis_clock_converter_0_1/mb_subsystem_axis_clock_converter_0_1.xdc] for cell 'mb_subsystem_i/Transmitter_logic/axis_clock_converter_0/inst'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axis_clock_converter_0_0/mb_subsystem_axis_clock_converter_0_0/mb_subsystem_axis_clock_converter_0_0.xdc] for cell 'mb_subsystem_i/Receiver_logic/axis_clock_converter_0/inst'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axis_clock_converter_0_0/mb_subsystem_axis_clock_converter_0_0/mb_subsystem_axis_clock_converter_0_0.xdc] for cell 'mb_subsystem_i/Receiver_logic/axis_clock_converter_0/inst'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'mb_subsystem_i/ila_0/inst'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'mb_subsystem_i/ila_0/inst'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_gpio_0_2/mb_subsystem_axi_gpio_0_2_board.xdc] for cell 'mb_subsystem_i/Transmitter_logic/Invert_TXD/TX_invert/U0'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_gpio_0_2/mb_subsystem_axi_gpio_0_2_board.xdc] for cell 'mb_subsystem_i/Transmitter_logic/Invert_TXD/TX_invert/U0'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_gpio_0_2/mb_subsystem_axi_gpio_0_2.xdc] for cell 'mb_subsystem_i/Transmitter_logic/Invert_TXD/TX_invert/U0'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_gpio_0_2/mb_subsystem_axi_gpio_0_2.xdc] for cell 'mb_subsystem_i/Transmitter_logic/Invert_TXD/TX_invert/U0'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_gpio_0_3/mb_subsystem_axi_gpio_0_3_board.xdc] for cell 'mb_subsystem_i/Transmitter_logic/reverse_TXD/TX_reverse/U0'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_gpio_0_3/mb_subsystem_axi_gpio_0_3_board.xdc] for cell 'mb_subsystem_i/Transmitter_logic/reverse_TXD/TX_reverse/U0'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_gpio_0_3/mb_subsystem_axi_gpio_0_3.xdc] for cell 'mb_subsystem_i/Transmitter_logic/reverse_TXD/TX_reverse/U0'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_gpio_0_3/mb_subsystem_axi_gpio_0_3.xdc] for cell 'mb_subsystem_i/Transmitter_logic/reverse_TXD/TX_reverse/U0'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_TX_invert_1/mb_subsystem_TX_invert_1_board.xdc] for cell 'mb_subsystem_i/Receiver_logic/reverse_RXD/RX_REVERSE/U0'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_TX_invert_1/mb_subsystem_TX_invert_1_board.xdc] for cell 'mb_subsystem_i/Receiver_logic/reverse_RXD/RX_REVERSE/U0'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_TX_invert_1/mb_subsystem_TX_invert_1.xdc] for cell 'mb_subsystem_i/Receiver_logic/reverse_RXD/RX_REVERSE/U0'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_TX_invert_1/mb_subsystem_TX_invert_1.xdc] for cell 'mb_subsystem_i/Receiver_logic/reverse_RXD/RX_REVERSE/U0'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_TX_invert_0/mb_subsystem_TX_invert_0_board.xdc] for cell 'mb_subsystem_i/Receiver_logic/Invert_RXD/RX_INVERSE/U0'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_TX_invert_0/mb_subsystem_TX_invert_0_board.xdc] for cell 'mb_subsystem_i/Receiver_logic/Invert_RXD/RX_INVERSE/U0'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_TX_invert_0/mb_subsystem_TX_invert_0.xdc] for cell 'mb_subsystem_i/Receiver_logic/Invert_RXD/RX_INVERSE/U0'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_TX_invert_0/mb_subsystem_TX_invert_0.xdc] for cell 'mb_subsystem_i/Receiver_logic/Invert_RXD/RX_INVERSE/U0'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_rst_clk_wiz_0_125M_0/mb_subsystem_rst_clk_wiz_0_125M_0_board.xdc] for cell 'mb_subsystem_i/rst_clk_wiz_0_125M/U0'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_rst_clk_wiz_0_125M_0/mb_subsystem_rst_clk_wiz_0_125M_0_board.xdc] for cell 'mb_subsystem_i/rst_clk_wiz_0_125M/U0'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_rst_clk_wiz_0_125M_0/mb_subsystem_rst_clk_wiz_0_125M_0.xdc] for cell 'mb_subsystem_i/rst_clk_wiz_0_125M/U0'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_rst_clk_wiz_0_125M_0/mb_subsystem_rst_clk_wiz_0_125M_0.xdc] for cell 'mb_subsystem_i/rst_clk_wiz_0_125M/U0'
Parsing XDC File [F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/constrs_1/new/system.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'sys_clk_pin' completely overrides clock 'sys_clk_p'.
New: create_clock -period 5.000 -name sys_clk_pin [get_ports sys_clk_p], [F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/constrs_1/new/system.xdc:7]
Previous: create_clock -period 4.995 [get_ports sys_clk_p], [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_mig_7series_0_0/mb_subsystem_mig_7series_0_0/user_design/constraints/mb_subsystem_mig_7series_0_0.xdc:26]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Constraints 18-4570] A register has an IOB value of TRUE which conflicts with its Pblock assignment. The IOB property takes priority over the Pblock assignment. The register is mb_subsystem_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_en_obuf_reg [F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/constrs_1/new/system.xdc:11]
WARNING: [Constraints 18-4570] A register has an IOB value of TRUE which conflicts with its Pblock assignment. The IOB property takes priority over the Pblock assignment. The register is mb_subsystem_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_tx_er_obuf_reg [F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/constrs_1/new/system.xdc:11]
WARNING: [Constraints 18-4570] A register has an IOB value of TRUE which conflicts with its Pblock assignment. The IOB property takes priority over the Pblock assignment. The register is mb_subsystem_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[0] [F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/constrs_1/new/system.xdc:11]
WARNING: [Constraints 18-4570] A register has an IOB value of TRUE which conflicts with its Pblock assignment. The IOB property takes priority over the Pblock assignment. The register is mb_subsystem_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[1] [F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/constrs_1/new/system.xdc:11]
WARNING: [Constraints 18-4570] A register has an IOB value of TRUE which conflicts with its Pblock assignment. The IOB property takes priority over the Pblock assignment. The register is mb_subsystem_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[2] [F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/constrs_1/new/system.xdc:11]
WARNING: [Constraints 18-4570] A register has an IOB value of TRUE which conflicts with its Pblock assignment. The IOB property takes priority over the Pblock assignment. The register is mb_subsystem_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[3] [F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/constrs_1/new/system.xdc:11]
WARNING: [Constraints 18-4570] A register has an IOB value of TRUE which conflicts with its Pblock assignment. The IOB property takes priority over the Pblock assignment. The register is mb_subsystem_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[4] [F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/constrs_1/new/system.xdc:11]
WARNING: [Constraints 18-4570] A register has an IOB value of TRUE which conflicts with its Pblock assignment. The IOB property takes priority over the Pblock assignment. The register is mb_subsystem_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[5] [F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/constrs_1/new/system.xdc:11]
WARNING: [Constraints 18-4570] A register has an IOB value of TRUE which conflicts with its Pblock assignment. The IOB property takes priority over the Pblock assignment. The register is mb_subsystem_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[6] [F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/constrs_1/new/system.xdc:11]
WARNING: [Constraints 18-4570] A register has an IOB value of TRUE which conflicts with its Pblock assignment. The IOB property takes priority over the Pblock assignment. The register is mb_subsystem_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/gmii_txd_obuf_reg[7] [F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/constrs_1/new/system.xdc:11]
WARNING: [Constraints 18-4570] A register has an IOB value of TRUE which conflicts with its Pblock assignment. The IOB property takes priority over the Pblock assignment. The register is mb_subsystem_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rx_dv_to_mac_reg [F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/constrs_1/new/system.xdc:11]
WARNING: [Constraints 18-4570] A register has an IOB value of TRUE which conflicts with its Pblock assignment. The IOB property takes priority over the Pblock assignment. The register is mb_subsystem_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rx_er_to_mac_reg [F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/constrs_1/new/system.xdc:11]
WARNING: [Constraints 18-4570] A register has an IOB value of TRUE which conflicts with its Pblock assignment. The IOB property takes priority over the Pblock assignment. The register is mb_subsystem_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxd_to_mac_reg[0] [F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/constrs_1/new/system.xdc:11]
WARNING: [Constraints 18-4570] A register has an IOB value of TRUE which conflicts with its Pblock assignment. The IOB property takes priority over the Pblock assignment. The register is mb_subsystem_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxd_to_mac_reg[1] [F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/constrs_1/new/system.xdc:11]
WARNING: [Constraints 18-4570] A register has an IOB value of TRUE which conflicts with its Pblock assignment. The IOB property takes priority over the Pblock assignment. The register is mb_subsystem_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxd_to_mac_reg[2] [F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/constrs_1/new/system.xdc:11]
WARNING: [Constraints 18-4570] A register has an IOB value of TRUE which conflicts with its Pblock assignment. The IOB property takes priority over the Pblock assignment. The register is mb_subsystem_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxd_to_mac_reg[3] [F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/constrs_1/new/system.xdc:11]
WARNING: [Constraints 18-4570] A register has an IOB value of TRUE which conflicts with its Pblock assignment. The IOB property takes priority over the Pblock assignment. The register is mb_subsystem_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxd_to_mac_reg[4] [F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/constrs_1/new/system.xdc:11]
WARNING: [Constraints 18-4570] A register has an IOB value of TRUE which conflicts with its Pblock assignment. The IOB property takes priority over the Pblock assignment. The register is mb_subsystem_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxd_to_mac_reg[5] [F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/constrs_1/new/system.xdc:11]
WARNING: [Constraints 18-4570] A register has an IOB value of TRUE which conflicts with its Pblock assignment. The IOB property takes priority over the Pblock assignment. The register is mb_subsystem_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxd_to_mac_reg[6] [F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/constrs_1/new/system.xdc:11]
WARNING: [Constraints 18-4570] A register has an IOB value of TRUE which conflicts with its Pblock assignment. The IOB property takes priority over the Pblock assignment. The register is mb_subsystem_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/gmii_interface/rxd_to_mac_reg[7] [F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/constrs_1/new/system.xdc:11]
Finished Parsing XDC File [F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/constrs_1/new/system.xdc]
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_microblaze_0_axi_intc_0/mb_subsystem_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_subsystem_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_microblaze_0_axi_intc_0/mb_subsystem_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_subsystem_i/microblaze_0_axi_intc/U0'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_1ed2_eth_buf_0.xdc] for cell 'mb_subsystem_i/axi_ethernet_0/inst/eth_buf/U0'
INFO: [Timing 38-2] Deriving generated clocks [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_1ed2_eth_buf_0.xdc:64]
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_1ed2_eth_buf_0.xdc] for cell 'mb_subsystem_i/axi_ethernet_0/inst/eth_buf/U0'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_1ed2_mac_0_clocks.xdc] for cell 'mb_subsystem_i/axi_ethernet_0/inst/mac/inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_subsystem_i/axi_ethernet_0/inst/mac/inst' of design 'design_1' [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_1ed2_mac_0_clocks.xdc:47]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mb_subsystem_i/axi_ethernet_0/inst/mac/inst' of design 'design_1' [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_1ed2_mac_0_clocks.xdc:48]
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_1ed2_mac_0_clocks.xdc] for cell 'mb_subsystem_i/axi_ethernet_0/inst/mac/inst'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_dma_0/mb_subsystem_axi_ethernet_0_dma_0_clocks.xdc] for cell 'mb_subsystem_i/axi_ethernet_0_dma/U0'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_ethernet_0_dma_0/mb_subsystem_axi_ethernet_0_dma_0_clocks.xdc] for cell 'mb_subsystem_i/axi_ethernet_0_dma/U0'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_clock_converter_0_0/mb_subsystem_axi_clock_converter_0_0_clocks.xdc] for cell 'mb_subsystem_i/Receiver_logic/axi_clock_converter_0/inst'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_clock_converter_0_0/mb_subsystem_axi_clock_converter_0_0_clocks.xdc] for cell 'mb_subsystem_i/Receiver_logic/axi_clock_converter_0/inst'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axis_clock_converter_0_1/mb_subsystem_axis_clock_converter_0_1/mb_subsystem_axis_clock_converter_0_1_clocks.xdc] for cell 'mb_subsystem_i/Transmitter_logic/axis_clock_converter_0/inst'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axis_clock_converter_0_1/mb_subsystem_axis_clock_converter_0_1/mb_subsystem_axis_clock_converter_0_1_clocks.xdc] for cell 'mb_subsystem_i/Transmitter_logic/axis_clock_converter_0/inst'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axis_clock_converter_0_0/mb_subsystem_axis_clock_converter_0_0/mb_subsystem_axis_clock_converter_0_0_clocks.xdc] for cell 'mb_subsystem_i/Receiver_logic/axis_clock_converter_0/inst'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axis_clock_converter_0_0/mb_subsystem_axis_clock_converter_0_0/mb_subsystem_axis_clock_converter_0_0_clocks.xdc] for cell 'mb_subsystem_i/Receiver_logic/axis_clock_converter_0/inst'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_clock_converter_0_2/mb_subsystem_axi_clock_converter_0_2_clocks.xdc] for cell 'mb_subsystem_i/Transmitter_logic/reverse_TXD/axi_clock_converter_1/inst'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_clock_converter_0_2/mb_subsystem_axi_clock_converter_0_2_clocks.xdc] for cell 'mb_subsystem_i/Transmitter_logic/reverse_TXD/axi_clock_converter_1/inst'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_clock_converter_0_1/mb_subsystem_axi_clock_converter_0_1_clocks.xdc] for cell 'mb_subsystem_i/Transmitter_logic/Invert_TXD/axi_clock_converter_0/inst'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_clock_converter_0_1/mb_subsystem_axi_clock_converter_0_1_clocks.xdc] for cell 'mb_subsystem_i/Transmitter_logic/Invert_TXD/axi_clock_converter_0/inst'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_clock_converter_0_4/mb_subsystem_axi_clock_converter_0_4_clocks.xdc] for cell 'mb_subsystem_i/Receiver_logic/reverse_RXD/RX_REVERSE_CC/inst'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_clock_converter_0_4/mb_subsystem_axi_clock_converter_0_4_clocks.xdc] for cell 'mb_subsystem_i/Receiver_logic/reverse_RXD/RX_REVERSE_CC/inst'
Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_clock_converter_0_3/mb_subsystem_axi_clock_converter_0_3_clocks.xdc] for cell 'mb_subsystem_i/Receiver_logic/Invert_RXD/RX_INVERSE_CC/inst'
Finished Parsing XDC File [f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_axi_clock_converter_0_3/mb_subsystem_axi_clock_converter_0_3_clocks.xdc] for cell 'mb_subsystem_i/Receiver_logic/Invert_RXD/RX_INVERSE_CC/inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Transmitter_logic/reverse_TXD/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Transmitter_logic/reverse_TXD/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Transmitter_logic/reverse_TXD/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Transmitter_logic/reverse_TXD/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Transmitter_logic/reverse_TXD/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Transmitter_logic/reverse_TXD/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Transmitter_logic/reverse_TXD/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Transmitter_logic/reverse_TXD/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Transmitter_logic/reverse_TXD/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Transmitter_logic/reverse_TXD/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Transmitter_logic/Invert_TXD/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Transmitter_logic/Invert_TXD/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Transmitter_logic/Invert_TXD/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Transmitter_logic/Invert_TXD/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Transmitter_logic/Invert_TXD/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Transmitter_logic/Invert_TXD/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Transmitter_logic/Invert_TXD/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Transmitter_logic/Invert_TXD/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Transmitter_logic/Invert_TXD/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Transmitter_logic/Invert_TXD/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Receiver_logic/reverse_RXD/RX_REVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Receiver_logic/reverse_RXD/RX_REVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Receiver_logic/reverse_RXD/RX_REVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Receiver_logic/reverse_RXD/RX_REVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Receiver_logic/reverse_RXD/RX_REVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Receiver_logic/reverse_RXD/RX_REVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Receiver_logic/reverse_RXD/RX_REVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Receiver_logic/reverse_RXD/RX_REVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Receiver_logic/reverse_RXD/RX_REVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Receiver_logic/reverse_RXD/RX_REVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Receiver_logic/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Receiver_logic/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Receiver_logic/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Receiver_logic/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Receiver_logic/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Receiver_logic/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Receiver_logic/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Receiver_logic/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Receiver_logic/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Receiver_logic/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Receiver_logic/Invert_RXD/RX_INVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Receiver_logic/Invert_RXD/RX_INVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Receiver_logic/Invert_RXD/RX_INVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Receiver_logic/Invert_RXD/RX_INVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Receiver_logic/Invert_RXD/RX_INVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Receiver_logic/Invert_RXD/RX_INVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Receiver_logic/Invert_RXD/RX_INVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Receiver_logic/Invert_RXD/RX_INVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Receiver_logic/Invert_RXD/RX_INVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'mb_subsystem_i/Receiver_logic/Invert_RXD/RX_INVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Transmitter_logic/reverse_TXD/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Transmitter_logic/reverse_TXD/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Transmitter_logic/reverse_TXD/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Transmitter_logic/reverse_TXD/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Transmitter_logic/reverse_TXD/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Transmitter_logic/reverse_TXD/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Transmitter_logic/reverse_TXD/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Transmitter_logic/reverse_TXD/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Transmitter_logic/reverse_TXD/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Transmitter_logic/reverse_TXD/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Transmitter_logic/reverse_TXD/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Transmitter_logic/reverse_TXD/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Transmitter_logic/reverse_TXD/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Transmitter_logic/reverse_TXD/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Transmitter_logic/reverse_TXD/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Transmitter_logic/reverse_TXD/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Transmitter_logic/reverse_TXD/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Transmitter_logic/reverse_TXD/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Transmitter_logic/reverse_TXD/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Transmitter_logic/reverse_TXD/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Transmitter_logic/Invert_TXD/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Transmitter_logic/Invert_TXD/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Transmitter_logic/Invert_TXD/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Transmitter_logic/Invert_TXD/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Transmitter_logic/Invert_TXD/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Transmitter_logic/Invert_TXD/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Transmitter_logic/Invert_TXD/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Transmitter_logic/Invert_TXD/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Transmitter_logic/Invert_TXD/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Transmitter_logic/Invert_TXD/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Transmitter_logic/Invert_TXD/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Transmitter_logic/Invert_TXD/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Transmitter_logic/Invert_TXD/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Transmitter_logic/Invert_TXD/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Transmitter_logic/Invert_TXD/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Transmitter_logic/Invert_TXD/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Transmitter_logic/Invert_TXD/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Transmitter_logic/Invert_TXD/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Transmitter_logic/Invert_TXD/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Transmitter_logic/Invert_TXD/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/reverse_RXD/RX_REVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/reverse_RXD/RX_REVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/reverse_RXD/RX_REVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/reverse_RXD/RX_REVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/reverse_RXD/RX_REVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/reverse_RXD/RX_REVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/reverse_RXD/RX_REVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/reverse_RXD/RX_REVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/reverse_RXD/RX_REVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/reverse_RXD/RX_REVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/reverse_RXD/RX_REVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/reverse_RXD/RX_REVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/reverse_RXD/RX_REVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/reverse_RXD/RX_REVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/reverse_RXD/RX_REVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/reverse_RXD/RX_REVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/reverse_RXD/RX_REVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/reverse_RXD/RX_REVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/reverse_RXD/RX_REVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/reverse_RXD/RX_REVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/Invert_RXD/RX_INVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/Invert_RXD/RX_INVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/Invert_RXD/RX_INVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/Invert_RXD/RX_INVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/Invert_RXD/RX_INVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/Invert_RXD/RX_INVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/Invert_RXD/RX_INVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/Invert_RXD/RX_INVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/Invert_RXD/RX_INVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/Invert_RXD/RX_INVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/Invert_RXD/RX_INVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/Invert_RXD/RX_INVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/Invert_RXD/RX_INVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/Invert_RXD/RX_INVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/Invert_RXD/RX_INVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/Invert_RXD/RX_INVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/Invert_RXD/RX_INVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/Invert_RXD/RX_INVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/Invert_RXD/RX_INVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'mb_subsystem_i/Receiver_logic/Invert_RXD/RX_INVERSE_CC/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'mb_subsystem_i/Transmitter_logic/axis_clock_converter_0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'mb_subsystem_i/Transmitter_logic/axis_clock_converter_0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'mb_subsystem_i/Receiver_logic/axis_clock_converter_0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'mb_subsystem_i/Receiver_logic/axis_clock_converter_0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'mb_subsystem_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.srcs/sources_1/bd/mb_subsystem/ip/mb_subsystem_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2075 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 108 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 92 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 547 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 932 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 290 instances

link_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:19 . Memory (MB): peak = 1754.527 ; gain = 1330.445
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t-ffg900'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1754.527 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1754.527 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.225 . Memory (MB): peak = 1754.527 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1439c3537

Time (s): cpu = 00:00:08 ; elapsed = 00:01:10 . Memory (MB): peak = 1754.527 ; gain = 0.000

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 13 inverter(s) to 56 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 10efd6c45

Time (s): cpu = 00:00:14 ; elapsed = 00:01:15 . Memory (MB): peak = 1754.527 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 9 cells and removed 915 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
Phase 3 Constant propagation | Checksum: 1ad5fe8ec

Time (s): cpu = 00:00:18 ; elapsed = 00:01:19 . Memory (MB): peak = 1754.527 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 457 cells and removed 1133 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 11656aab3

Time (s): cpu = 00:00:23 ; elapsed = 00:01:23 . Memory (MB): peak = 1754.527 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 2776 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 11656aab3

Time (s): cpu = 00:00:25 ; elapsed = 00:01:25 . Memory (MB): peak = 1754.527 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 11656aab3

Time (s): cpu = 00:00:25 ; elapsed = 00:01:26 . Memory (MB): peak = 1754.527 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.180 . Memory (MB): peak = 1754.527 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 11656aab3

Time (s): cpu = 00:00:26 ; elapsed = 00:01:26 . Memory (MB): peak = 1754.527 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Designutils 20-266] Invalid Voltage Source VCCINTIO for the family kintex7. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCINTIO for the family kintex7. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCINTIO for the family kintex7. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCINTIO for the family kintex7. Ignoring the voltage setting.


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 57 BRAM(s) out of a total of 137 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 70 newly gated: 16 Total Ports: 274
Ending PowerOpt Patch Enables Task | Checksum: 196809956

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.335 . Memory (MB): peak = 2590.402 ; gain = 0.000
Ending Power Optimization Task | Checksum: 196809956

Time (s): cpu = 00:00:42 ; elapsed = 00:00:22 . Memory (MB): peak = 2590.402 ; gain = 835.875
43 Infos, 26 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:23 ; elapsed = 00:01:58 . Memory (MB): peak = 2590.402 ; gain = 835.875
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 2590.402 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.runs/impl_1/mb_subsystem_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2590.402 ; gain = 0.000
Command: report_drc -file mb_subsystem_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.runs/impl_1/mb_subsystem_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2590.402 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t-ffg900'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]) which is driven by a register (mb_subsystem_i/Receiver_logic/axis_clock_converter_0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]) which is driven by a register (mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0] (net: mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]) which is driven by a register (mb_subsystem_i/Receiver_logic/axis_clock_converter_0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0] (net: mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]) which is driven by a register (mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_66) which is driven by a register (mb_subsystem_i/Receiver_logic/axis_clock_converter_0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_66) which is driven by a register (mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0] (net: mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ram_full_i_reg[0]) which is driven by a register (mb_subsystem_i/Receiver_logic/axis_clock_converter_0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0] (net: mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ram_full_i_reg[0]) which is driven by a register (mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_80) which is driven by a register (mb_subsystem_i/Receiver_logic/axis_clock_converter_0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_80) which is driven by a register (mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0] (net: mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ram_full_i_reg[0]) which is driven by a register (mb_subsystem_i/Receiver_logic/axis_clock_converter_0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0] (net: mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ram_full_i_reg[0]) which is driven by a register (mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_81) which is driven by a register (mb_subsystem_i/Receiver_logic/axis_clock_converter_0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_81) which is driven by a register (mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0] (net: mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ram_full_i_reg[0]) which is driven by a register (mb_subsystem_i/Receiver_logic/axis_clock_converter_0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0] (net: mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ram_full_i_reg[0]) which is driven by a register (mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_54) which is driven by a register (mb_subsystem_i/Receiver_logic/axis_clock_converter_0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_54) which is driven by a register (mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0] (net: mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ram_full_i_reg[0]) which is driven by a register (mb_subsystem_i/Receiver_logic/axis_clock_converter_0/inst/gen_fifo_gen_ck_conv.axis_data_fifo_0/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0] (net: mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ram_full_i_reg[0]) which is driven by a register (mb_subsystem_i/Receiver_logic/input_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.212 . Memory (MB): peak = 2590.402 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13d9346b8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.228 . Memory (MB): peak = 2590.402 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.165 . Memory (MB): peak = 2590.402 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13e7e3ce8

Time (s): cpu = 00:01:11 ; elapsed = 00:00:54 . Memory (MB): peak = 2590.402 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f15eb133

Time (s): cpu = 00:01:36 ; elapsed = 00:01:12 . Memory (MB): peak = 2590.402 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f15eb133

Time (s): cpu = 00:01:37 ; elapsed = 00:01:13 . Memory (MB): peak = 2590.402 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1f15eb133

Time (s): cpu = 00:01:37 ; elapsed = 00:01:13 . Memory (MB): peak = 2590.402 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 17263dec4

Time (s): cpu = 00:03:12 ; elapsed = 00:02:09 . Memory (MB): peak = 2590.402 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17263dec4

Time (s): cpu = 00:03:13 ; elapsed = 00:02:09 . Memory (MB): peak = 2590.402 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16d53064e

Time (s): cpu = 00:03:34 ; elapsed = 00:02:24 . Memory (MB): peak = 2590.402 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14d782ac8

Time (s): cpu = 00:03:35 ; elapsed = 00:02:25 . Memory (MB): peak = 2590.402 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1136e9b8b

Time (s): cpu = 00:03:36 ; elapsed = 00:02:26 . Memory (MB): peak = 2590.402 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: dc841e7f

Time (s): cpu = 00:03:42 ; elapsed = 00:02:29 . Memory (MB): peak = 2590.402 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 15944dcb4

Time (s): cpu = 00:03:43 ; elapsed = 00:02:30 . Memory (MB): peak = 2590.402 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 10e654352

Time (s): cpu = 00:04:09 ; elapsed = 00:02:55 . Memory (MB): peak = 2590.402 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: fe486151

Time (s): cpu = 00:04:11 ; elapsed = 00:02:58 . Memory (MB): peak = 2590.402 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 181a903ab

Time (s): cpu = 00:04:12 ; elapsed = 00:02:59 . Memory (MB): peak = 2590.402 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: d1bb5fd0

Time (s): cpu = 00:04:22 ; elapsed = 00:03:05 . Memory (MB): peak = 2590.402 ; gain = 0.000
Phase 3 Detail Placement | Checksum: d1bb5fd0

Time (s): cpu = 00:04:23 ; elapsed = 00:03:05 . Memory (MB): peak = 2590.402 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: fb00448b

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-38] Processed net mb_subsystem_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-38] Processed net mb_subsystem_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_1ed2_mac_0_core/rx_reset_out, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-41] BUFG insertion identified 2 candidate nets, 0 success, 2 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: fb00448b

Time (s): cpu = 00:04:51 ; elapsed = 00:03:24 . Memory (MB): peak = 2590.402 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.702. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: ea17e4b9

Time (s): cpu = 00:05:29 ; elapsed = 00:03:51 . Memory (MB): peak = 2590.402 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: ea17e4b9

Time (s): cpu = 00:05:30 ; elapsed = 00:03:51 . Memory (MB): peak = 2590.402 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ea17e4b9

Time (s): cpu = 00:05:31 ; elapsed = 00:03:52 . Memory (MB): peak = 2590.402 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: ea17e4b9

Time (s): cpu = 00:05:31 ; elapsed = 00:03:53 . Memory (MB): peak = 2590.402 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: d30b0d46

Time (s): cpu = 00:05:32 ; elapsed = 00:03:53 . Memory (MB): peak = 2590.402 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: d30b0d46

Time (s): cpu = 00:05:32 ; elapsed = 00:03:53 . Memory (MB): peak = 2590.402 ; gain = 0.000
Ending Placer Task | Checksum: b82e5342

Time (s): cpu = 00:05:32 ; elapsed = 00:03:54 . Memory (MB): peak = 2590.402 ; gain = 0.000
65 Infos, 47 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:51 ; elapsed = 00:04:09 . Memory (MB): peak = 2590.402 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2590.402 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.runs/impl_1/mb_subsystem_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 2590.402 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.218 . Memory (MB): peak = 2590.402 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.700 . Memory (MB): peak = 2590.402 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.316 . Memory (MB): peak = 2590.402 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t-ffg900'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t-ffg900'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 935a05df ConstDB: 0 ShapeSum: 24d44d63 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14f4f766b

Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 2590.402 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14f4f766b

Time (s): cpu = 00:00:41 ; elapsed = 00:00:21 . Memory (MB): peak = 2590.402 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14f4f766b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:22 . Memory (MB): peak = 2590.402 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14f4f766b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:22 . Memory (MB): peak = 2590.402 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 12ff58bc4

Time (s): cpu = 00:01:16 ; elapsed = 00:00:45 . Memory (MB): peak = 2590.402 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.526 | TNS=-446.907| WHS=-0.474 | THS=-7785.363|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: e05104f1

Time (s): cpu = 00:01:33 ; elapsed = 00:00:56 . Memory (MB): peak = 2590.402 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.526 | TNS=-446.677| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: fee67134

Time (s): cpu = 00:01:34 ; elapsed = 00:00:56 . Memory (MB): peak = 2590.402 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 171f1f8f5

Time (s): cpu = 00:01:34 ; elapsed = 00:00:56 . Memory (MB): peak = 2590.402 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1fa7e9c2e

Time (s): cpu = 00:02:06 ; elapsed = 00:01:13 . Memory (MB): peak = 2590.402 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5340
 Number of Nodes with overlaps = 333
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.649 | TNS=-465.975| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 100fb7351

Time (s): cpu = 00:03:04 ; elapsed = 00:01:48 . Memory (MB): peak = 2590.402 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.727 | TNS=-471.858| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 22bcb1331

Time (s): cpu = 00:03:05 ; elapsed = 00:01:49 . Memory (MB): peak = 2590.402 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 22bcb1331

Time (s): cpu = 00:03:05 ; elapsed = 00:01:50 . Memory (MB): peak = 2590.402 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c69701aa

Time (s): cpu = 00:03:10 ; elapsed = 00:01:52 . Memory (MB): peak = 2590.402 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.649 | TNS=-465.975| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1819c6e32

Time (s): cpu = 00:03:11 ; elapsed = 00:01:53 . Memory (MB): peak = 2590.402 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1819c6e32

Time (s): cpu = 00:03:11 ; elapsed = 00:01:53 . Memory (MB): peak = 2590.402 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1819c6e32

Time (s): cpu = 00:03:11 ; elapsed = 00:01:54 . Memory (MB): peak = 2590.402 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ef5e288b

Time (s): cpu = 00:03:17 ; elapsed = 00:01:57 . Memory (MB): peak = 2590.402 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.649 | TNS=-465.981| WHS=0.049  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17d5a7351

Time (s): cpu = 00:03:17 ; elapsed = 00:01:57 . Memory (MB): peak = 2590.402 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 17d5a7351

Time (s): cpu = 00:03:17 ; elapsed = 00:01:57 . Memory (MB): peak = 2590.402 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.51756 %
  Global Horizontal Routing Utilization  = 5.86667 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 71.1712%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 81.982%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 83.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X61Y64 -> INT_R_X61Y64
Phase 7 Route finalize | Checksum: 133a33dfc

Time (s): cpu = 00:03:18 ; elapsed = 00:01:58 . Memory (MB): peak = 2590.402 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 133a33dfc

Time (s): cpu = 00:03:18 ; elapsed = 00:01:58 . Memory (MB): peak = 2590.402 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1903091ab

Time (s): cpu = 00:03:22 ; elapsed = 00:02:02 . Memory (MB): peak = 2590.402 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.649 | TNS=-465.981| WHS=0.049  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1903091ab

Time (s): cpu = 00:03:23 ; elapsed = 00:02:03 . Memory (MB): peak = 2590.402 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:23 ; elapsed = 00:02:03 . Memory (MB): peak = 2590.402 ; gain = 0.000

Routing Is Done.
79 Infos, 48 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:44 ; elapsed = 00:02:19 . Memory (MB): peak = 2590.402 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 2590.402 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.runs/impl_1/mb_subsystem_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 2590.402 ; gain = 0.000
Command: report_drc -file mb_subsystem_wrapper_drc_routed.rpt -pb mb_subsystem_wrapper_drc_routed.pb -rpx mb_subsystem_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.runs/impl_1/mb_subsystem_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 2662.594 ; gain = 72.191
Command: report_methodology -file mb_subsystem_wrapper_methodology_drc_routed.rpt -rpx mb_subsystem_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/HW/project_2.runs/impl_1/mb_subsystem_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:59 ; elapsed = 00:00:33 . Memory (MB): peak = 2895.609 ; gain = 233.016
Command: report_power -file mb_subsystem_wrapper_power_routed.rpt -pb mb_subsystem_wrapper_power_summary_routed.pb -rpx mb_subsystem_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Designutils 20-266] Invalid Voltage Source VCCINTIO for the family kintex7. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCINTIO for the family kintex7. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCINTIO for the family kintex7. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCINTIO for the family kintex7. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCINTIO for the family kintex7. Ignoring the voltage setting.
WARNING: [Designutils 20-266] Invalid Voltage Source VCCINTIO for the family kintex7. Ignoring the voltage setting.
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
86 Infos, 55 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 3007.383 ; gain = 111.773
report_clock_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3007.383 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Common 17-206] Exiting Vivado at Fri Oct 20 12:14:08 2017...
