Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Jul 16 18:26:02 2023
| Host         : Lipe_Lenovo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: stop (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: count_min_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: count_min_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: count_min_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: count_min_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: count_seg_0_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: count_seg_0_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: count_seg_0_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: count_seg_0_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: count_seg_1_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: count_seg_1_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: count_seg_1_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: divisor_clock/c_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 76 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.805        0.000                      0                  239        0.252        0.000                      0                  239        4.500        0.000                       0                   108  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.805        0.000                      0                  239        0.252        0.000                      0                  239        4.500        0.000                       0                   108  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 divisor_clock/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_clock/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 1.058ns (22.564%)  route 3.631ns (77.436%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.625     5.146    divisor_clock/clk_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  divisor_clock/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  divisor_clock/count_reg[4]/Q
                         net (fo=2, routed)           0.812     6.414    divisor_clock/count[4]
    SLICE_X59Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.538 f  divisor_clock/count[31]_i_8/O
                         net (fo=1, routed)           0.797     7.336    divisor_clock/count[31]_i_8_n_0
    SLICE_X59Y19         LUT5 (Prop_lut5_I4_O)        0.152     7.488 f  divisor_clock/count[31]_i_4/O
                         net (fo=2, routed)           0.950     8.438    divisor_clock/count[31]_i_4_n_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I2_O)        0.326     8.764 r  divisor_clock/count[31]_i_1/O
                         net (fo=31, routed)          1.071     9.835    divisor_clock/c
    SLICE_X58Y26         FDRE                                         r  divisor_clock/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.503    14.844    divisor_clock/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  divisor_clock/count_reg[29]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X58Y26         FDRE (Setup_fdre_C_R)       -0.429    14.640    divisor_clock/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                          -9.835    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 divisor_clock/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_clock/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 1.058ns (22.564%)  route 3.631ns (77.436%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.625     5.146    divisor_clock/clk_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  divisor_clock/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  divisor_clock/count_reg[4]/Q
                         net (fo=2, routed)           0.812     6.414    divisor_clock/count[4]
    SLICE_X59Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.538 f  divisor_clock/count[31]_i_8/O
                         net (fo=1, routed)           0.797     7.336    divisor_clock/count[31]_i_8_n_0
    SLICE_X59Y19         LUT5 (Prop_lut5_I4_O)        0.152     7.488 f  divisor_clock/count[31]_i_4/O
                         net (fo=2, routed)           0.950     8.438    divisor_clock/count[31]_i_4_n_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I2_O)        0.326     8.764 r  divisor_clock/count[31]_i_1/O
                         net (fo=31, routed)          1.071     9.835    divisor_clock/c
    SLICE_X58Y26         FDRE                                         r  divisor_clock/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.503    14.844    divisor_clock/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  divisor_clock/count_reg[30]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X58Y26         FDRE (Setup_fdre_C_R)       -0.429    14.640    divisor_clock/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                          -9.835    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 divisor_clock/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_clock/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 1.058ns (22.564%)  route 3.631ns (77.436%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.625     5.146    divisor_clock/clk_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  divisor_clock/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  divisor_clock/count_reg[4]/Q
                         net (fo=2, routed)           0.812     6.414    divisor_clock/count[4]
    SLICE_X59Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.538 f  divisor_clock/count[31]_i_8/O
                         net (fo=1, routed)           0.797     7.336    divisor_clock/count[31]_i_8_n_0
    SLICE_X59Y19         LUT5 (Prop_lut5_I4_O)        0.152     7.488 f  divisor_clock/count[31]_i_4/O
                         net (fo=2, routed)           0.950     8.438    divisor_clock/count[31]_i_4_n_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I2_O)        0.326     8.764 r  divisor_clock/count[31]_i_1/O
                         net (fo=31, routed)          1.071     9.835    divisor_clock/c
    SLICE_X58Y26         FDRE                                         r  divisor_clock/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.503    14.844    divisor_clock/clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  divisor_clock/count_reg[31]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X58Y26         FDRE (Setup_fdre_C_R)       -0.429    14.640    divisor_clock/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                          -9.835    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.866ns  (required time - arrival time)
  Source:                 counter_clk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_clk_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 1.844ns (39.698%)  route 2.801ns (60.302%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X63Y14         FDRE                                         r  counter_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  counter_clk_reg[6]/Q
                         net (fo=2, routed)           0.649     6.259    counter_clk_reg[6]
    SLICE_X62Y15         LUT2 (Prop_lut2_I0_O)        0.124     6.383 r  counter_sel[31]_i_31/O
                         net (fo=1, routed)           0.000     6.383    counter_sel[31]_i_31_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.933 r  counter_sel_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.933    counter_sel_reg[31]_i_20_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  counter_sel_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.047    counter_sel_reg[31]_i_15_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  counter_sel_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.161    counter_sel_reg[31]_i_12_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.318 f  counter_sel_reg[31]_i_7/CO[1]
                         net (fo=3, routed)           0.666     7.984    counter_clk1
    SLICE_X62Y20         LUT1 (Prop_lut1_I0_O)        0.329     8.313 r  counter_clk[0]_i_1/O
                         net (fo=32, routed)          1.486     9.799    counter_clk[0]_i_1_n_0
    SLICE_X63Y13         FDRE                                         r  counter_clk_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X63Y13         FDRE                                         r  counter_clk_reg[0]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X63Y13         FDRE (Setup_fdre_C_R)       -0.429    14.665    counter_clk_reg[0]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  4.866    

Slack (MET) :             4.866ns  (required time - arrival time)
  Source:                 counter_clk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_clk_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 1.844ns (39.698%)  route 2.801ns (60.302%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X63Y14         FDRE                                         r  counter_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  counter_clk_reg[6]/Q
                         net (fo=2, routed)           0.649     6.259    counter_clk_reg[6]
    SLICE_X62Y15         LUT2 (Prop_lut2_I0_O)        0.124     6.383 r  counter_sel[31]_i_31/O
                         net (fo=1, routed)           0.000     6.383    counter_sel[31]_i_31_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.933 r  counter_sel_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.933    counter_sel_reg[31]_i_20_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  counter_sel_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.047    counter_sel_reg[31]_i_15_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  counter_sel_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.161    counter_sel_reg[31]_i_12_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.318 f  counter_sel_reg[31]_i_7/CO[1]
                         net (fo=3, routed)           0.666     7.984    counter_clk1
    SLICE_X62Y20         LUT1 (Prop_lut1_I0_O)        0.329     8.313 r  counter_clk[0]_i_1/O
                         net (fo=32, routed)          1.486     9.799    counter_clk[0]_i_1_n_0
    SLICE_X63Y13         FDRE                                         r  counter_clk_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X63Y13         FDRE                                         r  counter_clk_reg[1]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X63Y13         FDRE (Setup_fdre_C_R)       -0.429    14.665    counter_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  4.866    

Slack (MET) :             4.866ns  (required time - arrival time)
  Source:                 counter_clk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_clk_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 1.844ns (39.698%)  route 2.801ns (60.302%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X63Y14         FDRE                                         r  counter_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  counter_clk_reg[6]/Q
                         net (fo=2, routed)           0.649     6.259    counter_clk_reg[6]
    SLICE_X62Y15         LUT2 (Prop_lut2_I0_O)        0.124     6.383 r  counter_sel[31]_i_31/O
                         net (fo=1, routed)           0.000     6.383    counter_sel[31]_i_31_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.933 r  counter_sel_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.933    counter_sel_reg[31]_i_20_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  counter_sel_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.047    counter_sel_reg[31]_i_15_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  counter_sel_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.161    counter_sel_reg[31]_i_12_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.318 f  counter_sel_reg[31]_i_7/CO[1]
                         net (fo=3, routed)           0.666     7.984    counter_clk1
    SLICE_X62Y20         LUT1 (Prop_lut1_I0_O)        0.329     8.313 r  counter_clk[0]_i_1/O
                         net (fo=32, routed)          1.486     9.799    counter_clk[0]_i_1_n_0
    SLICE_X63Y13         FDRE                                         r  counter_clk_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X63Y13         FDRE                                         r  counter_clk_reg[2]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X63Y13         FDRE (Setup_fdre_C_R)       -0.429    14.665    counter_clk_reg[2]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  4.866    

Slack (MET) :             4.866ns  (required time - arrival time)
  Source:                 counter_clk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_clk_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 1.844ns (39.698%)  route 2.801ns (60.302%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.633     5.154    clk_IBUF_BUFG
    SLICE_X63Y14         FDRE                                         r  counter_clk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  counter_clk_reg[6]/Q
                         net (fo=2, routed)           0.649     6.259    counter_clk_reg[6]
    SLICE_X62Y15         LUT2 (Prop_lut2_I0_O)        0.124     6.383 r  counter_sel[31]_i_31/O
                         net (fo=1, routed)           0.000     6.383    counter_sel[31]_i_31_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.933 r  counter_sel_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.933    counter_sel_reg[31]_i_20_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.047 r  counter_sel_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.047    counter_sel_reg[31]_i_15_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  counter_sel_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.161    counter_sel_reg[31]_i_12_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.318 f  counter_sel_reg[31]_i_7/CO[1]
                         net (fo=3, routed)           0.666     7.984    counter_clk1
    SLICE_X62Y20         LUT1 (Prop_lut1_I0_O)        0.329     8.313 r  counter_clk[0]_i_1/O
                         net (fo=32, routed)          1.486     9.799    counter_clk[0]_i_1_n_0
    SLICE_X63Y13         FDRE                                         r  counter_clk_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X63Y13         FDRE                                         r  counter_clk_reg[3]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X63Y13         FDRE (Setup_fdre_C_R)       -0.429    14.665    counter_clk_reg[3]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  4.866    

Slack (MET) :             4.941ns  (required time - arrival time)
  Source:                 divisor_clock/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_clock/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 1.058ns (23.250%)  route 3.493ns (76.750%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.625     5.146    divisor_clock/clk_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  divisor_clock/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  divisor_clock/count_reg[4]/Q
                         net (fo=2, routed)           0.812     6.414    divisor_clock/count[4]
    SLICE_X59Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.538 f  divisor_clock/count[31]_i_8/O
                         net (fo=1, routed)           0.797     7.336    divisor_clock/count[31]_i_8_n_0
    SLICE_X59Y19         LUT5 (Prop_lut5_I4_O)        0.152     7.488 f  divisor_clock/count[31]_i_4/O
                         net (fo=2, routed)           0.950     8.438    divisor_clock/count[31]_i_4_n_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I2_O)        0.326     8.764 r  divisor_clock/count[31]_i_1/O
                         net (fo=31, routed)          0.933     9.697    divisor_clock/c
    SLICE_X58Y25         FDRE                                         r  divisor_clock/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.501    14.842    divisor_clock/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  divisor_clock/count_reg[25]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y25         FDRE (Setup_fdre_C_R)       -0.429    14.638    divisor_clock/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                  4.941    

Slack (MET) :             4.941ns  (required time - arrival time)
  Source:                 divisor_clock/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_clock/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 1.058ns (23.250%)  route 3.493ns (76.750%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.625     5.146    divisor_clock/clk_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  divisor_clock/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  divisor_clock/count_reg[4]/Q
                         net (fo=2, routed)           0.812     6.414    divisor_clock/count[4]
    SLICE_X59Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.538 f  divisor_clock/count[31]_i_8/O
                         net (fo=1, routed)           0.797     7.336    divisor_clock/count[31]_i_8_n_0
    SLICE_X59Y19         LUT5 (Prop_lut5_I4_O)        0.152     7.488 f  divisor_clock/count[31]_i_4/O
                         net (fo=2, routed)           0.950     8.438    divisor_clock/count[31]_i_4_n_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I2_O)        0.326     8.764 r  divisor_clock/count[31]_i_1/O
                         net (fo=31, routed)          0.933     9.697    divisor_clock/c
    SLICE_X58Y25         FDRE                                         r  divisor_clock/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.501    14.842    divisor_clock/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  divisor_clock/count_reg[26]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y25         FDRE (Setup_fdre_C_R)       -0.429    14.638    divisor_clock/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                  4.941    

Slack (MET) :             4.941ns  (required time - arrival time)
  Source:                 divisor_clock/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divisor_clock/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 1.058ns (23.250%)  route 3.493ns (76.750%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.625     5.146    divisor_clock/clk_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  divisor_clock/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  divisor_clock/count_reg[4]/Q
                         net (fo=2, routed)           0.812     6.414    divisor_clock/count[4]
    SLICE_X59Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.538 f  divisor_clock/count[31]_i_8/O
                         net (fo=1, routed)           0.797     7.336    divisor_clock/count[31]_i_8_n_0
    SLICE_X59Y19         LUT5 (Prop_lut5_I4_O)        0.152     7.488 f  divisor_clock/count[31]_i_4/O
                         net (fo=2, routed)           0.950     8.438    divisor_clock/count[31]_i_4_n_0
    SLICE_X59Y22         LUT4 (Prop_lut4_I2_O)        0.326     8.764 r  divisor_clock/count[31]_i_1/O
                         net (fo=31, routed)          0.933     9.697    divisor_clock/c
    SLICE_X58Y25         FDRE                                         r  divisor_clock/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.501    14.842    divisor_clock/clk_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  divisor_clock/count_reg[27]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y25         FDRE (Setup_fdre_C_R)       -0.429    14.638    divisor_clock/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                  4.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_clk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_clk_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X63Y13         FDRE                                         r  counter_clk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y13         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  counter_clk_reg[3]/Q
                         net (fo=1, routed)           0.108     1.723    counter_clk_reg_n_0_[3]
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  counter_clk_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.831    counter_clk_reg[0]_i_2_n_4
    SLICE_X63Y13         FDRE                                         r  counter_clk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.861     1.988    clk_IBUF_BUFG
    SLICE_X63Y13         FDRE                                         r  counter_clk_reg[3]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X63Y13         FDRE (Hold_fdre_C_D)         0.105     1.579    counter_clk_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter_clk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_clk_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X63Y13         FDRE                                         r  counter_clk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y13         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  counter_clk_reg[2]/Q
                         net (fo=1, routed)           0.109     1.725    counter_clk_reg_n_0_[2]
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.836 r  counter_clk_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.836    counter_clk_reg[0]_i_2_n_5
    SLICE_X63Y13         FDRE                                         r  counter_clk_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.861     1.988    clk_IBUF_BUFG
    SLICE_X63Y13         FDRE                                         r  counter_clk_reg[2]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X63Y13         FDRE (Hold_fdre_C_D)         0.105     1.579    counter_clk_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter_clk_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_clk_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  counter_clk_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  counter_clk_reg[15]/Q
                         net (fo=2, routed)           0.119     1.733    counter_clk_reg[15]
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  counter_clk_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    counter_clk_reg[12]_i_1_n_4
    SLICE_X63Y16         FDRE                                         r  counter_clk_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.859     1.986    clk_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  counter_clk_reg[15]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X63Y16         FDRE (Hold_fdre_C_D)         0.105     1.578    counter_clk_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter_clk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_clk_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  counter_clk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  counter_clk_reg[11]/Q
                         net (fo=3, routed)           0.119     1.734    counter_clk_reg[11]
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  counter_clk_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    counter_clk_reg[8]_i_1_n_4
    SLICE_X63Y15         FDRE                                         r  counter_clk_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.860     1.987    clk_IBUF_BUFG
    SLICE_X63Y15         FDRE                                         r  counter_clk_reg[11]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X63Y15         FDRE (Hold_fdre_C_D)         0.105     1.579    counter_clk_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_clk_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_clk_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X63Y17         FDRE                                         r  counter_clk_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  counter_clk_reg[19]/Q
                         net (fo=2, routed)           0.120     1.733    counter_clk_reg[19]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  counter_clk_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    counter_clk_reg[16]_i_1_n_4
    SLICE_X63Y17         FDRE                                         r  counter_clk_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.858     1.985    clk_IBUF_BUFG
    SLICE_X63Y17         FDRE                                         r  counter_clk_reg[19]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X63Y17         FDRE (Hold_fdre_C_D)         0.105     1.577    counter_clk_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_clk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_clk_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X63Y14         FDRE                                         r  counter_clk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  counter_clk_reg[7]/Q
                         net (fo=2, routed)           0.120     1.735    counter_clk_reg[7]
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  counter_clk_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    counter_clk_reg[4]_i_1_n_4
    SLICE_X63Y14         FDRE                                         r  counter_clk_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.861     1.988    clk_IBUF_BUFG
    SLICE_X63Y14         FDRE                                         r  counter_clk_reg[7]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X63Y14         FDRE (Hold_fdre_C_D)         0.105     1.579    counter_clk_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 counter_clk_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_clk_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.586     1.469    clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  counter_clk_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  counter_clk_reg[31]/Q
                         net (fo=3, routed)           0.120     1.730    counter_clk_reg[31]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  counter_clk_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    counter_clk_reg[28]_i_1_n_4
    SLICE_X63Y20         FDRE                                         r  counter_clk_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.855     1.982    clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  counter_clk_reg[31]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    counter_clk_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 counter_sel_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_sel_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.582     1.465    clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  counter_sel_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  counter_sel_reg[11]/Q
                         net (fo=2, routed)           0.125     1.755    counter_sel[11]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.865 r  counter_sel_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.865    counter_sel0[11]
    SLICE_X64Y24         FDRE                                         r  counter_sel_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.850     1.977    clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  counter_sel_reg[11]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.134     1.599    counter_sel_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 counter_sel_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_sel_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.582     1.465    clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  counter_sel_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  counter_sel_reg[15]/Q
                         net (fo=2, routed)           0.125     1.755    counter_sel[15]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.865 r  counter_sel_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.865    counter_sel0[15]
    SLICE_X64Y25         FDRE                                         r  counter_sel_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.850     1.977    clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  counter_sel_reg[15]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.134     1.599    counter_sel_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 counter_sel_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_sel_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  counter_sel_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  counter_sel_reg[19]/Q
                         net (fo=2, routed)           0.125     1.756    counter_sel[19]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.866 r  counter_sel_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.866    counter_sel0[19]
    SLICE_X64Y26         FDRE                                         r  counter_sel_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.851     1.978    clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  counter_sel_reg[19]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.134     1.600    counter_sel_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y15   counter_clk_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y15   counter_clk_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y16   counter_clk_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y16   counter_clk_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y16   counter_clk_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y16   counter_clk_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y17   counter_clk_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y17   counter_clk_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y17   counter_clk_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   divisor_clock/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   divisor_clock/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   divisor_clock/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   divisor_clock/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   divisor_clock/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   divisor_clock/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   divisor_clock/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   divisor_clock/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   divisor_clock/count_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15   counter_clk_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15   counter_clk_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y15   counter_clk_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   counter_clk_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   counter_clk_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   counter_clk_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   counter_clk_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   counter_clk_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   counter_clk_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   counter_clk_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   counter_clk_reg[15]/C



