
*** Running vivado
    with args -log mux_2_tb.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mux_2_tb.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source mux_2_tb.tcl -notrace
Command: synth_design -top mux_2_tb -part xc7z010clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25648
ERROR: [Synth 8-9413] error in timescale or timeprecision statement. <timeprecision> must be at least as precise as <timeunit> [D:/Zynq/FPGA/mux2_1/mux2_1_tb.v:1]
WARNING: [Synth 8-8895] 'data_a' is already implicitly declared on line 6 [D:/Zynq/FPGA/mux2_1/mux2_1_tb.v:11]
WARNING: [Synth 8-8895] 'data_b' is already implicitly declared on line 7 [D:/Zynq/FPGA/mux2_1/mux2_1_tb.v:12]
WARNING: [Synth 8-8895] 'sel' is already implicitly declared on line 8 [D:/Zynq/FPGA/mux2_1/mux2_1_tb.v:13]
WARNING: [Synth 8-8895] 'o_data' is already implicitly declared on line 9 [D:/Zynq/FPGA/mux2_1/mux2_1_tb.v:15]
ERROR: [Synth 8-9821] no definition for port 'data_a' [D:/Zynq/FPGA/mux2_1/mux2_1_tb.v:3]
ERROR: [Synth 8-9821] no definition for port 'data_b' [D:/Zynq/FPGA/mux2_1/mux2_1_tb.v:3]
ERROR: [Synth 8-9821] no definition for port 'sel' [D:/Zynq/FPGA/mux2_1/mux2_1_tb.v:3]
ERROR: [Synth 8-9821] no definition for port 'o_data' [D:/Zynq/FPGA/mux2_1/mux2_1_tb.v:3]
INFO: [Synth 8-8750] module 'mux_2_tb' ignored due to previous errors [D:/Zynq/FPGA/mux2_1/mux2_1_tb.v:36]
Failed to read verilog 'D:/Zynq/FPGA/mux2_1/mux2_1_tb.v'
INFO: [Common 17-83] Releasing license: Synthesis
6 Infos, 4 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Aug  8 16:57:52 2022...
