[2025-03-26, 11:48:56.898474] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 11:48:56.899981] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 11:48:56.899981] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 11:48:56.986654] place: INFO : Progress   20%: loading netlist "afifo_dc_pack.xml" ...
[2025-03-26, 11:48:56.987655] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo\afifo_cons.xml" ...
[2025-03-26, 11:48:56.987655] place: INFO : Effort Level  : 10
[2025-03-26, 11:48:56.987655] place: INFO : Mode          : Timing Driven
[2025-03-26, 11:48:56.987655] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 11:48:56.996174] place: INFO : Design        : "afifo", resource statistic:
[2025-03-26, 11:48:56.996174] place: INFO :   * Amount of GCLK: 2
[2025-03-26, 11:48:56.996174] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-26, 11:48:56.996174] place: INFO :   * Amount of IOB: 10
[2025-03-26, 11:48:56.996674] place: INFO :   * Amount of SLICE: 61
[2025-03-26, 11:48:56.996674] place: INFO :   * Amount of Net: 146
[2025-03-26, 11:48:56.996674] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 11:48:56.996674] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-26, 11:48:56.996674] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-26, 11:48:56.996674] place: INFO :   * Proportion of IOB: 7.04%
[2025-03-26, 11:48:56.996674] place: INFO :   * Proportion of SLICE(LUT0): 1.99%
[2025-03-26, 11:48:57.003211] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 11:48:57.024496] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 11:48:57.024995] place: ERROR: E:\Project\FDE-Source\placer\plc_floorplan.cpp(1377): [PLC_ERROR] i_rclk: illgal constraint.
[2025-03-26, 11:49:05.065819] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 11:49:05.066821] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 11:49:05.066821] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 11:49:05.152682] place: INFO : Progress   20%: loading netlist "afifo_dc_pack.xml" ...
[2025-03-26, 11:49:05.154188] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo\afifo_cons.xml" ...
[2025-03-26, 11:49:05.154695] place: INFO : Effort Level  : 10
[2025-03-26, 11:49:05.154695] place: INFO : Mode          : Timing Driven
[2025-03-26, 11:49:05.154695] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 11:49:05.162211] place: INFO : Design        : "afifo", resource statistic:
[2025-03-26, 11:49:05.162211] place: INFO :   * Amount of GCLK: 2
[2025-03-26, 11:49:05.162211] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-26, 11:49:05.162211] place: INFO :   * Amount of IOB: 10
[2025-03-26, 11:49:05.162211] place: INFO :   * Amount of SLICE: 61
[2025-03-26, 11:49:05.162211] place: INFO :   * Amount of Net: 146
[2025-03-26, 11:49:05.162211] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 11:49:05.162211] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-26, 11:49:05.163329] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-26, 11:49:05.163329] place: INFO :   * Proportion of IOB: 7.04%
[2025-03-26, 11:49:05.163329] place: INFO :   * Proportion of SLICE(LUT0): 1.99%
[2025-03-26, 11:49:05.165342] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 11:49:05.187882] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 11:49:05.187882] place: ERROR: E:\Project\FDE-Source\placer\plc_floorplan.cpp(1377): [PLC_ERROR] i_rclk: illgal constraint.
[2025-03-26, 11:49:52.961418] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 11:49:52.961418] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 11:49:52.961923] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 11:49:53.043225] place: INFO : Progress   20%: loading netlist "afifo_dc_pack.xml" ...
[2025-03-26, 11:49:53.044728] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo\afifo_cons.xml" ...
[2025-03-26, 11:49:53.044728] place: INFO : Effort Level  : 10
[2025-03-26, 11:49:53.044728] place: INFO : Mode          : Timing Driven
[2025-03-26, 11:49:53.044728] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 11:49:53.053253] place: INFO : Design        : "afifo", resource statistic:
[2025-03-26, 11:49:53.053253] place: INFO :   * Amount of GCLK: 2
[2025-03-26, 11:49:53.053253] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-26, 11:49:53.053253] place: INFO :   * Amount of IOB: 10
[2025-03-26, 11:49:53.053253] place: INFO :   * Amount of SLICE: 61
[2025-03-26, 11:49:53.053253] place: INFO :   * Amount of Net: 146
[2025-03-26, 11:49:53.053253] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 11:49:53.053253] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-26, 11:49:53.053253] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-26, 11:49:53.053253] place: INFO :   * Proportion of IOB: 7.04%
[2025-03-26, 11:49:53.053253] place: INFO :   * Proportion of SLICE(LUT0): 1.99%
[2025-03-26, 11:49:53.055266] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 11:49:53.077854] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 11:49:53.078356] place: ERROR: E:\Project\FDE-Source\placer\plc_floorplan.cpp(1377): [PLC_ERROR] i_rclk: illgal constraint.
[2025-03-26, 11:50:01.884636] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 11:50:01.885640] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 11:50:01.885640] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 11:50:01.964575] place: INFO : Progress   20%: loading netlist "afifo_dc_pack.xml" ...
[2025-03-26, 11:50:01.966076] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo\afifo_cons.xml" ...
[2025-03-26, 11:50:01.966076] place: INFO : Effort Level  : 10
[2025-03-26, 11:50:01.966076] place: INFO : Mode          : Timing Driven
[2025-03-26, 11:50:01.966076] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 11:50:01.974113] place: INFO : Design        : "afifo", resource statistic:
[2025-03-26, 11:50:01.974113] place: INFO :   * Amount of GCLK: 2
[2025-03-26, 11:50:01.974113] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-26, 11:50:01.974113] place: INFO :   * Amount of IOB: 10
[2025-03-26, 11:50:01.974613] place: INFO :   * Amount of SLICE: 61
[2025-03-26, 11:50:01.974613] place: INFO :   * Amount of Net: 146
[2025-03-26, 11:50:01.974613] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 11:50:01.974613] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-26, 11:50:01.974613] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-26, 11:50:01.974613] place: INFO :   * Proportion of IOB: 7.04%
[2025-03-26, 11:50:01.974613] place: INFO :   * Proportion of SLICE(LUT0): 1.99%
[2025-03-26, 11:50:01.976118] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 11:50:01.996571] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 11:50:01.996571] place: ERROR: E:\Project\FDE-Source\placer\plc_floorplan.cpp(1377): [PLC_ERROR] i_rclk: illgal constraint.
[2025-03-26, 11:50:50.709536] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 11:50:50.710816] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 11:50:50.710816] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 11:50:50.795862] place: INFO : Progress   20%: loading netlist "afifo_dc_pack.xml" ...
[2025-03-26, 11:50:50.797871] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo\afifo_cons.xml" ...
[2025-03-26, 11:50:50.804392] place: INFO : Effort Level  : 10
[2025-03-26, 11:50:50.804392] place: INFO : Mode          : Timing Driven
[2025-03-26, 11:50:50.804392] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 11:50:50.812912] place: INFO : Design        : "afifo", resource statistic:
[2025-03-26, 11:50:50.812912] place: INFO :   * Amount of GCLK: 2
[2025-03-26, 11:50:50.813415] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-26, 11:50:50.813415] place: INFO :   * Amount of IOB: 10
[2025-03-26, 11:50:50.813415] place: INFO :   * Amount of SLICE: 61
[2025-03-26, 11:50:50.813415] place: INFO :   * Amount of Net: 146
[2025-03-26, 11:50:50.813415] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 11:50:50.813415] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-26, 11:50:50.813415] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-26, 11:50:50.813415] place: INFO :   * Proportion of IOB: 7.04%
[2025-03-26, 11:50:50.813415] place: INFO :   * Proportion of SLICE(LUT0): 1.99%
[2025-03-26, 11:50:50.814923] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 11:50:50.838333] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 11:50:50.838333] place: ERROR: E:\Project\FDE-Source\placer\plc_floorplan.cpp(1377): [PLC_ERROR] i_rclk: illgal constraint.
[2025-03-26, 11:51:04.361854] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 11:51:04.362359] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 11:51:04.362359] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 11:51:04.444928] place: INFO : Progress   20%: loading netlist "afifo_dc_pack.xml" ...
[2025-03-26, 11:51:04.446430] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo\afifo_cons.xml" ...
[2025-03-26, 11:51:04.446430] place: INFO : Effort Level  : 10
[2025-03-26, 11:51:04.446430] place: INFO : Mode          : Timing Driven
[2025-03-26, 11:51:04.446430] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 11:51:04.454963] place: INFO : Design        : "afifo", resource statistic:
[2025-03-26, 11:51:04.455465] place: INFO :   * Amount of GCLK: 2
[2025-03-26, 11:51:04.455465] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-26, 11:51:04.455465] place: INFO :   * Amount of IOB: 10
[2025-03-26, 11:51:04.455465] place: INFO :   * Amount of SLICE: 61
[2025-03-26, 11:51:04.455465] place: INFO :   * Amount of Net: 146
[2025-03-26, 11:51:04.455465] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 11:51:04.455465] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-26, 11:51:04.455465] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-26, 11:51:04.455465] place: INFO :   * Proportion of IOB: 7.04%
[2025-03-26, 11:51:04.455465] place: INFO :   * Proportion of SLICE(LUT0): 1.99%
[2025-03-26, 11:51:04.456970] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 11:51:04.478723] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 11:51:04.478723] place: ERROR: E:\Project\FDE-Source\placer\plc_floorplan.cpp(1377): [PLC_ERROR] i_rclk: illgal constraint.
[2025-03-26, 11:53:22.181864] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 11:53:22.181864] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 11:53:22.182867] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 11:53:22.263633] place: INFO : Progress   20%: loading netlist "afifo_dc_pack.xml" ...
[2025-03-26, 11:53:22.266146] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo\afifo_cons.xml" ...
[2025-03-26, 11:53:22.266146] place: INFO : Effort Level  : 10
[2025-03-26, 11:53:22.266146] place: INFO : Mode          : Timing Driven
[2025-03-26, 11:53:22.266146] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 11:53:22.274557] place: INFO : Design        : "afifo", resource statistic:
[2025-03-26, 11:53:22.274557] place: INFO :   * Amount of GCLK: 2
[2025-03-26, 11:53:22.274557] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-26, 11:53:22.274557] place: INFO :   * Amount of IOB: 10
[2025-03-26, 11:53:22.274557] place: INFO :   * Amount of SLICE: 61
[2025-03-26, 11:53:22.274557] place: INFO :   * Amount of Net: 146
[2025-03-26, 11:53:22.274557] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 11:53:22.274557] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-26, 11:53:22.274557] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-26, 11:53:22.274557] place: INFO :   * Proportion of IOB: 7.04%
[2025-03-26, 11:53:22.274557] place: INFO :   * Proportion of SLICE(LUT0): 1.99%
[2025-03-26, 11:53:22.276122] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 11:53:22.297669] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 11:53:22.298169] place: ERROR: E:\Project\FDE-Source\placer\plc_floorplan.cpp(1377): [PLC_ERROR] i_wclk: illgal constraint.
[2025-03-26, 11:53:32.084416] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 11:53:32.084416] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 11:53:32.085419] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 11:53:32.169272] place: INFO : Progress   20%: loading netlist "afifo_dc_pack.xml" ...
[2025-03-26, 11:53:32.170776] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo\afifo_cons.xml" ...
[2025-03-26, 11:53:32.171778] place: INFO : Effort Level  : 10
[2025-03-26, 11:53:32.171778] place: INFO : Mode          : Timing Driven
[2025-03-26, 11:53:32.171778] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 11:53:32.179298] place: INFO : Design        : "afifo", resource statistic:
[2025-03-26, 11:53:32.179298] place: INFO :   * Amount of GCLK: 2
[2025-03-26, 11:53:32.179298] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-26, 11:53:32.179298] place: INFO :   * Amount of IOB: 10
[2025-03-26, 11:53:32.179298] place: INFO :   * Amount of SLICE: 61
[2025-03-26, 11:53:32.179298] place: INFO :   * Amount of Net: 146
[2025-03-26, 11:53:32.179298] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 11:53:32.179298] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-26, 11:53:32.179298] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-26, 11:53:32.179298] place: INFO :   * Proportion of IOB: 7.04%
[2025-03-26, 11:53:32.179298] place: INFO :   * Proportion of SLICE(LUT0): 1.99%
[2025-03-26, 11:53:32.181804] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 11:53:32.202759] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 11:53:32.203760] place: ERROR: E:\Project\FDE-Source\placer\plc_floorplan.cpp(1377): [PLC_ERROR] i_wclk: illgal constraint.
[2025-03-26, 11:54:24.274638] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 11:54:24.274638] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 11:54:24.274638] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 11:54:24.358340] place: INFO : Progress   20%: loading netlist "afifo_dc_pack.xml" ...
[2025-03-26, 11:54:24.359843] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo\afifo_cons.xml" ...
[2025-03-26, 11:54:24.359843] place: INFO : Effort Level  : 10
[2025-03-26, 11:54:24.359843] place: INFO : Mode          : Timing Driven
[2025-03-26, 11:54:24.359843] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 11:54:24.367868] place: INFO : Design        : "afifo", resource statistic:
[2025-03-26, 11:54:24.367868] place: INFO :   * Amount of GCLK: 2
[2025-03-26, 11:54:24.367868] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-26, 11:54:24.367868] place: INFO :   * Amount of IOB: 10
[2025-03-26, 11:54:24.367868] place: INFO :   * Amount of SLICE: 61
[2025-03-26, 11:54:24.367868] place: INFO :   * Amount of Net: 146
[2025-03-26, 11:54:24.367868] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 11:54:24.367868] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-26, 11:54:24.367868] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-26, 11:54:24.367868] place: INFO :   * Proportion of IOB: 7.04%
[2025-03-26, 11:54:24.367868] place: INFO :   * Proportion of SLICE(LUT0): 1.99%
[2025-03-26, 11:54:24.369375] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 11:54:24.390963] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 11:54:24.391965] place: ERROR: E:\Project\FDE-Source\placer\plc_floorplan.cpp(1391): [PLC_ERROR] i_wclk: illegal constraint.
[2025-03-26, 11:54:33.438884] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 11:54:33.439388] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 11:54:33.439388] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 11:54:33.520803] place: INFO : Progress   20%: loading netlist "afifo_dc_pack.xml" ...
[2025-03-26, 11:54:33.522312] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo\afifo_cons.xml" ...
[2025-03-26, 11:54:33.522312] place: INFO : Effort Level  : 10
[2025-03-26, 11:54:33.522312] place: INFO : Mode          : Timing Driven
[2025-03-26, 11:54:33.522312] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 11:54:33.530337] place: INFO : Design        : "afifo", resource statistic:
[2025-03-26, 11:54:33.530337] place: INFO :   * Amount of GCLK: 2
[2025-03-26, 11:54:33.530337] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-26, 11:54:33.530337] place: INFO :   * Amount of IOB: 10
[2025-03-26, 11:54:33.530337] place: INFO :   * Amount of SLICE: 61
[2025-03-26, 11:54:33.530337] place: INFO :   * Amount of Net: 146
[2025-03-26, 11:54:33.530337] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 11:54:33.530337] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-26, 11:54:33.530337] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-26, 11:54:33.530337] place: INFO :   * Proportion of IOB: 7.04%
[2025-03-26, 11:54:33.530337] place: INFO :   * Proportion of SLICE(LUT3276861): 1.99%
[2025-03-26, 11:54:33.532860] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 11:54:33.554429] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 11:54:33.554429] place: ERROR: E:\Project\FDE-Source\placer\plc_floorplan.cpp(1391): [PLC_ERROR] i_wclk: illegal constraint.
[2025-03-26, 11:55:33.258398] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 11:55:33.258900] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 11:55:33.258900] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 11:55:33.340482] place: INFO : Progress   20%: loading netlist "afifo_dc_pack.xml" ...
[2025-03-26, 11:55:33.341981] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo\afifo_cons.xml" ...
[2025-03-26, 11:55:33.353530] place: INFO : Effort Level  : 10
[2025-03-26, 11:55:33.353530] place: INFO : Mode          : Timing Driven
[2025-03-26, 11:55:33.353530] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 11:55:33.361042] place: INFO : Design        : "afifo", resource statistic:
[2025-03-26, 11:55:33.361042] place: INFO :   * Amount of GCLK: 2
[2025-03-26, 11:55:33.361042] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-26, 11:55:33.361042] place: INFO :   * Amount of IOB: 10
[2025-03-26, 11:55:33.361042] place: INFO :   * Amount of SLICE: 61
[2025-03-26, 11:55:33.362043] place: INFO :   * Amount of Net: 146
[2025-03-26, 11:55:33.362043] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 11:55:33.362043] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-26, 11:55:33.362043] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-26, 11:55:33.362043] place: INFO :   * Proportion of IOB: 7.04%
[2025-03-26, 11:55:33.362043] place: INFO :   * Proportion of SLICE(LUT0): 1.99%
[2025-03-26, 11:55:33.362546] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 11:55:33.386322] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 11:55:33.386822] place: ERROR: E:\Project\FDE-Source\placer\plc_floorplan.cpp(1377): [PLC_ERROR] i_wclk: illgal constraint.
[2025-03-26, 11:55:38.678425] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 11:55:38.679429] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 11:55:38.679429] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 11:55:38.768784] place: INFO : Progress   20%: loading netlist "afifo_dc_pack.xml" ...
[2025-03-26, 11:55:38.770289] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo\afifo_cons.xml" ...
[2025-03-26, 11:55:38.771290] place: INFO : Effort Level  : 10
[2025-03-26, 11:55:38.771290] place: INFO : Mode          : Timing Driven
[2025-03-26, 11:55:38.771290] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 11:55:38.779314] place: INFO : Design        : "afifo", resource statistic:
[2025-03-26, 11:55:38.779314] place: INFO :   * Amount of GCLK: 2
[2025-03-26, 11:55:38.779314] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-26, 11:55:38.779314] place: INFO :   * Amount of IOB: 10
[2025-03-26, 11:55:38.779314] place: INFO :   * Amount of SLICE: 61
[2025-03-26, 11:55:38.779314] place: INFO :   * Amount of Net: 146
[2025-03-26, 11:55:38.779314] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 11:55:38.779314] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-26, 11:55:38.779314] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-26, 11:55:38.779314] place: INFO :   * Proportion of IOB: 7.04%
[2025-03-26, 11:55:38.779314] place: INFO :   * Proportion of SLICE(LUT-1204104576): 1.99%
[2025-03-26, 11:55:38.781373] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 11:55:38.804598] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 11:55:38.805600] place: ERROR: E:\Project\FDE-Source\placer\plc_floorplan.cpp(1377): [PLC_ERROR] i_wclk: illgal constraint.
[2025-03-26, 11:55:58.642150] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 11:55:58.642685] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 11:55:58.642685] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 11:55:58.725466] place: INFO : Progress   20%: loading netlist "afifo_dc_pack.xml" ...
[2025-03-26, 11:55:58.726970] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo\afifo_cons.xml" ...
[2025-03-26, 11:55:58.730979] place: INFO : Effort Level  : 10
[2025-03-26, 11:55:58.730979] place: INFO : Mode          : Timing Driven
[2025-03-26, 11:55:58.730979] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 11:55:58.739653] place: INFO : Design        : "afifo", resource statistic:
[2025-03-26, 11:55:58.739653] place: INFO :   * Amount of GCLK: 2
[2025-03-26, 11:55:58.739653] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-26, 11:55:58.739653] place: INFO :   * Amount of IOB: 10
[2025-03-26, 11:55:58.739653] place: INFO :   * Amount of SLICE: 61
[2025-03-26, 11:55:58.739653] place: INFO :   * Amount of Net: 146
[2025-03-26, 11:55:58.739653] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 11:55:58.740155] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-26, 11:55:58.740155] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-26, 11:55:58.740155] place: INFO :   * Proportion of IOB: 7.04%
[2025-03-26, 11:55:58.740155] place: INFO :   * Proportion of SLICE(LUT0): 1.99%
[2025-03-26, 11:55:58.741155] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 11:55:58.767221] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 11:55:58.767221] place: ERROR: E:\Project\FDE-Source\placer\plc_floorplan.cpp(1361): parse failed. constraint: illegal position for i_wclk
[2025-03-26, 11:56:07.456456] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 11:56:07.457460] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 11:56:07.457963] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 11:56:07.542849] place: INFO : Progress   20%: loading netlist "afifo_dc_pack.xml" ...
[2025-03-26, 11:56:07.544354] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo\afifo_cons.xml" ...
[2025-03-26, 11:56:07.544354] place: INFO : Effort Level  : 10
[2025-03-26, 11:56:07.544354] place: INFO : Mode          : Timing Driven
[2025-03-26, 11:56:07.544354] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 11:56:07.552374] place: INFO : Design        : "afifo", resource statistic:
[2025-03-26, 11:56:07.552374] place: INFO :   * Amount of GCLK: 2
[2025-03-26, 11:56:07.552374] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-26, 11:56:07.552374] place: INFO :   * Amount of IOB: 10
[2025-03-26, 11:56:07.552374] place: INFO :   * Amount of SLICE: 61
[2025-03-26, 11:56:07.552374] place: INFO :   * Amount of Net: 146
[2025-03-26, 11:56:07.552374] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 11:56:07.552374] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-26, 11:56:07.552374] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-26, 11:56:07.552374] place: INFO :   * Proportion of IOB: 7.04%
[2025-03-26, 11:56:07.552374] place: INFO :   * Proportion of SLICE(LUT0): 1.99%
[2025-03-26, 11:56:07.554882] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 11:56:07.577048] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 11:56:07.577048] place: ERROR: E:\Project\FDE-Source\placer\plc_floorplan.cpp(1361): parse failed. constraint: illegal position for i_wclk
[2025-03-26, 11:56:22.845571] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 11:56:22.846574] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 11:56:22.847078] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 11:56:22.933084] place: INFO : Progress   20%: loading netlist "afifo_dc_pack.xml" ...
[2025-03-26, 11:56:22.934590] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo\afifo_cons.xml" ...
[2025-03-26, 11:56:22.935593] place: INFO : Effort Level  : 10
[2025-03-26, 11:56:22.935593] place: INFO : Mode          : Timing Driven
[2025-03-26, 11:56:22.935593] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 11:56:22.943112] place: INFO : Design        : "afifo", resource statistic:
[2025-03-26, 11:56:22.943112] place: INFO :   * Amount of GCLK: 2
[2025-03-26, 11:56:22.943112] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-26, 11:56:22.943112] place: INFO :   * Amount of IOB: 10
[2025-03-26, 11:56:22.943112] place: INFO :   * Amount of SLICE: 61
[2025-03-26, 11:56:22.943112] place: INFO :   * Amount of Net: 146
[2025-03-26, 11:56:22.943112] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 11:56:22.943112] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-26, 11:56:22.943112] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-26, 11:56:22.943112] place: INFO :   * Proportion of IOB: 7.04%
[2025-03-26, 11:56:22.943112] place: INFO :   * Proportion of SLICE(LUT0): 1.99%
[2025-03-26, 11:56:22.945621] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 11:56:22.967687] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 11:56:22.967687] place: ERROR: E:\Project\FDE-Source\placer\plc_floorplan.cpp(1377): [PLC_ERROR] i_wclk: illgal constraint.
[2025-03-26, 11:56:44.772259] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 11:56:44.772259] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 11:56:44.772259] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 11:56:44.856613] place: INFO : Progress   20%: loading netlist "afifo_dc_pack.xml" ...
[2025-03-26, 11:56:44.858115] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo\afifo_cons.xml" ...
[2025-03-26, 11:56:44.862630] place: INFO : Effort Level  : 10
[2025-03-26, 11:56:44.862630] place: INFO : Mode          : Timing Driven
[2025-03-26, 11:56:44.862630] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 11:56:44.871045] place: INFO : Design        : "afifo", resource statistic:
[2025-03-26, 11:56:44.871045] place: INFO :   * Amount of GCLK: 2
[2025-03-26, 11:56:44.871045] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-26, 11:56:44.871045] place: INFO :   * Amount of IOB: 10
[2025-03-26, 11:56:44.871045] place: INFO :   * Amount of SLICE: 61
[2025-03-26, 11:56:44.871045] place: INFO :   * Amount of Net: 146
[2025-03-26, 11:56:44.871045] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 11:56:44.871045] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-26, 11:56:44.871045] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-26, 11:56:44.871045] place: INFO :   * Proportion of IOB: 7.04%
[2025-03-26, 11:56:44.871045] place: INFO :   * Proportion of SLICE(LUT0): 1.99%
[2025-03-26, 11:56:44.873560] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 11:56:44.895105] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 11:56:44.895105] place: ERROR: E:\Project\FDE-Source\placer\plc_floorplan.cpp(1361): parse failed. constraint: illegal position for i_wclk
[2025-03-26, 11:56:50.710980] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 11:56:50.710980] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 11:56:50.710980] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 11:56:50.794842] place: INFO : Progress   20%: loading netlist "afifo_dc_pack.xml" ...
[2025-03-26, 11:56:50.796347] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo\afifo_cons.xml" ...
[2025-03-26, 11:56:50.796347] place: INFO : Effort Level  : 10
[2025-03-26, 11:56:50.796347] place: INFO : Mode          : Timing Driven
[2025-03-26, 11:56:50.796347] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 11:56:50.805361] place: INFO : Design        : "afifo", resource statistic:
[2025-03-26, 11:56:50.805361] place: INFO :   * Amount of GCLK: 2
[2025-03-26, 11:56:50.805361] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-26, 11:56:50.805361] place: INFO :   * Amount of IOB: 10
[2025-03-26, 11:56:50.805361] place: INFO :   * Amount of SLICE: 61
[2025-03-26, 11:56:50.805361] place: INFO :   * Amount of Net: 146
[2025-03-26, 11:56:50.805361] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 11:56:50.805361] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-26, 11:56:50.805361] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-26, 11:56:50.805361] place: INFO :   * Proportion of IOB: 7.04%
[2025-03-26, 11:56:50.805361] place: INFO :   * Proportion of SLICE(LUT0): 1.99%
[2025-03-26, 11:56:50.806873] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 11:56:50.829923] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 11:56:50.829923] place: ERROR: E:\Project\FDE-Source\placer\plc_floorplan.cpp(1361): parse failed. constraint: illegal position for i_wclk
[2025-03-26, 11:56:55.217911] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 11:56:55.219419] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 11:56:55.219419] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 11:56:55.305705] place: INFO : Progress   20%: loading netlist "afifo_dc_pack.xml" ...
[2025-03-26, 11:56:55.307210] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo\afifo_cons.xml" ...
[2025-03-26, 11:56:55.307210] place: INFO : Effort Level  : 10
[2025-03-26, 11:56:55.307210] place: INFO : Mode          : Timing Driven
[2025-03-26, 11:56:55.307210] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 11:56:55.315728] place: INFO : Design        : "afifo", resource statistic:
[2025-03-26, 11:56:55.315728] place: INFO :   * Amount of GCLK: 2
[2025-03-26, 11:56:55.315728] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-26, 11:56:55.315728] place: INFO :   * Amount of IOB: 10
[2025-03-26, 11:56:55.315728] place: INFO :   * Amount of SLICE: 61
[2025-03-26, 11:56:55.315728] place: INFO :   * Amount of Net: 146
[2025-03-26, 11:56:55.315728] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 11:56:55.315728] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-26, 11:56:55.315728] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-26, 11:56:55.315728] place: INFO :   * Proportion of IOB: 7.04%
[2025-03-26, 11:56:55.315728] place: INFO :   * Proportion of SLICE(LUT0): 1.99%
[2025-03-26, 11:56:55.318239] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 11:56:55.340058] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 11:56:55.340058] place: ERROR: E:\Project\FDE-Source\placer\plc_floorplan.cpp(1361): parse failed. constraint: illegal position for i_wclk
[2025-03-26, 11:58:53.034814] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 11:58:53.034814] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 11:58:53.035817] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 11:58:53.120076] place: INFO : Progress   20%: loading netlist "afifo_dc_pack.xml" ...
[2025-03-26, 11:58:53.121580] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo\afifo_cons.xml" ...
[2025-03-26, 11:58:53.126593] place: INFO : Effort Level  : 10
[2025-03-26, 11:58:53.126593] place: INFO : Mode          : Timing Driven
[2025-03-26, 11:58:53.126593] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 11:58:53.134607] place: INFO : Design        : "afifo", resource statistic:
[2025-03-26, 11:58:53.134607] place: INFO :   * Amount of GCLK: 2
[2025-03-26, 11:58:53.134607] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-26, 11:58:53.134607] place: INFO :   * Amount of IOB: 10
[2025-03-26, 11:58:53.134607] place: INFO :   * Amount of SLICE: 61
[2025-03-26, 11:58:53.135109] place: INFO :   * Amount of Net: 146
[2025-03-26, 11:58:53.135109] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 11:58:53.135109] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-26, 11:58:53.135109] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-26, 11:58:53.135109] place: INFO :   * Proportion of IOB: 7.04%
[2025-03-26, 11:58:53.135109] place: INFO :   * Proportion of SLICE(LUT0): 1.99%
[2025-03-26, 11:58:53.136618] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 11:58:53.157678] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 11:58:53.159181] place: INFO :   * Initial cost = 1
[2025-03-26, 11:58:53.159181] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-26, 11:58:53.159684] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-26, 11:58:53.166206] place: INFO :   * Final cost = 1
[2025-03-26, 11:58:53.166206] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-26, 11:58:53.181431] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-26, 11:59:42.051926] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 11:59:42.052429] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 11:59:42.052429] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 11:59:42.130782] place: INFO : Progress   20%: loading netlist "afifo_dc_pack.xml" ...
[2025-03-26, 11:59:42.133288] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo\afifo_cons.xml" ...
[2025-03-26, 11:59:42.139309] place: INFO : Effort Level  : 10
[2025-03-26, 11:59:42.139309] place: INFO : Mode          : Timing Driven
[2025-03-26, 11:59:42.139309] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 11:59:42.147339] place: INFO : Design        : "afifo", resource statistic:
[2025-03-26, 11:59:42.147339] place: INFO :   * Amount of GCLK: 2
[2025-03-26, 11:59:42.147339] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-26, 11:59:42.147339] place: INFO :   * Amount of IOB: 10
[2025-03-26, 11:59:42.147339] place: INFO :   * Amount of SLICE: 61
[2025-03-26, 11:59:42.147339] place: INFO :   * Amount of Net: 146
[2025-03-26, 11:59:42.147339] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 11:59:42.147339] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-26, 11:59:42.147339] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-26, 11:59:42.147339] place: INFO :   * Proportion of IOB: 7.04%
[2025-03-26, 11:59:42.147339] place: INFO :   * Proportion of SLICE(LUT0): 1.99%
[2025-03-26, 11:59:42.148929] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 11:59:42.170337] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 11:59:42.170337] place: ERROR: E:\Project\FDE-Source\placer\plc_floorplan.cpp(1377): [PLC_ERROR] i_wclk: illgal constraint.
[2025-03-26, 11:59:54.052165] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 11:59:54.052666] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 11:59:54.052666] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 11:59:54.134163] place: INFO : Progress   20%: loading netlist "afifo_dc_pack.xml" ...
[2025-03-26, 11:59:54.136671] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo\afifo_cons.xml" ...
[2025-03-26, 11:59:54.140680] place: INFO : Effort Level  : 10
[2025-03-26, 11:59:54.140680] place: INFO : Mode          : Timing Driven
[2025-03-26, 11:59:54.140680] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 11:59:54.148701] place: INFO : Design        : "afifo", resource statistic:
[2025-03-26, 11:59:54.148701] place: INFO :   * Amount of GCLK: 2
[2025-03-26, 11:59:54.148701] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-26, 11:59:54.148701] place: INFO :   * Amount of IOB: 10
[2025-03-26, 11:59:54.148701] place: INFO :   * Amount of SLICE: 61
[2025-03-26, 11:59:54.148701] place: INFO :   * Amount of Net: 146
[2025-03-26, 11:59:54.148701] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 11:59:54.148701] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-26, 11:59:54.148701] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-26, 11:59:54.148701] place: INFO :   * Proportion of IOB: 7.04%
[2025-03-26, 11:59:54.148701] place: INFO :   * Proportion of SLICE(LUT0): 1.99%
[2025-03-26, 11:59:54.150209] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 11:59:54.174276] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 11:59:54.174276] place: ERROR: E:\Project\FDE-Source\placer\plc_floorplan.cpp(1361): parse failed. constraint: illegal position for i_wclk
[2025-03-26, 11:59:57.608768] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 11:59:57.610274] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 11:59:57.610274] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 11:59:57.696626] place: INFO : Progress   20%: loading netlist "afifo_dc_pack.xml" ...
[2025-03-26, 11:59:57.697626] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo\afifo_cons.xml" ...
[2025-03-26, 11:59:57.697626] place: INFO : Effort Level  : 10
[2025-03-26, 11:59:57.697626] place: INFO : Mode          : Timing Driven
[2025-03-26, 11:59:57.697626] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 11:59:57.706154] place: INFO : Design        : "afifo", resource statistic:
[2025-03-26, 11:59:57.706154] place: INFO :   * Amount of GCLK: 2
[2025-03-26, 11:59:57.706154] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-26, 11:59:57.706154] place: INFO :   * Amount of IOB: 10
[2025-03-26, 11:59:57.706154] place: INFO :   * Amount of SLICE: 61
[2025-03-26, 11:59:57.706154] place: INFO :   * Amount of Net: 146
[2025-03-26, 11:59:57.706154] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 11:59:57.706154] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-26, 11:59:57.706154] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-26, 11:59:57.706654] place: INFO :   * Proportion of IOB: 7.04%
[2025-03-26, 11:59:57.706654] place: INFO :   * Proportion of SLICE(LUT0): 1.99%
[2025-03-26, 11:59:57.708181] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 11:59:57.732224] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 11:59:57.732724] place: ERROR: E:\Project\FDE-Source\placer\plc_floorplan.cpp(1361): parse failed. constraint: illegal position for i_wclk
[2025-03-26, 11:59:57.981078] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 11:59:57.981583] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 11:59:57.981583] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 11:59:58.061664] place: INFO : Progress   20%: loading netlist "afifo_dc_pack.xml" ...
[2025-03-26, 11:59:58.063170] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo\afifo_cons.xml" ...
[2025-03-26, 11:59:58.063904] place: INFO : Effort Level  : 10
[2025-03-26, 11:59:58.063904] place: INFO : Mode          : Timing Driven
[2025-03-26, 11:59:58.063904] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 11:59:58.071994] place: INFO : Design        : "afifo", resource statistic:
[2025-03-26, 11:59:58.071994] place: INFO :   * Amount of GCLK: 2
[2025-03-26, 11:59:58.071994] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-26, 11:59:58.071994] place: INFO :   * Amount of IOB: 10
[2025-03-26, 11:59:58.071994] place: INFO :   * Amount of SLICE: 61
[2025-03-26, 11:59:58.071994] place: INFO :   * Amount of Net: 146
[2025-03-26, 11:59:58.071994] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 11:59:58.071994] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-26, 11:59:58.071994] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-26, 11:59:58.071994] place: INFO :   * Proportion of IOB: 7.04%
[2025-03-26, 11:59:58.072497] place: INFO :   * Proportion of SLICE(LUT0): 1.99%
[2025-03-26, 11:59:58.074003] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 11:59:58.094551] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 11:59:58.095554] place: ERROR: E:\Project\FDE-Source\placer\plc_floorplan.cpp(1361): parse failed. constraint: illegal position for i_wclk
[2025-03-26, 12:00:07.398018] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 12:00:07.398018] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 12:00:07.399020] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 12:00:07.482054] place: INFO : Progress   20%: loading netlist "afifo_dc_pack.xml" ...
[2025-03-26, 12:00:07.484057] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo\afifo_cons.xml" ...
[2025-03-26, 12:00:07.490073] place: INFO : Effort Level  : 10
[2025-03-26, 12:00:07.490073] place: INFO : Mode          : Timing Driven
[2025-03-26, 12:00:07.490073] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 12:00:07.498086] place: INFO : Design        : "afifo", resource statistic:
[2025-03-26, 12:00:07.498086] place: INFO :   * Amount of GCLK: 2
[2025-03-26, 12:00:07.498086] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-26, 12:00:07.498086] place: INFO :   * Amount of IOB: 10
[2025-03-26, 12:00:07.498086] place: INFO :   * Amount of SLICE: 61
[2025-03-26, 12:00:07.498587] place: INFO :   * Amount of Net: 146
[2025-03-26, 12:00:07.498587] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 12:00:07.498587] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-26, 12:00:07.498587] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-26, 12:00:07.498587] place: INFO :   * Proportion of IOB: 7.04%
[2025-03-26, 12:00:07.498587] place: INFO :   * Proportion of SLICE(LUT0): 1.99%
[2025-03-26, 12:00:07.500087] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 12:00:07.523755] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 12:00:07.523755] place: ERROR: E:\Project\FDE-Source\placer\plc_floorplan.cpp(1361): parse failed. constraint: illegal position for i_wclk
[2025-03-26, 12:00:14.745430] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 12:00:14.746434] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 12:00:14.746434] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 12:00:14.829730] place: INFO : Progress   20%: loading netlist "afifo_dc_pack.xml" ...
[2025-03-26, 12:00:14.831742] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo\afifo_cons.xml" ...
[2025-03-26, 12:00:14.831742] place: INFO : Effort Level  : 10
[2025-03-26, 12:00:14.831742] place: INFO : Mode          : Timing Driven
[2025-03-26, 12:00:14.831742] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 12:00:14.840771] place: INFO : Design        : "afifo", resource statistic:
[2025-03-26, 12:00:14.840771] place: INFO :   * Amount of GCLK: 2
[2025-03-26, 12:00:14.840771] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-26, 12:00:14.840771] place: INFO :   * Amount of IOB: 10
[2025-03-26, 12:00:14.840771] place: INFO :   * Amount of SLICE: 61
[2025-03-26, 12:00:14.840771] place: INFO :   * Amount of Net: 146
[2025-03-26, 12:00:14.840771] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 12:00:14.840771] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-26, 12:00:14.840771] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-26, 12:00:14.840771] place: INFO :   * Proportion of IOB: 7.04%
[2025-03-26, 12:00:14.840771] place: INFO :   * Proportion of SLICE(LUT-1385174160): 1.99%
[2025-03-26, 12:00:14.842289] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 12:00:14.864870] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 12:00:14.864870] place: ERROR: E:\Project\FDE-Source\placer\plc_floorplan.cpp(1361): parse failed. constraint: illegal position for i_wclk
[2025-03-26, 12:00:56.052711] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 12:00:56.053211] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 12:00:56.053211] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 12:00:56.132437] place: INFO : Progress   20%: loading netlist "afifo_dc_pack.xml" ...
[2025-03-26, 12:00:56.133438] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo\afifo_cons.xml" ...
[2025-03-26, 12:00:56.133438] place: INFO : Effort Level  : 10
[2025-03-26, 12:00:56.133438] place: INFO : Mode          : Timing Driven
[2025-03-26, 12:00:56.133438] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 12:00:56.142542] place: INFO : Design        : "afifo", resource statistic:
[2025-03-26, 12:00:56.142542] place: INFO :   * Amount of GCLK: 2
[2025-03-26, 12:00:56.142542] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-26, 12:00:56.142542] place: INFO :   * Amount of IOB: 10
[2025-03-26, 12:00:56.142542] place: INFO :   * Amount of SLICE: 61
[2025-03-26, 12:00:56.142542] place: INFO :   * Amount of Net: 146
[2025-03-26, 12:00:56.142542] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 12:00:56.142542] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-26, 12:00:56.142542] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-26, 12:00:56.142542] place: INFO :   * Proportion of IOB: 7.04%
[2025-03-26, 12:00:56.142542] place: INFO :   * Proportion of SLICE(LUT0): 1.99%
[2025-03-26, 12:00:56.144048] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 12:00:56.166685] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 12:00:56.166685] place: ERROR: E:\Project\FDE-Source\placer\plc_floorplan.cpp(1377): [PLC_ERROR] i_rclk: illgal constraint.
[2025-03-26, 12:01:02.941875] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 12:01:02.942379] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 12:01:02.943382] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 12:01:03.026397] place: INFO : Progress   20%: loading netlist "afifo_dc_pack.xml" ...
[2025-03-26, 12:01:03.027958] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo\afifo_cons.xml" ...
[2025-03-26, 12:01:03.027958] place: INFO : Effort Level  : 10
[2025-03-26, 12:01:03.027958] place: INFO : Mode          : Timing Driven
[2025-03-26, 12:01:03.027958] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 12:01:03.036483] place: INFO : Design        : "afifo", resource statistic:
[2025-03-26, 12:01:03.036483] place: INFO :   * Amount of GCLK: 2
[2025-03-26, 12:01:03.036483] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-26, 12:01:03.036483] place: INFO :   * Amount of IOB: 10
[2025-03-26, 12:01:03.036483] place: INFO :   * Amount of SLICE: 61
[2025-03-26, 12:01:03.036483] place: INFO :   * Amount of Net: 146
[2025-03-26, 12:01:03.036483] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 12:01:03.036483] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-26, 12:01:03.036483] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-26, 12:01:03.036483] place: INFO :   * Proportion of IOB: 7.04%
[2025-03-26, 12:01:03.036483] place: INFO :   * Proportion of SLICE(LUT0): 1.99%
[2025-03-26, 12:01:03.038026] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 12:01:03.060599] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 12:01:03.060599] place: ERROR: E:\Project\FDE-Source\placer\plc_floorplan.cpp(1377): [PLC_ERROR] i_rclk: illgal constraint.
[2025-03-26, 12:01:47.166458] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 12:01:47.166963] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 12:01:47.166963] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 12:01:47.249783] place: INFO : Progress   20%: loading netlist "afifo_dc_pack.xml" ...
[2025-03-26, 12:01:47.251285] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo\afifo_cons.xml" ...
[2025-03-26, 12:01:47.251285] place: INFO : Effort Level  : 10
[2025-03-26, 12:01:47.251285] place: INFO : Mode          : Timing Driven
[2025-03-26, 12:01:47.251285] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 12:01:47.259315] place: INFO : Design        : "afifo", resource statistic:
[2025-03-26, 12:01:47.259315] place: INFO :   * Amount of GCLK: 2
[2025-03-26, 12:01:47.259315] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-26, 12:01:47.259315] place: INFO :   * Amount of IOB: 10
[2025-03-26, 12:01:47.259315] place: INFO :   * Amount of SLICE: 61
[2025-03-26, 12:01:47.259315] place: INFO :   * Amount of Net: 146
[2025-03-26, 12:01:47.259315] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 12:01:47.259818] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-26, 12:01:47.259818] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-26, 12:01:47.259818] place: INFO :   * Proportion of IOB: 7.04%
[2025-03-26, 12:01:47.259818] place: INFO :   * Proportion of SLICE(LUT0): 1.99%
[2025-03-26, 12:01:47.260818] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 12:01:47.284628] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 12:01:47.284628] place: ERROR: E:\Project\FDE-Source\placer\plc_floorplan.cpp(1391): [PLC_ERROR] i_wclk: illegal constraint.
[2025-03-26, 12:01:52.664434] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 12:01:52.665437] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 12:01:52.665941] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 12:01:52.751304] place: INFO : Progress   20%: loading netlist "afifo_dc_pack.xml" ...
[2025-03-26, 12:01:52.752808] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo\afifo_cons.xml" ...
[2025-03-26, 12:01:52.752808] place: INFO : Effort Level  : 10
[2025-03-26, 12:01:52.752808] place: INFO : Mode          : Timing Driven
[2025-03-26, 12:01:52.752808] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 12:01:52.761409] place: INFO : Design        : "afifo", resource statistic:
[2025-03-26, 12:01:52.761409] place: INFO :   * Amount of GCLK: 2
[2025-03-26, 12:01:52.761409] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-26, 12:01:52.761409] place: INFO :   * Amount of IOB: 10
[2025-03-26, 12:01:52.761409] place: INFO :   * Amount of SLICE: 61
[2025-03-26, 12:01:52.761409] place: INFO :   * Amount of Net: 146
[2025-03-26, 12:01:52.761409] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 12:01:52.761409] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-26, 12:01:52.761409] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-26, 12:01:52.761409] place: INFO :   * Proportion of IOB: 7.04%
[2025-03-26, 12:01:52.761409] place: INFO :   * Proportion of SLICE(LUT0): 1.99%
[2025-03-26, 12:01:52.762913] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 12:01:52.785886] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 12:01:52.785886] place: ERROR: E:\Project\FDE-Source\placer\plc_floorplan.cpp(1391): [PLC_ERROR] i_wclk: illegal constraint.
[2025-03-26, 12:02:03.164126] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 12:02:03.164585] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 12:02:03.164585] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 12:02:03.246399] place: INFO : Progress   20%: loading netlist "afifo_dc_pack.xml" ...
[2025-03-26, 12:02:03.247903] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo\afifo_cons.xml" ...
[2025-03-26, 12:02:03.247903] place: INFO : Effort Level  : 10
[2025-03-26, 12:02:03.247903] place: INFO : Mode          : Timing Driven
[2025-03-26, 12:02:03.247903] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 12:02:03.256428] place: INFO : Design        : "afifo", resource statistic:
[2025-03-26, 12:02:03.256428] place: INFO :   * Amount of GCLK: 2
[2025-03-26, 12:02:03.256428] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-26, 12:02:03.256428] place: INFO :   * Amount of IOB: 10
[2025-03-26, 12:02:03.256428] place: INFO :   * Amount of SLICE: 61
[2025-03-26, 12:02:03.256428] place: INFO :   * Amount of Net: 146
[2025-03-26, 12:02:03.256428] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 12:02:03.256428] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-26, 12:02:03.256428] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-26, 12:02:03.256428] place: INFO :   * Proportion of IOB: 7.04%
[2025-03-26, 12:02:03.256428] place: INFO :   * Proportion of SLICE(LUT0): 1.99%
[2025-03-26, 12:02:03.257429] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 12:02:03.279130] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 12:02:03.279130] place: ERROR: E:\Project\FDE-Source\placer\plc_floorplan.cpp(1361): parse failed. constraint: illegal position for i_rclk
[2025-03-26, 12:02:07.852917] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 12:02:07.853421] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 12:02:07.853421] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 12:02:07.945279] place: INFO : Progress   20%: loading netlist "afifo_dc_pack.xml" ...
[2025-03-26, 12:02:07.946278] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo\afifo_cons.xml" ...
[2025-03-26, 12:02:07.946278] place: INFO : Effort Level  : 10
[2025-03-26, 12:02:07.946278] place: INFO : Mode          : Timing Driven
[2025-03-26, 12:02:07.946278] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 12:02:07.955353] place: INFO : Design        : "afifo", resource statistic:
[2025-03-26, 12:02:07.955353] place: INFO :   * Amount of GCLK: 2
[2025-03-26, 12:02:07.955857] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-26, 12:02:07.955857] place: INFO :   * Amount of IOB: 10
[2025-03-26, 12:02:07.955857] place: INFO :   * Amount of SLICE: 61
[2025-03-26, 12:02:07.955857] place: INFO :   * Amount of Net: 146
[2025-03-26, 12:02:07.955857] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 12:02:07.955857] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-26, 12:02:07.955857] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-26, 12:02:07.955857] place: INFO :   * Proportion of IOB: 7.04%
[2025-03-26, 12:02:07.955857] place: INFO :   * Proportion of SLICE(LUT0): 1.99%
[2025-03-26, 12:02:07.958365] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 12:02:07.979365] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 12:02:07.979365] place: ERROR: E:\Project\FDE-Source\placer\plc_floorplan.cpp(1361): parse failed. constraint: illegal position for i_rclk
[2025-03-26, 12:02:18.302043] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 12:02:18.302543] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 12:02:18.302543] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 12:02:18.384532] place: INFO : Progress   20%: loading netlist "afifo_dc_pack.xml" ...
[2025-03-26, 12:02:18.385531] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo\afifo_cons.xml" ...
[2025-03-26, 12:02:18.385531] place: INFO : Effort Level  : 10
[2025-03-26, 12:02:18.385531] place: INFO : Mode          : Timing Driven
[2025-03-26, 12:02:18.385531] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 12:02:18.394055] place: INFO : Design        : "afifo", resource statistic:
[2025-03-26, 12:02:18.394055] place: INFO :   * Amount of GCLK: 2
[2025-03-26, 12:02:18.394055] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-26, 12:02:18.394055] place: INFO :   * Amount of IOB: 10
[2025-03-26, 12:02:18.394055] place: INFO :   * Amount of SLICE: 61
[2025-03-26, 12:02:18.394055] place: INFO :   * Amount of Net: 146
[2025-03-26, 12:02:18.394055] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 12:02:18.394559] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-26, 12:02:18.394559] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-26, 12:02:18.394559] place: INFO :   * Proportion of IOB: 7.04%
[2025-03-26, 12:02:18.394559] place: INFO :   * Proportion of SLICE(LUT28416): 1.99%
[2025-03-26, 12:02:18.396065] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 12:02:18.418207] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 12:02:18.419712] place: INFO :   * Initial cost = 1
[2025-03-26, 12:02:18.419712] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-26, 12:02:18.419712] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-26, 12:02:18.426235] place: INFO :   * Final cost = 1
[2025-03-26, 12:02:18.426235] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-26, 12:02:18.441268] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-26, 12:02:48.818872] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 12:02:48.819371] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 12:02:48.819371] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 12:02:48.898770] place: INFO : Progress   20%: loading netlist "afifo_dc_pack.xml" ...
[2025-03-26, 12:02:48.900773] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo\afifo_cons.xml" ...
[2025-03-26, 12:02:48.900773] place: INFO : Effort Level  : 10
[2025-03-26, 12:02:48.900773] place: INFO : Mode          : Timing Driven
[2025-03-26, 12:02:48.900773] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 12:02:48.909302] place: INFO : Design        : "afifo", resource statistic:
[2025-03-26, 12:02:48.909302] place: INFO :   * Amount of GCLK: 2
[2025-03-26, 12:02:48.909302] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-26, 12:02:48.909302] place: INFO :   * Amount of IOB: 10
[2025-03-26, 12:02:48.909302] place: INFO :   * Amount of SLICE: 61
[2025-03-26, 12:02:48.909302] place: INFO :   * Amount of Net: 146
[2025-03-26, 12:02:48.909302] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 12:02:48.909302] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-26, 12:02:48.909302] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-26, 12:02:48.909805] place: INFO :   * Proportion of IOB: 7.04%
[2025-03-26, 12:02:48.909805] place: INFO :   * Proportion of SLICE(LUT0): 1.99%
[2025-03-26, 12:02:48.910805] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 12:02:48.934387] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 12:02:48.935893] place: INFO :   * Initial cost = 1
[2025-03-26, 12:02:48.935893] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-26, 12:02:48.935893] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-26, 12:02:48.942509] place: INFO :   * Final cost = 1
[2025-03-26, 12:02:48.942509] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-26, 12:02:48.956756] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-26, 12:04:02.731234] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-26, 12:04:02.731734] place: INFO : Progress    0%: parsing commands ...
[2025-03-26, 12:04:02.731734] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-26, 12:04:02.814643] place: INFO : Progress   20%: loading netlist "afifo_dc_pack.xml" ...
[2025-03-26, 12:04:02.816149] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo\afifo_cons.xml" ...
[2025-03-26, 12:04:02.816149] place: INFO : Effort Level  : 10
[2025-03-26, 12:04:02.816149] place: INFO : Mode          : Timing Driven
[2025-03-26, 12:04:02.816149] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-26, 12:04:02.824704] place: INFO : Design        : "afifo", resource statistic:
[2025-03-26, 12:04:02.824704] place: INFO :   * Amount of GCLK: 2
[2025-03-26, 12:04:02.824704] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-26, 12:04:02.824704] place: INFO :   * Amount of IOB: 10
[2025-03-26, 12:04:02.824704] place: INFO :   * Amount of SLICE: 61
[2025-03-26, 12:04:02.824704] place: INFO :   * Amount of Net: 146
[2025-03-26, 12:04:02.824704] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-26, 12:04:02.824704] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-26, 12:04:02.824704] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-26, 12:04:02.824704] place: INFO :   * Proportion of IOB: 7.04%
[2025-03-26, 12:04:02.824704] place: INFO :   * Proportion of SLICE(LUT0): 1.99%
[2025-03-26, 12:04:02.826716] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-26, 12:04:02.850894] place: INFO : Progress   60%: begin to initially place ...
[2025-03-26, 12:04:02.852401] place: INFO :   * Initial cost = 1
[2025-03-26, 12:04:02.852401] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-26, 12:04:02.852401] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-26, 12:04:02.858504] place: INFO :   * Final cost = 1
[2025-03-26, 12:04:02.858504] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-26, 12:04:02.874083] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-27, 22:24:07.913300] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-27, 22:24:07.914303] place: INFO : Progress    0%: parsing commands ...
[2025-03-27, 22:24:07.914303] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-27, 22:24:08.022988] place: INFO : Progress   20%: loading netlist "afifo_dc_pack.xml" ...
[2025-03-27, 22:24:08.024994] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo\afifo_cons.xml" ...
[2025-03-27, 22:24:08.031006] place: INFO : Effort Level  : 10
[2025-03-27, 22:24:08.031006] place: INFO : Mode          : Timing Driven
[2025-03-27, 22:24:08.031006] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-27, 22:24:08.046871] place: INFO : Design        : "afifo", resource statistic:
[2025-03-27, 22:24:08.046871] place: INFO :   * Amount of GCLK: 2
[2025-03-27, 22:24:08.046871] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-27, 22:24:08.046871] place: INFO :   * Amount of IOB: 10
[2025-03-27, 22:24:08.046871] place: INFO :   * Amount of SLICE: 61
[2025-03-27, 22:24:08.046871] place: INFO :   * Amount of Net: 146
[2025-03-27, 22:24:08.046871] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-27, 22:24:08.046871] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-27, 22:24:08.046871] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-27, 22:24:08.046871] place: INFO :   * Proportion of IOB: 7.04%
[2025-03-27, 22:24:08.046871] place: INFO :   * Proportion of SLICE(LUT0): 1.99%
[2025-03-27, 22:24:08.052388] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-27, 22:24:08.076951] place: INFO : Progress   60%: begin to initially place ...
[2025-03-27, 22:24:08.078454] place: INFO :   * Initial cost = 1
[2025-03-27, 22:24:08.078454] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-27, 22:24:08.078454] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-27, 22:24:08.085506] place: INFO :   * Final cost = 1
[2025-03-27, 22:24:08.085506] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-27, 22:24:08.099589] place: INFO : Successfully finish the placement. Elapsed Time: 1s
[2025-03-27, 22:30:31.937851] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-27, 22:30:31.938853] place: INFO : Progress    0%: parsing commands ...
[2025-03-27, 22:30:31.938853] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-27, 22:30:32.016942] place: INFO : Progress   20%: loading netlist "afifo_dc_pack.xml" ...
[2025-03-27, 22:30:32.017942] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo\afifo_cons.xml" ...
[2025-03-27, 22:30:32.017942] place: INFO : Effort Level  : 10
[2025-03-27, 22:30:32.017942] place: INFO : Mode          : Timing Driven
[2025-03-27, 22:30:32.017942] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-27, 22:30:32.026809] place: INFO : Design        : "afifo", resource statistic:
[2025-03-27, 22:30:32.026809] place: INFO :   * Amount of GCLK: 2
[2025-03-27, 22:30:32.026809] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-27, 22:30:32.026809] place: INFO :   * Amount of IOB: 10
[2025-03-27, 22:30:32.026809] place: INFO :   * Amount of SLICE: 65
[2025-03-27, 22:30:32.026809] place: INFO :   * Amount of Net: 153
[2025-03-27, 22:30:32.026809] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-27, 22:30:32.026809] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-27, 22:30:32.026809] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-27, 22:30:32.026809] place: INFO :   * Proportion of IOB: 7.04%
[2025-03-27, 22:30:32.026809] place: INFO :   * Proportion of SLICE(LUT0): 2.12%
[2025-03-27, 22:30:32.032324] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-27, 22:30:32.054158] place: INFO : Progress   60%: begin to initially place ...
[2025-03-27, 22:30:32.055665] place: INFO :   * Initial cost = 1
[2025-03-27, 22:30:32.055665] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-27, 22:30:32.055665] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-27, 22:30:32.062184] place: INFO :   * Final cost = 1
[2025-03-27, 22:30:32.062184] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-27, 22:30:32.076906] place: INFO : Successfully finish the placement. Elapsed Time: 1s
[2025-03-27, 22:35:55.864332] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-27, 22:35:55.864835] place: INFO : Progress    0%: parsing commands ...
[2025-03-27, 22:35:55.864835] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-27, 22:35:55.942513] place: INFO : Progress   20%: loading netlist "afifo_dc_pack.xml" ...
[2025-03-27, 22:35:56.041767] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo\afifo_cons.xml" ...
[2025-03-27, 22:35:56.042269] place: INFO : Effort Level  : 10
[2025-03-27, 22:35:56.042269] place: INFO : Mode          : Timing Driven
[2025-03-27, 22:35:56.042269] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-27, 22:35:56.049791] place: INFO : Design        : "afifo", resource statistic:
[2025-03-27, 22:35:56.049791] place: INFO :   * Amount of GCLK: 2
[2025-03-27, 22:35:56.049791] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-27, 22:35:56.049791] place: INFO :   * Amount of IOB: 22
[2025-03-27, 22:35:56.049791] place: INFO :   * Amount of SLICE: 2099
[2025-03-27, 22:35:56.049791] place: INFO :   * Amount of Net: 4239
[2025-03-27, 22:35:56.049791] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-27, 22:35:56.049791] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-27, 22:35:56.049791] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-27, 22:35:56.049791] place: INFO :   * Proportion of IOB: 15.49%
[2025-03-27, 22:35:56.049791] place: INFO :   * Proportion of SLICE(LUT0): 68.33%
[2025-03-27, 22:35:56.057307] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-27, 22:35:56.081510] place: INFO : Progress   60%: begin to initially place ...
[2025-03-27, 22:35:56.129829] place: INFO :   * Initial cost = 1
[2025-03-27, 22:35:56.129829] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-27, 22:35:56.142357] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-27, 22:35:57.905280] place: INFO :   * Final cost = 0.999921
[2025-03-27, 22:35:57.906780] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-27, 22:35:58.147413] place: INFO : Successfully finish the placement. Elapsed Time: 3s
