
Cueing-Laser-IDE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b00  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000038c  08008cd0  08008cd0  00018cd0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800905c  0800905c  000201ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800905c  0800905c  0001905c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009064  08009064  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009064  08009064  00019064  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009068  08009068  00019068  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  0800906c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006c8  200001ec  08009258  000201ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200008b4  08009258  000208b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000145b7  00000000  00000000  0002025f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002a50  00000000  00000000  00034816  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001330  00000000  00000000  00037268  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000efa  00000000  00000000  00038598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00003aa4  00000000  00000000  00039492  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001683d  00000000  00000000  0003cf36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e5aa0  00000000  00000000  00053773  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006250  00000000  00000000  00139214  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  0013f464  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001ec 	.word	0x200001ec
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008cb8 	.word	0x08008cb8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001f0 	.word	0x200001f0
 800020c:	08008cb8 	.word	0x08008cb8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b970 	b.w	8000ee0 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9e08      	ldr	r6, [sp, #32]
 8000c1e:	460d      	mov	r5, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	460f      	mov	r7, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4694      	mov	ip, r2
 8000c2c:	d965      	bls.n	8000cfa <__udivmoddi4+0xe2>
 8000c2e:	fab2 f382 	clz	r3, r2
 8000c32:	b143      	cbz	r3, 8000c46 <__udivmoddi4+0x2e>
 8000c34:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c38:	f1c3 0220 	rsb	r2, r3, #32
 8000c3c:	409f      	lsls	r7, r3
 8000c3e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c42:	4317      	orrs	r7, r2
 8000c44:	409c      	lsls	r4, r3
 8000c46:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c4a:	fa1f f58c 	uxth.w	r5, ip
 8000c4e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c52:	0c22      	lsrs	r2, r4, #16
 8000c54:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c58:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c5c:	fb01 f005 	mul.w	r0, r1, r5
 8000c60:	4290      	cmp	r0, r2
 8000c62:	d90a      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c64:	eb1c 0202 	adds.w	r2, ip, r2
 8000c68:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c6c:	f080 811c 	bcs.w	8000ea8 <__udivmoddi4+0x290>
 8000c70:	4290      	cmp	r0, r2
 8000c72:	f240 8119 	bls.w	8000ea8 <__udivmoddi4+0x290>
 8000c76:	3902      	subs	r1, #2
 8000c78:	4462      	add	r2, ip
 8000c7a:	1a12      	subs	r2, r2, r0
 8000c7c:	b2a4      	uxth	r4, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c8a:	fb00 f505 	mul.w	r5, r0, r5
 8000c8e:	42a5      	cmp	r5, r4
 8000c90:	d90a      	bls.n	8000ca8 <__udivmoddi4+0x90>
 8000c92:	eb1c 0404 	adds.w	r4, ip, r4
 8000c96:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c9a:	f080 8107 	bcs.w	8000eac <__udivmoddi4+0x294>
 8000c9e:	42a5      	cmp	r5, r4
 8000ca0:	f240 8104 	bls.w	8000eac <__udivmoddi4+0x294>
 8000ca4:	4464      	add	r4, ip
 8000ca6:	3802      	subs	r0, #2
 8000ca8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cac:	1b64      	subs	r4, r4, r5
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11e      	cbz	r6, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40dc      	lsrs	r4, r3
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	e9c6 4300 	strd	r4, r3, [r6]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d908      	bls.n	8000cd4 <__udivmoddi4+0xbc>
 8000cc2:	2e00      	cmp	r6, #0
 8000cc4:	f000 80ed 	beq.w	8000ea2 <__udivmoddi4+0x28a>
 8000cc8:	2100      	movs	r1, #0
 8000cca:	e9c6 0500 	strd	r0, r5, [r6]
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd4:	fab3 f183 	clz	r1, r3
 8000cd8:	2900      	cmp	r1, #0
 8000cda:	d149      	bne.n	8000d70 <__udivmoddi4+0x158>
 8000cdc:	42ab      	cmp	r3, r5
 8000cde:	d302      	bcc.n	8000ce6 <__udivmoddi4+0xce>
 8000ce0:	4282      	cmp	r2, r0
 8000ce2:	f200 80f8 	bhi.w	8000ed6 <__udivmoddi4+0x2be>
 8000ce6:	1a84      	subs	r4, r0, r2
 8000ce8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cec:	2001      	movs	r0, #1
 8000cee:	4617      	mov	r7, r2
 8000cf0:	2e00      	cmp	r6, #0
 8000cf2:	d0e2      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cf8:	e7df      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cfa:	b902      	cbnz	r2, 8000cfe <__udivmoddi4+0xe6>
 8000cfc:	deff      	udf	#255	; 0xff
 8000cfe:	fab2 f382 	clz	r3, r2
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	f040 8090 	bne.w	8000e28 <__udivmoddi4+0x210>
 8000d08:	1a8a      	subs	r2, r1, r2
 8000d0a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d0e:	fa1f fe8c 	uxth.w	lr, ip
 8000d12:	2101      	movs	r1, #1
 8000d14:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d18:	fb07 2015 	mls	r0, r7, r5, r2
 8000d1c:	0c22      	lsrs	r2, r4, #16
 8000d1e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d22:	fb0e f005 	mul.w	r0, lr, r5
 8000d26:	4290      	cmp	r0, r2
 8000d28:	d908      	bls.n	8000d3c <__udivmoddi4+0x124>
 8000d2a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d2e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d32:	d202      	bcs.n	8000d3a <__udivmoddi4+0x122>
 8000d34:	4290      	cmp	r0, r2
 8000d36:	f200 80cb 	bhi.w	8000ed0 <__udivmoddi4+0x2b8>
 8000d3a:	4645      	mov	r5, r8
 8000d3c:	1a12      	subs	r2, r2, r0
 8000d3e:	b2a4      	uxth	r4, r4
 8000d40:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d44:	fb07 2210 	mls	r2, r7, r0, r2
 8000d48:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d4c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d50:	45a6      	cmp	lr, r4
 8000d52:	d908      	bls.n	8000d66 <__udivmoddi4+0x14e>
 8000d54:	eb1c 0404 	adds.w	r4, ip, r4
 8000d58:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d5c:	d202      	bcs.n	8000d64 <__udivmoddi4+0x14c>
 8000d5e:	45a6      	cmp	lr, r4
 8000d60:	f200 80bb 	bhi.w	8000eda <__udivmoddi4+0x2c2>
 8000d64:	4610      	mov	r0, r2
 8000d66:	eba4 040e 	sub.w	r4, r4, lr
 8000d6a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d6e:	e79f      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d70:	f1c1 0720 	rsb	r7, r1, #32
 8000d74:	408b      	lsls	r3, r1
 8000d76:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d7a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d7e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d82:	fa20 f307 	lsr.w	r3, r0, r7
 8000d86:	40fd      	lsrs	r5, r7
 8000d88:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d8c:	4323      	orrs	r3, r4
 8000d8e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d92:	fa1f fe8c 	uxth.w	lr, ip
 8000d96:	fb09 5518 	mls	r5, r9, r8, r5
 8000d9a:	0c1c      	lsrs	r4, r3, #16
 8000d9c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000da0:	fb08 f50e 	mul.w	r5, r8, lr
 8000da4:	42a5      	cmp	r5, r4
 8000da6:	fa02 f201 	lsl.w	r2, r2, r1
 8000daa:	fa00 f001 	lsl.w	r0, r0, r1
 8000dae:	d90b      	bls.n	8000dc8 <__udivmoddi4+0x1b0>
 8000db0:	eb1c 0404 	adds.w	r4, ip, r4
 8000db4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000db8:	f080 8088 	bcs.w	8000ecc <__udivmoddi4+0x2b4>
 8000dbc:	42a5      	cmp	r5, r4
 8000dbe:	f240 8085 	bls.w	8000ecc <__udivmoddi4+0x2b4>
 8000dc2:	f1a8 0802 	sub.w	r8, r8, #2
 8000dc6:	4464      	add	r4, ip
 8000dc8:	1b64      	subs	r4, r4, r5
 8000dca:	b29d      	uxth	r5, r3
 8000dcc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd0:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000dd8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ddc:	45a6      	cmp	lr, r4
 8000dde:	d908      	bls.n	8000df2 <__udivmoddi4+0x1da>
 8000de0:	eb1c 0404 	adds.w	r4, ip, r4
 8000de4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000de8:	d26c      	bcs.n	8000ec4 <__udivmoddi4+0x2ac>
 8000dea:	45a6      	cmp	lr, r4
 8000dec:	d96a      	bls.n	8000ec4 <__udivmoddi4+0x2ac>
 8000dee:	3b02      	subs	r3, #2
 8000df0:	4464      	add	r4, ip
 8000df2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000df6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dfa:	eba4 040e 	sub.w	r4, r4, lr
 8000dfe:	42ac      	cmp	r4, r5
 8000e00:	46c8      	mov	r8, r9
 8000e02:	46ae      	mov	lr, r5
 8000e04:	d356      	bcc.n	8000eb4 <__udivmoddi4+0x29c>
 8000e06:	d053      	beq.n	8000eb0 <__udivmoddi4+0x298>
 8000e08:	b156      	cbz	r6, 8000e20 <__udivmoddi4+0x208>
 8000e0a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e0e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e12:	fa04 f707 	lsl.w	r7, r4, r7
 8000e16:	40ca      	lsrs	r2, r1
 8000e18:	40cc      	lsrs	r4, r1
 8000e1a:	4317      	orrs	r7, r2
 8000e1c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e20:	4618      	mov	r0, r3
 8000e22:	2100      	movs	r1, #0
 8000e24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e28:	f1c3 0120 	rsb	r1, r3, #32
 8000e2c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e30:	fa20 f201 	lsr.w	r2, r0, r1
 8000e34:	fa25 f101 	lsr.w	r1, r5, r1
 8000e38:	409d      	lsls	r5, r3
 8000e3a:	432a      	orrs	r2, r5
 8000e3c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e48:	fb07 1510 	mls	r5, r7, r0, r1
 8000e4c:	0c11      	lsrs	r1, r2, #16
 8000e4e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e52:	fb00 f50e 	mul.w	r5, r0, lr
 8000e56:	428d      	cmp	r5, r1
 8000e58:	fa04 f403 	lsl.w	r4, r4, r3
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x258>
 8000e5e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e62:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e66:	d22f      	bcs.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e68:	428d      	cmp	r5, r1
 8000e6a:	d92d      	bls.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e6c:	3802      	subs	r0, #2
 8000e6e:	4461      	add	r1, ip
 8000e70:	1b49      	subs	r1, r1, r5
 8000e72:	b292      	uxth	r2, r2
 8000e74:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e78:	fb07 1115 	mls	r1, r7, r5, r1
 8000e7c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e80:	fb05 f10e 	mul.w	r1, r5, lr
 8000e84:	4291      	cmp	r1, r2
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x282>
 8000e88:	eb1c 0202 	adds.w	r2, ip, r2
 8000e8c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e90:	d216      	bcs.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e92:	4291      	cmp	r1, r2
 8000e94:	d914      	bls.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e96:	3d02      	subs	r5, #2
 8000e98:	4462      	add	r2, ip
 8000e9a:	1a52      	subs	r2, r2, r1
 8000e9c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000ea0:	e738      	b.n	8000d14 <__udivmoddi4+0xfc>
 8000ea2:	4631      	mov	r1, r6
 8000ea4:	4630      	mov	r0, r6
 8000ea6:	e708      	b.n	8000cba <__udivmoddi4+0xa2>
 8000ea8:	4639      	mov	r1, r7
 8000eaa:	e6e6      	b.n	8000c7a <__udivmoddi4+0x62>
 8000eac:	4610      	mov	r0, r2
 8000eae:	e6fb      	b.n	8000ca8 <__udivmoddi4+0x90>
 8000eb0:	4548      	cmp	r0, r9
 8000eb2:	d2a9      	bcs.n	8000e08 <__udivmoddi4+0x1f0>
 8000eb4:	ebb9 0802 	subs.w	r8, r9, r2
 8000eb8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ebc:	3b01      	subs	r3, #1
 8000ebe:	e7a3      	b.n	8000e08 <__udivmoddi4+0x1f0>
 8000ec0:	4645      	mov	r5, r8
 8000ec2:	e7ea      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ec4:	462b      	mov	r3, r5
 8000ec6:	e794      	b.n	8000df2 <__udivmoddi4+0x1da>
 8000ec8:	4640      	mov	r0, r8
 8000eca:	e7d1      	b.n	8000e70 <__udivmoddi4+0x258>
 8000ecc:	46d0      	mov	r8, sl
 8000ece:	e77b      	b.n	8000dc8 <__udivmoddi4+0x1b0>
 8000ed0:	3d02      	subs	r5, #2
 8000ed2:	4462      	add	r2, ip
 8000ed4:	e732      	b.n	8000d3c <__udivmoddi4+0x124>
 8000ed6:	4608      	mov	r0, r1
 8000ed8:	e70a      	b.n	8000cf0 <__udivmoddi4+0xd8>
 8000eda:	4464      	add	r4, ip
 8000edc:	3802      	subs	r0, #2
 8000ede:	e742      	b.n	8000d66 <__udivmoddi4+0x14e>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <NRF24_SELECT>:

#include "NRF24L01.h"

/*********************** SPI ABSTRACTS LAYER FUNCTIONS ***********************/
inline static void NRF24_SELECT(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24_CS_GPIO_Port, NRF24_CS_Pin, GPIO_PIN_RESET);
 8000ee8:	2200      	movs	r2, #0
 8000eea:	2110      	movs	r1, #16
 8000eec:	4802      	ldr	r0, [pc, #8]	; (8000ef8 <NRF24_SELECT+0x14>)
 8000eee:	f001 fe7d 	bl	8002bec <HAL_GPIO_WritePin>
}
 8000ef2:	bf00      	nop
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	40020000 	.word	0x40020000

08000efc <NRF24_UNSELECT>:

inline static void NRF24_UNSELECT(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24_CS_GPIO_Port, NRF24_CS_Pin, GPIO_PIN_SET);
 8000f00:	2201      	movs	r2, #1
 8000f02:	2110      	movs	r1, #16
 8000f04:	4802      	ldr	r0, [pc, #8]	; (8000f10 <NRF24_UNSELECT+0x14>)
 8000f06:	f001 fe71 	bl	8002bec <HAL_GPIO_WritePin>
}
 8000f0a:	bf00      	nop
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	40020000 	.word	0x40020000

08000f14 <NRF24_ENABLE>:

inline static void NRF24_ENABLE(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24_CE_GPIO_Port, NRF24_CE_Pin, GPIO_PIN_SET);
 8000f18:	2201      	movs	r2, #1
 8000f1a:	2108      	movs	r1, #8
 8000f1c:	4802      	ldr	r0, [pc, #8]	; (8000f28 <NRF24_ENABLE+0x14>)
 8000f1e:	f001 fe65 	bl	8002bec <HAL_GPIO_WritePin>
}
 8000f22:	bf00      	nop
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	40020000 	.word	0x40020000

08000f2c <NRF24_DISABLE>:

inline static void NRF24_DISABLE(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(NRF24_CE_GPIO_Port, NRF24_CE_Pin, GPIO_PIN_RESET);
 8000f30:	2200      	movs	r2, #0
 8000f32:	2108      	movs	r1, #8
 8000f34:	4802      	ldr	r0, [pc, #8]	; (8000f40 <NRF24_DISABLE+0x14>)
 8000f36:	f001 fe59 	bl	8002bec <HAL_GPIO_WritePin>
}
 8000f3a:	bf00      	nop
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	40020000 	.word	0x40020000

08000f44 <SPI_Write_Byte>:

void SPI_Write_Byte(SPI_HandleTypeDef *SPIx, uint8_t reg, uint8_t Data)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b084      	sub	sp, #16
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
 8000f4c:	460b      	mov	r3, r1
 8000f4e:	70fb      	strb	r3, [r7, #3]
 8000f50:	4613      	mov	r3, r2
 8000f52:	70bb      	strb	r3, [r7, #2]
    uint8_t temp_reg[2];
    temp_reg[0] = (reg | NRF24L01_CMD_WRITE_REGISTER);
 8000f54:	78fb      	ldrb	r3, [r7, #3]
 8000f56:	f043 0320 	orr.w	r3, r3, #32
 8000f5a:	b2db      	uxtb	r3, r3
 8000f5c:	733b      	strb	r3, [r7, #12]
    temp_reg[1] = Data;
 8000f5e:	78bb      	ldrb	r3, [r7, #2]
 8000f60:	737b      	strb	r3, [r7, #13]
    NRF24_SELECT();
 8000f62:	f7ff ffbf 	bl	8000ee4 <NRF24_SELECT>
    HAL_SPI_Transmit(SPIx, &temp_reg, 2, SPI_TIMEOUT);
 8000f66:	f107 010c 	add.w	r1, r7, #12
 8000f6a:	2364      	movs	r3, #100	; 0x64
 8000f6c:	2202      	movs	r2, #2
 8000f6e:	6878      	ldr	r0, [r7, #4]
 8000f70:	f003 f857 	bl	8004022 <HAL_SPI_Transmit>
    NRF24_UNSELECT();
 8000f74:	f7ff ffc2 	bl	8000efc <NRF24_UNSELECT>
}
 8000f78:	bf00      	nop
 8000f7a:	3710      	adds	r7, #16
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}

08000f80 <SPI_Write_MultiByte>:

void SPI_Write_MultiByte(SPI_HandleTypeDef *SPIx, uint8_t reg, uint8_t *pData, uint8_t Data_length)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b086      	sub	sp, #24
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	60f8      	str	r0, [r7, #12]
 8000f88:	607a      	str	r2, [r7, #4]
 8000f8a:	461a      	mov	r2, r3
 8000f8c:	460b      	mov	r3, r1
 8000f8e:	72fb      	strb	r3, [r7, #11]
 8000f90:	4613      	mov	r3, r2
 8000f92:	72bb      	strb	r3, [r7, #10]
    uint8_t temp_reg = 0;
 8000f94:	2300      	movs	r3, #0
 8000f96:	75fb      	strb	r3, [r7, #23]
    temp_reg = (reg | NRF24L01_CMD_WRITE_REGISTER);
 8000f98:	7afb      	ldrb	r3, [r7, #11]
 8000f9a:	f043 0320 	orr.w	r3, r3, #32
 8000f9e:	b2db      	uxtb	r3, r3
 8000fa0:	75fb      	strb	r3, [r7, #23]
    NRF24_SELECT();
 8000fa2:	f7ff ff9f 	bl	8000ee4 <NRF24_SELECT>
    HAL_SPI_Transmit(SPIx, &temp_reg, 1, SPI_TIMEOUT);
 8000fa6:	f107 0117 	add.w	r1, r7, #23
 8000faa:	2364      	movs	r3, #100	; 0x64
 8000fac:	2201      	movs	r2, #1
 8000fae:	68f8      	ldr	r0, [r7, #12]
 8000fb0:	f003 f837 	bl	8004022 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(SPIx, pData, Data_length, SPI_TIMEOUT);
 8000fb4:	7abb      	ldrb	r3, [r7, #10]
 8000fb6:	b29a      	uxth	r2, r3
 8000fb8:	2364      	movs	r3, #100	; 0x64
 8000fba:	6879      	ldr	r1, [r7, #4]
 8000fbc:	68f8      	ldr	r0, [r7, #12]
 8000fbe:	f003 f830 	bl	8004022 <HAL_SPI_Transmit>
    NRF24_UNSELECT();
 8000fc2:	f7ff ff9b 	bl	8000efc <NRF24_UNSELECT>
}
 8000fc6:	bf00      	nop
 8000fc8:	3718      	adds	r7, #24
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}

08000fce <SPI_Read_Byte>:

uint8_t SPI_Read_Byte(SPI_HandleTypeDef *SPIx, uint8_t reg, uint8_t* pData)
{
 8000fce:	b580      	push	{r7, lr}
 8000fd0:	b086      	sub	sp, #24
 8000fd2:	af00      	add	r7, sp, #0
 8000fd4:	60f8      	str	r0, [r7, #12]
 8000fd6:	460b      	mov	r3, r1
 8000fd8:	607a      	str	r2, [r7, #4]
 8000fda:	72fb      	strb	r3, [r7, #11]
    uint8_t temp_reg;
    temp_reg = (reg | NRF24L01_CMD_READ_REGISTER);
 8000fdc:	7afb      	ldrb	r3, [r7, #11]
 8000fde:	75fb      	strb	r3, [r7, #23]
    NRF24_SELECT();
 8000fe0:	f7ff ff80 	bl	8000ee4 <NRF24_SELECT>
    HAL_SPI_Transmit(SPIx, &temp_reg, 1, SPI_TIMEOUT);
 8000fe4:	f107 0117 	add.w	r1, r7, #23
 8000fe8:	2364      	movs	r3, #100	; 0x64
 8000fea:	2201      	movs	r2, #1
 8000fec:	68f8      	ldr	r0, [r7, #12]
 8000fee:	f003 f818 	bl	8004022 <HAL_SPI_Transmit>
    HAL_SPI_Receive(SPIx, pData, 1, SPI_TIMEOUT);
 8000ff2:	2364      	movs	r3, #100	; 0x64
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	6879      	ldr	r1, [r7, #4]
 8000ff8:	68f8      	ldr	r0, [r7, #12]
 8000ffa:	f003 f955 	bl	80042a8 <HAL_SPI_Receive>
    NRF24_UNSELECT();
 8000ffe:	f7ff ff7d 	bl	8000efc <NRF24_UNSELECT>
    return pData;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	b2db      	uxtb	r3, r3
}
 8001006:	4618      	mov	r0, r3
 8001008:	3718      	adds	r7, #24
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}

0800100e <NRF24L01_SEND_CMD>:
    HAL_SPI_Receive(SPIx, pData, data_length, SPI_TIMEOUT);
    NRF24_UNSELECT();
}

void NRF24L01_SEND_CMD(SPI_HandleTypeDef *SPI, uint8_t* CMD)
{
 800100e:	b580      	push	{r7, lr}
 8001010:	b082      	sub	sp, #8
 8001012:	af00      	add	r7, sp, #0
 8001014:	6078      	str	r0, [r7, #4]
 8001016:	6039      	str	r1, [r7, #0]
    NRF24_SELECT();
 8001018:	f7ff ff64 	bl	8000ee4 <NRF24_SELECT>
    HAL_SPI_Transmit(SPI, CMD, 1, SPI_TIMEOUT);
 800101c:	2364      	movs	r3, #100	; 0x64
 800101e:	2201      	movs	r2, #1
 8001020:	6839      	ldr	r1, [r7, #0]
 8001022:	6878      	ldr	r0, [r7, #4]
 8001024:	f002 fffd 	bl	8004022 <HAL_SPI_Transmit>
    NRF24_UNSELECT();
 8001028:	f7ff ff68 	bl	8000efc <NRF24_UNSELECT>
}
 800102c:	bf00      	nop
 800102e:	3708      	adds	r7, #8
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}

08001034 <NRF24_FLUSH_RX>:
 * @details  This function flushes the RX FIFO of the NRF24L01 module.
 *  It sends the specified command to the NRF24L01 module and then flushes the RX FIFO.
 *  @note  The NRF24L01 module must be initialized and configured before using this function.
 */
void NRF24_FLUSH_RX(SPI_HandleTypeDef* SPIx)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b084      	sub	sp, #16
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
    uint8_t flush_rx = NRF24L01_CMD_FLUSH_RX;
 800103c:	23e2      	movs	r3, #226	; 0xe2
 800103e:	73fb      	strb	r3, [r7, #15]
    NRF24L01_SEND_CMD(SPIx, flush_rx);
 8001040:	7bfb      	ldrb	r3, [r7, #15]
 8001042:	4619      	mov	r1, r3
 8001044:	6878      	ldr	r0, [r7, #4]
 8001046:	f7ff ffe2 	bl	800100e <NRF24L01_SEND_CMD>
}
 800104a:	bf00      	nop
 800104c:	3710      	adds	r7, #16
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}

08001052 <NRF24_FLUSH_TX>:
 * @details  This function flushes the TX FIFO of the NRF24L01 module.
 *  It sends the specified command to the NRF24L01 module and then flushes the TX FIFO.
 *  @note  The NRF24L01 module must be initialized and configured before using this function.
 */
void NRF24_FLUSH_TX(SPI_HandleTypeDef* SPIx)
{
 8001052:	b580      	push	{r7, lr}
 8001054:	b084      	sub	sp, #16
 8001056:	af00      	add	r7, sp, #0
 8001058:	6078      	str	r0, [r7, #4]
    uint8_t flush_tx = NRF24L01_CMD_FLUSH_TX;
 800105a:	23e1      	movs	r3, #225	; 0xe1
 800105c:	73fb      	strb	r3, [r7, #15]
    NRF24L01_SEND_CMD(SPIx, flush_tx);
 800105e:	7bfb      	ldrb	r3, [r7, #15]
 8001060:	4619      	mov	r1, r3
 8001062:	6878      	ldr	r0, [r7, #4]
 8001064:	f7ff ffd3 	bl	800100e <NRF24L01_SEND_CMD>
}
 8001068:	bf00      	nop
 800106a:	3710      	adds	r7, #16
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}

08001070 <NRF24_Reset>:
static void NRF24_Reset(SPI_HandleTypeDef *SPIx)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
    SPI_Write_Byte(SPIx, NRF24L01_REG_CONFIG,       0x08);
 8001078:	2208      	movs	r2, #8
 800107a:	2100      	movs	r1, #0
 800107c:	6878      	ldr	r0, [r7, #4]
 800107e:	f7ff ff61 	bl	8000f44 <SPI_Write_Byte>
    SPI_Write_Byte(SPIx, NRF24L01_REG_EN_AA,        0x3F);
 8001082:	223f      	movs	r2, #63	; 0x3f
 8001084:	2101      	movs	r1, #1
 8001086:	6878      	ldr	r0, [r7, #4]
 8001088:	f7ff ff5c 	bl	8000f44 <SPI_Write_Byte>
    SPI_Write_Byte(SPIx, NRF24L01_REG_EN_RXADDR,    0x03);
 800108c:	2203      	movs	r2, #3
 800108e:	2102      	movs	r1, #2
 8001090:	6878      	ldr	r0, [r7, #4]
 8001092:	f7ff ff57 	bl	8000f44 <SPI_Write_Byte>
    SPI_Write_Byte(SPIx, NRF24L01_REG_SETUP_AW,     0x03);
 8001096:	2203      	movs	r2, #3
 8001098:	2103      	movs	r1, #3
 800109a:	6878      	ldr	r0, [r7, #4]
 800109c:	f7ff ff52 	bl	8000f44 <SPI_Write_Byte>
    SPI_Write_Byte(SPIx, NRF24L01_REG_SETUP_RETR,   0x03);
 80010a0:	2203      	movs	r2, #3
 80010a2:	2104      	movs	r1, #4
 80010a4:	6878      	ldr	r0, [r7, #4]
 80010a6:	f7ff ff4d 	bl	8000f44 <SPI_Write_Byte>
    SPI_Write_Byte(SPIx, NRF24L01_REG_RF_CH,        0x02);
 80010aa:	2202      	movs	r2, #2
 80010ac:	2105      	movs	r1, #5
 80010ae:	6878      	ldr	r0, [r7, #4]
 80010b0:	f7ff ff48 	bl	8000f44 <SPI_Write_Byte>
    SPI_Write_Byte(SPIx, NRF24L01_REG_RF_SETUP,     0x0E);
 80010b4:	220e      	movs	r2, #14
 80010b6:	2106      	movs	r1, #6
 80010b8:	6878      	ldr	r0, [r7, #4]
 80010ba:	f7ff ff43 	bl	8000f44 <SPI_Write_Byte>
    SPI_Write_Byte(SPIx, NRF24L01_REG_STATUS,       0x00);
 80010be:	2200      	movs	r2, #0
 80010c0:	2107      	movs	r1, #7
 80010c2:	6878      	ldr	r0, [r7, #4]
 80010c4:	f7ff ff3e 	bl	8000f44 <SPI_Write_Byte>
    SPI_Write_Byte(SPIx, NRF24L01_REG_RX_PW_P0,     0x00);
 80010c8:	2200      	movs	r2, #0
 80010ca:	2111      	movs	r1, #17
 80010cc:	6878      	ldr	r0, [r7, #4]
 80010ce:	f7ff ff39 	bl	8000f44 <SPI_Write_Byte>
    SPI_Write_Byte(SPIx, NRF24L01_REG_RX_PW_P1,     0x00);
 80010d2:	2200      	movs	r2, #0
 80010d4:	2112      	movs	r1, #18
 80010d6:	6878      	ldr	r0, [r7, #4]
 80010d8:	f7ff ff34 	bl	8000f44 <SPI_Write_Byte>
    SPI_Write_Byte(SPIx, NRF24L01_REG_RX_PW_P2,     0x00);
 80010dc:	2200      	movs	r2, #0
 80010de:	2113      	movs	r1, #19
 80010e0:	6878      	ldr	r0, [r7, #4]
 80010e2:	f7ff ff2f 	bl	8000f44 <SPI_Write_Byte>
    SPI_Write_Byte(SPIx, NRF24L01_REG_RX_PW_P3,     0x00);
 80010e6:	2200      	movs	r2, #0
 80010e8:	2114      	movs	r1, #20
 80010ea:	6878      	ldr	r0, [r7, #4]
 80010ec:	f7ff ff2a 	bl	8000f44 <SPI_Write_Byte>
    SPI_Write_Byte(SPIx, NRF24L01_REG_RX_PW_P4,     0x00);
 80010f0:	2200      	movs	r2, #0
 80010f2:	2115      	movs	r1, #21
 80010f4:	6878      	ldr	r0, [r7, #4]
 80010f6:	f7ff ff25 	bl	8000f44 <SPI_Write_Byte>
    SPI_Write_Byte(SPIx, NRF24L01_REG_RX_PW_P5,     0x00);
 80010fa:	2200      	movs	r2, #0
 80010fc:	2116      	movs	r1, #22
 80010fe:	6878      	ldr	r0, [r7, #4]
 8001100:	f7ff ff20 	bl	8000f44 <SPI_Write_Byte>
    SPI_Write_Byte(SPIx, NRF24L01_REG_DYNPD,        0x00);
 8001104:	2200      	movs	r2, #0
 8001106:	211c      	movs	r1, #28
 8001108:	6878      	ldr	r0, [r7, #4]
 800110a:	f7ff ff1b 	bl	8000f44 <SPI_Write_Byte>
    SPI_Write_Byte(SPIx, NRF24L01_REG_FEATURE,      0x00); 
 800110e:	2200      	movs	r2, #0
 8001110:	211d      	movs	r1, #29
 8001112:	6878      	ldr	r0, [r7, #4]
 8001114:	f7ff ff16 	bl	8000f44 <SPI_Write_Byte>
}
 8001118:	bf00      	nop
 800111a:	3708      	adds	r7, #8
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}

08001120 <NRF24_Select_Channel>:
 * @param[in]  channel: Select channel from 0 - 127
 * @return  None
 * @details  This function sets the working channel of the NRF24L01 
 */
void NRF24_Select_Channel(SPI_HandleTypeDef* SPIx, uint8_t channel)
{  // Select channel
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	460b      	mov	r3, r1
 800112a:	70fb      	strb	r3, [r7, #3]
    SPI_Write_Byte(SPIx, NRF24L01_REG_RF_CH, channel);
 800112c:	78fb      	ldrb	r3, [r7, #3]
 800112e:	461a      	mov	r2, r3
 8001130:	2105      	movs	r1, #5
 8001132:	6878      	ldr	r0, [r7, #4]
 8001134:	f7ff ff06 	bl	8000f44 <SPI_Write_Byte>
}
 8001138:	bf00      	nop
 800113a:	3708      	adds	r7, #8
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}

08001140 <NRF24_Tx_Mode>:
 * @details  This function sets the transmit mode and powers up the NRF24L01 module.
 *  It writes the specified transmit address to the TX_ADDR register of the NRF24L01 module.
 *  After setting the transmit mode, the function enables the CE pin to activate the module.
 */
void NRF24_Tx_Mode(SPI_HandleTypeDef *SPIx, uint8_t *Address)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b084      	sub	sp, #16
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
 8001148:	6039      	str	r1, [r7, #0]
    uint8_t temp_data = 0;
 800114a:	2300      	movs	r3, #0
 800114c:	73fb      	strb	r3, [r7, #15]

    /*
     * @brief  Disable CE pin
     */
    NRF24_DISABLE();
 800114e:	f7ff feed 	bl	8000f2c <NRF24_DISABLE>

    /*
     * @brief  Write 5 Bytes to address
     */
    SPI_Write_MultiByte(SPIx, NRF24L01_REG_TX_ADDR, Address, 5);
 8001152:	2305      	movs	r3, #5
 8001154:	683a      	ldr	r2, [r7, #0]
 8001156:	2110      	movs	r1, #16
 8001158:	6878      	ldr	r0, [r7, #4]
 800115a:	f7ff ff11 	bl	8000f80 <SPI_Write_MultiByte>

    /*
     * @brief  Set transmit mode and power up the module
     */
    temp_data &=~ (RECEIVE << PRIM_RX);
 800115e:	7bfb      	ldrb	r3, [r7, #15]
 8001160:	f023 0301 	bic.w	r3, r3, #1
 8001164:	73fb      	strb	r3, [r7, #15]
    SPI_Write_Byte(SPIx, NRF24L01_REG_CONFIG, temp_data);
 8001166:	7bfb      	ldrb	r3, [r7, #15]
 8001168:	461a      	mov	r2, r3
 800116a:	2100      	movs	r1, #0
 800116c:	6878      	ldr	r0, [r7, #4]
 800116e:	f7ff fee9 	bl	8000f44 <SPI_Write_Byte>

    /*
     * @brief  Enable CE pin
     */
    NRF24_ENABLE();
 8001172:	f7ff fecf 	bl	8000f14 <NRF24_ENABLE>
}
 8001176:	bf00      	nop
 8001178:	3710      	adds	r7, #16
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}

0800117e <NRF24_SET_PA>:
 * @details  This function sets the Power Amplifier level of the NRF24L01 module.
 *  The PA_Level parameter is a bitmask that specifies the desired power amplifier level.
 *  The function writes the specified PA_Level to the RF_SETUP register of the NRF24L01 module.
 */
void NRF24_SET_PA(SPI_HandleTypeDef* SPIx, PA_LEVEL PA_Level)
{
 800117e:	b580      	push	{r7, lr}
 8001180:	b084      	sub	sp, #16
 8001182:	af00      	add	r7, sp, #0
 8001184:	6078      	str	r0, [r7, #4]
 8001186:	460b      	mov	r3, r1
 8001188:	70fb      	strb	r3, [r7, #3]
    uint8_t temp_data = 0;
 800118a:	2300      	movs	r3, #0
 800118c:	73fb      	strb	r3, [r7, #15]
    temp_data = (PA_Level << RF_PWR);
 800118e:	78fb      	ldrb	r3, [r7, #3]
 8001190:	005b      	lsls	r3, r3, #1
 8001192:	b2db      	uxtb	r3, r3
 8001194:	73fb      	strb	r3, [r7, #15]
    SPI_Write_Byte(SPIx, NRF24L01_REG_RF_SETUP, &temp_data);
 8001196:	f107 030f 	add.w	r3, r7, #15
 800119a:	b2db      	uxtb	r3, r3
 800119c:	461a      	mov	r2, r3
 800119e:	2106      	movs	r1, #6
 80011a0:	6878      	ldr	r0, [r7, #4]
 80011a2:	f7ff fecf 	bl	8000f44 <SPI_Write_Byte>
}
 80011a6:	bf00      	nop
 80011a8:	3710      	adds	r7, #16
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}

080011ae <NRF24_DataRate>:

void NRF24_DataRate(SPI_HandleTypeDef* SPIx, uint8_t data_rate)
{
 80011ae:	b580      	push	{r7, lr}
 80011b0:	b084      	sub	sp, #16
 80011b2:	af00      	add	r7, sp, #0
 80011b4:	6078      	str	r0, [r7, #4]
 80011b6:	460b      	mov	r3, r1
 80011b8:	70fb      	strb	r3, [r7, #3]
    uint8_t temp_data = 0;
 80011ba:	2300      	movs	r3, #0
 80011bc:	73fb      	strb	r3, [r7, #15]
    if(data_rate == _1Mbps) temp_data &=~ ((1<<RF_DR_LOW)|(1<<RF_DR_HIGH));
 80011be:	78fb      	ldrb	r3, [r7, #3]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d105      	bne.n	80011d0 <NRF24_DataRate+0x22>
 80011c4:	7bfb      	ldrb	r3, [r7, #15]
 80011c6:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 80011ca:	b2db      	uxtb	r3, r3
 80011cc:	73fb      	strb	r3, [r7, #15]
 80011ce:	e010      	b.n	80011f2 <NRF24_DataRate+0x44>
    else if(data_rate == _2Mbps) temp_data |= (1<<RF_DR_HIGH);
 80011d0:	78fb      	ldrb	r3, [r7, #3]
 80011d2:	2b01      	cmp	r3, #1
 80011d4:	d105      	bne.n	80011e2 <NRF24_DataRate+0x34>
 80011d6:	7bfb      	ldrb	r3, [r7, #15]
 80011d8:	f043 0308 	orr.w	r3, r3, #8
 80011dc:	b2db      	uxtb	r3, r3
 80011de:	73fb      	strb	r3, [r7, #15]
 80011e0:	e007      	b.n	80011f2 <NRF24_DataRate+0x44>
    else if(data_rate == _250Kbps) temp_data |= (1<<RF_DR_LOW);
 80011e2:	78fb      	ldrb	r3, [r7, #3]
 80011e4:	2b02      	cmp	r3, #2
 80011e6:	d104      	bne.n	80011f2 <NRF24_DataRate+0x44>
 80011e8:	7bfb      	ldrb	r3, [r7, #15]
 80011ea:	f043 0320 	orr.w	r3, r3, #32
 80011ee:	b2db      	uxtb	r3, r3
 80011f0:	73fb      	strb	r3, [r7, #15]
    SPI_Write_Byte(SPIx, NRF24L01_REG_RF_SETUP, &temp_data);
 80011f2:	f107 030f 	add.w	r3, r7, #15
 80011f6:	b2db      	uxtb	r3, r3
 80011f8:	461a      	mov	r2, r3
 80011fa:	2106      	movs	r1, #6
 80011fc:	6878      	ldr	r0, [r7, #4]
 80011fe:	f7ff fea1 	bl	8000f44 <SPI_Write_Byte>
}
 8001202:	bf00      	nop
 8001204:	3710      	adds	r7, #16
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}

0800120a <NRF24_Retries>:
void NRF24_Retries(SPI_HandleTypeDef *SPIx, retries_time_t retries_times, retransmit_delay_t retransmit_delay)
{
 800120a:	b580      	push	{r7, lr}
 800120c:	b084      	sub	sp, #16
 800120e:	af00      	add	r7, sp, #0
 8001210:	6078      	str	r0, [r7, #4]
 8001212:	460b      	mov	r3, r1
 8001214:	70fb      	strb	r3, [r7, #3]
 8001216:	4613      	mov	r3, r2
 8001218:	70bb      	strb	r3, [r7, #2]
    uint8_t temp_data = 0;
 800121a:	2300      	movs	r3, #0
 800121c:	73fb      	strb	r3, [r7, #15]
    temp_data |= (retries_times << ARC)|(retransmit_delay << ARD);
 800121e:	78bb      	ldrb	r3, [r7, #2]
 8001220:	011b      	lsls	r3, r3, #4
 8001222:	b25a      	sxtb	r2, r3
 8001224:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001228:	4313      	orrs	r3, r2
 800122a:	b25a      	sxtb	r2, r3
 800122c:	7bfb      	ldrb	r3, [r7, #15]
 800122e:	b25b      	sxtb	r3, r3
 8001230:	4313      	orrs	r3, r2
 8001232:	b25b      	sxtb	r3, r3
 8001234:	b2db      	uxtb	r3, r3
 8001236:	73fb      	strb	r3, [r7, #15]
    SPI_Write_Byte(SPIx, NRF24L01_REG_SETUP_RETR, &temp_data);
 8001238:	f107 030f 	add.w	r3, r7, #15
 800123c:	b2db      	uxtb	r3, r3
 800123e:	461a      	mov	r2, r3
 8001240:	2104      	movs	r1, #4
 8001242:	6878      	ldr	r0, [r7, #4]
 8001244:	f7ff fe7e 	bl	8000f44 <SPI_Write_Byte>
}
 8001248:	bf00      	nop
 800124a:	3710      	adds	r7, #16
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}

08001250 <NRF24_PAYLOADSIZE>:

void NRF24_PAYLOADSIZE(SPI_HandleTypeDef *SPIx, payload_size_t size)
{ 
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
 8001258:	460b      	mov	r3, r1
 800125a:	70fb      	strb	r3, [r7, #3]
    SPI_Write_Byte(SPIx, NRF24L01_REG_RX_PW_P0, size);
 800125c:	78fb      	ldrb	r3, [r7, #3]
 800125e:	461a      	mov	r2, r3
 8001260:	2111      	movs	r1, #17
 8001262:	6878      	ldr	r0, [r7, #4]
 8001264:	f7ff fe6e 	bl	8000f44 <SPI_Write_Byte>
    SPI_Write_Byte(SPIx, NRF24L01_REG_RX_PW_P1, size);
 8001268:	78fb      	ldrb	r3, [r7, #3]
 800126a:	461a      	mov	r2, r3
 800126c:	2112      	movs	r1, #18
 800126e:	6878      	ldr	r0, [r7, #4]
 8001270:	f7ff fe68 	bl	8000f44 <SPI_Write_Byte>
    SPI_Write_Byte(SPIx, NRF24L01_REG_RX_PW_P2, size); 
 8001274:	78fb      	ldrb	r3, [r7, #3]
 8001276:	461a      	mov	r2, r3
 8001278:	2113      	movs	r1, #19
 800127a:	6878      	ldr	r0, [r7, #4]
 800127c:	f7ff fe62 	bl	8000f44 <SPI_Write_Byte>
    SPI_Write_Byte(SPIx, NRF24L01_REG_RX_PW_P3, size);
 8001280:	78fb      	ldrb	r3, [r7, #3]
 8001282:	461a      	mov	r2, r3
 8001284:	2114      	movs	r1, #20
 8001286:	6878      	ldr	r0, [r7, #4]
 8001288:	f7ff fe5c 	bl	8000f44 <SPI_Write_Byte>
    SPI_Write_Byte(SPIx, NRF24L01_REG_RX_PW_P4, size);
 800128c:	78fb      	ldrb	r3, [r7, #3]
 800128e:	461a      	mov	r2, r3
 8001290:	2115      	movs	r1, #21
 8001292:	6878      	ldr	r0, [r7, #4]
 8001294:	f7ff fe56 	bl	8000f44 <SPI_Write_Byte>
    SPI_Write_Byte(SPIx, NRF24L01_REG_RX_PW_P5, size);
 8001298:	78fb      	ldrb	r3, [r7, #3]
 800129a:	461a      	mov	r2, r3
 800129c:	2116      	movs	r1, #22
 800129e:	6878      	ldr	r0, [r7, #4]
 80012a0:	f7ff fe50 	bl	8000f44 <SPI_Write_Byte>
}
 80012a4:	bf00      	nop
 80012a6:	3708      	adds	r7, #8
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}

080012ac <NRF24_Init>:
void NRF24_Init(SPI_HandleTypeDef* SPIx, uint16_t MHz, PA_LEVEL PA_level)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b084      	sub	sp, #16
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
 80012b4:	460b      	mov	r3, r1
 80012b6:	807b      	strh	r3, [r7, #2]
 80012b8:	4613      	mov	r3, r2
 80012ba:	707b      	strb	r3, [r7, #1]
    uint8_t temp_data = 0;
 80012bc:	2300      	movs	r3, #0
 80012be:	73fb      	strb	r3, [r7, #15]
    NRF24_DISABLE();
 80012c0:	f7ff fe34 	bl	8000f2c <NRF24_DISABLE>
    NRF24_SELECT();
 80012c4:	f7ff fe0e 	bl	8000ee4 <NRF24_SELECT>

    // Reset the NRF24L01 before setup
    NRF24_Reset(SPIx);
 80012c8:	6878      	ldr	r0, [r7, #4]
 80012ca:	f7ff fed1 	bl	8001070 <NRF24_Reset>

    // FLush Rx Packet 
    NRF24_FLUSH_RX(SPIx);
 80012ce:	6878      	ldr	r0, [r7, #4]
 80012d0:	f7ff feb0 	bl	8001034 <NRF24_FLUSH_RX>

    // FLush Tx Packet
    NRF24_FLUSH_TX(SPIx);
 80012d4:	6878      	ldr	r0, [r7, #4]
 80012d6:	f7ff febc 	bl	8001052 <NRF24_FLUSH_TX>

    // Set retry connection times and retry delay 
    NRF24_Retries(SPIx,_5_times, _250uS);
 80012da:	2200      	movs	r2, #0
 80012dc:	2105      	movs	r1, #5
 80012de:	6878      	ldr	r0, [r7, #4]
 80012e0:	f7ff ff93 	bl	800120a <NRF24_Retries>
    
    // Set data rate 
    NRF24_DataRate(SPIx, _1Mbps);
 80012e4:	2100      	movs	r1, #0
 80012e6:	6878      	ldr	r0, [r7, #4]
 80012e8:	f7ff ff61 	bl	80011ae <NRF24_DataRate>
    // Disable Dynamic payload 
    temp_data = 0x00u;
 80012ec:	2300      	movs	r3, #0
 80012ee:	73fb      	strb	r3, [r7, #15]
    SPI_Write_Byte(SPIx, NRF24L01_REG_DYNPD, &temp_data);
 80012f0:	f107 030f 	add.w	r3, r7, #15
 80012f4:	b2db      	uxtb	r3, r3
 80012f6:	461a      	mov	r2, r3
 80012f8:	211c      	movs	r1, #28
 80012fa:	6878      	ldr	r0, [r7, #4]
 80012fc:	f7ff fe22 	bl	8000f44 <SPI_Write_Byte>

    // Enable auto acknoledge of all pipes 
    temp_data = 0;
 8001300:	2300      	movs	r3, #0
 8001302:	73fb      	strb	r3, [r7, #15]
    temp_data = 0x3Fu;
 8001304:	233f      	movs	r3, #63	; 0x3f
 8001306:	73fb      	strb	r3, [r7, #15]
    SPI_Write_Byte(SPIx, NRF24L01_REG_EN_AA, &temp_data); 
 8001308:	f107 030f 	add.w	r3, r7, #15
 800130c:	b2db      	uxtb	r3, r3
 800130e:	461a      	mov	r2, r3
 8001310:	2101      	movs	r1, #1
 8001312:	6878      	ldr	r0, [r7, #4]
 8001314:	f7ff fe16 	bl	8000f44 <SPI_Write_Byte>
    
    //Set payload length at maximum 32 bytes
    NRF24_PAYLOADSIZE(SPIx, PAYLOAD_PIPE_32_BYTE);
 8001318:	2120      	movs	r1, #32
 800131a:	6878      	ldr	r0, [r7, #4]
 800131c:	f7ff ff98 	bl	8001250 <NRF24_PAYLOADSIZE>


    // Start setting configuration 
    temp_data = 0;
 8001320:	2300      	movs	r3, #0
 8001322:	73fb      	strb	r3, [r7, #15]
    temp_data |= (POWER_UP << PWR_UP);
 8001324:	7bfb      	ldrb	r3, [r7, #15]
 8001326:	f043 0302 	orr.w	r3, r3, #2
 800132a:	b2db      	uxtb	r3, r3
 800132c:	73fb      	strb	r3, [r7, #15]
    SPI_Write_Byte(SPIx, NRF24L01_REG_CONFIG, &temp_data);
 800132e:	f107 030f 	add.w	r3, r7, #15
 8001332:	b2db      	uxtb	r3, r3
 8001334:	461a      	mov	r2, r3
 8001336:	2100      	movs	r1, #0
 8001338:	6878      	ldr	r0, [r7, #4]
 800133a:	f7ff fe03 	bl	8000f44 <SPI_Write_Byte>

    // Set Power Amplifier level
    NRF24_SET_PA(SPIx, PA_level);
 800133e:	787b      	ldrb	r3, [r7, #1]
 8001340:	4619      	mov	r1, r3
 8001342:	6878      	ldr	r0, [r7, #4]
 8001344:	f7ff ff1b 	bl	800117e <NRF24_SET_PA>

    // Select Channel 
    NRF24_Select_Channel(SPIx, MHz);
 8001348:	887b      	ldrh	r3, [r7, #2]
 800134a:	b2db      	uxtb	r3, r3
 800134c:	4619      	mov	r1, r3
 800134e:	6878      	ldr	r0, [r7, #4]
 8001350:	f7ff fee6 	bl	8001120 <NRF24_Select_Channel>

    // Reset Status Register
    temp_data = 0;
 8001354:	2300      	movs	r3, #0
 8001356:	73fb      	strb	r3, [r7, #15]
    temp_data |= (1 << RX_DR)|(1 << TX_DS)|(1 << MAX_RT);
 8001358:	7bfb      	ldrb	r3, [r7, #15]
 800135a:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 800135e:	b2db      	uxtb	r3, r3
 8001360:	73fb      	strb	r3, [r7, #15]
    SPI_Write_Byte(SPIx, NRF24L01_REG_STATUS, &temp_data);
 8001362:	f107 030f 	add.w	r3, r7, #15
 8001366:	b2db      	uxtb	r3, r3
 8001368:	461a      	mov	r2, r3
 800136a:	2107      	movs	r1, #7
 800136c:	6878      	ldr	r0, [r7, #4]
 800136e:	f7ff fde9 	bl	8000f44 <SPI_Write_Byte>
    // Enable CE pin after configuration
    NRF24_UNSELECT(); 
 8001372:	f7ff fdc3 	bl	8000efc <NRF24_UNSELECT>
    NRF24_ENABLE();
 8001376:	f7ff fdcd 	bl	8000f14 <NRF24_ENABLE>
}
 800137a:	bf00      	nop
 800137c:	3710      	adds	r7, #16
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}

08001382 <NRF24_Transmit>:
 * @details  This function sends the payload command to the NRF24L01 module and transmits data from the specified buffer.
 *  After transmitting the data, it checks the FIFO status and flushes the TX FIFO if necessary.
 *  @note  The NRF24L01 module must be initialized and configured before using this function.
 */
void NRF24_Transmit(SPI_HandleTypeDef *SPIx, uint8_t *pData)
{
 8001382:	b580      	push	{r7, lr}
 8001384:	b084      	sub	sp, #16
 8001386:	af00      	add	r7, sp, #0
 8001388:	6078      	str	r0, [r7, #4]
 800138a:	6039      	str	r1, [r7, #0]
    uint8_t cmd = 0;
 800138c:	2300      	movs	r3, #0
 800138e:	73fb      	strb	r3, [r7, #15]

    // Send payload command
    cmd = NRF24L01_CMD_W_TX_PAYLOAD;
 8001390:	23a0      	movs	r3, #160	; 0xa0
 8001392:	73fb      	strb	r3, [r7, #15]
    NRF24L01_SEND_CMD(SPIx, &cmd);
 8001394:	f107 030f 	add.w	r3, r7, #15
 8001398:	4619      	mov	r1, r3
 800139a:	6878      	ldr	r0, [r7, #4]
 800139c:	f7ff fe37 	bl	800100e <NRF24L01_SEND_CMD>

    NRF24_SELECT();
 80013a0:	f7ff fda0 	bl	8000ee4 <NRF24_SELECT>

    // Send payload
    HAL_SPI_Transmit(SPIx, pData, PAYLOAD_PIPE_32_BYTE, SPI_TIMEOUT);
 80013a4:	2364      	movs	r3, #100	; 0x64
 80013a6:	2220      	movs	r2, #32
 80013a8:	6839      	ldr	r1, [r7, #0]
 80013aa:	6878      	ldr	r0, [r7, #4]
 80013ac:	f002 fe39 	bl	8004022 <HAL_SPI_Transmit>

    NRF24_UNSELECT();
 80013b0:	f7ff fda4 	bl	8000efc <NRF24_UNSELECT>
    HAL_Delay(1);
 80013b4:	2001      	movs	r0, #1
 80013b6:	f000 ff09 	bl	80021cc <HAL_Delay>

    // check FIFO status
    uint8_t fifo_status;
    SPI_Read_Byte(SPIx, NRF24L01_REG_FIFO_STATUS, &fifo_status);
 80013ba:	f107 030e 	add.w	r3, r7, #14
 80013be:	461a      	mov	r2, r3
 80013c0:	2117      	movs	r1, #23
 80013c2:	6878      	ldr	r0, [r7, #4]
 80013c4:	f7ff fe03 	bl	8000fce <SPI_Read_Byte>

    if((fifo_status & (TX_FIFO_EMPTY << TX_EMPTY)) && (!(fifo_status & (1 << 3))))
 80013c8:	7bbb      	ldrb	r3, [r7, #14]
 80013ca:	f003 0310 	and.w	r3, r3, #16
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d00c      	beq.n	80013ec <NRF24_Transmit+0x6a>
 80013d2:	7bbb      	ldrb	r3, [r7, #14]
 80013d4:	f003 0308 	and.w	r3, r3, #8
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d107      	bne.n	80013ec <NRF24_Transmit+0x6a>
    {
        cmd = NRF24L01_CMD_FLUSH_TX;
 80013dc:	23e1      	movs	r3, #225	; 0xe1
 80013de:	73fb      	strb	r3, [r7, #15]
        NRF24L01_SEND_CMD(SPIx, &cmd);
 80013e0:	f107 030f 	add.w	r3, r7, #15
 80013e4:	4619      	mov	r1, r3
 80013e6:	6878      	ldr	r0, [r7, #4]
 80013e8:	f7ff fe11 	bl	800100e <NRF24L01_SEND_CMD>
    }
}
 80013ec:	bf00      	nop
 80013ee:	3710      	adds	r7, #16
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}

080013f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013f8:	f000 fe76 	bl	80020e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013fc:	f000 f832 	bl	8001464 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001400:	f000 fab4 	bl	800196c <MX_GPIO_Init>
  MX_SPI1_Init();
 8001404:	f000 f8ec 	bl	80015e0 <MX_SPI1_Init>
  MX_ADC1_Init();
 8001408:	f000 f898 	bl	800153c <MX_ADC1_Init>
  MX_TIM3_Init();
 800140c:	f000 f91e 	bl	800164c <MX_TIM3_Init>
  MX_TIM4_Init();
 8001410:	f000 f9ca 	bl	80017a8 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8001414:	f000 fa5e 	bl	80018d4 <MX_USART1_UART_Init>
  MX_USB_OTG_FS_HCD_Init();
 8001418:	f000 fa86 	bl	8001928 <MX_USB_OTG_FS_HCD_Init>
  /* USER CODE BEGIN 2 */
  
  // ICM20948_Init(&hspi1);
  // Filter_init(&low_pass_filter);
  NRF24_Init(&hspi1, 76, RF_PWR_MIN);  
 800141c:	2200      	movs	r2, #0
 800141e:	214c      	movs	r1, #76	; 0x4c
 8001420:	480b      	ldr	r0, [pc, #44]	; (8001450 <main+0x5c>)
 8001422:	f7ff ff43 	bl	80012ac <NRF24_Init>
  NRF24_Tx_Mode(&hspi1, &Tx_Address);
 8001426:	490b      	ldr	r1, [pc, #44]	; (8001454 <main+0x60>)
 8001428:	4809      	ldr	r0, [pc, #36]	; (8001450 <main+0x5c>)
 800142a:	f7ff fe89 	bl	8001140 <NRF24_Tx_Mode>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800142e:	2104      	movs	r1, #4
 8001430:	4809      	ldr	r0, [pc, #36]	; (8001458 <main+0x64>)
 8001432:	f003 fbeb 	bl	8004c0c <HAL_TIM_PWM_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  NRF24_Transmit(&hspi1, &Tx_Data);
 8001436:	4909      	ldr	r1, [pc, #36]	; (800145c <main+0x68>)
 8001438:	4805      	ldr	r0, [pc, #20]	; (8001450 <main+0x5c>)
 800143a:	f7ff ffa2 	bl	8001382 <NRF24_Transmit>
  HAL_Delay(1000);
 800143e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001442:	f000 fec3 	bl	80021cc <HAL_Delay>
  TIM3->CCR1 = 7;
 8001446:	4b06      	ldr	r3, [pc, #24]	; (8001460 <main+0x6c>)
 8001448:	2207      	movs	r2, #7
 800144a:	635a      	str	r2, [r3, #52]	; 0x34
  NRF24_Transmit(&hspi1, &Tx_Data);
 800144c:	e7f3      	b.n	8001436 <main+0x42>
 800144e:	bf00      	nop
 8001450:	20000250 	.word	0x20000250
 8001454:	20000000 	.word	0x20000000
 8001458:	200002a8 	.word	0x200002a8
 800145c:	20000008 	.word	0x20000008
 8001460:	40000400 	.word	0x40000400

08001464 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b094      	sub	sp, #80	; 0x50
 8001468:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800146a:	f107 031c 	add.w	r3, r7, #28
 800146e:	2234      	movs	r2, #52	; 0x34
 8001470:	2100      	movs	r1, #0
 8001472:	4618      	mov	r0, r3
 8001474:	f005 fccd 	bl	8006e12 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001478:	f107 0308 	add.w	r3, r7, #8
 800147c:	2200      	movs	r2, #0
 800147e:	601a      	str	r2, [r3, #0]
 8001480:	605a      	str	r2, [r3, #4]
 8001482:	609a      	str	r2, [r3, #8]
 8001484:	60da      	str	r2, [r3, #12]
 8001486:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001488:	2300      	movs	r3, #0
 800148a:	607b      	str	r3, [r7, #4]
 800148c:	4b29      	ldr	r3, [pc, #164]	; (8001534 <SystemClock_Config+0xd0>)
 800148e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001490:	4a28      	ldr	r2, [pc, #160]	; (8001534 <SystemClock_Config+0xd0>)
 8001492:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001496:	6413      	str	r3, [r2, #64]	; 0x40
 8001498:	4b26      	ldr	r3, [pc, #152]	; (8001534 <SystemClock_Config+0xd0>)
 800149a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800149c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014a0:	607b      	str	r3, [r7, #4]
 80014a2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014a4:	2300      	movs	r3, #0
 80014a6:	603b      	str	r3, [r7, #0]
 80014a8:	4b23      	ldr	r3, [pc, #140]	; (8001538 <SystemClock_Config+0xd4>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4a22      	ldr	r2, [pc, #136]	; (8001538 <SystemClock_Config+0xd4>)
 80014ae:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80014b2:	6013      	str	r3, [r2, #0]
 80014b4:	4b20      	ldr	r3, [pc, #128]	; (8001538 <SystemClock_Config+0xd4>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80014bc:	603b      	str	r3, [r7, #0]
 80014be:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014c0:	2301      	movs	r3, #1
 80014c2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014c4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80014c8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014ca:	2302      	movs	r3, #2
 80014cc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014ce:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80014d2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80014d4:	2308      	movs	r3, #8
 80014d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80014d8:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80014dc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014de:	2302      	movs	r3, #2
 80014e0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80014e2:	2307      	movs	r3, #7
 80014e4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80014e6:	2302      	movs	r3, #2
 80014e8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014ea:	f107 031c 	add.w	r3, r7, #28
 80014ee:	4618      	mov	r0, r3
 80014f0:	f002 fa70 	bl	80039d4 <HAL_RCC_OscConfig>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80014fa:	f000 fac9 	bl	8001a90 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014fe:	230f      	movs	r3, #15
 8001500:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001502:	2302      	movs	r3, #2
 8001504:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001506:	2300      	movs	r3, #0
 8001508:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800150a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800150e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001510:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001514:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001516:	f107 0308 	add.w	r3, r7, #8
 800151a:	2105      	movs	r1, #5
 800151c:	4618      	mov	r0, r3
 800151e:	f001 fbe5 	bl	8002cec <HAL_RCC_ClockConfig>
 8001522:	4603      	mov	r3, r0
 8001524:	2b00      	cmp	r3, #0
 8001526:	d001      	beq.n	800152c <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8001528:	f000 fab2 	bl	8001a90 <Error_Handler>
  }
}
 800152c:	bf00      	nop
 800152e:	3750      	adds	r7, #80	; 0x50
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	40023800 	.word	0x40023800
 8001538:	40007000 	.word	0x40007000

0800153c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b084      	sub	sp, #16
 8001540:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001542:	463b      	mov	r3, r7
 8001544:	2200      	movs	r2, #0
 8001546:	601a      	str	r2, [r3, #0]
 8001548:	605a      	str	r2, [r3, #4]
 800154a:	609a      	str	r2, [r3, #8]
 800154c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800154e:	4b21      	ldr	r3, [pc, #132]	; (80015d4 <MX_ADC1_Init+0x98>)
 8001550:	4a21      	ldr	r2, [pc, #132]	; (80015d8 <MX_ADC1_Init+0x9c>)
 8001552:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001554:	4b1f      	ldr	r3, [pc, #124]	; (80015d4 <MX_ADC1_Init+0x98>)
 8001556:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800155a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800155c:	4b1d      	ldr	r3, [pc, #116]	; (80015d4 <MX_ADC1_Init+0x98>)
 800155e:	2200      	movs	r2, #0
 8001560:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001562:	4b1c      	ldr	r3, [pc, #112]	; (80015d4 <MX_ADC1_Init+0x98>)
 8001564:	2200      	movs	r2, #0
 8001566:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001568:	4b1a      	ldr	r3, [pc, #104]	; (80015d4 <MX_ADC1_Init+0x98>)
 800156a:	2200      	movs	r2, #0
 800156c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800156e:	4b19      	ldr	r3, [pc, #100]	; (80015d4 <MX_ADC1_Init+0x98>)
 8001570:	2200      	movs	r2, #0
 8001572:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001576:	4b17      	ldr	r3, [pc, #92]	; (80015d4 <MX_ADC1_Init+0x98>)
 8001578:	2200      	movs	r2, #0
 800157a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800157c:	4b15      	ldr	r3, [pc, #84]	; (80015d4 <MX_ADC1_Init+0x98>)
 800157e:	4a17      	ldr	r2, [pc, #92]	; (80015dc <MX_ADC1_Init+0xa0>)
 8001580:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001582:	4b14      	ldr	r3, [pc, #80]	; (80015d4 <MX_ADC1_Init+0x98>)
 8001584:	2200      	movs	r2, #0
 8001586:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001588:	4b12      	ldr	r3, [pc, #72]	; (80015d4 <MX_ADC1_Init+0x98>)
 800158a:	2201      	movs	r2, #1
 800158c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800158e:	4b11      	ldr	r3, [pc, #68]	; (80015d4 <MX_ADC1_Init+0x98>)
 8001590:	2200      	movs	r2, #0
 8001592:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001596:	4b0f      	ldr	r3, [pc, #60]	; (80015d4 <MX_ADC1_Init+0x98>)
 8001598:	2201      	movs	r2, #1
 800159a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800159c:	480d      	ldr	r0, [pc, #52]	; (80015d4 <MX_ADC1_Init+0x98>)
 800159e:	f000 fe39 	bl	8002214 <HAL_ADC_Init>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80015a8:	f000 fa72 	bl	8001a90 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80015ac:	230c      	movs	r3, #12
 80015ae:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80015b0:	2301      	movs	r3, #1
 80015b2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80015b4:	2300      	movs	r3, #0
 80015b6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015b8:	463b      	mov	r3, r7
 80015ba:	4619      	mov	r1, r3
 80015bc:	4805      	ldr	r0, [pc, #20]	; (80015d4 <MX_ADC1_Init+0x98>)
 80015be:	f000 fe6d 	bl	800229c <HAL_ADC_ConfigChannel>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d001      	beq.n	80015cc <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80015c8:	f000 fa62 	bl	8001a90 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80015cc:	bf00      	nop
 80015ce:	3710      	adds	r7, #16
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	20000208 	.word	0x20000208
 80015d8:	40012000 	.word	0x40012000
 80015dc:	0f000001 	.word	0x0f000001

080015e0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80015e4:	4b17      	ldr	r3, [pc, #92]	; (8001644 <MX_SPI1_Init+0x64>)
 80015e6:	4a18      	ldr	r2, [pc, #96]	; (8001648 <MX_SPI1_Init+0x68>)
 80015e8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80015ea:	4b16      	ldr	r3, [pc, #88]	; (8001644 <MX_SPI1_Init+0x64>)
 80015ec:	f44f 7282 	mov.w	r2, #260	; 0x104
 80015f0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80015f2:	4b14      	ldr	r3, [pc, #80]	; (8001644 <MX_SPI1_Init+0x64>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80015f8:	4b12      	ldr	r3, [pc, #72]	; (8001644 <MX_SPI1_Init+0x64>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80015fe:	4b11      	ldr	r3, [pc, #68]	; (8001644 <MX_SPI1_Init+0x64>)
 8001600:	2202      	movs	r2, #2
 8001602:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001604:	4b0f      	ldr	r3, [pc, #60]	; (8001644 <MX_SPI1_Init+0x64>)
 8001606:	2201      	movs	r2, #1
 8001608:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800160a:	4b0e      	ldr	r3, [pc, #56]	; (8001644 <MX_SPI1_Init+0x64>)
 800160c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001610:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001612:	4b0c      	ldr	r3, [pc, #48]	; (8001644 <MX_SPI1_Init+0x64>)
 8001614:	2218      	movs	r2, #24
 8001616:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001618:	4b0a      	ldr	r3, [pc, #40]	; (8001644 <MX_SPI1_Init+0x64>)
 800161a:	2200      	movs	r2, #0
 800161c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800161e:	4b09      	ldr	r3, [pc, #36]	; (8001644 <MX_SPI1_Init+0x64>)
 8001620:	2200      	movs	r2, #0
 8001622:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001624:	4b07      	ldr	r3, [pc, #28]	; (8001644 <MX_SPI1_Init+0x64>)
 8001626:	2200      	movs	r2, #0
 8001628:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800162a:	4b06      	ldr	r3, [pc, #24]	; (8001644 <MX_SPI1_Init+0x64>)
 800162c:	220a      	movs	r2, #10
 800162e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001630:	4804      	ldr	r0, [pc, #16]	; (8001644 <MX_SPI1_Init+0x64>)
 8001632:	f002 fc6d 	bl	8003f10 <HAL_SPI_Init>
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	d001      	beq.n	8001640 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800163c:	f000 fa28 	bl	8001a90 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001640:	bf00      	nop
 8001642:	bd80      	pop	{r7, pc}
 8001644:	20000250 	.word	0x20000250
 8001648:	40013000 	.word	0x40013000

0800164c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b092      	sub	sp, #72	; 0x48
 8001650:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001652:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001656:	2200      	movs	r2, #0
 8001658:	601a      	str	r2, [r3, #0]
 800165a:	605a      	str	r2, [r3, #4]
 800165c:	609a      	str	r2, [r3, #8]
 800165e:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001660:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001664:	2200      	movs	r2, #0
 8001666:	601a      	str	r2, [r3, #0]
 8001668:	605a      	str	r2, [r3, #4]
 800166a:	609a      	str	r2, [r3, #8]
 800166c:	60da      	str	r2, [r3, #12]
 800166e:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001670:	f107 031c 	add.w	r3, r7, #28
 8001674:	2200      	movs	r2, #0
 8001676:	601a      	str	r2, [r3, #0]
 8001678:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800167a:	463b      	mov	r3, r7
 800167c:	2200      	movs	r2, #0
 800167e:	601a      	str	r2, [r3, #0]
 8001680:	605a      	str	r2, [r3, #4]
 8001682:	609a      	str	r2, [r3, #8]
 8001684:	60da      	str	r2, [r3, #12]
 8001686:	611a      	str	r2, [r3, #16]
 8001688:	615a      	str	r2, [r3, #20]
 800168a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800168c:	4b44      	ldr	r3, [pc, #272]	; (80017a0 <MX_TIM3_Init+0x154>)
 800168e:	4a45      	ldr	r2, [pc, #276]	; (80017a4 <MX_TIM3_Init+0x158>)
 8001690:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8;
 8001692:	4b43      	ldr	r3, [pc, #268]	; (80017a0 <MX_TIM3_Init+0x154>)
 8001694:	2208      	movs	r2, #8
 8001696:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001698:	4b41      	ldr	r3, [pc, #260]	; (80017a0 <MX_TIM3_Init+0x154>)
 800169a:	2200      	movs	r2, #0
 800169c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10;
 800169e:	4b40      	ldr	r3, [pc, #256]	; (80017a0 <MX_TIM3_Init+0x154>)
 80016a0:	220a      	movs	r2, #10
 80016a2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016a4:	4b3e      	ldr	r3, [pc, #248]	; (80017a0 <MX_TIM3_Init+0x154>)
 80016a6:	2200      	movs	r2, #0
 80016a8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016aa:	4b3d      	ldr	r3, [pc, #244]	; (80017a0 <MX_TIM3_Init+0x154>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80016b0:	483b      	ldr	r0, [pc, #236]	; (80017a0 <MX_TIM3_Init+0x154>)
 80016b2:	f003 fa03 	bl	8004abc <HAL_TIM_Base_Init>
 80016b6:	4603      	mov	r3, r0
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d001      	beq.n	80016c0 <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 80016bc:	f000 f9e8 	bl	8001a90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016c4:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80016c6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80016ca:	4619      	mov	r1, r3
 80016cc:	4834      	ldr	r0, [pc, #208]	; (80017a0 <MX_TIM3_Init+0x154>)
 80016ce:	f003 fc27 	bl	8004f20 <HAL_TIM_ConfigClockSource>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d001      	beq.n	80016dc <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 80016d8:	f000 f9da 	bl	8001a90 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80016dc:	4830      	ldr	r0, [pc, #192]	; (80017a0 <MX_TIM3_Init+0x154>)
 80016de:	f003 fa3c 	bl	8004b5a <HAL_TIM_PWM_Init>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d001      	beq.n	80016ec <MX_TIM3_Init+0xa0>
  {
    Error_Handler();
 80016e8:	f000 f9d2 	bl	8001a90 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 80016ec:	2300      	movs	r3, #0
 80016ee:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 80016f0:	2300      	movs	r3, #0
 80016f2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 80016f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016f8:	4619      	mov	r1, r3
 80016fa:	4829      	ldr	r0, [pc, #164]	; (80017a0 <MX_TIM3_Init+0x154>)
 80016fc:	f003 fcd7 	bl	80050ae <HAL_TIM_SlaveConfigSynchro>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d001      	beq.n	800170a <MX_TIM3_Init+0xbe>
  {
    Error_Handler();
 8001706:	f000 f9c3 	bl	8001a90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800170a:	2300      	movs	r3, #0
 800170c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800170e:	2300      	movs	r3, #0
 8001710:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001712:	f107 031c 	add.w	r3, r7, #28
 8001716:	4619      	mov	r1, r3
 8001718:	4821      	ldr	r0, [pc, #132]	; (80017a0 <MX_TIM3_Init+0x154>)
 800171a:	f004 f8b7 	bl	800588c <HAL_TIMEx_MasterConfigSynchronization>
 800171e:	4603      	mov	r3, r0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d001      	beq.n	8001728 <MX_TIM3_Init+0xdc>
  {
    Error_Handler();
 8001724:	f000 f9b4 	bl	8001a90 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001728:	2360      	movs	r3, #96	; 0x60
 800172a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800172c:	2300      	movs	r3, #0
 800172e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001730:	2300      	movs	r3, #0
 8001732:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001734:	2300      	movs	r3, #0
 8001736:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001738:	463b      	mov	r3, r7
 800173a:	2200      	movs	r2, #0
 800173c:	4619      	mov	r1, r3
 800173e:	4818      	ldr	r0, [pc, #96]	; (80017a0 <MX_TIM3_Init+0x154>)
 8001740:	f003 fb2c 	bl	8004d9c <HAL_TIM_PWM_ConfigChannel>
 8001744:	4603      	mov	r3, r0
 8001746:	2b00      	cmp	r3, #0
 8001748:	d001      	beq.n	800174e <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 800174a:	f000 f9a1 	bl	8001a90 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800174e:	463b      	mov	r3, r7
 8001750:	2204      	movs	r2, #4
 8001752:	4619      	mov	r1, r3
 8001754:	4812      	ldr	r0, [pc, #72]	; (80017a0 <MX_TIM3_Init+0x154>)
 8001756:	f003 fb21 	bl	8004d9c <HAL_TIM_PWM_ConfigChannel>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	d001      	beq.n	8001764 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 8001760:	f000 f996 	bl	8001a90 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001764:	463b      	mov	r3, r7
 8001766:	2208      	movs	r2, #8
 8001768:	4619      	mov	r1, r3
 800176a:	480d      	ldr	r0, [pc, #52]	; (80017a0 <MX_TIM3_Init+0x154>)
 800176c:	f003 fb16 	bl	8004d9c <HAL_TIM_PWM_ConfigChannel>
 8001770:	4603      	mov	r3, r0
 8001772:	2b00      	cmp	r3, #0
 8001774:	d001      	beq.n	800177a <MX_TIM3_Init+0x12e>
  {
    Error_Handler();
 8001776:	f000 f98b 	bl	8001a90 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800177a:	463b      	mov	r3, r7
 800177c:	220c      	movs	r2, #12
 800177e:	4619      	mov	r1, r3
 8001780:	4807      	ldr	r0, [pc, #28]	; (80017a0 <MX_TIM3_Init+0x154>)
 8001782:	f003 fb0b 	bl	8004d9c <HAL_TIM_PWM_ConfigChannel>
 8001786:	4603      	mov	r3, r0
 8001788:	2b00      	cmp	r3, #0
 800178a:	d001      	beq.n	8001790 <MX_TIM3_Init+0x144>
  {
    Error_Handler();
 800178c:	f000 f980 	bl	8001a90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001790:	4803      	ldr	r0, [pc, #12]	; (80017a0 <MX_TIM3_Init+0x154>)
 8001792:	f000 fa6f 	bl	8001c74 <HAL_TIM_MspPostInit>

}
 8001796:	bf00      	nop
 8001798:	3748      	adds	r7, #72	; 0x48
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	200002a8 	.word	0x200002a8
 80017a4:	40000400 	.word	0x40000400

080017a8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b08e      	sub	sp, #56	; 0x38
 80017ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017ae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017b2:	2200      	movs	r2, #0
 80017b4:	601a      	str	r2, [r3, #0]
 80017b6:	605a      	str	r2, [r3, #4]
 80017b8:	609a      	str	r2, [r3, #8]
 80017ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017bc:	f107 0320 	add.w	r3, r7, #32
 80017c0:	2200      	movs	r2, #0
 80017c2:	601a      	str	r2, [r3, #0]
 80017c4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017c6:	1d3b      	adds	r3, r7, #4
 80017c8:	2200      	movs	r2, #0
 80017ca:	601a      	str	r2, [r3, #0]
 80017cc:	605a      	str	r2, [r3, #4]
 80017ce:	609a      	str	r2, [r3, #8]
 80017d0:	60da      	str	r2, [r3, #12]
 80017d2:	611a      	str	r2, [r3, #16]
 80017d4:	615a      	str	r2, [r3, #20]
 80017d6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80017d8:	4b3c      	ldr	r3, [pc, #240]	; (80018cc <MX_TIM4_Init+0x124>)
 80017da:	4a3d      	ldr	r2, [pc, #244]	; (80018d0 <MX_TIM4_Init+0x128>)
 80017dc:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 7+1;
 80017de:	4b3b      	ldr	r3, [pc, #236]	; (80018cc <MX_TIM4_Init+0x124>)
 80017e0:	2208      	movs	r2, #8
 80017e2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017e4:	4b39      	ldr	r3, [pc, #228]	; (80018cc <MX_TIM4_Init+0x124>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 19+1;
 80017ea:	4b38      	ldr	r3, [pc, #224]	; (80018cc <MX_TIM4_Init+0x124>)
 80017ec:	2214      	movs	r2, #20
 80017ee:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017f0:	4b36      	ldr	r3, [pc, #216]	; (80018cc <MX_TIM4_Init+0x124>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017f6:	4b35      	ldr	r3, [pc, #212]	; (80018cc <MX_TIM4_Init+0x124>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80017fc:	4833      	ldr	r0, [pc, #204]	; (80018cc <MX_TIM4_Init+0x124>)
 80017fe:	f003 f95d 	bl	8004abc <HAL_TIM_Base_Init>
 8001802:	4603      	mov	r3, r0
 8001804:	2b00      	cmp	r3, #0
 8001806:	d001      	beq.n	800180c <MX_TIM4_Init+0x64>
  {
    Error_Handler();
 8001808:	f000 f942 	bl	8001a90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800180c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001810:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001812:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001816:	4619      	mov	r1, r3
 8001818:	482c      	ldr	r0, [pc, #176]	; (80018cc <MX_TIM4_Init+0x124>)
 800181a:	f003 fb81 	bl	8004f20 <HAL_TIM_ConfigClockSource>
 800181e:	4603      	mov	r3, r0
 8001820:	2b00      	cmp	r3, #0
 8001822:	d001      	beq.n	8001828 <MX_TIM4_Init+0x80>
  {
    Error_Handler();
 8001824:	f000 f934 	bl	8001a90 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001828:	4828      	ldr	r0, [pc, #160]	; (80018cc <MX_TIM4_Init+0x124>)
 800182a:	f003 f996 	bl	8004b5a <HAL_TIM_PWM_Init>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	d001      	beq.n	8001838 <MX_TIM4_Init+0x90>
  {
    Error_Handler();
 8001834:	f000 f92c 	bl	8001a90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001838:	2300      	movs	r3, #0
 800183a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800183c:	2300      	movs	r3, #0
 800183e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001840:	f107 0320 	add.w	r3, r7, #32
 8001844:	4619      	mov	r1, r3
 8001846:	4821      	ldr	r0, [pc, #132]	; (80018cc <MX_TIM4_Init+0x124>)
 8001848:	f004 f820 	bl	800588c <HAL_TIMEx_MasterConfigSynchronization>
 800184c:	4603      	mov	r3, r0
 800184e:	2b00      	cmp	r3, #0
 8001850:	d001      	beq.n	8001856 <MX_TIM4_Init+0xae>
  {
    Error_Handler();
 8001852:	f000 f91d 	bl	8001a90 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001856:	2360      	movs	r3, #96	; 0x60
 8001858:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800185a:	2300      	movs	r3, #0
 800185c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800185e:	2300      	movs	r3, #0
 8001860:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001862:	2300      	movs	r3, #0
 8001864:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001866:	1d3b      	adds	r3, r7, #4
 8001868:	2200      	movs	r2, #0
 800186a:	4619      	mov	r1, r3
 800186c:	4817      	ldr	r0, [pc, #92]	; (80018cc <MX_TIM4_Init+0x124>)
 800186e:	f003 fa95 	bl	8004d9c <HAL_TIM_PWM_ConfigChannel>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d001      	beq.n	800187c <MX_TIM4_Init+0xd4>
  {
    Error_Handler();
 8001878:	f000 f90a 	bl	8001a90 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800187c:	1d3b      	adds	r3, r7, #4
 800187e:	2204      	movs	r2, #4
 8001880:	4619      	mov	r1, r3
 8001882:	4812      	ldr	r0, [pc, #72]	; (80018cc <MX_TIM4_Init+0x124>)
 8001884:	f003 fa8a 	bl	8004d9c <HAL_TIM_PWM_ConfigChannel>
 8001888:	4603      	mov	r3, r0
 800188a:	2b00      	cmp	r3, #0
 800188c:	d001      	beq.n	8001892 <MX_TIM4_Init+0xea>
  {
    Error_Handler();
 800188e:	f000 f8ff 	bl	8001a90 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001892:	1d3b      	adds	r3, r7, #4
 8001894:	2208      	movs	r2, #8
 8001896:	4619      	mov	r1, r3
 8001898:	480c      	ldr	r0, [pc, #48]	; (80018cc <MX_TIM4_Init+0x124>)
 800189a:	f003 fa7f 	bl	8004d9c <HAL_TIM_PWM_ConfigChannel>
 800189e:	4603      	mov	r3, r0
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d001      	beq.n	80018a8 <MX_TIM4_Init+0x100>
  {
    Error_Handler();
 80018a4:	f000 f8f4 	bl	8001a90 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80018a8:	1d3b      	adds	r3, r7, #4
 80018aa:	220c      	movs	r2, #12
 80018ac:	4619      	mov	r1, r3
 80018ae:	4807      	ldr	r0, [pc, #28]	; (80018cc <MX_TIM4_Init+0x124>)
 80018b0:	f003 fa74 	bl	8004d9c <HAL_TIM_PWM_ConfigChannel>
 80018b4:	4603      	mov	r3, r0
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d001      	beq.n	80018be <MX_TIM4_Init+0x116>
  {
    Error_Handler();
 80018ba:	f000 f8e9 	bl	8001a90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80018be:	4803      	ldr	r0, [pc, #12]	; (80018cc <MX_TIM4_Init+0x124>)
 80018c0:	f000 f9d8 	bl	8001c74 <HAL_TIM_MspPostInit>

}
 80018c4:	bf00      	nop
 80018c6:	3738      	adds	r7, #56	; 0x38
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	200002f0 	.word	0x200002f0
 80018d0:	40000800 	.word	0x40000800

080018d4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80018d8:	4b11      	ldr	r3, [pc, #68]	; (8001920 <MX_USART1_UART_Init+0x4c>)
 80018da:	4a12      	ldr	r2, [pc, #72]	; (8001924 <MX_USART1_UART_Init+0x50>)
 80018dc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80018de:	4b10      	ldr	r3, [pc, #64]	; (8001920 <MX_USART1_UART_Init+0x4c>)
 80018e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80018e4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80018e6:	4b0e      	ldr	r3, [pc, #56]	; (8001920 <MX_USART1_UART_Init+0x4c>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80018ec:	4b0c      	ldr	r3, [pc, #48]	; (8001920 <MX_USART1_UART_Init+0x4c>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80018f2:	4b0b      	ldr	r3, [pc, #44]	; (8001920 <MX_USART1_UART_Init+0x4c>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80018f8:	4b09      	ldr	r3, [pc, #36]	; (8001920 <MX_USART1_UART_Init+0x4c>)
 80018fa:	220c      	movs	r2, #12
 80018fc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018fe:	4b08      	ldr	r3, [pc, #32]	; (8001920 <MX_USART1_UART_Init+0x4c>)
 8001900:	2200      	movs	r2, #0
 8001902:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001904:	4b06      	ldr	r3, [pc, #24]	; (8001920 <MX_USART1_UART_Init+0x4c>)
 8001906:	2200      	movs	r2, #0
 8001908:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800190a:	4805      	ldr	r0, [pc, #20]	; (8001920 <MX_USART1_UART_Init+0x4c>)
 800190c:	f004 f83a 	bl	8005984 <HAL_UART_Init>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d001      	beq.n	800191a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001916:	f000 f8bb 	bl	8001a90 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800191a:	bf00      	nop
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	20000338 	.word	0x20000338
 8001924:	40011000 	.word	0x40011000

08001928 <MX_USB_OTG_FS_HCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_HCD_Init(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800192c:	4b0e      	ldr	r3, [pc, #56]	; (8001968 <MX_USB_OTG_FS_HCD_Init+0x40>)
 800192e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001932:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 12;
 8001934:	4b0c      	ldr	r3, [pc, #48]	; (8001968 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8001936:	220c      	movs	r2, #12
 8001938:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800193a:	4b0b      	ldr	r3, [pc, #44]	; (8001968 <MX_USB_OTG_FS_HCD_Init+0x40>)
 800193c:	2201      	movs	r2, #1
 800193e:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001940:	4b09      	ldr	r3, [pc, #36]	; (8001968 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8001942:	2200      	movs	r2, #0
 8001944:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8001946:	4b08      	ldr	r3, [pc, #32]	; (8001968 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8001948:	2202      	movs	r2, #2
 800194a:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800194c:	4b06      	ldr	r3, [pc, #24]	; (8001968 <MX_USB_OTG_FS_HCD_Init+0x40>)
 800194e:	2200      	movs	r2, #0
 8001950:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8001952:	4805      	ldr	r0, [pc, #20]	; (8001968 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8001954:	f001 f963 	bl	8002c1e <HAL_HCD_Init>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	d001      	beq.n	8001962 <MX_USB_OTG_FS_HCD_Init+0x3a>
  {
    Error_Handler();
 800195e:	f000 f897 	bl	8001a90 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001962:	bf00      	nop
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	20000380 	.word	0x20000380

0800196c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b08a      	sub	sp, #40	; 0x28
 8001970:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001972:	f107 0314 	add.w	r3, r7, #20
 8001976:	2200      	movs	r2, #0
 8001978:	601a      	str	r2, [r3, #0]
 800197a:	605a      	str	r2, [r3, #4]
 800197c:	609a      	str	r2, [r3, #8]
 800197e:	60da      	str	r2, [r3, #12]
 8001980:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001982:	2300      	movs	r3, #0
 8001984:	613b      	str	r3, [r7, #16]
 8001986:	4b3e      	ldr	r3, [pc, #248]	; (8001a80 <MX_GPIO_Init+0x114>)
 8001988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800198a:	4a3d      	ldr	r2, [pc, #244]	; (8001a80 <MX_GPIO_Init+0x114>)
 800198c:	f043 0304 	orr.w	r3, r3, #4
 8001990:	6313      	str	r3, [r2, #48]	; 0x30
 8001992:	4b3b      	ldr	r3, [pc, #236]	; (8001a80 <MX_GPIO_Init+0x114>)
 8001994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001996:	f003 0304 	and.w	r3, r3, #4
 800199a:	613b      	str	r3, [r7, #16]
 800199c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800199e:	2300      	movs	r3, #0
 80019a0:	60fb      	str	r3, [r7, #12]
 80019a2:	4b37      	ldr	r3, [pc, #220]	; (8001a80 <MX_GPIO_Init+0x114>)
 80019a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a6:	4a36      	ldr	r2, [pc, #216]	; (8001a80 <MX_GPIO_Init+0x114>)
 80019a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80019ac:	6313      	str	r3, [r2, #48]	; 0x30
 80019ae:	4b34      	ldr	r3, [pc, #208]	; (8001a80 <MX_GPIO_Init+0x114>)
 80019b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019b6:	60fb      	str	r3, [r7, #12]
 80019b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019ba:	2300      	movs	r3, #0
 80019bc:	60bb      	str	r3, [r7, #8]
 80019be:	4b30      	ldr	r3, [pc, #192]	; (8001a80 <MX_GPIO_Init+0x114>)
 80019c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019c2:	4a2f      	ldr	r2, [pc, #188]	; (8001a80 <MX_GPIO_Init+0x114>)
 80019c4:	f043 0301 	orr.w	r3, r3, #1
 80019c8:	6313      	str	r3, [r2, #48]	; 0x30
 80019ca:	4b2d      	ldr	r3, [pc, #180]	; (8001a80 <MX_GPIO_Init+0x114>)
 80019cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ce:	f003 0301 	and.w	r3, r3, #1
 80019d2:	60bb      	str	r3, [r7, #8]
 80019d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019d6:	2300      	movs	r3, #0
 80019d8:	607b      	str	r3, [r7, #4]
 80019da:	4b29      	ldr	r3, [pc, #164]	; (8001a80 <MX_GPIO_Init+0x114>)
 80019dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019de:	4a28      	ldr	r2, [pc, #160]	; (8001a80 <MX_GPIO_Init+0x114>)
 80019e0:	f043 0302 	orr.w	r3, r3, #2
 80019e4:	6313      	str	r3, [r2, #48]	; 0x30
 80019e6:	4b26      	ldr	r3, [pc, #152]	; (8001a80 <MX_GPIO_Init+0x114>)
 80019e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ea:	f003 0302 	and.w	r3, r3, #2
 80019ee:	607b      	str	r3, [r7, #4]
 80019f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|NRF24_CE_Pin|NRF24_CS_Pin, GPIO_PIN_RESET);
 80019f2:	2200      	movs	r2, #0
 80019f4:	211c      	movs	r1, #28
 80019f6:	4823      	ldr	r0, [pc, #140]	; (8001a84 <MX_GPIO_Init+0x118>)
 80019f8:	f001 f8f8 	bl	8002bec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(IMU_INT_GPIO_Port, IMU_INT_Pin, GPIO_PIN_RESET);
 80019fc:	2200      	movs	r2, #0
 80019fe:	2101      	movs	r1, #1
 8001a00:	4821      	ldr	r0, [pc, #132]	; (8001a88 <MX_GPIO_Init+0x11c>)
 8001a02:	f001 f8f3 	bl	8002bec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001a06:	2301      	movs	r3, #1
 8001a08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a0a:	2302      	movs	r3, #2
 8001a0c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a12:	2303      	movs	r3, #3
 8001a14:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001a16:	230a      	movs	r3, #10
 8001a18:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a1a:	f107 0314 	add.w	r3, r7, #20
 8001a1e:	4619      	mov	r1, r3
 8001a20:	481a      	ldr	r0, [pc, #104]	; (8001a8c <MX_GPIO_Init+0x120>)
 8001a22:	f000 ff4f 	bl	80028c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 NRF24_CE_Pin NRF24_CS_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_2|NRF24_CE_Pin|NRF24_CS_Pin;
 8001a26:	231c      	movs	r3, #28
 8001a28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a32:	2300      	movs	r3, #0
 8001a34:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a36:	f107 0314 	add.w	r3, r7, #20
 8001a3a:	4619      	mov	r1, r3
 8001a3c:	4811      	ldr	r0, [pc, #68]	; (8001a84 <MX_GPIO_Init+0x118>)
 8001a3e:	f000 ff41 	bl	80028c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : NRF24_INT_Pin IMU_CS_Pin */
  GPIO_InitStruct.Pin = NRF24_INT_Pin|IMU_CS_Pin;
 8001a42:	2330      	movs	r3, #48	; 0x30
 8001a44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a46:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001a4a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a50:	f107 0314 	add.w	r3, r7, #20
 8001a54:	4619      	mov	r1, r3
 8001a56:	480d      	ldr	r0, [pc, #52]	; (8001a8c <MX_GPIO_Init+0x120>)
 8001a58:	f000 ff34 	bl	80028c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : IMU_INT_Pin */
  GPIO_InitStruct.Pin = IMU_INT_Pin;
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a60:	2301      	movs	r3, #1
 8001a62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a64:	2300      	movs	r3, #0
 8001a66:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(IMU_INT_GPIO_Port, &GPIO_InitStruct);
 8001a6c:	f107 0314 	add.w	r3, r7, #20
 8001a70:	4619      	mov	r1, r3
 8001a72:	4805      	ldr	r0, [pc, #20]	; (8001a88 <MX_GPIO_Init+0x11c>)
 8001a74:	f000 ff26 	bl	80028c4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001a78:	bf00      	nop
 8001a7a:	3728      	adds	r7, #40	; 0x28
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}
 8001a80:	40023800 	.word	0x40023800
 8001a84:	40020000 	.word	0x40020000
 8001a88:	40020400 	.word	0x40020400
 8001a8c:	40020800 	.word	0x40020800

08001a90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a90:	b480      	push	{r7}
 8001a92:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a94:	b672      	cpsid	i
}
 8001a96:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a98:	e7fe      	b.n	8001a98 <Error_Handler+0x8>
	...

08001a9c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b082      	sub	sp, #8
 8001aa0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	607b      	str	r3, [r7, #4]
 8001aa6:	4b10      	ldr	r3, [pc, #64]	; (8001ae8 <HAL_MspInit+0x4c>)
 8001aa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aaa:	4a0f      	ldr	r2, [pc, #60]	; (8001ae8 <HAL_MspInit+0x4c>)
 8001aac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ab0:	6453      	str	r3, [r2, #68]	; 0x44
 8001ab2:	4b0d      	ldr	r3, [pc, #52]	; (8001ae8 <HAL_MspInit+0x4c>)
 8001ab4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ab6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001aba:	607b      	str	r3, [r7, #4]
 8001abc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001abe:	2300      	movs	r3, #0
 8001ac0:	603b      	str	r3, [r7, #0]
 8001ac2:	4b09      	ldr	r3, [pc, #36]	; (8001ae8 <HAL_MspInit+0x4c>)
 8001ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ac6:	4a08      	ldr	r2, [pc, #32]	; (8001ae8 <HAL_MspInit+0x4c>)
 8001ac8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001acc:	6413      	str	r3, [r2, #64]	; 0x40
 8001ace:	4b06      	ldr	r3, [pc, #24]	; (8001ae8 <HAL_MspInit+0x4c>)
 8001ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ad6:	603b      	str	r3, [r7, #0]
 8001ad8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001ada:	2007      	movs	r0, #7
 8001adc:	f000 febe 	bl	800285c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ae0:	bf00      	nop
 8001ae2:	3708      	adds	r7, #8
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	40023800 	.word	0x40023800

08001aec <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b08a      	sub	sp, #40	; 0x28
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001af4:	f107 0314 	add.w	r3, r7, #20
 8001af8:	2200      	movs	r2, #0
 8001afa:	601a      	str	r2, [r3, #0]
 8001afc:	605a      	str	r2, [r3, #4]
 8001afe:	609a      	str	r2, [r3, #8]
 8001b00:	60da      	str	r2, [r3, #12]
 8001b02:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a17      	ldr	r2, [pc, #92]	; (8001b68 <HAL_ADC_MspInit+0x7c>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d127      	bne.n	8001b5e <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001b0e:	2300      	movs	r3, #0
 8001b10:	613b      	str	r3, [r7, #16]
 8001b12:	4b16      	ldr	r3, [pc, #88]	; (8001b6c <HAL_ADC_MspInit+0x80>)
 8001b14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b16:	4a15      	ldr	r2, [pc, #84]	; (8001b6c <HAL_ADC_MspInit+0x80>)
 8001b18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b1c:	6453      	str	r3, [r2, #68]	; 0x44
 8001b1e:	4b13      	ldr	r3, [pc, #76]	; (8001b6c <HAL_ADC_MspInit+0x80>)
 8001b20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b26:	613b      	str	r3, [r7, #16]
 8001b28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	60fb      	str	r3, [r7, #12]
 8001b2e:	4b0f      	ldr	r3, [pc, #60]	; (8001b6c <HAL_ADC_MspInit+0x80>)
 8001b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b32:	4a0e      	ldr	r2, [pc, #56]	; (8001b6c <HAL_ADC_MspInit+0x80>)
 8001b34:	f043 0304 	orr.w	r3, r3, #4
 8001b38:	6313      	str	r3, [r2, #48]	; 0x30
 8001b3a:	4b0c      	ldr	r3, [pc, #48]	; (8001b6c <HAL_ADC_MspInit+0x80>)
 8001b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b3e:	f003 0304 	and.w	r3, r3, #4
 8001b42:	60fb      	str	r3, [r7, #12]
 8001b44:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001b46:	230c      	movs	r3, #12
 8001b48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b4a:	2303      	movs	r3, #3
 8001b4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b52:	f107 0314 	add.w	r3, r7, #20
 8001b56:	4619      	mov	r1, r3
 8001b58:	4805      	ldr	r0, [pc, #20]	; (8001b70 <HAL_ADC_MspInit+0x84>)
 8001b5a:	f000 feb3 	bl	80028c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001b5e:	bf00      	nop
 8001b60:	3728      	adds	r7, #40	; 0x28
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	40012000 	.word	0x40012000
 8001b6c:	40023800 	.word	0x40023800
 8001b70:	40020800 	.word	0x40020800

08001b74 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b08a      	sub	sp, #40	; 0x28
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b7c:	f107 0314 	add.w	r3, r7, #20
 8001b80:	2200      	movs	r2, #0
 8001b82:	601a      	str	r2, [r3, #0]
 8001b84:	605a      	str	r2, [r3, #4]
 8001b86:	609a      	str	r2, [r3, #8]
 8001b88:	60da      	str	r2, [r3, #12]
 8001b8a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a19      	ldr	r2, [pc, #100]	; (8001bf8 <HAL_SPI_MspInit+0x84>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d12b      	bne.n	8001bee <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001b96:	2300      	movs	r3, #0
 8001b98:	613b      	str	r3, [r7, #16]
 8001b9a:	4b18      	ldr	r3, [pc, #96]	; (8001bfc <HAL_SPI_MspInit+0x88>)
 8001b9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b9e:	4a17      	ldr	r2, [pc, #92]	; (8001bfc <HAL_SPI_MspInit+0x88>)
 8001ba0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001ba4:	6453      	str	r3, [r2, #68]	; 0x44
 8001ba6:	4b15      	ldr	r3, [pc, #84]	; (8001bfc <HAL_SPI_MspInit+0x88>)
 8001ba8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001baa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001bae:	613b      	str	r3, [r7, #16]
 8001bb0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	60fb      	str	r3, [r7, #12]
 8001bb6:	4b11      	ldr	r3, [pc, #68]	; (8001bfc <HAL_SPI_MspInit+0x88>)
 8001bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bba:	4a10      	ldr	r2, [pc, #64]	; (8001bfc <HAL_SPI_MspInit+0x88>)
 8001bbc:	f043 0301 	orr.w	r3, r3, #1
 8001bc0:	6313      	str	r3, [r2, #48]	; 0x30
 8001bc2:	4b0e      	ldr	r3, [pc, #56]	; (8001bfc <HAL_SPI_MspInit+0x88>)
 8001bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bc6:	f003 0301 	and.w	r3, r3, #1
 8001bca:	60fb      	str	r3, [r7, #12]
 8001bcc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001bce:	23e0      	movs	r3, #224	; 0xe0
 8001bd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd2:	2302      	movs	r3, #2
 8001bd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bda:	2303      	movs	r3, #3
 8001bdc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001bde:	2305      	movs	r3, #5
 8001be0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001be2:	f107 0314 	add.w	r3, r7, #20
 8001be6:	4619      	mov	r1, r3
 8001be8:	4805      	ldr	r0, [pc, #20]	; (8001c00 <HAL_SPI_MspInit+0x8c>)
 8001bea:	f000 fe6b 	bl	80028c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001bee:	bf00      	nop
 8001bf0:	3728      	adds	r7, #40	; 0x28
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}
 8001bf6:	bf00      	nop
 8001bf8:	40013000 	.word	0x40013000
 8001bfc:	40023800 	.word	0x40023800
 8001c00:	40020000 	.word	0x40020000

08001c04 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b085      	sub	sp, #20
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a15      	ldr	r2, [pc, #84]	; (8001c68 <HAL_TIM_Base_MspInit+0x64>)
 8001c12:	4293      	cmp	r3, r2
 8001c14:	d10e      	bne.n	8001c34 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001c16:	2300      	movs	r3, #0
 8001c18:	60fb      	str	r3, [r7, #12]
 8001c1a:	4b14      	ldr	r3, [pc, #80]	; (8001c6c <HAL_TIM_Base_MspInit+0x68>)
 8001c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c1e:	4a13      	ldr	r2, [pc, #76]	; (8001c6c <HAL_TIM_Base_MspInit+0x68>)
 8001c20:	f043 0302 	orr.w	r3, r3, #2
 8001c24:	6413      	str	r3, [r2, #64]	; 0x40
 8001c26:	4b11      	ldr	r3, [pc, #68]	; (8001c6c <HAL_TIM_Base_MspInit+0x68>)
 8001c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c2a:	f003 0302 	and.w	r3, r3, #2
 8001c2e:	60fb      	str	r3, [r7, #12]
 8001c30:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001c32:	e012      	b.n	8001c5a <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM4)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a0d      	ldr	r2, [pc, #52]	; (8001c70 <HAL_TIM_Base_MspInit+0x6c>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d10d      	bne.n	8001c5a <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001c3e:	2300      	movs	r3, #0
 8001c40:	60bb      	str	r3, [r7, #8]
 8001c42:	4b0a      	ldr	r3, [pc, #40]	; (8001c6c <HAL_TIM_Base_MspInit+0x68>)
 8001c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c46:	4a09      	ldr	r2, [pc, #36]	; (8001c6c <HAL_TIM_Base_MspInit+0x68>)
 8001c48:	f043 0304 	orr.w	r3, r3, #4
 8001c4c:	6413      	str	r3, [r2, #64]	; 0x40
 8001c4e:	4b07      	ldr	r3, [pc, #28]	; (8001c6c <HAL_TIM_Base_MspInit+0x68>)
 8001c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c52:	f003 0304 	and.w	r3, r3, #4
 8001c56:	60bb      	str	r3, [r7, #8]
 8001c58:	68bb      	ldr	r3, [r7, #8]
}
 8001c5a:	bf00      	nop
 8001c5c:	3714      	adds	r7, #20
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr
 8001c66:	bf00      	nop
 8001c68:	40000400 	.word	0x40000400
 8001c6c:	40023800 	.word	0x40023800
 8001c70:	40000800 	.word	0x40000800

08001c74 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b08a      	sub	sp, #40	; 0x28
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c7c:	f107 0314 	add.w	r3, r7, #20
 8001c80:	2200      	movs	r2, #0
 8001c82:	601a      	str	r2, [r3, #0]
 8001c84:	605a      	str	r2, [r3, #4]
 8001c86:	609a      	str	r2, [r3, #8]
 8001c88:	60da      	str	r2, [r3, #12]
 8001c8a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4a25      	ldr	r2, [pc, #148]	; (8001d28 <HAL_TIM_MspPostInit+0xb4>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d11f      	bne.n	8001cd6 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c96:	2300      	movs	r3, #0
 8001c98:	613b      	str	r3, [r7, #16]
 8001c9a:	4b24      	ldr	r3, [pc, #144]	; (8001d2c <HAL_TIM_MspPostInit+0xb8>)
 8001c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c9e:	4a23      	ldr	r2, [pc, #140]	; (8001d2c <HAL_TIM_MspPostInit+0xb8>)
 8001ca0:	f043 0304 	orr.w	r3, r3, #4
 8001ca4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ca6:	4b21      	ldr	r3, [pc, #132]	; (8001d2c <HAL_TIM_MspPostInit+0xb8>)
 8001ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001caa:	f003 0304 	and.w	r3, r3, #4
 8001cae:	613b      	str	r3, [r7, #16]
 8001cb0:	693b      	ldr	r3, [r7, #16]
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    PC8     ------> TIM3_CH3
    PC9     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001cb2:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8001cb6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cb8:	2302      	movs	r3, #2
 8001cba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001cc4:	2302      	movs	r3, #2
 8001cc6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cc8:	f107 0314 	add.w	r3, r7, #20
 8001ccc:	4619      	mov	r1, r3
 8001cce:	4818      	ldr	r0, [pc, #96]	; (8001d30 <HAL_TIM_MspPostInit+0xbc>)
 8001cd0:	f000 fdf8 	bl	80028c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001cd4:	e023      	b.n	8001d1e <HAL_TIM_MspPostInit+0xaa>
  else if(htim->Instance==TIM4)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	4a16      	ldr	r2, [pc, #88]	; (8001d34 <HAL_TIM_MspPostInit+0xc0>)
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	d11e      	bne.n	8001d1e <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	60fb      	str	r3, [r7, #12]
 8001ce4:	4b11      	ldr	r3, [pc, #68]	; (8001d2c <HAL_TIM_MspPostInit+0xb8>)
 8001ce6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce8:	4a10      	ldr	r2, [pc, #64]	; (8001d2c <HAL_TIM_MspPostInit+0xb8>)
 8001cea:	f043 0302 	orr.w	r3, r3, #2
 8001cee:	6313      	str	r3, [r2, #48]	; 0x30
 8001cf0:	4b0e      	ldr	r3, [pc, #56]	; (8001d2c <HAL_TIM_MspPostInit+0xb8>)
 8001cf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf4:	f003 0302 	and.w	r3, r3, #2
 8001cf8:	60fb      	str	r3, [r7, #12]
 8001cfa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001cfc:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8001d00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d02:	2302      	movs	r3, #2
 8001d04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d06:	2300      	movs	r3, #0
 8001d08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001d0e:	2302      	movs	r3, #2
 8001d10:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d12:	f107 0314 	add.w	r3, r7, #20
 8001d16:	4619      	mov	r1, r3
 8001d18:	4807      	ldr	r0, [pc, #28]	; (8001d38 <HAL_TIM_MspPostInit+0xc4>)
 8001d1a:	f000 fdd3 	bl	80028c4 <HAL_GPIO_Init>
}
 8001d1e:	bf00      	nop
 8001d20:	3728      	adds	r7, #40	; 0x28
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	40000400 	.word	0x40000400
 8001d2c:	40023800 	.word	0x40023800
 8001d30:	40020800 	.word	0x40020800
 8001d34:	40000800 	.word	0x40000800
 8001d38:	40020400 	.word	0x40020400

08001d3c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b08a      	sub	sp, #40	; 0x28
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d44:	f107 0314 	add.w	r3, r7, #20
 8001d48:	2200      	movs	r2, #0
 8001d4a:	601a      	str	r2, [r3, #0]
 8001d4c:	605a      	str	r2, [r3, #4]
 8001d4e:	609a      	str	r2, [r3, #8]
 8001d50:	60da      	str	r2, [r3, #12]
 8001d52:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a19      	ldr	r2, [pc, #100]	; (8001dc0 <HAL_UART_MspInit+0x84>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d12c      	bne.n	8001db8 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d5e:	2300      	movs	r3, #0
 8001d60:	613b      	str	r3, [r7, #16]
 8001d62:	4b18      	ldr	r3, [pc, #96]	; (8001dc4 <HAL_UART_MspInit+0x88>)
 8001d64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d66:	4a17      	ldr	r2, [pc, #92]	; (8001dc4 <HAL_UART_MspInit+0x88>)
 8001d68:	f043 0310 	orr.w	r3, r3, #16
 8001d6c:	6453      	str	r3, [r2, #68]	; 0x44
 8001d6e:	4b15      	ldr	r3, [pc, #84]	; (8001dc4 <HAL_UART_MspInit+0x88>)
 8001d70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d72:	f003 0310 	and.w	r3, r3, #16
 8001d76:	613b      	str	r3, [r7, #16]
 8001d78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	60fb      	str	r3, [r7, #12]
 8001d7e:	4b11      	ldr	r3, [pc, #68]	; (8001dc4 <HAL_UART_MspInit+0x88>)
 8001d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d82:	4a10      	ldr	r2, [pc, #64]	; (8001dc4 <HAL_UART_MspInit+0x88>)
 8001d84:	f043 0301 	orr.w	r3, r3, #1
 8001d88:	6313      	str	r3, [r2, #48]	; 0x30
 8001d8a:	4b0e      	ldr	r3, [pc, #56]	; (8001dc4 <HAL_UART_MspInit+0x88>)
 8001d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d8e:	f003 0301 	and.w	r3, r3, #1
 8001d92:	60fb      	str	r3, [r7, #12]
 8001d94:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001d96:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001d9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d9c:	2302      	movs	r3, #2
 8001d9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da0:	2300      	movs	r3, #0
 8001da2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001da4:	2303      	movs	r3, #3
 8001da6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001da8:	2307      	movs	r3, #7
 8001daa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dac:	f107 0314 	add.w	r3, r7, #20
 8001db0:	4619      	mov	r1, r3
 8001db2:	4805      	ldr	r0, [pc, #20]	; (8001dc8 <HAL_UART_MspInit+0x8c>)
 8001db4:	f000 fd86 	bl	80028c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001db8:	bf00      	nop
 8001dba:	3728      	adds	r7, #40	; 0x28
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	40011000 	.word	0x40011000
 8001dc4:	40023800 	.word	0x40023800
 8001dc8:	40020000 	.word	0x40020000

08001dcc <HAL_HCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hhcd: HCD handle pointer
* @retval None
*/
void HAL_HCD_MspInit(HCD_HandleTypeDef* hhcd)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b0a0      	sub	sp, #128	; 0x80
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001dd8:	2200      	movs	r2, #0
 8001dda:	601a      	str	r2, [r3, #0]
 8001ddc:	605a      	str	r2, [r3, #4]
 8001dde:	609a      	str	r2, [r3, #8]
 8001de0:	60da      	str	r2, [r3, #12]
 8001de2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001de4:	f107 0310 	add.w	r3, r7, #16
 8001de8:	225c      	movs	r2, #92	; 0x5c
 8001dea:	2100      	movs	r1, #0
 8001dec:	4618      	mov	r0, r3
 8001dee:	f005 f810 	bl	8006e12 <memset>
  if(hhcd->Instance==USB_OTG_FS)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001dfa:	d141      	bne.n	8001e80 <HAL_HCD_MspInit+0xb4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8001dfc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e00:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8001e02:	2300      	movs	r3, #0
 8001e04:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e06:	f107 0310 	add.w	r3, r7, #16
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f001 f888 	bl	8002f20 <HAL_RCCEx_PeriphCLKConfig>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d001      	beq.n	8001e1a <HAL_HCD_MspInit+0x4e>
    {
      Error_Handler();
 8001e16:	f7ff fe3b 	bl	8001a90 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	60fb      	str	r3, [r7, #12]
 8001e1e:	4b1a      	ldr	r3, [pc, #104]	; (8001e88 <HAL_HCD_MspInit+0xbc>)
 8001e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e22:	4a19      	ldr	r2, [pc, #100]	; (8001e88 <HAL_HCD_MspInit+0xbc>)
 8001e24:	f043 0301 	orr.w	r3, r3, #1
 8001e28:	6313      	str	r3, [r2, #48]	; 0x30
 8001e2a:	4b17      	ldr	r3, [pc, #92]	; (8001e88 <HAL_HCD_MspInit+0xbc>)
 8001e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e2e:	f003 0301 	and.w	r3, r3, #1
 8001e32:	60fb      	str	r3, [r7, #12]
 8001e34:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001e36:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001e3a:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e3c:	2302      	movs	r3, #2
 8001e3e:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e40:	2300      	movs	r3, #0
 8001e42:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e44:	2303      	movs	r3, #3
 8001e46:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001e48:	230a      	movs	r3, #10
 8001e4a:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e4c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001e50:	4619      	mov	r1, r3
 8001e52:	480e      	ldr	r0, [pc, #56]	; (8001e8c <HAL_HCD_MspInit+0xc0>)
 8001e54:	f000 fd36 	bl	80028c4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001e58:	4b0b      	ldr	r3, [pc, #44]	; (8001e88 <HAL_HCD_MspInit+0xbc>)
 8001e5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e5c:	4a0a      	ldr	r2, [pc, #40]	; (8001e88 <HAL_HCD_MspInit+0xbc>)
 8001e5e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001e62:	6353      	str	r3, [r2, #52]	; 0x34
 8001e64:	2300      	movs	r3, #0
 8001e66:	60bb      	str	r3, [r7, #8]
 8001e68:	4b07      	ldr	r3, [pc, #28]	; (8001e88 <HAL_HCD_MspInit+0xbc>)
 8001e6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e6c:	4a06      	ldr	r2, [pc, #24]	; (8001e88 <HAL_HCD_MspInit+0xbc>)
 8001e6e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e72:	6453      	str	r3, [r2, #68]	; 0x44
 8001e74:	4b04      	ldr	r3, [pc, #16]	; (8001e88 <HAL_HCD_MspInit+0xbc>)
 8001e76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e78:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e7c:	60bb      	str	r3, [r7, #8]
 8001e7e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001e80:	bf00      	nop
 8001e82:	3780      	adds	r7, #128	; 0x80
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	40023800 	.word	0x40023800
 8001e8c:	40020000 	.word	0x40020000

08001e90 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e94:	e7fe      	b.n	8001e94 <NMI_Handler+0x4>

08001e96 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e96:	b480      	push	{r7}
 8001e98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e9a:	e7fe      	b.n	8001e9a <HardFault_Handler+0x4>

08001e9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ea0:	e7fe      	b.n	8001ea0 <MemManage_Handler+0x4>

08001ea2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ea2:	b480      	push	{r7}
 8001ea4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ea6:	e7fe      	b.n	8001ea6 <BusFault_Handler+0x4>

08001ea8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001eac:	e7fe      	b.n	8001eac <UsageFault_Handler+0x4>

08001eae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001eae:	b480      	push	{r7}
 8001eb0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001eb2:	bf00      	nop
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr

08001ebc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ec0:	bf00      	nop
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec8:	4770      	bx	lr

08001eca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001eca:	b480      	push	{r7}
 8001ecc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ece:	bf00      	nop
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed6:	4770      	bx	lr

08001ed8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001edc:	f000 f956 	bl	800218c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ee0:	bf00      	nop
 8001ee2:	bd80      	pop	{r7, pc}

08001ee4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	af00      	add	r7, sp, #0
  return 1;
 8001ee8:	2301      	movs	r3, #1
}
 8001eea:	4618      	mov	r0, r3
 8001eec:	46bd      	mov	sp, r7
 8001eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef2:	4770      	bx	lr

08001ef4 <_kill>:

int _kill(int pid, int sig)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b082      	sub	sp, #8
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
 8001efc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001efe:	f004 ffdb 	bl	8006eb8 <__errno>
 8001f02:	4603      	mov	r3, r0
 8001f04:	2216      	movs	r2, #22
 8001f06:	601a      	str	r2, [r3, #0]
  return -1;
 8001f08:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	3708      	adds	r7, #8
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}

08001f14 <_exit>:

void _exit (int status)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b082      	sub	sp, #8
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001f1c:	f04f 31ff 	mov.w	r1, #4294967295
 8001f20:	6878      	ldr	r0, [r7, #4]
 8001f22:	f7ff ffe7 	bl	8001ef4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001f26:	e7fe      	b.n	8001f26 <_exit+0x12>

08001f28 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b086      	sub	sp, #24
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	60f8      	str	r0, [r7, #12]
 8001f30:	60b9      	str	r1, [r7, #8]
 8001f32:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f34:	2300      	movs	r3, #0
 8001f36:	617b      	str	r3, [r7, #20]
 8001f38:	e00a      	b.n	8001f50 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f3a:	f3af 8000 	nop.w
 8001f3e:	4601      	mov	r1, r0
 8001f40:	68bb      	ldr	r3, [r7, #8]
 8001f42:	1c5a      	adds	r2, r3, #1
 8001f44:	60ba      	str	r2, [r7, #8]
 8001f46:	b2ca      	uxtb	r2, r1
 8001f48:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f4a:	697b      	ldr	r3, [r7, #20]
 8001f4c:	3301      	adds	r3, #1
 8001f4e:	617b      	str	r3, [r7, #20]
 8001f50:	697a      	ldr	r2, [r7, #20]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	429a      	cmp	r2, r3
 8001f56:	dbf0      	blt.n	8001f3a <_read+0x12>
  }

  return len;
 8001f58:	687b      	ldr	r3, [r7, #4]
}
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	3718      	adds	r7, #24
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}

08001f62 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f62:	b580      	push	{r7, lr}
 8001f64:	b086      	sub	sp, #24
 8001f66:	af00      	add	r7, sp, #0
 8001f68:	60f8      	str	r0, [r7, #12]
 8001f6a:	60b9      	str	r1, [r7, #8]
 8001f6c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f6e:	2300      	movs	r3, #0
 8001f70:	617b      	str	r3, [r7, #20]
 8001f72:	e009      	b.n	8001f88 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001f74:	68bb      	ldr	r3, [r7, #8]
 8001f76:	1c5a      	adds	r2, r3, #1
 8001f78:	60ba      	str	r2, [r7, #8]
 8001f7a:	781b      	ldrb	r3, [r3, #0]
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f82:	697b      	ldr	r3, [r7, #20]
 8001f84:	3301      	adds	r3, #1
 8001f86:	617b      	str	r3, [r7, #20]
 8001f88:	697a      	ldr	r2, [r7, #20]
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	429a      	cmp	r2, r3
 8001f8e:	dbf1      	blt.n	8001f74 <_write+0x12>
  }
  return len;
 8001f90:	687b      	ldr	r3, [r7, #4]
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	3718      	adds	r7, #24
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}

08001f9a <_close>:

int _close(int file)
{
 8001f9a:	b480      	push	{r7}
 8001f9c:	b083      	sub	sp, #12
 8001f9e:	af00      	add	r7, sp, #0
 8001fa0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001fa2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	370c      	adds	r7, #12
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr

08001fb2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001fb2:	b480      	push	{r7}
 8001fb4:	b083      	sub	sp, #12
 8001fb6:	af00      	add	r7, sp, #0
 8001fb8:	6078      	str	r0, [r7, #4]
 8001fba:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001fc2:	605a      	str	r2, [r3, #4]
  return 0;
 8001fc4:	2300      	movs	r3, #0
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	370c      	adds	r7, #12
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd0:	4770      	bx	lr

08001fd2 <_isatty>:

int _isatty(int file)
{
 8001fd2:	b480      	push	{r7}
 8001fd4:	b083      	sub	sp, #12
 8001fd6:	af00      	add	r7, sp, #0
 8001fd8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001fda:	2301      	movs	r3, #1
}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	370c      	adds	r7, #12
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe6:	4770      	bx	lr

08001fe8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	b085      	sub	sp, #20
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	60f8      	str	r0, [r7, #12]
 8001ff0:	60b9      	str	r1, [r7, #8]
 8001ff2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ff4:	2300      	movs	r3, #0
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	3714      	adds	r7, #20
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002000:	4770      	bx	lr
	...

08002004 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b086      	sub	sp, #24
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800200c:	4a14      	ldr	r2, [pc, #80]	; (8002060 <_sbrk+0x5c>)
 800200e:	4b15      	ldr	r3, [pc, #84]	; (8002064 <_sbrk+0x60>)
 8002010:	1ad3      	subs	r3, r2, r3
 8002012:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002014:	697b      	ldr	r3, [r7, #20]
 8002016:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002018:	4b13      	ldr	r3, [pc, #76]	; (8002068 <_sbrk+0x64>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	2b00      	cmp	r3, #0
 800201e:	d102      	bne.n	8002026 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002020:	4b11      	ldr	r3, [pc, #68]	; (8002068 <_sbrk+0x64>)
 8002022:	4a12      	ldr	r2, [pc, #72]	; (800206c <_sbrk+0x68>)
 8002024:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002026:	4b10      	ldr	r3, [pc, #64]	; (8002068 <_sbrk+0x64>)
 8002028:	681a      	ldr	r2, [r3, #0]
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	4413      	add	r3, r2
 800202e:	693a      	ldr	r2, [r7, #16]
 8002030:	429a      	cmp	r2, r3
 8002032:	d207      	bcs.n	8002044 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002034:	f004 ff40 	bl	8006eb8 <__errno>
 8002038:	4603      	mov	r3, r0
 800203a:	220c      	movs	r2, #12
 800203c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800203e:	f04f 33ff 	mov.w	r3, #4294967295
 8002042:	e009      	b.n	8002058 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002044:	4b08      	ldr	r3, [pc, #32]	; (8002068 <_sbrk+0x64>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800204a:	4b07      	ldr	r3, [pc, #28]	; (8002068 <_sbrk+0x64>)
 800204c:	681a      	ldr	r2, [r3, #0]
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	4413      	add	r3, r2
 8002052:	4a05      	ldr	r2, [pc, #20]	; (8002068 <_sbrk+0x64>)
 8002054:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002056:	68fb      	ldr	r3, [r7, #12]
}
 8002058:	4618      	mov	r0, r3
 800205a:	3718      	adds	r7, #24
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}
 8002060:	20020000 	.word	0x20020000
 8002064:	00000400 	.word	0x00000400
 8002068:	20000760 	.word	0x20000760
 800206c:	200008b8 	.word	0x200008b8

08002070 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002070:	b480      	push	{r7}
 8002072:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002074:	4b06      	ldr	r3, [pc, #24]	; (8002090 <SystemInit+0x20>)
 8002076:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800207a:	4a05      	ldr	r2, [pc, #20]	; (8002090 <SystemInit+0x20>)
 800207c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002080:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002084:	bf00      	nop
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr
 800208e:	bf00      	nop
 8002090:	e000ed00 	.word	0xe000ed00

08002094 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002094:	f8df d034 	ldr.w	sp, [pc, #52]	; 80020cc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002098:	f7ff ffea 	bl	8002070 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800209c:	480c      	ldr	r0, [pc, #48]	; (80020d0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800209e:	490d      	ldr	r1, [pc, #52]	; (80020d4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80020a0:	4a0d      	ldr	r2, [pc, #52]	; (80020d8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80020a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020a4:	e002      	b.n	80020ac <LoopCopyDataInit>

080020a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020aa:	3304      	adds	r3, #4

080020ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020b0:	d3f9      	bcc.n	80020a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020b2:	4a0a      	ldr	r2, [pc, #40]	; (80020dc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80020b4:	4c0a      	ldr	r4, [pc, #40]	; (80020e0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80020b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020b8:	e001      	b.n	80020be <LoopFillZerobss>

080020ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020bc:	3204      	adds	r2, #4

080020be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020c0:	d3fb      	bcc.n	80020ba <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80020c2:	f004 feff 	bl	8006ec4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80020c6:	f7ff f995 	bl	80013f4 <main>
  bx  lr    
 80020ca:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80020cc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80020d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80020d4:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 80020d8:	0800906c 	.word	0x0800906c
  ldr r2, =_sbss
 80020dc:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 80020e0:	200008b4 	.word	0x200008b4

080020e4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80020e4:	e7fe      	b.n	80020e4 <ADC_IRQHandler>
	...

080020e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80020ec:	4b0e      	ldr	r3, [pc, #56]	; (8002128 <HAL_Init+0x40>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4a0d      	ldr	r2, [pc, #52]	; (8002128 <HAL_Init+0x40>)
 80020f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80020f6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80020f8:	4b0b      	ldr	r3, [pc, #44]	; (8002128 <HAL_Init+0x40>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a0a      	ldr	r2, [pc, #40]	; (8002128 <HAL_Init+0x40>)
 80020fe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002102:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002104:	4b08      	ldr	r3, [pc, #32]	; (8002128 <HAL_Init+0x40>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4a07      	ldr	r2, [pc, #28]	; (8002128 <HAL_Init+0x40>)
 800210a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800210e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002110:	2003      	movs	r0, #3
 8002112:	f000 fba3 	bl	800285c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002116:	2000      	movs	r0, #0
 8002118:	f000 f808 	bl	800212c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800211c:	f7ff fcbe 	bl	8001a9c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002120:	2300      	movs	r3, #0
}
 8002122:	4618      	mov	r0, r3
 8002124:	bd80      	pop	{r7, pc}
 8002126:	bf00      	nop
 8002128:	40023c00 	.word	0x40023c00

0800212c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b082      	sub	sp, #8
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002134:	4b12      	ldr	r3, [pc, #72]	; (8002180 <HAL_InitTick+0x54>)
 8002136:	681a      	ldr	r2, [r3, #0]
 8002138:	4b12      	ldr	r3, [pc, #72]	; (8002184 <HAL_InitTick+0x58>)
 800213a:	781b      	ldrb	r3, [r3, #0]
 800213c:	4619      	mov	r1, r3
 800213e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002142:	fbb3 f3f1 	udiv	r3, r3, r1
 8002146:	fbb2 f3f3 	udiv	r3, r2, r3
 800214a:	4618      	mov	r0, r3
 800214c:	f000 fbad 	bl	80028aa <HAL_SYSTICK_Config>
 8002150:	4603      	mov	r3, r0
 8002152:	2b00      	cmp	r3, #0
 8002154:	d001      	beq.n	800215a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002156:	2301      	movs	r3, #1
 8002158:	e00e      	b.n	8002178 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2b0f      	cmp	r3, #15
 800215e:	d80a      	bhi.n	8002176 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002160:	2200      	movs	r2, #0
 8002162:	6879      	ldr	r1, [r7, #4]
 8002164:	f04f 30ff 	mov.w	r0, #4294967295
 8002168:	f000 fb83 	bl	8002872 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800216c:	4a06      	ldr	r2, [pc, #24]	; (8002188 <HAL_InitTick+0x5c>)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002172:	2300      	movs	r3, #0
 8002174:	e000      	b.n	8002178 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002176:	2301      	movs	r3, #1
}
 8002178:	4618      	mov	r0, r3
 800217a:	3708      	adds	r7, #8
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}
 8002180:	20000018 	.word	0x20000018
 8002184:	20000020 	.word	0x20000020
 8002188:	2000001c 	.word	0x2000001c

0800218c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800218c:	b480      	push	{r7}
 800218e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002190:	4b06      	ldr	r3, [pc, #24]	; (80021ac <HAL_IncTick+0x20>)
 8002192:	781b      	ldrb	r3, [r3, #0]
 8002194:	461a      	mov	r2, r3
 8002196:	4b06      	ldr	r3, [pc, #24]	; (80021b0 <HAL_IncTick+0x24>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	4413      	add	r3, r2
 800219c:	4a04      	ldr	r2, [pc, #16]	; (80021b0 <HAL_IncTick+0x24>)
 800219e:	6013      	str	r3, [r2, #0]
}
 80021a0:	bf00      	nop
 80021a2:	46bd      	mov	sp, r7
 80021a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a8:	4770      	bx	lr
 80021aa:	bf00      	nop
 80021ac:	20000020 	.word	0x20000020
 80021b0:	20000764 	.word	0x20000764

080021b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021b4:	b480      	push	{r7}
 80021b6:	af00      	add	r7, sp, #0
  return uwTick;
 80021b8:	4b03      	ldr	r3, [pc, #12]	; (80021c8 <HAL_GetTick+0x14>)
 80021ba:	681b      	ldr	r3, [r3, #0]
}
 80021bc:	4618      	mov	r0, r3
 80021be:	46bd      	mov	sp, r7
 80021c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c4:	4770      	bx	lr
 80021c6:	bf00      	nop
 80021c8:	20000764 	.word	0x20000764

080021cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b084      	sub	sp, #16
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80021d4:	f7ff ffee 	bl	80021b4 <HAL_GetTick>
 80021d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021e4:	d005      	beq.n	80021f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80021e6:	4b0a      	ldr	r3, [pc, #40]	; (8002210 <HAL_Delay+0x44>)
 80021e8:	781b      	ldrb	r3, [r3, #0]
 80021ea:	461a      	mov	r2, r3
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	4413      	add	r3, r2
 80021f0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80021f2:	bf00      	nop
 80021f4:	f7ff ffde 	bl	80021b4 <HAL_GetTick>
 80021f8:	4602      	mov	r2, r0
 80021fa:	68bb      	ldr	r3, [r7, #8]
 80021fc:	1ad3      	subs	r3, r2, r3
 80021fe:	68fa      	ldr	r2, [r7, #12]
 8002200:	429a      	cmp	r2, r3
 8002202:	d8f7      	bhi.n	80021f4 <HAL_Delay+0x28>
  {
  }
}
 8002204:	bf00      	nop
 8002206:	bf00      	nop
 8002208:	3710      	adds	r7, #16
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	20000020 	.word	0x20000020

08002214 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b084      	sub	sp, #16
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800221c:	2300      	movs	r3, #0
 800221e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d101      	bne.n	800222a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002226:	2301      	movs	r3, #1
 8002228:	e033      	b.n	8002292 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800222e:	2b00      	cmp	r3, #0
 8002230:	d109      	bne.n	8002246 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002232:	6878      	ldr	r0, [r7, #4]
 8002234:	f7ff fc5a 	bl	8001aec <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2200      	movs	r2, #0
 800223c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2200      	movs	r2, #0
 8002242:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800224a:	f003 0310 	and.w	r3, r3, #16
 800224e:	2b00      	cmp	r3, #0
 8002250:	d118      	bne.n	8002284 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002256:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800225a:	f023 0302 	bic.w	r3, r3, #2
 800225e:	f043 0202 	orr.w	r2, r3, #2
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002266:	6878      	ldr	r0, [r7, #4]
 8002268:	f000 f94a 	bl	8002500 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2200      	movs	r2, #0
 8002270:	645a      	str	r2, [r3, #68]	; 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002276:	f023 0303 	bic.w	r3, r3, #3
 800227a:	f043 0201 	orr.w	r2, r3, #1
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	641a      	str	r2, [r3, #64]	; 0x40
 8002282:	e001      	b.n	8002288 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002284:	2301      	movs	r3, #1
 8002286:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2200      	movs	r2, #0
 800228c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002290:	7bfb      	ldrb	r3, [r7, #15]
}
 8002292:	4618      	mov	r0, r3
 8002294:	3710      	adds	r7, #16
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
	...

0800229c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800229c:	b480      	push	{r7}
 800229e:	b085      	sub	sp, #20
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
 80022a4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80022a6:	2300      	movs	r3, #0
 80022a8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80022b0:	2b01      	cmp	r3, #1
 80022b2:	d101      	bne.n	80022b8 <HAL_ADC_ConfigChannel+0x1c>
 80022b4:	2302      	movs	r3, #2
 80022b6:	e113      	b.n	80024e0 <HAL_ADC_ConfigChannel+0x244>
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2201      	movs	r2, #1
 80022bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	2b09      	cmp	r3, #9
 80022c6:	d925      	bls.n	8002314 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	68d9      	ldr	r1, [r3, #12]
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	b29b      	uxth	r3, r3
 80022d4:	461a      	mov	r2, r3
 80022d6:	4613      	mov	r3, r2
 80022d8:	005b      	lsls	r3, r3, #1
 80022da:	4413      	add	r3, r2
 80022dc:	3b1e      	subs	r3, #30
 80022de:	2207      	movs	r2, #7
 80022e0:	fa02 f303 	lsl.w	r3, r2, r3
 80022e4:	43da      	mvns	r2, r3
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	400a      	ands	r2, r1
 80022ec:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	68d9      	ldr	r1, [r3, #12]
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	689a      	ldr	r2, [r3, #8]
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	b29b      	uxth	r3, r3
 80022fe:	4618      	mov	r0, r3
 8002300:	4603      	mov	r3, r0
 8002302:	005b      	lsls	r3, r3, #1
 8002304:	4403      	add	r3, r0
 8002306:	3b1e      	subs	r3, #30
 8002308:	409a      	lsls	r2, r3
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	430a      	orrs	r2, r1
 8002310:	60da      	str	r2, [r3, #12]
 8002312:	e022      	b.n	800235a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	6919      	ldr	r1, [r3, #16]
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	b29b      	uxth	r3, r3
 8002320:	461a      	mov	r2, r3
 8002322:	4613      	mov	r3, r2
 8002324:	005b      	lsls	r3, r3, #1
 8002326:	4413      	add	r3, r2
 8002328:	2207      	movs	r2, #7
 800232a:	fa02 f303 	lsl.w	r3, r2, r3
 800232e:	43da      	mvns	r2, r3
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	400a      	ands	r2, r1
 8002336:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	6919      	ldr	r1, [r3, #16]
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	689a      	ldr	r2, [r3, #8]
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	b29b      	uxth	r3, r3
 8002348:	4618      	mov	r0, r3
 800234a:	4603      	mov	r3, r0
 800234c:	005b      	lsls	r3, r3, #1
 800234e:	4403      	add	r3, r0
 8002350:	409a      	lsls	r2, r3
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	430a      	orrs	r2, r1
 8002358:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	2b06      	cmp	r3, #6
 8002360:	d824      	bhi.n	80023ac <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	685a      	ldr	r2, [r3, #4]
 800236c:	4613      	mov	r3, r2
 800236e:	009b      	lsls	r3, r3, #2
 8002370:	4413      	add	r3, r2
 8002372:	3b05      	subs	r3, #5
 8002374:	221f      	movs	r2, #31
 8002376:	fa02 f303 	lsl.w	r3, r2, r3
 800237a:	43da      	mvns	r2, r3
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	400a      	ands	r2, r1
 8002382:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	b29b      	uxth	r3, r3
 8002390:	4618      	mov	r0, r3
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	685a      	ldr	r2, [r3, #4]
 8002396:	4613      	mov	r3, r2
 8002398:	009b      	lsls	r3, r3, #2
 800239a:	4413      	add	r3, r2
 800239c:	3b05      	subs	r3, #5
 800239e:	fa00 f203 	lsl.w	r2, r0, r3
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	430a      	orrs	r2, r1
 80023a8:	635a      	str	r2, [r3, #52]	; 0x34
 80023aa:	e04c      	b.n	8002446 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	2b0c      	cmp	r3, #12
 80023b2:	d824      	bhi.n	80023fe <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	685a      	ldr	r2, [r3, #4]
 80023be:	4613      	mov	r3, r2
 80023c0:	009b      	lsls	r3, r3, #2
 80023c2:	4413      	add	r3, r2
 80023c4:	3b23      	subs	r3, #35	; 0x23
 80023c6:	221f      	movs	r2, #31
 80023c8:	fa02 f303 	lsl.w	r3, r2, r3
 80023cc:	43da      	mvns	r2, r3
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	400a      	ands	r2, r1
 80023d4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	b29b      	uxth	r3, r3
 80023e2:	4618      	mov	r0, r3
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	685a      	ldr	r2, [r3, #4]
 80023e8:	4613      	mov	r3, r2
 80023ea:	009b      	lsls	r3, r3, #2
 80023ec:	4413      	add	r3, r2
 80023ee:	3b23      	subs	r3, #35	; 0x23
 80023f0:	fa00 f203 	lsl.w	r2, r0, r3
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	430a      	orrs	r2, r1
 80023fa:	631a      	str	r2, [r3, #48]	; 0x30
 80023fc:	e023      	b.n	8002446 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	685a      	ldr	r2, [r3, #4]
 8002408:	4613      	mov	r3, r2
 800240a:	009b      	lsls	r3, r3, #2
 800240c:	4413      	add	r3, r2
 800240e:	3b41      	subs	r3, #65	; 0x41
 8002410:	221f      	movs	r2, #31
 8002412:	fa02 f303 	lsl.w	r3, r2, r3
 8002416:	43da      	mvns	r2, r3
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	400a      	ands	r2, r1
 800241e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	b29b      	uxth	r3, r3
 800242c:	4618      	mov	r0, r3
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	685a      	ldr	r2, [r3, #4]
 8002432:	4613      	mov	r3, r2
 8002434:	009b      	lsls	r3, r3, #2
 8002436:	4413      	add	r3, r2
 8002438:	3b41      	subs	r3, #65	; 0x41
 800243a:	fa00 f203 	lsl.w	r2, r0, r3
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	430a      	orrs	r2, r1
 8002444:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002446:	4b29      	ldr	r3, [pc, #164]	; (80024ec <HAL_ADC_ConfigChannel+0x250>)
 8002448:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4a28      	ldr	r2, [pc, #160]	; (80024f0 <HAL_ADC_ConfigChannel+0x254>)
 8002450:	4293      	cmp	r3, r2
 8002452:	d10f      	bne.n	8002474 <HAL_ADC_ConfigChannel+0x1d8>
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	2b12      	cmp	r3, #18
 800245a:	d10b      	bne.n	8002474 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a1d      	ldr	r2, [pc, #116]	; (80024f0 <HAL_ADC_ConfigChannel+0x254>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d12b      	bne.n	80024d6 <HAL_ADC_ConfigChannel+0x23a>
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4a1c      	ldr	r2, [pc, #112]	; (80024f4 <HAL_ADC_ConfigChannel+0x258>)
 8002484:	4293      	cmp	r3, r2
 8002486:	d003      	beq.n	8002490 <HAL_ADC_ConfigChannel+0x1f4>
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	2b11      	cmp	r3, #17
 800248e:	d122      	bne.n	80024d6 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a11      	ldr	r2, [pc, #68]	; (80024f4 <HAL_ADC_ConfigChannel+0x258>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d111      	bne.n	80024d6 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80024b2:	4b11      	ldr	r3, [pc, #68]	; (80024f8 <HAL_ADC_ConfigChannel+0x25c>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a11      	ldr	r2, [pc, #68]	; (80024fc <HAL_ADC_ConfigChannel+0x260>)
 80024b8:	fba2 2303 	umull	r2, r3, r2, r3
 80024bc:	0c9a      	lsrs	r2, r3, #18
 80024be:	4613      	mov	r3, r2
 80024c0:	009b      	lsls	r3, r3, #2
 80024c2:	4413      	add	r3, r2
 80024c4:	005b      	lsls	r3, r3, #1
 80024c6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80024c8:	e002      	b.n	80024d0 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80024ca:	68bb      	ldr	r3, [r7, #8]
 80024cc:	3b01      	subs	r3, #1
 80024ce:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80024d0:	68bb      	ldr	r3, [r7, #8]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d1f9      	bne.n	80024ca <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2200      	movs	r2, #0
 80024da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 80024de:	2300      	movs	r3, #0
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	3714      	adds	r7, #20
 80024e4:	46bd      	mov	sp, r7
 80024e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ea:	4770      	bx	lr
 80024ec:	40012300 	.word	0x40012300
 80024f0:	40012000 	.word	0x40012000
 80024f4:	10000012 	.word	0x10000012
 80024f8:	20000018 	.word	0x20000018
 80024fc:	431bde83 	.word	0x431bde83

08002500 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002500:	b480      	push	{r7}
 8002502:	b085      	sub	sp, #20
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002508:	4b79      	ldr	r3, [pc, #484]	; (80026f0 <ADC_Init+0x1f0>)
 800250a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	685a      	ldr	r2, [r3, #4]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	685b      	ldr	r3, [r3, #4]
 8002520:	431a      	orrs	r2, r3
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	685a      	ldr	r2, [r3, #4]
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002534:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	6859      	ldr	r1, [r3, #4]
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	691b      	ldr	r3, [r3, #16]
 8002540:	021a      	lsls	r2, r3, #8
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	430a      	orrs	r2, r1
 8002548:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	685a      	ldr	r2, [r3, #4]
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002558:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	6859      	ldr	r1, [r3, #4]
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	689a      	ldr	r2, [r3, #8]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	430a      	orrs	r2, r1
 800256a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	689a      	ldr	r2, [r3, #8]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800257a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	6899      	ldr	r1, [r3, #8]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	68da      	ldr	r2, [r3, #12]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	430a      	orrs	r2, r1
 800258c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002592:	4a58      	ldr	r2, [pc, #352]	; (80026f4 <ADC_Init+0x1f4>)
 8002594:	4293      	cmp	r3, r2
 8002596:	d022      	beq.n	80025de <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	689a      	ldr	r2, [r3, #8]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80025a6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	6899      	ldr	r1, [r3, #8]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	430a      	orrs	r2, r1
 80025b8:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	689a      	ldr	r2, [r3, #8]
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80025c8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	6899      	ldr	r1, [r3, #8]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	430a      	orrs	r2, r1
 80025da:	609a      	str	r2, [r3, #8]
 80025dc:	e00f      	b.n	80025fe <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	689a      	ldr	r2, [r3, #8]
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80025ec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	689a      	ldr	r2, [r3, #8]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80025fc:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	689a      	ldr	r2, [r3, #8]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f022 0202 	bic.w	r2, r2, #2
 800260c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	6899      	ldr	r1, [r3, #8]
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	7e1b      	ldrb	r3, [r3, #24]
 8002618:	005a      	lsls	r2, r3, #1
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	430a      	orrs	r2, r1
 8002620:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d01b      	beq.n	8002664 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	685a      	ldr	r2, [r3, #4]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800263a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	685a      	ldr	r2, [r3, #4]
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800264a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	6859      	ldr	r1, [r3, #4]
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002656:	3b01      	subs	r3, #1
 8002658:	035a      	lsls	r2, r3, #13
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	430a      	orrs	r2, r1
 8002660:	605a      	str	r2, [r3, #4]
 8002662:	e007      	b.n	8002674 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	685a      	ldr	r2, [r3, #4]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002672:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002682:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	69db      	ldr	r3, [r3, #28]
 800268e:	3b01      	subs	r3, #1
 8002690:	051a      	lsls	r2, r3, #20
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	430a      	orrs	r2, r1
 8002698:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	689a      	ldr	r2, [r3, #8]
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80026a8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	6899      	ldr	r1, [r3, #8]
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80026b6:	025a      	lsls	r2, r3, #9
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	430a      	orrs	r2, r1
 80026be:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	689a      	ldr	r2, [r3, #8]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80026ce:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	6899      	ldr	r1, [r3, #8]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	695b      	ldr	r3, [r3, #20]
 80026da:	029a      	lsls	r2, r3, #10
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	430a      	orrs	r2, r1
 80026e2:	609a      	str	r2, [r3, #8]
}
 80026e4:	bf00      	nop
 80026e6:	3714      	adds	r7, #20
 80026e8:	46bd      	mov	sp, r7
 80026ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ee:	4770      	bx	lr
 80026f0:	40012300 	.word	0x40012300
 80026f4:	0f000001 	.word	0x0f000001

080026f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b085      	sub	sp, #20
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	f003 0307 	and.w	r3, r3, #7
 8002706:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002708:	4b0c      	ldr	r3, [pc, #48]	; (800273c <__NVIC_SetPriorityGrouping+0x44>)
 800270a:	68db      	ldr	r3, [r3, #12]
 800270c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800270e:	68ba      	ldr	r2, [r7, #8]
 8002710:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002714:	4013      	ands	r3, r2
 8002716:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800271c:	68bb      	ldr	r3, [r7, #8]
 800271e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002720:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002724:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002728:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800272a:	4a04      	ldr	r2, [pc, #16]	; (800273c <__NVIC_SetPriorityGrouping+0x44>)
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	60d3      	str	r3, [r2, #12]
}
 8002730:	bf00      	nop
 8002732:	3714      	adds	r7, #20
 8002734:	46bd      	mov	sp, r7
 8002736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273a:	4770      	bx	lr
 800273c:	e000ed00 	.word	0xe000ed00

08002740 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002740:	b480      	push	{r7}
 8002742:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002744:	4b04      	ldr	r3, [pc, #16]	; (8002758 <__NVIC_GetPriorityGrouping+0x18>)
 8002746:	68db      	ldr	r3, [r3, #12]
 8002748:	0a1b      	lsrs	r3, r3, #8
 800274a:	f003 0307 	and.w	r3, r3, #7
}
 800274e:	4618      	mov	r0, r3
 8002750:	46bd      	mov	sp, r7
 8002752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002756:	4770      	bx	lr
 8002758:	e000ed00 	.word	0xe000ed00

0800275c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800275c:	b480      	push	{r7}
 800275e:	b083      	sub	sp, #12
 8002760:	af00      	add	r7, sp, #0
 8002762:	4603      	mov	r3, r0
 8002764:	6039      	str	r1, [r7, #0]
 8002766:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002768:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800276c:	2b00      	cmp	r3, #0
 800276e:	db0a      	blt.n	8002786 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	b2da      	uxtb	r2, r3
 8002774:	490c      	ldr	r1, [pc, #48]	; (80027a8 <__NVIC_SetPriority+0x4c>)
 8002776:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800277a:	0112      	lsls	r2, r2, #4
 800277c:	b2d2      	uxtb	r2, r2
 800277e:	440b      	add	r3, r1
 8002780:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002784:	e00a      	b.n	800279c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	b2da      	uxtb	r2, r3
 800278a:	4908      	ldr	r1, [pc, #32]	; (80027ac <__NVIC_SetPriority+0x50>)
 800278c:	79fb      	ldrb	r3, [r7, #7]
 800278e:	f003 030f 	and.w	r3, r3, #15
 8002792:	3b04      	subs	r3, #4
 8002794:	0112      	lsls	r2, r2, #4
 8002796:	b2d2      	uxtb	r2, r2
 8002798:	440b      	add	r3, r1
 800279a:	761a      	strb	r2, [r3, #24]
}
 800279c:	bf00      	nop
 800279e:	370c      	adds	r7, #12
 80027a0:	46bd      	mov	sp, r7
 80027a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a6:	4770      	bx	lr
 80027a8:	e000e100 	.word	0xe000e100
 80027ac:	e000ed00 	.word	0xe000ed00

080027b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027b0:	b480      	push	{r7}
 80027b2:	b089      	sub	sp, #36	; 0x24
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	60f8      	str	r0, [r7, #12]
 80027b8:	60b9      	str	r1, [r7, #8]
 80027ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	f003 0307 	and.w	r3, r3, #7
 80027c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027c4:	69fb      	ldr	r3, [r7, #28]
 80027c6:	f1c3 0307 	rsb	r3, r3, #7
 80027ca:	2b04      	cmp	r3, #4
 80027cc:	bf28      	it	cs
 80027ce:	2304      	movcs	r3, #4
 80027d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027d2:	69fb      	ldr	r3, [r7, #28]
 80027d4:	3304      	adds	r3, #4
 80027d6:	2b06      	cmp	r3, #6
 80027d8:	d902      	bls.n	80027e0 <NVIC_EncodePriority+0x30>
 80027da:	69fb      	ldr	r3, [r7, #28]
 80027dc:	3b03      	subs	r3, #3
 80027de:	e000      	b.n	80027e2 <NVIC_EncodePriority+0x32>
 80027e0:	2300      	movs	r3, #0
 80027e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027e4:	f04f 32ff 	mov.w	r2, #4294967295
 80027e8:	69bb      	ldr	r3, [r7, #24]
 80027ea:	fa02 f303 	lsl.w	r3, r2, r3
 80027ee:	43da      	mvns	r2, r3
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	401a      	ands	r2, r3
 80027f4:	697b      	ldr	r3, [r7, #20]
 80027f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027f8:	f04f 31ff 	mov.w	r1, #4294967295
 80027fc:	697b      	ldr	r3, [r7, #20]
 80027fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002802:	43d9      	mvns	r1, r3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002808:	4313      	orrs	r3, r2
         );
}
 800280a:	4618      	mov	r0, r3
 800280c:	3724      	adds	r7, #36	; 0x24
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr
	...

08002818 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b082      	sub	sp, #8
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	3b01      	subs	r3, #1
 8002824:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002828:	d301      	bcc.n	800282e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800282a:	2301      	movs	r3, #1
 800282c:	e00f      	b.n	800284e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800282e:	4a0a      	ldr	r2, [pc, #40]	; (8002858 <SysTick_Config+0x40>)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	3b01      	subs	r3, #1
 8002834:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002836:	210f      	movs	r1, #15
 8002838:	f04f 30ff 	mov.w	r0, #4294967295
 800283c:	f7ff ff8e 	bl	800275c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002840:	4b05      	ldr	r3, [pc, #20]	; (8002858 <SysTick_Config+0x40>)
 8002842:	2200      	movs	r2, #0
 8002844:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002846:	4b04      	ldr	r3, [pc, #16]	; (8002858 <SysTick_Config+0x40>)
 8002848:	2207      	movs	r2, #7
 800284a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800284c:	2300      	movs	r3, #0
}
 800284e:	4618      	mov	r0, r3
 8002850:	3708      	adds	r7, #8
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}
 8002856:	bf00      	nop
 8002858:	e000e010 	.word	0xe000e010

0800285c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b082      	sub	sp, #8
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002864:	6878      	ldr	r0, [r7, #4]
 8002866:	f7ff ff47 	bl	80026f8 <__NVIC_SetPriorityGrouping>
}
 800286a:	bf00      	nop
 800286c:	3708      	adds	r7, #8
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}

08002872 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002872:	b580      	push	{r7, lr}
 8002874:	b086      	sub	sp, #24
 8002876:	af00      	add	r7, sp, #0
 8002878:	4603      	mov	r3, r0
 800287a:	60b9      	str	r1, [r7, #8]
 800287c:	607a      	str	r2, [r7, #4]
 800287e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002880:	2300      	movs	r3, #0
 8002882:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002884:	f7ff ff5c 	bl	8002740 <__NVIC_GetPriorityGrouping>
 8002888:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800288a:	687a      	ldr	r2, [r7, #4]
 800288c:	68b9      	ldr	r1, [r7, #8]
 800288e:	6978      	ldr	r0, [r7, #20]
 8002890:	f7ff ff8e 	bl	80027b0 <NVIC_EncodePriority>
 8002894:	4602      	mov	r2, r0
 8002896:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800289a:	4611      	mov	r1, r2
 800289c:	4618      	mov	r0, r3
 800289e:	f7ff ff5d 	bl	800275c <__NVIC_SetPriority>
}
 80028a2:	bf00      	nop
 80028a4:	3718      	adds	r7, #24
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}

080028aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028aa:	b580      	push	{r7, lr}
 80028ac:	b082      	sub	sp, #8
 80028ae:	af00      	add	r7, sp, #0
 80028b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80028b2:	6878      	ldr	r0, [r7, #4]
 80028b4:	f7ff ffb0 	bl	8002818 <SysTick_Config>
 80028b8:	4603      	mov	r3, r0
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	3708      	adds	r7, #8
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
	...

080028c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b089      	sub	sp, #36	; 0x24
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
 80028cc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80028ce:	2300      	movs	r3, #0
 80028d0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80028d2:	2300      	movs	r3, #0
 80028d4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80028d6:	2300      	movs	r3, #0
 80028d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028da:	2300      	movs	r3, #0
 80028dc:	61fb      	str	r3, [r7, #28]
 80028de:	e165      	b.n	8002bac <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80028e0:	2201      	movs	r2, #1
 80028e2:	69fb      	ldr	r3, [r7, #28]
 80028e4:	fa02 f303 	lsl.w	r3, r2, r3
 80028e8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	697a      	ldr	r2, [r7, #20]
 80028f0:	4013      	ands	r3, r2
 80028f2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80028f4:	693a      	ldr	r2, [r7, #16]
 80028f6:	697b      	ldr	r3, [r7, #20]
 80028f8:	429a      	cmp	r2, r3
 80028fa:	f040 8154 	bne.w	8002ba6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	f003 0303 	and.w	r3, r3, #3
 8002906:	2b01      	cmp	r3, #1
 8002908:	d005      	beq.n	8002916 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002912:	2b02      	cmp	r3, #2
 8002914:	d130      	bne.n	8002978 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	689b      	ldr	r3, [r3, #8]
 800291a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800291c:	69fb      	ldr	r3, [r7, #28]
 800291e:	005b      	lsls	r3, r3, #1
 8002920:	2203      	movs	r2, #3
 8002922:	fa02 f303 	lsl.w	r3, r2, r3
 8002926:	43db      	mvns	r3, r3
 8002928:	69ba      	ldr	r2, [r7, #24]
 800292a:	4013      	ands	r3, r2
 800292c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	68da      	ldr	r2, [r3, #12]
 8002932:	69fb      	ldr	r3, [r7, #28]
 8002934:	005b      	lsls	r3, r3, #1
 8002936:	fa02 f303 	lsl.w	r3, r2, r3
 800293a:	69ba      	ldr	r2, [r7, #24]
 800293c:	4313      	orrs	r3, r2
 800293e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	69ba      	ldr	r2, [r7, #24]
 8002944:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800294c:	2201      	movs	r2, #1
 800294e:	69fb      	ldr	r3, [r7, #28]
 8002950:	fa02 f303 	lsl.w	r3, r2, r3
 8002954:	43db      	mvns	r3, r3
 8002956:	69ba      	ldr	r2, [r7, #24]
 8002958:	4013      	ands	r3, r2
 800295a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	091b      	lsrs	r3, r3, #4
 8002962:	f003 0201 	and.w	r2, r3, #1
 8002966:	69fb      	ldr	r3, [r7, #28]
 8002968:	fa02 f303 	lsl.w	r3, r2, r3
 800296c:	69ba      	ldr	r2, [r7, #24]
 800296e:	4313      	orrs	r3, r2
 8002970:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	69ba      	ldr	r2, [r7, #24]
 8002976:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	f003 0303 	and.w	r3, r3, #3
 8002980:	2b03      	cmp	r3, #3
 8002982:	d017      	beq.n	80029b4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	68db      	ldr	r3, [r3, #12]
 8002988:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800298a:	69fb      	ldr	r3, [r7, #28]
 800298c:	005b      	lsls	r3, r3, #1
 800298e:	2203      	movs	r2, #3
 8002990:	fa02 f303 	lsl.w	r3, r2, r3
 8002994:	43db      	mvns	r3, r3
 8002996:	69ba      	ldr	r2, [r7, #24]
 8002998:	4013      	ands	r3, r2
 800299a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	689a      	ldr	r2, [r3, #8]
 80029a0:	69fb      	ldr	r3, [r7, #28]
 80029a2:	005b      	lsls	r3, r3, #1
 80029a4:	fa02 f303 	lsl.w	r3, r2, r3
 80029a8:	69ba      	ldr	r2, [r7, #24]
 80029aa:	4313      	orrs	r3, r2
 80029ac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	69ba      	ldr	r2, [r7, #24]
 80029b2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	f003 0303 	and.w	r3, r3, #3
 80029bc:	2b02      	cmp	r3, #2
 80029be:	d123      	bne.n	8002a08 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80029c0:	69fb      	ldr	r3, [r7, #28]
 80029c2:	08da      	lsrs	r2, r3, #3
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	3208      	adds	r2, #8
 80029c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80029ce:	69fb      	ldr	r3, [r7, #28]
 80029d0:	f003 0307 	and.w	r3, r3, #7
 80029d4:	009b      	lsls	r3, r3, #2
 80029d6:	220f      	movs	r2, #15
 80029d8:	fa02 f303 	lsl.w	r3, r2, r3
 80029dc:	43db      	mvns	r3, r3
 80029de:	69ba      	ldr	r2, [r7, #24]
 80029e0:	4013      	ands	r3, r2
 80029e2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	691a      	ldr	r2, [r3, #16]
 80029e8:	69fb      	ldr	r3, [r7, #28]
 80029ea:	f003 0307 	and.w	r3, r3, #7
 80029ee:	009b      	lsls	r3, r3, #2
 80029f0:	fa02 f303 	lsl.w	r3, r2, r3
 80029f4:	69ba      	ldr	r2, [r7, #24]
 80029f6:	4313      	orrs	r3, r2
 80029f8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80029fa:	69fb      	ldr	r3, [r7, #28]
 80029fc:	08da      	lsrs	r2, r3, #3
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	3208      	adds	r2, #8
 8002a02:	69b9      	ldr	r1, [r7, #24]
 8002a04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002a0e:	69fb      	ldr	r3, [r7, #28]
 8002a10:	005b      	lsls	r3, r3, #1
 8002a12:	2203      	movs	r2, #3
 8002a14:	fa02 f303 	lsl.w	r3, r2, r3
 8002a18:	43db      	mvns	r3, r3
 8002a1a:	69ba      	ldr	r2, [r7, #24]
 8002a1c:	4013      	ands	r3, r2
 8002a1e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	685b      	ldr	r3, [r3, #4]
 8002a24:	f003 0203 	and.w	r2, r3, #3
 8002a28:	69fb      	ldr	r3, [r7, #28]
 8002a2a:	005b      	lsls	r3, r3, #1
 8002a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a30:	69ba      	ldr	r2, [r7, #24]
 8002a32:	4313      	orrs	r3, r2
 8002a34:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	69ba      	ldr	r2, [r7, #24]
 8002a3a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	f000 80ae 	beq.w	8002ba6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	60fb      	str	r3, [r7, #12]
 8002a4e:	4b5d      	ldr	r3, [pc, #372]	; (8002bc4 <HAL_GPIO_Init+0x300>)
 8002a50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a52:	4a5c      	ldr	r2, [pc, #368]	; (8002bc4 <HAL_GPIO_Init+0x300>)
 8002a54:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a58:	6453      	str	r3, [r2, #68]	; 0x44
 8002a5a:	4b5a      	ldr	r3, [pc, #360]	; (8002bc4 <HAL_GPIO_Init+0x300>)
 8002a5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a62:	60fb      	str	r3, [r7, #12]
 8002a64:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a66:	4a58      	ldr	r2, [pc, #352]	; (8002bc8 <HAL_GPIO_Init+0x304>)
 8002a68:	69fb      	ldr	r3, [r7, #28]
 8002a6a:	089b      	lsrs	r3, r3, #2
 8002a6c:	3302      	adds	r3, #2
 8002a6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a72:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a74:	69fb      	ldr	r3, [r7, #28]
 8002a76:	f003 0303 	and.w	r3, r3, #3
 8002a7a:	009b      	lsls	r3, r3, #2
 8002a7c:	220f      	movs	r2, #15
 8002a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a82:	43db      	mvns	r3, r3
 8002a84:	69ba      	ldr	r2, [r7, #24]
 8002a86:	4013      	ands	r3, r2
 8002a88:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	4a4f      	ldr	r2, [pc, #316]	; (8002bcc <HAL_GPIO_Init+0x308>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d025      	beq.n	8002ade <HAL_GPIO_Init+0x21a>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	4a4e      	ldr	r2, [pc, #312]	; (8002bd0 <HAL_GPIO_Init+0x30c>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d01f      	beq.n	8002ada <HAL_GPIO_Init+0x216>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	4a4d      	ldr	r2, [pc, #308]	; (8002bd4 <HAL_GPIO_Init+0x310>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d019      	beq.n	8002ad6 <HAL_GPIO_Init+0x212>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	4a4c      	ldr	r2, [pc, #304]	; (8002bd8 <HAL_GPIO_Init+0x314>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d013      	beq.n	8002ad2 <HAL_GPIO_Init+0x20e>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	4a4b      	ldr	r2, [pc, #300]	; (8002bdc <HAL_GPIO_Init+0x318>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d00d      	beq.n	8002ace <HAL_GPIO_Init+0x20a>
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	4a4a      	ldr	r2, [pc, #296]	; (8002be0 <HAL_GPIO_Init+0x31c>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d007      	beq.n	8002aca <HAL_GPIO_Init+0x206>
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	4a49      	ldr	r2, [pc, #292]	; (8002be4 <HAL_GPIO_Init+0x320>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d101      	bne.n	8002ac6 <HAL_GPIO_Init+0x202>
 8002ac2:	2306      	movs	r3, #6
 8002ac4:	e00c      	b.n	8002ae0 <HAL_GPIO_Init+0x21c>
 8002ac6:	2307      	movs	r3, #7
 8002ac8:	e00a      	b.n	8002ae0 <HAL_GPIO_Init+0x21c>
 8002aca:	2305      	movs	r3, #5
 8002acc:	e008      	b.n	8002ae0 <HAL_GPIO_Init+0x21c>
 8002ace:	2304      	movs	r3, #4
 8002ad0:	e006      	b.n	8002ae0 <HAL_GPIO_Init+0x21c>
 8002ad2:	2303      	movs	r3, #3
 8002ad4:	e004      	b.n	8002ae0 <HAL_GPIO_Init+0x21c>
 8002ad6:	2302      	movs	r3, #2
 8002ad8:	e002      	b.n	8002ae0 <HAL_GPIO_Init+0x21c>
 8002ada:	2301      	movs	r3, #1
 8002adc:	e000      	b.n	8002ae0 <HAL_GPIO_Init+0x21c>
 8002ade:	2300      	movs	r3, #0
 8002ae0:	69fa      	ldr	r2, [r7, #28]
 8002ae2:	f002 0203 	and.w	r2, r2, #3
 8002ae6:	0092      	lsls	r2, r2, #2
 8002ae8:	4093      	lsls	r3, r2
 8002aea:	69ba      	ldr	r2, [r7, #24]
 8002aec:	4313      	orrs	r3, r2
 8002aee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002af0:	4935      	ldr	r1, [pc, #212]	; (8002bc8 <HAL_GPIO_Init+0x304>)
 8002af2:	69fb      	ldr	r3, [r7, #28]
 8002af4:	089b      	lsrs	r3, r3, #2
 8002af6:	3302      	adds	r3, #2
 8002af8:	69ba      	ldr	r2, [r7, #24]
 8002afa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002afe:	4b3a      	ldr	r3, [pc, #232]	; (8002be8 <HAL_GPIO_Init+0x324>)
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b04:	693b      	ldr	r3, [r7, #16]
 8002b06:	43db      	mvns	r3, r3
 8002b08:	69ba      	ldr	r2, [r7, #24]
 8002b0a:	4013      	ands	r3, r2
 8002b0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d003      	beq.n	8002b22 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002b1a:	69ba      	ldr	r2, [r7, #24]
 8002b1c:	693b      	ldr	r3, [r7, #16]
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002b22:	4a31      	ldr	r2, [pc, #196]	; (8002be8 <HAL_GPIO_Init+0x324>)
 8002b24:	69bb      	ldr	r3, [r7, #24]
 8002b26:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b28:	4b2f      	ldr	r3, [pc, #188]	; (8002be8 <HAL_GPIO_Init+0x324>)
 8002b2a:	68db      	ldr	r3, [r3, #12]
 8002b2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b2e:	693b      	ldr	r3, [r7, #16]
 8002b30:	43db      	mvns	r3, r3
 8002b32:	69ba      	ldr	r2, [r7, #24]
 8002b34:	4013      	ands	r3, r2
 8002b36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d003      	beq.n	8002b4c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002b44:	69ba      	ldr	r2, [r7, #24]
 8002b46:	693b      	ldr	r3, [r7, #16]
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002b4c:	4a26      	ldr	r2, [pc, #152]	; (8002be8 <HAL_GPIO_Init+0x324>)
 8002b4e:	69bb      	ldr	r3, [r7, #24]
 8002b50:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002b52:	4b25      	ldr	r3, [pc, #148]	; (8002be8 <HAL_GPIO_Init+0x324>)
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	43db      	mvns	r3, r3
 8002b5c:	69ba      	ldr	r2, [r7, #24]
 8002b5e:	4013      	ands	r3, r2
 8002b60:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d003      	beq.n	8002b76 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002b6e:	69ba      	ldr	r2, [r7, #24]
 8002b70:	693b      	ldr	r3, [r7, #16]
 8002b72:	4313      	orrs	r3, r2
 8002b74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b76:	4a1c      	ldr	r2, [pc, #112]	; (8002be8 <HAL_GPIO_Init+0x324>)
 8002b78:	69bb      	ldr	r3, [r7, #24]
 8002b7a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b7c:	4b1a      	ldr	r3, [pc, #104]	; (8002be8 <HAL_GPIO_Init+0x324>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b82:	693b      	ldr	r3, [r7, #16]
 8002b84:	43db      	mvns	r3, r3
 8002b86:	69ba      	ldr	r2, [r7, #24]
 8002b88:	4013      	ands	r3, r2
 8002b8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d003      	beq.n	8002ba0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002b98:	69ba      	ldr	r2, [r7, #24]
 8002b9a:	693b      	ldr	r3, [r7, #16]
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002ba0:	4a11      	ldr	r2, [pc, #68]	; (8002be8 <HAL_GPIO_Init+0x324>)
 8002ba2:	69bb      	ldr	r3, [r7, #24]
 8002ba4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ba6:	69fb      	ldr	r3, [r7, #28]
 8002ba8:	3301      	adds	r3, #1
 8002baa:	61fb      	str	r3, [r7, #28]
 8002bac:	69fb      	ldr	r3, [r7, #28]
 8002bae:	2b0f      	cmp	r3, #15
 8002bb0:	f67f ae96 	bls.w	80028e0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002bb4:	bf00      	nop
 8002bb6:	bf00      	nop
 8002bb8:	3724      	adds	r7, #36	; 0x24
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc0:	4770      	bx	lr
 8002bc2:	bf00      	nop
 8002bc4:	40023800 	.word	0x40023800
 8002bc8:	40013800 	.word	0x40013800
 8002bcc:	40020000 	.word	0x40020000
 8002bd0:	40020400 	.word	0x40020400
 8002bd4:	40020800 	.word	0x40020800
 8002bd8:	40020c00 	.word	0x40020c00
 8002bdc:	40021000 	.word	0x40021000
 8002be0:	40021400 	.word	0x40021400
 8002be4:	40021800 	.word	0x40021800
 8002be8:	40013c00 	.word	0x40013c00

08002bec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002bec:	b480      	push	{r7}
 8002bee:	b083      	sub	sp, #12
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
 8002bf4:	460b      	mov	r3, r1
 8002bf6:	807b      	strh	r3, [r7, #2]
 8002bf8:	4613      	mov	r3, r2
 8002bfa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002bfc:	787b      	ldrb	r3, [r7, #1]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d003      	beq.n	8002c0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c02:	887a      	ldrh	r2, [r7, #2]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c08:	e003      	b.n	8002c12 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c0a:	887b      	ldrh	r3, [r7, #2]
 8002c0c:	041a      	lsls	r2, r3, #16
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	619a      	str	r2, [r3, #24]
}
 8002c12:	bf00      	nop
 8002c14:	370c      	adds	r7, #12
 8002c16:	46bd      	mov	sp, r7
 8002c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1c:	4770      	bx	lr

08002c1e <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002c1e:	b580      	push	{r7, lr}
 8002c20:	b086      	sub	sp, #24
 8002c22:	af02      	add	r7, sp, #8
 8002c24:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d101      	bne.n	8002c30 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002c2c:	2301      	movs	r3, #1
 8002c2e:	e059      	b.n	8002ce4 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	f893 33d5 	ldrb.w	r3, [r3, #981]	; 0x3d5
 8002c3c:	b2db      	uxtb	r3, r3
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d106      	bne.n	8002c50 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	2200      	movs	r2, #0
 8002c46:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002c4a:	6878      	ldr	r0, [r7, #4]
 8002c4c:	f7ff f8be 	bl	8001dcc <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2203      	movs	r2, #3
 8002c54:	f883 23d5 	strb.w	r2, [r3, #981]	; 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002c5e:	d102      	bne.n	8002c66 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2200      	movs	r2, #0
 8002c64:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	f003 f9b2 	bl	8005fd4 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6818      	ldr	r0, [r3, #0]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	7c1a      	ldrb	r2, [r3, #16]
 8002c78:	f88d 2000 	strb.w	r2, [sp]
 8002c7c:	3304      	adds	r3, #4
 8002c7e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002c80:	f003 f944 	bl	8005f0c <USB_CoreInit>
 8002c84:	4603      	mov	r3, r0
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d005      	beq.n	8002c96 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2202      	movs	r2, #2
 8002c8e:	f883 23d5 	strb.w	r2, [r3, #981]	; 0x3d5
    return HAL_ERROR;
 8002c92:	2301      	movs	r3, #1
 8002c94:	e026      	b.n	8002ce4 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	2101      	movs	r1, #1
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f003 f9aa 	bl	8005ff6 <USB_SetCurrentMode>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d005      	beq.n	8002cb4 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2202      	movs	r2, #2
 8002cac:	f883 23d5 	strb.w	r2, [r3, #981]	; 0x3d5
    return HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e017      	b.n	8002ce4 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6818      	ldr	r0, [r3, #0]
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	7c1a      	ldrb	r2, [r3, #16]
 8002cbc:	f88d 2000 	strb.w	r2, [sp]
 8002cc0:	3304      	adds	r3, #4
 8002cc2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002cc4:	f003 fa82 	bl	80061cc <USB_HostInit>
 8002cc8:	4603      	mov	r3, r0
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d005      	beq.n	8002cda <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2202      	movs	r2, #2
 8002cd2:	f883 23d5 	strb.w	r2, [r3, #981]	; 0x3d5
    return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e004      	b.n	8002ce4 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2201      	movs	r2, #1
 8002cde:	f883 23d5 	strb.w	r2, [r3, #981]	; 0x3d5

  return HAL_OK;
 8002ce2:	2300      	movs	r3, #0
}
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	3710      	adds	r7, #16
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bd80      	pop	{r7, pc}

08002cec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b084      	sub	sp, #16
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
 8002cf4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d101      	bne.n	8002d00 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	e0cc      	b.n	8002e9a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d00:	4b68      	ldr	r3, [pc, #416]	; (8002ea4 <HAL_RCC_ClockConfig+0x1b8>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f003 030f 	and.w	r3, r3, #15
 8002d08:	683a      	ldr	r2, [r7, #0]
 8002d0a:	429a      	cmp	r2, r3
 8002d0c:	d90c      	bls.n	8002d28 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d0e:	4b65      	ldr	r3, [pc, #404]	; (8002ea4 <HAL_RCC_ClockConfig+0x1b8>)
 8002d10:	683a      	ldr	r2, [r7, #0]
 8002d12:	b2d2      	uxtb	r2, r2
 8002d14:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d16:	4b63      	ldr	r3, [pc, #396]	; (8002ea4 <HAL_RCC_ClockConfig+0x1b8>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f003 030f 	and.w	r3, r3, #15
 8002d1e:	683a      	ldr	r2, [r7, #0]
 8002d20:	429a      	cmp	r2, r3
 8002d22:	d001      	beq.n	8002d28 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002d24:	2301      	movs	r3, #1
 8002d26:	e0b8      	b.n	8002e9a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f003 0302 	and.w	r3, r3, #2
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d020      	beq.n	8002d76 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f003 0304 	and.w	r3, r3, #4
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d005      	beq.n	8002d4c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d40:	4b59      	ldr	r3, [pc, #356]	; (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d42:	689b      	ldr	r3, [r3, #8]
 8002d44:	4a58      	ldr	r2, [pc, #352]	; (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d46:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002d4a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f003 0308 	and.w	r3, r3, #8
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d005      	beq.n	8002d64 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d58:	4b53      	ldr	r3, [pc, #332]	; (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d5a:	689b      	ldr	r3, [r3, #8]
 8002d5c:	4a52      	ldr	r2, [pc, #328]	; (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d5e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002d62:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d64:	4b50      	ldr	r3, [pc, #320]	; (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d66:	689b      	ldr	r3, [r3, #8]
 8002d68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	494d      	ldr	r1, [pc, #308]	; (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d72:	4313      	orrs	r3, r2
 8002d74:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f003 0301 	and.w	r3, r3, #1
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d044      	beq.n	8002e0c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	2b01      	cmp	r3, #1
 8002d88:	d107      	bne.n	8002d9a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d8a:	4b47      	ldr	r3, [pc, #284]	; (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d119      	bne.n	8002dca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	e07f      	b.n	8002e9a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	2b02      	cmp	r3, #2
 8002da0:	d003      	beq.n	8002daa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002da6:	2b03      	cmp	r3, #3
 8002da8:	d107      	bne.n	8002dba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002daa:	4b3f      	ldr	r3, [pc, #252]	; (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d109      	bne.n	8002dca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002db6:	2301      	movs	r3, #1
 8002db8:	e06f      	b.n	8002e9a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dba:	4b3b      	ldr	r3, [pc, #236]	; (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f003 0302 	and.w	r3, r3, #2
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d101      	bne.n	8002dca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	e067      	b.n	8002e9a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002dca:	4b37      	ldr	r3, [pc, #220]	; (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002dcc:	689b      	ldr	r3, [r3, #8]
 8002dce:	f023 0203 	bic.w	r2, r3, #3
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	4934      	ldr	r1, [pc, #208]	; (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ddc:	f7ff f9ea 	bl	80021b4 <HAL_GetTick>
 8002de0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002de2:	e00a      	b.n	8002dfa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002de4:	f7ff f9e6 	bl	80021b4 <HAL_GetTick>
 8002de8:	4602      	mov	r2, r0
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	1ad3      	subs	r3, r2, r3
 8002dee:	f241 3288 	movw	r2, #5000	; 0x1388
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d901      	bls.n	8002dfa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002df6:	2303      	movs	r3, #3
 8002df8:	e04f      	b.n	8002e9a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dfa:	4b2b      	ldr	r3, [pc, #172]	; (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	f003 020c 	and.w	r2, r3, #12
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	009b      	lsls	r3, r3, #2
 8002e08:	429a      	cmp	r2, r3
 8002e0a:	d1eb      	bne.n	8002de4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002e0c:	4b25      	ldr	r3, [pc, #148]	; (8002ea4 <HAL_RCC_ClockConfig+0x1b8>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f003 030f 	and.w	r3, r3, #15
 8002e14:	683a      	ldr	r2, [r7, #0]
 8002e16:	429a      	cmp	r2, r3
 8002e18:	d20c      	bcs.n	8002e34 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e1a:	4b22      	ldr	r3, [pc, #136]	; (8002ea4 <HAL_RCC_ClockConfig+0x1b8>)
 8002e1c:	683a      	ldr	r2, [r7, #0]
 8002e1e:	b2d2      	uxtb	r2, r2
 8002e20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e22:	4b20      	ldr	r3, [pc, #128]	; (8002ea4 <HAL_RCC_ClockConfig+0x1b8>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f003 030f 	and.w	r3, r3, #15
 8002e2a:	683a      	ldr	r2, [r7, #0]
 8002e2c:	429a      	cmp	r2, r3
 8002e2e:	d001      	beq.n	8002e34 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002e30:	2301      	movs	r3, #1
 8002e32:	e032      	b.n	8002e9a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f003 0304 	and.w	r3, r3, #4
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d008      	beq.n	8002e52 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e40:	4b19      	ldr	r3, [pc, #100]	; (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e42:	689b      	ldr	r3, [r3, #8]
 8002e44:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	68db      	ldr	r3, [r3, #12]
 8002e4c:	4916      	ldr	r1, [pc, #88]	; (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f003 0308 	and.w	r3, r3, #8
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d009      	beq.n	8002e72 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002e5e:	4b12      	ldr	r3, [pc, #72]	; (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e60:	689b      	ldr	r3, [r3, #8]
 8002e62:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	691b      	ldr	r3, [r3, #16]
 8002e6a:	00db      	lsls	r3, r3, #3
 8002e6c:	490e      	ldr	r1, [pc, #56]	; (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002e72:	f000 fb7f 	bl	8003574 <HAL_RCC_GetSysClockFreq>
 8002e76:	4602      	mov	r2, r0
 8002e78:	4b0b      	ldr	r3, [pc, #44]	; (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e7a:	689b      	ldr	r3, [r3, #8]
 8002e7c:	091b      	lsrs	r3, r3, #4
 8002e7e:	f003 030f 	and.w	r3, r3, #15
 8002e82:	490a      	ldr	r1, [pc, #40]	; (8002eac <HAL_RCC_ClockConfig+0x1c0>)
 8002e84:	5ccb      	ldrb	r3, [r1, r3]
 8002e86:	fa22 f303 	lsr.w	r3, r2, r3
 8002e8a:	4a09      	ldr	r2, [pc, #36]	; (8002eb0 <HAL_RCC_ClockConfig+0x1c4>)
 8002e8c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002e8e:	4b09      	ldr	r3, [pc, #36]	; (8002eb4 <HAL_RCC_ClockConfig+0x1c8>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4618      	mov	r0, r3
 8002e94:	f7ff f94a 	bl	800212c <HAL_InitTick>

  return HAL_OK;
 8002e98:	2300      	movs	r3, #0
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	3710      	adds	r7, #16
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	bf00      	nop
 8002ea4:	40023c00 	.word	0x40023c00
 8002ea8:	40023800 	.word	0x40023800
 8002eac:	08008cd0 	.word	0x08008cd0
 8002eb0:	20000018 	.word	0x20000018
 8002eb4:	2000001c 	.word	0x2000001c

08002eb8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ebc:	4b03      	ldr	r3, [pc, #12]	; (8002ecc <HAL_RCC_GetHCLKFreq+0x14>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
}
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec8:	4770      	bx	lr
 8002eca:	bf00      	nop
 8002ecc:	20000018 	.word	0x20000018

08002ed0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002ed4:	f7ff fff0 	bl	8002eb8 <HAL_RCC_GetHCLKFreq>
 8002ed8:	4602      	mov	r2, r0
 8002eda:	4b05      	ldr	r3, [pc, #20]	; (8002ef0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002edc:	689b      	ldr	r3, [r3, #8]
 8002ede:	0a9b      	lsrs	r3, r3, #10
 8002ee0:	f003 0307 	and.w	r3, r3, #7
 8002ee4:	4903      	ldr	r1, [pc, #12]	; (8002ef4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ee6:	5ccb      	ldrb	r3, [r1, r3]
 8002ee8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002eec:	4618      	mov	r0, r3
 8002eee:	bd80      	pop	{r7, pc}
 8002ef0:	40023800 	.word	0x40023800
 8002ef4:	08008ce0 	.word	0x08008ce0

08002ef8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002efc:	f7ff ffdc 	bl	8002eb8 <HAL_RCC_GetHCLKFreq>
 8002f00:	4602      	mov	r2, r0
 8002f02:	4b05      	ldr	r3, [pc, #20]	; (8002f18 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002f04:	689b      	ldr	r3, [r3, #8]
 8002f06:	0b5b      	lsrs	r3, r3, #13
 8002f08:	f003 0307 	and.w	r3, r3, #7
 8002f0c:	4903      	ldr	r1, [pc, #12]	; (8002f1c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f0e:	5ccb      	ldrb	r3, [r1, r3]
 8002f10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f14:	4618      	mov	r0, r3
 8002f16:	bd80      	pop	{r7, pc}
 8002f18:	40023800 	.word	0x40023800
 8002f1c:	08008ce0 	.word	0x08008ce0

08002f20 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b08c      	sub	sp, #48	; 0x30
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8002f30:	2300      	movs	r3, #0
 8002f32:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8002f34:	2300      	movs	r3, #0
 8002f36:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8002f40:	2300      	movs	r3, #0
 8002f42:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8002f44:	2300      	movs	r3, #0
 8002f46:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f003 0301 	and.w	r3, r3, #1
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d010      	beq.n	8002f7a <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8002f58:	4b6f      	ldr	r3, [pc, #444]	; (8003118 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002f5a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002f5e:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f66:	496c      	ldr	r1, [pc, #432]	; (8003118 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d101      	bne.n	8002f7a <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8002f76:	2301      	movs	r3, #1
 8002f78:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f003 0302 	and.w	r3, r3, #2
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d010      	beq.n	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8002f86:	4b64      	ldr	r3, [pc, #400]	; (8003118 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002f88:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002f8c:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f94:	4960      	ldr	r1, [pc, #384]	; (8003118 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002f96:	4313      	orrs	r3, r2
 8002f98:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d101      	bne.n	8002fa8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8002fa4:	2301      	movs	r3, #1
 8002fa6:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f003 0304 	and.w	r3, r3, #4
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d017      	beq.n	8002fe4 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002fb4:	4b58      	ldr	r3, [pc, #352]	; (8003118 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002fb6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002fba:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fc2:	4955      	ldr	r1, [pc, #340]	; (8003118 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002fd2:	d101      	bne.n	8002fd8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d101      	bne.n	8002fe4 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f003 0308 	and.w	r3, r3, #8
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d017      	beq.n	8003020 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002ff0:	4b49      	ldr	r3, [pc, #292]	; (8003118 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002ff2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002ff6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ffe:	4946      	ldr	r1, [pc, #280]	; (8003118 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003000:	4313      	orrs	r3, r2
 8003002:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800300a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800300e:	d101      	bne.n	8003014 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8003010:	2301      	movs	r3, #1
 8003012:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003018:	2b00      	cmp	r3, #0
 800301a:	d101      	bne.n	8003020 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 800301c:	2301      	movs	r3, #1
 800301e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f003 0320 	and.w	r3, r3, #32
 8003028:	2b00      	cmp	r3, #0
 800302a:	f000 808a 	beq.w	8003142 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800302e:	2300      	movs	r3, #0
 8003030:	60bb      	str	r3, [r7, #8]
 8003032:	4b39      	ldr	r3, [pc, #228]	; (8003118 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003036:	4a38      	ldr	r2, [pc, #224]	; (8003118 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003038:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800303c:	6413      	str	r3, [r2, #64]	; 0x40
 800303e:	4b36      	ldr	r3, [pc, #216]	; (8003118 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003042:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003046:	60bb      	str	r3, [r7, #8]
 8003048:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800304a:	4b34      	ldr	r3, [pc, #208]	; (800311c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	4a33      	ldr	r2, [pc, #204]	; (800311c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8003050:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003054:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003056:	f7ff f8ad 	bl	80021b4 <HAL_GetTick>
 800305a:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800305c:	e008      	b.n	8003070 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800305e:	f7ff f8a9 	bl	80021b4 <HAL_GetTick>
 8003062:	4602      	mov	r2, r0
 8003064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003066:	1ad3      	subs	r3, r2, r3
 8003068:	2b02      	cmp	r3, #2
 800306a:	d901      	bls.n	8003070 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 800306c:	2303      	movs	r3, #3
 800306e:	e278      	b.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003070:	4b2a      	ldr	r3, [pc, #168]	; (800311c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003078:	2b00      	cmp	r3, #0
 800307a:	d0f0      	beq.n	800305e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800307c:	4b26      	ldr	r3, [pc, #152]	; (8003118 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800307e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003080:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003084:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003086:	6a3b      	ldr	r3, [r7, #32]
 8003088:	2b00      	cmp	r3, #0
 800308a:	d02f      	beq.n	80030ec <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003090:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003094:	6a3a      	ldr	r2, [r7, #32]
 8003096:	429a      	cmp	r2, r3
 8003098:	d028      	beq.n	80030ec <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800309a:	4b1f      	ldr	r3, [pc, #124]	; (8003118 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800309c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800309e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80030a2:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80030a4:	4b1e      	ldr	r3, [pc, #120]	; (8003120 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80030a6:	2201      	movs	r2, #1
 80030a8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80030aa:	4b1d      	ldr	r3, [pc, #116]	; (8003120 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80030ac:	2200      	movs	r2, #0
 80030ae:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80030b0:	4a19      	ldr	r2, [pc, #100]	; (8003118 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80030b2:	6a3b      	ldr	r3, [r7, #32]
 80030b4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80030b6:	4b18      	ldr	r3, [pc, #96]	; (8003118 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80030b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030ba:	f003 0301 	and.w	r3, r3, #1
 80030be:	2b01      	cmp	r3, #1
 80030c0:	d114      	bne.n	80030ec <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80030c2:	f7ff f877 	bl	80021b4 <HAL_GetTick>
 80030c6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030c8:	e00a      	b.n	80030e0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80030ca:	f7ff f873 	bl	80021b4 <HAL_GetTick>
 80030ce:	4602      	mov	r2, r0
 80030d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030d2:	1ad3      	subs	r3, r2, r3
 80030d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80030d8:	4293      	cmp	r3, r2
 80030da:	d901      	bls.n	80030e0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 80030dc:	2303      	movs	r3, #3
 80030de:	e240      	b.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030e0:	4b0d      	ldr	r3, [pc, #52]	; (8003118 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80030e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030e4:	f003 0302 	and.w	r3, r3, #2
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d0ee      	beq.n	80030ca <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80030f4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80030f8:	d114      	bne.n	8003124 <HAL_RCCEx_PeriphCLKConfig+0x204>
 80030fa:	4b07      	ldr	r3, [pc, #28]	; (8003118 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80030fc:	689b      	ldr	r3, [r3, #8]
 80030fe:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003106:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800310a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800310e:	4902      	ldr	r1, [pc, #8]	; (8003118 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003110:	4313      	orrs	r3, r2
 8003112:	608b      	str	r3, [r1, #8]
 8003114:	e00c      	b.n	8003130 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8003116:	bf00      	nop
 8003118:	40023800 	.word	0x40023800
 800311c:	40007000 	.word	0x40007000
 8003120:	42470e40 	.word	0x42470e40
 8003124:	4b4a      	ldr	r3, [pc, #296]	; (8003250 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003126:	689b      	ldr	r3, [r3, #8]
 8003128:	4a49      	ldr	r2, [pc, #292]	; (8003250 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800312a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800312e:	6093      	str	r3, [r2, #8]
 8003130:	4b47      	ldr	r3, [pc, #284]	; (8003250 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003132:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003138:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800313c:	4944      	ldr	r1, [pc, #272]	; (8003250 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800313e:	4313      	orrs	r3, r2
 8003140:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f003 0310 	and.w	r3, r3, #16
 800314a:	2b00      	cmp	r3, #0
 800314c:	d004      	beq.n	8003158 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8003154:	4b3f      	ldr	r3, [pc, #252]	; (8003254 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8003156:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003160:	2b00      	cmp	r3, #0
 8003162:	d00a      	beq.n	800317a <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8003164:	4b3a      	ldr	r3, [pc, #232]	; (8003250 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003166:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800316a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003172:	4937      	ldr	r1, [pc, #220]	; (8003250 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003174:	4313      	orrs	r3, r2
 8003176:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003182:	2b00      	cmp	r3, #0
 8003184:	d00a      	beq.n	800319c <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003186:	4b32      	ldr	r3, [pc, #200]	; (8003250 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003188:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800318c:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003194:	492e      	ldr	r1, [pc, #184]	; (8003250 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003196:	4313      	orrs	r3, r2
 8003198:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d011      	beq.n	80031cc <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80031a8:	4b29      	ldr	r3, [pc, #164]	; (8003250 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80031aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80031ae:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031b6:	4926      	ldr	r1, [pc, #152]	; (8003250 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80031b8:	4313      	orrs	r3, r2
 80031ba:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031c2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80031c6:	d101      	bne.n	80031cc <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 80031c8:	2301      	movs	r3, #1
 80031ca:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d00a      	beq.n	80031ee <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 80031d8:	4b1d      	ldr	r3, [pc, #116]	; (8003250 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80031da:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80031de:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031e6:	491a      	ldr	r1, [pc, #104]	; (8003250 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80031e8:	4313      	orrs	r3, r2
 80031ea:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d011      	beq.n	800321e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 80031fa:	4b15      	ldr	r3, [pc, #84]	; (8003250 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80031fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003200:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003208:	4911      	ldr	r1, [pc, #68]	; (8003250 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800320a:	4313      	orrs	r3, r2
 800320c:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003214:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003218:	d101      	bne.n	800321e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 800321a:	2301      	movs	r3, #1
 800321c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800321e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003220:	2b01      	cmp	r3, #1
 8003222:	d005      	beq.n	8003230 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800322c:	f040 80ff 	bne.w	800342e <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003230:	4b09      	ldr	r3, [pc, #36]	; (8003258 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003232:	2200      	movs	r2, #0
 8003234:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003236:	f7fe ffbd 	bl	80021b4 <HAL_GetTick>
 800323a:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800323c:	e00e      	b.n	800325c <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800323e:	f7fe ffb9 	bl	80021b4 <HAL_GetTick>
 8003242:	4602      	mov	r2, r0
 8003244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003246:	1ad3      	subs	r3, r2, r3
 8003248:	2b02      	cmp	r3, #2
 800324a:	d907      	bls.n	800325c <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800324c:	2303      	movs	r3, #3
 800324e:	e188      	b.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8003250:	40023800 	.word	0x40023800
 8003254:	424711e0 	.word	0x424711e0
 8003258:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800325c:	4b7e      	ldr	r3, [pc, #504]	; (8003458 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003264:	2b00      	cmp	r3, #0
 8003266:	d1ea      	bne.n	800323e <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f003 0301 	and.w	r3, r3, #1
 8003270:	2b00      	cmp	r3, #0
 8003272:	d003      	beq.n	800327c <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003278:	2b00      	cmp	r3, #0
 800327a:	d009      	beq.n	8003290 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8003284:	2b00      	cmp	r3, #0
 8003286:	d028      	beq.n	80032da <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800328c:	2b00      	cmp	r3, #0
 800328e:	d124      	bne.n	80032da <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8003290:	4b71      	ldr	r3, [pc, #452]	; (8003458 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003292:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003296:	0c1b      	lsrs	r3, r3, #16
 8003298:	f003 0303 	and.w	r3, r3, #3
 800329c:	3301      	adds	r3, #1
 800329e:	005b      	lsls	r3, r3, #1
 80032a0:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80032a2:	4b6d      	ldr	r3, [pc, #436]	; (8003458 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80032a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80032a8:	0e1b      	lsrs	r3, r3, #24
 80032aa:	f003 030f 	and.w	r3, r3, #15
 80032ae:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	685a      	ldr	r2, [r3, #4]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	689b      	ldr	r3, [r3, #8]
 80032b8:	019b      	lsls	r3, r3, #6
 80032ba:	431a      	orrs	r2, r3
 80032bc:	69fb      	ldr	r3, [r7, #28]
 80032be:	085b      	lsrs	r3, r3, #1
 80032c0:	3b01      	subs	r3, #1
 80032c2:	041b      	lsls	r3, r3, #16
 80032c4:	431a      	orrs	r2, r3
 80032c6:	69bb      	ldr	r3, [r7, #24]
 80032c8:	061b      	lsls	r3, r3, #24
 80032ca:	431a      	orrs	r2, r3
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	695b      	ldr	r3, [r3, #20]
 80032d0:	071b      	lsls	r3, r3, #28
 80032d2:	4961      	ldr	r1, [pc, #388]	; (8003458 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80032d4:	4313      	orrs	r3, r2
 80032d6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f003 0304 	and.w	r3, r3, #4
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d004      	beq.n	80032f0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80032ee:	d00a      	beq.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d035      	beq.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003300:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003304:	d130      	bne.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8003306:	4b54      	ldr	r3, [pc, #336]	; (8003458 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003308:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800330c:	0c1b      	lsrs	r3, r3, #16
 800330e:	f003 0303 	and.w	r3, r3, #3
 8003312:	3301      	adds	r3, #1
 8003314:	005b      	lsls	r3, r3, #1
 8003316:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003318:	4b4f      	ldr	r3, [pc, #316]	; (8003458 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800331a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800331e:	0f1b      	lsrs	r3, r3, #28
 8003320:	f003 0307 	and.w	r3, r3, #7
 8003324:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	685a      	ldr	r2, [r3, #4]
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	689b      	ldr	r3, [r3, #8]
 800332e:	019b      	lsls	r3, r3, #6
 8003330:	431a      	orrs	r2, r3
 8003332:	69fb      	ldr	r3, [r7, #28]
 8003334:	085b      	lsrs	r3, r3, #1
 8003336:	3b01      	subs	r3, #1
 8003338:	041b      	lsls	r3, r3, #16
 800333a:	431a      	orrs	r2, r3
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	691b      	ldr	r3, [r3, #16]
 8003340:	061b      	lsls	r3, r3, #24
 8003342:	431a      	orrs	r2, r3
 8003344:	697b      	ldr	r3, [r7, #20]
 8003346:	071b      	lsls	r3, r3, #28
 8003348:	4943      	ldr	r1, [pc, #268]	; (8003458 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800334a:	4313      	orrs	r3, r2
 800334c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003350:	4b41      	ldr	r3, [pc, #260]	; (8003458 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003352:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003356:	f023 021f 	bic.w	r2, r3, #31
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800335e:	3b01      	subs	r3, #1
 8003360:	493d      	ldr	r1, [pc, #244]	; (8003458 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003362:	4313      	orrs	r3, r2
 8003364:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003370:	2b00      	cmp	r3, #0
 8003372:	d029      	beq.n	80033c8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003378:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800337c:	d124      	bne.n	80033c8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800337e:	4b36      	ldr	r3, [pc, #216]	; (8003458 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003380:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003384:	0c1b      	lsrs	r3, r3, #16
 8003386:	f003 0303 	and.w	r3, r3, #3
 800338a:	3301      	adds	r3, #1
 800338c:	005b      	lsls	r3, r3, #1
 800338e:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003390:	4b31      	ldr	r3, [pc, #196]	; (8003458 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003392:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003396:	0f1b      	lsrs	r3, r3, #28
 8003398:	f003 0307 	and.w	r3, r3, #7
 800339c:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	685a      	ldr	r2, [r3, #4]
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	689b      	ldr	r3, [r3, #8]
 80033a6:	019b      	lsls	r3, r3, #6
 80033a8:	431a      	orrs	r2, r3
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	68db      	ldr	r3, [r3, #12]
 80033ae:	085b      	lsrs	r3, r3, #1
 80033b0:	3b01      	subs	r3, #1
 80033b2:	041b      	lsls	r3, r3, #16
 80033b4:	431a      	orrs	r2, r3
 80033b6:	69bb      	ldr	r3, [r7, #24]
 80033b8:	061b      	lsls	r3, r3, #24
 80033ba:	431a      	orrs	r2, r3
 80033bc:	697b      	ldr	r3, [r7, #20]
 80033be:	071b      	lsls	r3, r3, #28
 80033c0:	4925      	ldr	r1, [pc, #148]	; (8003458 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80033c2:	4313      	orrs	r3, r2
 80033c4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d016      	beq.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	685a      	ldr	r2, [r3, #4]
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	689b      	ldr	r3, [r3, #8]
 80033dc:	019b      	lsls	r3, r3, #6
 80033de:	431a      	orrs	r2, r3
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	68db      	ldr	r3, [r3, #12]
 80033e4:	085b      	lsrs	r3, r3, #1
 80033e6:	3b01      	subs	r3, #1
 80033e8:	041b      	lsls	r3, r3, #16
 80033ea:	431a      	orrs	r2, r3
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	691b      	ldr	r3, [r3, #16]
 80033f0:	061b      	lsls	r3, r3, #24
 80033f2:	431a      	orrs	r2, r3
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	695b      	ldr	r3, [r3, #20]
 80033f8:	071b      	lsls	r3, r3, #28
 80033fa:	4917      	ldr	r1, [pc, #92]	; (8003458 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80033fc:	4313      	orrs	r3, r2
 80033fe:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003402:	4b16      	ldr	r3, [pc, #88]	; (800345c <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8003404:	2201      	movs	r2, #1
 8003406:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003408:	f7fe fed4 	bl	80021b4 <HAL_GetTick>
 800340c:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800340e:	e008      	b.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003410:	f7fe fed0 	bl	80021b4 <HAL_GetTick>
 8003414:	4602      	mov	r2, r0
 8003416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003418:	1ad3      	subs	r3, r2, r3
 800341a:	2b02      	cmp	r3, #2
 800341c:	d901      	bls.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800341e:	2303      	movs	r3, #3
 8003420:	e09f      	b.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003422:	4b0d      	ldr	r3, [pc, #52]	; (8003458 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800342a:	2b00      	cmp	r3, #0
 800342c:	d0f0      	beq.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 800342e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003430:	2b01      	cmp	r3, #1
 8003432:	f040 8095 	bne.w	8003560 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003436:	4b0a      	ldr	r3, [pc, #40]	; (8003460 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8003438:	2200      	movs	r2, #0
 800343a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800343c:	f7fe feba 	bl	80021b4 <HAL_GetTick>
 8003440:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003442:	e00f      	b.n	8003464 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8003444:	f7fe feb6 	bl	80021b4 <HAL_GetTick>
 8003448:	4602      	mov	r2, r0
 800344a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800344c:	1ad3      	subs	r3, r2, r3
 800344e:	2b02      	cmp	r3, #2
 8003450:	d908      	bls.n	8003464 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003452:	2303      	movs	r3, #3
 8003454:	e085      	b.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8003456:	bf00      	nop
 8003458:	40023800 	.word	0x40023800
 800345c:	42470068 	.word	0x42470068
 8003460:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003464:	4b41      	ldr	r3, [pc, #260]	; (800356c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800346c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003470:	d0e8      	beq.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f003 0304 	and.w	r3, r3, #4
 800347a:	2b00      	cmp	r3, #0
 800347c:	d003      	beq.n	8003486 <HAL_RCCEx_PeriphCLKConfig+0x566>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003482:	2b00      	cmp	r3, #0
 8003484:	d009      	beq.n	800349a <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 800348e:	2b00      	cmp	r3, #0
 8003490:	d02b      	beq.n	80034ea <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003496:	2b00      	cmp	r3, #0
 8003498:	d127      	bne.n	80034ea <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800349a:	4b34      	ldr	r3, [pc, #208]	; (800356c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800349c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034a0:	0c1b      	lsrs	r3, r3, #16
 80034a2:	f003 0303 	and.w	r3, r3, #3
 80034a6:	3301      	adds	r3, #1
 80034a8:	005b      	lsls	r3, r3, #1
 80034aa:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	699a      	ldr	r2, [r3, #24]
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	69db      	ldr	r3, [r3, #28]
 80034b4:	019b      	lsls	r3, r3, #6
 80034b6:	431a      	orrs	r2, r3
 80034b8:	693b      	ldr	r3, [r7, #16]
 80034ba:	085b      	lsrs	r3, r3, #1
 80034bc:	3b01      	subs	r3, #1
 80034be:	041b      	lsls	r3, r3, #16
 80034c0:	431a      	orrs	r2, r3
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034c6:	061b      	lsls	r3, r3, #24
 80034c8:	4928      	ldr	r1, [pc, #160]	; (800356c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80034ca:	4313      	orrs	r3, r2
 80034cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80034d0:	4b26      	ldr	r3, [pc, #152]	; (800356c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80034d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80034d6:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034de:	3b01      	subs	r3, #1
 80034e0:	021b      	lsls	r3, r3, #8
 80034e2:	4922      	ldr	r1, [pc, #136]	; (800356c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80034e4:	4313      	orrs	r3, r2
 80034e6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d01d      	beq.n	8003532 <HAL_RCCEx_PeriphCLKConfig+0x612>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034fa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80034fe:	d118      	bne.n	8003532 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003500:	4b1a      	ldr	r3, [pc, #104]	; (800356c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003502:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003506:	0e1b      	lsrs	r3, r3, #24
 8003508:	f003 030f 	and.w	r3, r3, #15
 800350c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	699a      	ldr	r2, [r3, #24]
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	69db      	ldr	r3, [r3, #28]
 8003516:	019b      	lsls	r3, r3, #6
 8003518:	431a      	orrs	r2, r3
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6a1b      	ldr	r3, [r3, #32]
 800351e:	085b      	lsrs	r3, r3, #1
 8003520:	3b01      	subs	r3, #1
 8003522:	041b      	lsls	r3, r3, #16
 8003524:	431a      	orrs	r2, r3
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	061b      	lsls	r3, r3, #24
 800352a:	4910      	ldr	r1, [pc, #64]	; (800356c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800352c:	4313      	orrs	r3, r2
 800352e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003532:	4b0f      	ldr	r3, [pc, #60]	; (8003570 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8003534:	2201      	movs	r2, #1
 8003536:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003538:	f7fe fe3c 	bl	80021b4 <HAL_GetTick>
 800353c:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800353e:	e008      	b.n	8003552 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8003540:	f7fe fe38 	bl	80021b4 <HAL_GetTick>
 8003544:	4602      	mov	r2, r0
 8003546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003548:	1ad3      	subs	r3, r2, r3
 800354a:	2b02      	cmp	r3, #2
 800354c:	d901      	bls.n	8003552 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800354e:	2303      	movs	r3, #3
 8003550:	e007      	b.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003552:	4b06      	ldr	r3, [pc, #24]	; (800356c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800355a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800355e:	d1ef      	bne.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8003560:	2300      	movs	r3, #0
}
 8003562:	4618      	mov	r0, r3
 8003564:	3730      	adds	r7, #48	; 0x30
 8003566:	46bd      	mov	sp, r7
 8003568:	bd80      	pop	{r7, pc}
 800356a:	bf00      	nop
 800356c:	40023800 	.word	0x40023800
 8003570:	42470070 	.word	0x42470070

08003574 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003574:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003578:	b0ae      	sub	sp, #184	; 0xb8
 800357a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800357c:	2300      	movs	r3, #0
 800357e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8003582:	2300      	movs	r3, #0
 8003584:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8003588:	2300      	movs	r3, #0
 800358a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 800358e:	2300      	movs	r3, #0
 8003590:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8003594:	2300      	movs	r3, #0
 8003596:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800359a:	4bcb      	ldr	r3, [pc, #812]	; (80038c8 <HAL_RCC_GetSysClockFreq+0x354>)
 800359c:	689b      	ldr	r3, [r3, #8]
 800359e:	f003 030c 	and.w	r3, r3, #12
 80035a2:	2b0c      	cmp	r3, #12
 80035a4:	f200 8206 	bhi.w	80039b4 <HAL_RCC_GetSysClockFreq+0x440>
 80035a8:	a201      	add	r2, pc, #4	; (adr r2, 80035b0 <HAL_RCC_GetSysClockFreq+0x3c>)
 80035aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035ae:	bf00      	nop
 80035b0:	080035e5 	.word	0x080035e5
 80035b4:	080039b5 	.word	0x080039b5
 80035b8:	080039b5 	.word	0x080039b5
 80035bc:	080039b5 	.word	0x080039b5
 80035c0:	080035ed 	.word	0x080035ed
 80035c4:	080039b5 	.word	0x080039b5
 80035c8:	080039b5 	.word	0x080039b5
 80035cc:	080039b5 	.word	0x080039b5
 80035d0:	080035f5 	.word	0x080035f5
 80035d4:	080039b5 	.word	0x080039b5
 80035d8:	080039b5 	.word	0x080039b5
 80035dc:	080039b5 	.word	0x080039b5
 80035e0:	080037e5 	.word	0x080037e5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80035e4:	4bb9      	ldr	r3, [pc, #740]	; (80038cc <HAL_RCC_GetSysClockFreq+0x358>)
 80035e6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 80035ea:	e1e7      	b.n	80039bc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80035ec:	4bb8      	ldr	r3, [pc, #736]	; (80038d0 <HAL_RCC_GetSysClockFreq+0x35c>)
 80035ee:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80035f2:	e1e3      	b.n	80039bc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80035f4:	4bb4      	ldr	r3, [pc, #720]	; (80038c8 <HAL_RCC_GetSysClockFreq+0x354>)
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80035fc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003600:	4bb1      	ldr	r3, [pc, #708]	; (80038c8 <HAL_RCC_GetSysClockFreq+0x354>)
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003608:	2b00      	cmp	r3, #0
 800360a:	d071      	beq.n	80036f0 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800360c:	4bae      	ldr	r3, [pc, #696]	; (80038c8 <HAL_RCC_GetSysClockFreq+0x354>)
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	099b      	lsrs	r3, r3, #6
 8003612:	2200      	movs	r2, #0
 8003614:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003618:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 800361c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003620:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003624:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003628:	2300      	movs	r3, #0
 800362a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800362e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003632:	4622      	mov	r2, r4
 8003634:	462b      	mov	r3, r5
 8003636:	f04f 0000 	mov.w	r0, #0
 800363a:	f04f 0100 	mov.w	r1, #0
 800363e:	0159      	lsls	r1, r3, #5
 8003640:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003644:	0150      	lsls	r0, r2, #5
 8003646:	4602      	mov	r2, r0
 8003648:	460b      	mov	r3, r1
 800364a:	4621      	mov	r1, r4
 800364c:	1a51      	subs	r1, r2, r1
 800364e:	6439      	str	r1, [r7, #64]	; 0x40
 8003650:	4629      	mov	r1, r5
 8003652:	eb63 0301 	sbc.w	r3, r3, r1
 8003656:	647b      	str	r3, [r7, #68]	; 0x44
 8003658:	f04f 0200 	mov.w	r2, #0
 800365c:	f04f 0300 	mov.w	r3, #0
 8003660:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8003664:	4649      	mov	r1, r9
 8003666:	018b      	lsls	r3, r1, #6
 8003668:	4641      	mov	r1, r8
 800366a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800366e:	4641      	mov	r1, r8
 8003670:	018a      	lsls	r2, r1, #6
 8003672:	4641      	mov	r1, r8
 8003674:	1a51      	subs	r1, r2, r1
 8003676:	63b9      	str	r1, [r7, #56]	; 0x38
 8003678:	4649      	mov	r1, r9
 800367a:	eb63 0301 	sbc.w	r3, r3, r1
 800367e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003680:	f04f 0200 	mov.w	r2, #0
 8003684:	f04f 0300 	mov.w	r3, #0
 8003688:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 800368c:	4649      	mov	r1, r9
 800368e:	00cb      	lsls	r3, r1, #3
 8003690:	4641      	mov	r1, r8
 8003692:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003696:	4641      	mov	r1, r8
 8003698:	00ca      	lsls	r2, r1, #3
 800369a:	4610      	mov	r0, r2
 800369c:	4619      	mov	r1, r3
 800369e:	4603      	mov	r3, r0
 80036a0:	4622      	mov	r2, r4
 80036a2:	189b      	adds	r3, r3, r2
 80036a4:	633b      	str	r3, [r7, #48]	; 0x30
 80036a6:	462b      	mov	r3, r5
 80036a8:	460a      	mov	r2, r1
 80036aa:	eb42 0303 	adc.w	r3, r2, r3
 80036ae:	637b      	str	r3, [r7, #52]	; 0x34
 80036b0:	f04f 0200 	mov.w	r2, #0
 80036b4:	f04f 0300 	mov.w	r3, #0
 80036b8:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80036bc:	4629      	mov	r1, r5
 80036be:	024b      	lsls	r3, r1, #9
 80036c0:	4621      	mov	r1, r4
 80036c2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80036c6:	4621      	mov	r1, r4
 80036c8:	024a      	lsls	r2, r1, #9
 80036ca:	4610      	mov	r0, r2
 80036cc:	4619      	mov	r1, r3
 80036ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80036d2:	2200      	movs	r2, #0
 80036d4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80036d8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80036dc:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80036e0:	f7fd fa82 	bl	8000be8 <__aeabi_uldivmod>
 80036e4:	4602      	mov	r2, r0
 80036e6:	460b      	mov	r3, r1
 80036e8:	4613      	mov	r3, r2
 80036ea:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80036ee:	e067      	b.n	80037c0 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036f0:	4b75      	ldr	r3, [pc, #468]	; (80038c8 <HAL_RCC_GetSysClockFreq+0x354>)
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	099b      	lsrs	r3, r3, #6
 80036f6:	2200      	movs	r2, #0
 80036f8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80036fc:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8003700:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003704:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003708:	67bb      	str	r3, [r7, #120]	; 0x78
 800370a:	2300      	movs	r3, #0
 800370c:	67fb      	str	r3, [r7, #124]	; 0x7c
 800370e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8003712:	4622      	mov	r2, r4
 8003714:	462b      	mov	r3, r5
 8003716:	f04f 0000 	mov.w	r0, #0
 800371a:	f04f 0100 	mov.w	r1, #0
 800371e:	0159      	lsls	r1, r3, #5
 8003720:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003724:	0150      	lsls	r0, r2, #5
 8003726:	4602      	mov	r2, r0
 8003728:	460b      	mov	r3, r1
 800372a:	4621      	mov	r1, r4
 800372c:	1a51      	subs	r1, r2, r1
 800372e:	62b9      	str	r1, [r7, #40]	; 0x28
 8003730:	4629      	mov	r1, r5
 8003732:	eb63 0301 	sbc.w	r3, r3, r1
 8003736:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003738:	f04f 0200 	mov.w	r2, #0
 800373c:	f04f 0300 	mov.w	r3, #0
 8003740:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8003744:	4649      	mov	r1, r9
 8003746:	018b      	lsls	r3, r1, #6
 8003748:	4641      	mov	r1, r8
 800374a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800374e:	4641      	mov	r1, r8
 8003750:	018a      	lsls	r2, r1, #6
 8003752:	4641      	mov	r1, r8
 8003754:	ebb2 0a01 	subs.w	sl, r2, r1
 8003758:	4649      	mov	r1, r9
 800375a:	eb63 0b01 	sbc.w	fp, r3, r1
 800375e:	f04f 0200 	mov.w	r2, #0
 8003762:	f04f 0300 	mov.w	r3, #0
 8003766:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800376a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800376e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003772:	4692      	mov	sl, r2
 8003774:	469b      	mov	fp, r3
 8003776:	4623      	mov	r3, r4
 8003778:	eb1a 0303 	adds.w	r3, sl, r3
 800377c:	623b      	str	r3, [r7, #32]
 800377e:	462b      	mov	r3, r5
 8003780:	eb4b 0303 	adc.w	r3, fp, r3
 8003784:	627b      	str	r3, [r7, #36]	; 0x24
 8003786:	f04f 0200 	mov.w	r2, #0
 800378a:	f04f 0300 	mov.w	r3, #0
 800378e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003792:	4629      	mov	r1, r5
 8003794:	028b      	lsls	r3, r1, #10
 8003796:	4621      	mov	r1, r4
 8003798:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800379c:	4621      	mov	r1, r4
 800379e:	028a      	lsls	r2, r1, #10
 80037a0:	4610      	mov	r0, r2
 80037a2:	4619      	mov	r1, r3
 80037a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80037a8:	2200      	movs	r2, #0
 80037aa:	673b      	str	r3, [r7, #112]	; 0x70
 80037ac:	677a      	str	r2, [r7, #116]	; 0x74
 80037ae:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80037b2:	f7fd fa19 	bl	8000be8 <__aeabi_uldivmod>
 80037b6:	4602      	mov	r2, r0
 80037b8:	460b      	mov	r3, r1
 80037ba:	4613      	mov	r3, r2
 80037bc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80037c0:	4b41      	ldr	r3, [pc, #260]	; (80038c8 <HAL_RCC_GetSysClockFreq+0x354>)
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	0c1b      	lsrs	r3, r3, #16
 80037c6:	f003 0303 	and.w	r3, r3, #3
 80037ca:	3301      	adds	r3, #1
 80037cc:	005b      	lsls	r3, r3, #1
 80037ce:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 80037d2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80037d6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80037da:	fbb2 f3f3 	udiv	r3, r2, r3
 80037de:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80037e2:	e0eb      	b.n	80039bc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80037e4:	4b38      	ldr	r3, [pc, #224]	; (80038c8 <HAL_RCC_GetSysClockFreq+0x354>)
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80037ec:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80037f0:	4b35      	ldr	r3, [pc, #212]	; (80038c8 <HAL_RCC_GetSysClockFreq+0x354>)
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d06b      	beq.n	80038d4 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80037fc:	4b32      	ldr	r3, [pc, #200]	; (80038c8 <HAL_RCC_GetSysClockFreq+0x354>)
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	099b      	lsrs	r3, r3, #6
 8003802:	2200      	movs	r2, #0
 8003804:	66bb      	str	r3, [r7, #104]	; 0x68
 8003806:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003808:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800380a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800380e:	663b      	str	r3, [r7, #96]	; 0x60
 8003810:	2300      	movs	r3, #0
 8003812:	667b      	str	r3, [r7, #100]	; 0x64
 8003814:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8003818:	4622      	mov	r2, r4
 800381a:	462b      	mov	r3, r5
 800381c:	f04f 0000 	mov.w	r0, #0
 8003820:	f04f 0100 	mov.w	r1, #0
 8003824:	0159      	lsls	r1, r3, #5
 8003826:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800382a:	0150      	lsls	r0, r2, #5
 800382c:	4602      	mov	r2, r0
 800382e:	460b      	mov	r3, r1
 8003830:	4621      	mov	r1, r4
 8003832:	1a51      	subs	r1, r2, r1
 8003834:	61b9      	str	r1, [r7, #24]
 8003836:	4629      	mov	r1, r5
 8003838:	eb63 0301 	sbc.w	r3, r3, r1
 800383c:	61fb      	str	r3, [r7, #28]
 800383e:	f04f 0200 	mov.w	r2, #0
 8003842:	f04f 0300 	mov.w	r3, #0
 8003846:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800384a:	4659      	mov	r1, fp
 800384c:	018b      	lsls	r3, r1, #6
 800384e:	4651      	mov	r1, sl
 8003850:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003854:	4651      	mov	r1, sl
 8003856:	018a      	lsls	r2, r1, #6
 8003858:	4651      	mov	r1, sl
 800385a:	ebb2 0801 	subs.w	r8, r2, r1
 800385e:	4659      	mov	r1, fp
 8003860:	eb63 0901 	sbc.w	r9, r3, r1
 8003864:	f04f 0200 	mov.w	r2, #0
 8003868:	f04f 0300 	mov.w	r3, #0
 800386c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003870:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003874:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003878:	4690      	mov	r8, r2
 800387a:	4699      	mov	r9, r3
 800387c:	4623      	mov	r3, r4
 800387e:	eb18 0303 	adds.w	r3, r8, r3
 8003882:	613b      	str	r3, [r7, #16]
 8003884:	462b      	mov	r3, r5
 8003886:	eb49 0303 	adc.w	r3, r9, r3
 800388a:	617b      	str	r3, [r7, #20]
 800388c:	f04f 0200 	mov.w	r2, #0
 8003890:	f04f 0300 	mov.w	r3, #0
 8003894:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003898:	4629      	mov	r1, r5
 800389a:	024b      	lsls	r3, r1, #9
 800389c:	4621      	mov	r1, r4
 800389e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80038a2:	4621      	mov	r1, r4
 80038a4:	024a      	lsls	r2, r1, #9
 80038a6:	4610      	mov	r0, r2
 80038a8:	4619      	mov	r1, r3
 80038aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80038ae:	2200      	movs	r2, #0
 80038b0:	65bb      	str	r3, [r7, #88]	; 0x58
 80038b2:	65fa      	str	r2, [r7, #92]	; 0x5c
 80038b4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80038b8:	f7fd f996 	bl	8000be8 <__aeabi_uldivmod>
 80038bc:	4602      	mov	r2, r0
 80038be:	460b      	mov	r3, r1
 80038c0:	4613      	mov	r3, r2
 80038c2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80038c6:	e065      	b.n	8003994 <HAL_RCC_GetSysClockFreq+0x420>
 80038c8:	40023800 	.word	0x40023800
 80038cc:	00f42400 	.word	0x00f42400
 80038d0:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038d4:	4b3d      	ldr	r3, [pc, #244]	; (80039cc <HAL_RCC_GetSysClockFreq+0x458>)
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	099b      	lsrs	r3, r3, #6
 80038da:	2200      	movs	r2, #0
 80038dc:	4618      	mov	r0, r3
 80038de:	4611      	mov	r1, r2
 80038e0:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80038e4:	653b      	str	r3, [r7, #80]	; 0x50
 80038e6:	2300      	movs	r3, #0
 80038e8:	657b      	str	r3, [r7, #84]	; 0x54
 80038ea:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 80038ee:	4642      	mov	r2, r8
 80038f0:	464b      	mov	r3, r9
 80038f2:	f04f 0000 	mov.w	r0, #0
 80038f6:	f04f 0100 	mov.w	r1, #0
 80038fa:	0159      	lsls	r1, r3, #5
 80038fc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003900:	0150      	lsls	r0, r2, #5
 8003902:	4602      	mov	r2, r0
 8003904:	460b      	mov	r3, r1
 8003906:	4641      	mov	r1, r8
 8003908:	1a51      	subs	r1, r2, r1
 800390a:	60b9      	str	r1, [r7, #8]
 800390c:	4649      	mov	r1, r9
 800390e:	eb63 0301 	sbc.w	r3, r3, r1
 8003912:	60fb      	str	r3, [r7, #12]
 8003914:	f04f 0200 	mov.w	r2, #0
 8003918:	f04f 0300 	mov.w	r3, #0
 800391c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003920:	4659      	mov	r1, fp
 8003922:	018b      	lsls	r3, r1, #6
 8003924:	4651      	mov	r1, sl
 8003926:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800392a:	4651      	mov	r1, sl
 800392c:	018a      	lsls	r2, r1, #6
 800392e:	4651      	mov	r1, sl
 8003930:	1a54      	subs	r4, r2, r1
 8003932:	4659      	mov	r1, fp
 8003934:	eb63 0501 	sbc.w	r5, r3, r1
 8003938:	f04f 0200 	mov.w	r2, #0
 800393c:	f04f 0300 	mov.w	r3, #0
 8003940:	00eb      	lsls	r3, r5, #3
 8003942:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003946:	00e2      	lsls	r2, r4, #3
 8003948:	4614      	mov	r4, r2
 800394a:	461d      	mov	r5, r3
 800394c:	4643      	mov	r3, r8
 800394e:	18e3      	adds	r3, r4, r3
 8003950:	603b      	str	r3, [r7, #0]
 8003952:	464b      	mov	r3, r9
 8003954:	eb45 0303 	adc.w	r3, r5, r3
 8003958:	607b      	str	r3, [r7, #4]
 800395a:	f04f 0200 	mov.w	r2, #0
 800395e:	f04f 0300 	mov.w	r3, #0
 8003962:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003966:	4629      	mov	r1, r5
 8003968:	028b      	lsls	r3, r1, #10
 800396a:	4621      	mov	r1, r4
 800396c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003970:	4621      	mov	r1, r4
 8003972:	028a      	lsls	r2, r1, #10
 8003974:	4610      	mov	r0, r2
 8003976:	4619      	mov	r1, r3
 8003978:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800397c:	2200      	movs	r2, #0
 800397e:	64bb      	str	r3, [r7, #72]	; 0x48
 8003980:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003982:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003986:	f7fd f92f 	bl	8000be8 <__aeabi_uldivmod>
 800398a:	4602      	mov	r2, r0
 800398c:	460b      	mov	r3, r1
 800398e:	4613      	mov	r3, r2
 8003990:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003994:	4b0d      	ldr	r3, [pc, #52]	; (80039cc <HAL_RCC_GetSysClockFreq+0x458>)
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	0f1b      	lsrs	r3, r3, #28
 800399a:	f003 0307 	and.w	r3, r3, #7
 800399e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 80039a2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80039a6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80039aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80039ae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80039b2:	e003      	b.n	80039bc <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80039b4:	4b06      	ldr	r3, [pc, #24]	; (80039d0 <HAL_RCC_GetSysClockFreq+0x45c>)
 80039b6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80039ba:	bf00      	nop
    }
  }
  return sysclockfreq;
 80039bc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 80039c0:	4618      	mov	r0, r3
 80039c2:	37b8      	adds	r7, #184	; 0xb8
 80039c4:	46bd      	mov	sp, r7
 80039c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80039ca:	bf00      	nop
 80039cc:	40023800 	.word	0x40023800
 80039d0:	00f42400 	.word	0x00f42400

080039d4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b086      	sub	sp, #24
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d101      	bne.n	80039e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80039e2:	2301      	movs	r3, #1
 80039e4:	e28d      	b.n	8003f02 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f003 0301 	and.w	r3, r3, #1
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	f000 8083 	beq.w	8003afa <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80039f4:	4b94      	ldr	r3, [pc, #592]	; (8003c48 <HAL_RCC_OscConfig+0x274>)
 80039f6:	689b      	ldr	r3, [r3, #8]
 80039f8:	f003 030c 	and.w	r3, r3, #12
 80039fc:	2b04      	cmp	r3, #4
 80039fe:	d019      	beq.n	8003a34 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003a00:	4b91      	ldr	r3, [pc, #580]	; (8003c48 <HAL_RCC_OscConfig+0x274>)
 8003a02:	689b      	ldr	r3, [r3, #8]
 8003a04:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003a08:	2b08      	cmp	r3, #8
 8003a0a:	d106      	bne.n	8003a1a <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003a0c:	4b8e      	ldr	r3, [pc, #568]	; (8003c48 <HAL_RCC_OscConfig+0x274>)
 8003a0e:	685b      	ldr	r3, [r3, #4]
 8003a10:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a14:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a18:	d00c      	beq.n	8003a34 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a1a:	4b8b      	ldr	r3, [pc, #556]	; (8003c48 <HAL_RCC_OscConfig+0x274>)
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003a22:	2b0c      	cmp	r3, #12
 8003a24:	d112      	bne.n	8003a4c <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a26:	4b88      	ldr	r3, [pc, #544]	; (8003c48 <HAL_RCC_OscConfig+0x274>)
 8003a28:	685b      	ldr	r3, [r3, #4]
 8003a2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a2e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a32:	d10b      	bne.n	8003a4c <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a34:	4b84      	ldr	r3, [pc, #528]	; (8003c48 <HAL_RCC_OscConfig+0x274>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d05b      	beq.n	8003af8 <HAL_RCC_OscConfig+0x124>
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d157      	bne.n	8003af8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003a48:	2301      	movs	r3, #1
 8003a4a:	e25a      	b.n	8003f02 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a54:	d106      	bne.n	8003a64 <HAL_RCC_OscConfig+0x90>
 8003a56:	4b7c      	ldr	r3, [pc, #496]	; (8003c48 <HAL_RCC_OscConfig+0x274>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a7b      	ldr	r2, [pc, #492]	; (8003c48 <HAL_RCC_OscConfig+0x274>)
 8003a5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a60:	6013      	str	r3, [r2, #0]
 8003a62:	e01d      	b.n	8003aa0 <HAL_RCC_OscConfig+0xcc>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003a6c:	d10c      	bne.n	8003a88 <HAL_RCC_OscConfig+0xb4>
 8003a6e:	4b76      	ldr	r3, [pc, #472]	; (8003c48 <HAL_RCC_OscConfig+0x274>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a75      	ldr	r2, [pc, #468]	; (8003c48 <HAL_RCC_OscConfig+0x274>)
 8003a74:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003a78:	6013      	str	r3, [r2, #0]
 8003a7a:	4b73      	ldr	r3, [pc, #460]	; (8003c48 <HAL_RCC_OscConfig+0x274>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4a72      	ldr	r2, [pc, #456]	; (8003c48 <HAL_RCC_OscConfig+0x274>)
 8003a80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a84:	6013      	str	r3, [r2, #0]
 8003a86:	e00b      	b.n	8003aa0 <HAL_RCC_OscConfig+0xcc>
 8003a88:	4b6f      	ldr	r3, [pc, #444]	; (8003c48 <HAL_RCC_OscConfig+0x274>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	4a6e      	ldr	r2, [pc, #440]	; (8003c48 <HAL_RCC_OscConfig+0x274>)
 8003a8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a92:	6013      	str	r3, [r2, #0]
 8003a94:	4b6c      	ldr	r3, [pc, #432]	; (8003c48 <HAL_RCC_OscConfig+0x274>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	4a6b      	ldr	r2, [pc, #428]	; (8003c48 <HAL_RCC_OscConfig+0x274>)
 8003a9a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a9e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	685b      	ldr	r3, [r3, #4]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d013      	beq.n	8003ad0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003aa8:	f7fe fb84 	bl	80021b4 <HAL_GetTick>
 8003aac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003aae:	e008      	b.n	8003ac2 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ab0:	f7fe fb80 	bl	80021b4 <HAL_GetTick>
 8003ab4:	4602      	mov	r2, r0
 8003ab6:	693b      	ldr	r3, [r7, #16]
 8003ab8:	1ad3      	subs	r3, r2, r3
 8003aba:	2b64      	cmp	r3, #100	; 0x64
 8003abc:	d901      	bls.n	8003ac2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003abe:	2303      	movs	r3, #3
 8003ac0:	e21f      	b.n	8003f02 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ac2:	4b61      	ldr	r3, [pc, #388]	; (8003c48 <HAL_RCC_OscConfig+0x274>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d0f0      	beq.n	8003ab0 <HAL_RCC_OscConfig+0xdc>
 8003ace:	e014      	b.n	8003afa <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ad0:	f7fe fb70 	bl	80021b4 <HAL_GetTick>
 8003ad4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ad6:	e008      	b.n	8003aea <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ad8:	f7fe fb6c 	bl	80021b4 <HAL_GetTick>
 8003adc:	4602      	mov	r2, r0
 8003ade:	693b      	ldr	r3, [r7, #16]
 8003ae0:	1ad3      	subs	r3, r2, r3
 8003ae2:	2b64      	cmp	r3, #100	; 0x64
 8003ae4:	d901      	bls.n	8003aea <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003ae6:	2303      	movs	r3, #3
 8003ae8:	e20b      	b.n	8003f02 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003aea:	4b57      	ldr	r3, [pc, #348]	; (8003c48 <HAL_RCC_OscConfig+0x274>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d1f0      	bne.n	8003ad8 <HAL_RCC_OscConfig+0x104>
 8003af6:	e000      	b.n	8003afa <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003af8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f003 0302 	and.w	r3, r3, #2
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d06f      	beq.n	8003be6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003b06:	4b50      	ldr	r3, [pc, #320]	; (8003c48 <HAL_RCC_OscConfig+0x274>)
 8003b08:	689b      	ldr	r3, [r3, #8]
 8003b0a:	f003 030c 	and.w	r3, r3, #12
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d017      	beq.n	8003b42 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003b12:	4b4d      	ldr	r3, [pc, #308]	; (8003c48 <HAL_RCC_OscConfig+0x274>)
 8003b14:	689b      	ldr	r3, [r3, #8]
 8003b16:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003b1a:	2b08      	cmp	r3, #8
 8003b1c:	d105      	bne.n	8003b2a <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003b1e:	4b4a      	ldr	r3, [pc, #296]	; (8003c48 <HAL_RCC_OscConfig+0x274>)
 8003b20:	685b      	ldr	r3, [r3, #4]
 8003b22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d00b      	beq.n	8003b42 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b2a:	4b47      	ldr	r3, [pc, #284]	; (8003c48 <HAL_RCC_OscConfig+0x274>)
 8003b2c:	689b      	ldr	r3, [r3, #8]
 8003b2e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003b32:	2b0c      	cmp	r3, #12
 8003b34:	d11c      	bne.n	8003b70 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b36:	4b44      	ldr	r3, [pc, #272]	; (8003c48 <HAL_RCC_OscConfig+0x274>)
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d116      	bne.n	8003b70 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b42:	4b41      	ldr	r3, [pc, #260]	; (8003c48 <HAL_RCC_OscConfig+0x274>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f003 0302 	and.w	r3, r3, #2
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d005      	beq.n	8003b5a <HAL_RCC_OscConfig+0x186>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	68db      	ldr	r3, [r3, #12]
 8003b52:	2b01      	cmp	r3, #1
 8003b54:	d001      	beq.n	8003b5a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003b56:	2301      	movs	r3, #1
 8003b58:	e1d3      	b.n	8003f02 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b5a:	4b3b      	ldr	r3, [pc, #236]	; (8003c48 <HAL_RCC_OscConfig+0x274>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	691b      	ldr	r3, [r3, #16]
 8003b66:	00db      	lsls	r3, r3, #3
 8003b68:	4937      	ldr	r1, [pc, #220]	; (8003c48 <HAL_RCC_OscConfig+0x274>)
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b6e:	e03a      	b.n	8003be6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	68db      	ldr	r3, [r3, #12]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d020      	beq.n	8003bba <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b78:	4b34      	ldr	r3, [pc, #208]	; (8003c4c <HAL_RCC_OscConfig+0x278>)
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b7e:	f7fe fb19 	bl	80021b4 <HAL_GetTick>
 8003b82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b84:	e008      	b.n	8003b98 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b86:	f7fe fb15 	bl	80021b4 <HAL_GetTick>
 8003b8a:	4602      	mov	r2, r0
 8003b8c:	693b      	ldr	r3, [r7, #16]
 8003b8e:	1ad3      	subs	r3, r2, r3
 8003b90:	2b02      	cmp	r3, #2
 8003b92:	d901      	bls.n	8003b98 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003b94:	2303      	movs	r3, #3
 8003b96:	e1b4      	b.n	8003f02 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b98:	4b2b      	ldr	r3, [pc, #172]	; (8003c48 <HAL_RCC_OscConfig+0x274>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f003 0302 	and.w	r3, r3, #2
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d0f0      	beq.n	8003b86 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ba4:	4b28      	ldr	r3, [pc, #160]	; (8003c48 <HAL_RCC_OscConfig+0x274>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	691b      	ldr	r3, [r3, #16]
 8003bb0:	00db      	lsls	r3, r3, #3
 8003bb2:	4925      	ldr	r1, [pc, #148]	; (8003c48 <HAL_RCC_OscConfig+0x274>)
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	600b      	str	r3, [r1, #0]
 8003bb8:	e015      	b.n	8003be6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003bba:	4b24      	ldr	r3, [pc, #144]	; (8003c4c <HAL_RCC_OscConfig+0x278>)
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bc0:	f7fe faf8 	bl	80021b4 <HAL_GetTick>
 8003bc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bc6:	e008      	b.n	8003bda <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003bc8:	f7fe faf4 	bl	80021b4 <HAL_GetTick>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	693b      	ldr	r3, [r7, #16]
 8003bd0:	1ad3      	subs	r3, r2, r3
 8003bd2:	2b02      	cmp	r3, #2
 8003bd4:	d901      	bls.n	8003bda <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003bd6:	2303      	movs	r3, #3
 8003bd8:	e193      	b.n	8003f02 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bda:	4b1b      	ldr	r3, [pc, #108]	; (8003c48 <HAL_RCC_OscConfig+0x274>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 0302 	and.w	r3, r3, #2
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d1f0      	bne.n	8003bc8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f003 0308 	and.w	r3, r3, #8
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d036      	beq.n	8003c60 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	695b      	ldr	r3, [r3, #20]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d016      	beq.n	8003c28 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003bfa:	4b15      	ldr	r3, [pc, #84]	; (8003c50 <HAL_RCC_OscConfig+0x27c>)
 8003bfc:	2201      	movs	r2, #1
 8003bfe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c00:	f7fe fad8 	bl	80021b4 <HAL_GetTick>
 8003c04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c06:	e008      	b.n	8003c1a <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c08:	f7fe fad4 	bl	80021b4 <HAL_GetTick>
 8003c0c:	4602      	mov	r2, r0
 8003c0e:	693b      	ldr	r3, [r7, #16]
 8003c10:	1ad3      	subs	r3, r2, r3
 8003c12:	2b02      	cmp	r3, #2
 8003c14:	d901      	bls.n	8003c1a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003c16:	2303      	movs	r3, #3
 8003c18:	e173      	b.n	8003f02 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c1a:	4b0b      	ldr	r3, [pc, #44]	; (8003c48 <HAL_RCC_OscConfig+0x274>)
 8003c1c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c1e:	f003 0302 	and.w	r3, r3, #2
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d0f0      	beq.n	8003c08 <HAL_RCC_OscConfig+0x234>
 8003c26:	e01b      	b.n	8003c60 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c28:	4b09      	ldr	r3, [pc, #36]	; (8003c50 <HAL_RCC_OscConfig+0x27c>)
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c2e:	f7fe fac1 	bl	80021b4 <HAL_GetTick>
 8003c32:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c34:	e00e      	b.n	8003c54 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c36:	f7fe fabd 	bl	80021b4 <HAL_GetTick>
 8003c3a:	4602      	mov	r2, r0
 8003c3c:	693b      	ldr	r3, [r7, #16]
 8003c3e:	1ad3      	subs	r3, r2, r3
 8003c40:	2b02      	cmp	r3, #2
 8003c42:	d907      	bls.n	8003c54 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003c44:	2303      	movs	r3, #3
 8003c46:	e15c      	b.n	8003f02 <HAL_RCC_OscConfig+0x52e>
 8003c48:	40023800 	.word	0x40023800
 8003c4c:	42470000 	.word	0x42470000
 8003c50:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c54:	4b8a      	ldr	r3, [pc, #552]	; (8003e80 <HAL_RCC_OscConfig+0x4ac>)
 8003c56:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c58:	f003 0302 	and.w	r3, r3, #2
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d1ea      	bne.n	8003c36 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f003 0304 	and.w	r3, r3, #4
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	f000 8097 	beq.w	8003d9c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c6e:	2300      	movs	r3, #0
 8003c70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c72:	4b83      	ldr	r3, [pc, #524]	; (8003e80 <HAL_RCC_OscConfig+0x4ac>)
 8003c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d10f      	bne.n	8003c9e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c7e:	2300      	movs	r3, #0
 8003c80:	60bb      	str	r3, [r7, #8]
 8003c82:	4b7f      	ldr	r3, [pc, #508]	; (8003e80 <HAL_RCC_OscConfig+0x4ac>)
 8003c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c86:	4a7e      	ldr	r2, [pc, #504]	; (8003e80 <HAL_RCC_OscConfig+0x4ac>)
 8003c88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c8c:	6413      	str	r3, [r2, #64]	; 0x40
 8003c8e:	4b7c      	ldr	r3, [pc, #496]	; (8003e80 <HAL_RCC_OscConfig+0x4ac>)
 8003c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c96:	60bb      	str	r3, [r7, #8]
 8003c98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c9e:	4b79      	ldr	r3, [pc, #484]	; (8003e84 <HAL_RCC_OscConfig+0x4b0>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d118      	bne.n	8003cdc <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003caa:	4b76      	ldr	r3, [pc, #472]	; (8003e84 <HAL_RCC_OscConfig+0x4b0>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4a75      	ldr	r2, [pc, #468]	; (8003e84 <HAL_RCC_OscConfig+0x4b0>)
 8003cb0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cb4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cb6:	f7fe fa7d 	bl	80021b4 <HAL_GetTick>
 8003cba:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cbc:	e008      	b.n	8003cd0 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cbe:	f7fe fa79 	bl	80021b4 <HAL_GetTick>
 8003cc2:	4602      	mov	r2, r0
 8003cc4:	693b      	ldr	r3, [r7, #16]
 8003cc6:	1ad3      	subs	r3, r2, r3
 8003cc8:	2b02      	cmp	r3, #2
 8003cca:	d901      	bls.n	8003cd0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003ccc:	2303      	movs	r3, #3
 8003cce:	e118      	b.n	8003f02 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cd0:	4b6c      	ldr	r3, [pc, #432]	; (8003e84 <HAL_RCC_OscConfig+0x4b0>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d0f0      	beq.n	8003cbe <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	689b      	ldr	r3, [r3, #8]
 8003ce0:	2b01      	cmp	r3, #1
 8003ce2:	d106      	bne.n	8003cf2 <HAL_RCC_OscConfig+0x31e>
 8003ce4:	4b66      	ldr	r3, [pc, #408]	; (8003e80 <HAL_RCC_OscConfig+0x4ac>)
 8003ce6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ce8:	4a65      	ldr	r2, [pc, #404]	; (8003e80 <HAL_RCC_OscConfig+0x4ac>)
 8003cea:	f043 0301 	orr.w	r3, r3, #1
 8003cee:	6713      	str	r3, [r2, #112]	; 0x70
 8003cf0:	e01c      	b.n	8003d2c <HAL_RCC_OscConfig+0x358>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	689b      	ldr	r3, [r3, #8]
 8003cf6:	2b05      	cmp	r3, #5
 8003cf8:	d10c      	bne.n	8003d14 <HAL_RCC_OscConfig+0x340>
 8003cfa:	4b61      	ldr	r3, [pc, #388]	; (8003e80 <HAL_RCC_OscConfig+0x4ac>)
 8003cfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cfe:	4a60      	ldr	r2, [pc, #384]	; (8003e80 <HAL_RCC_OscConfig+0x4ac>)
 8003d00:	f043 0304 	orr.w	r3, r3, #4
 8003d04:	6713      	str	r3, [r2, #112]	; 0x70
 8003d06:	4b5e      	ldr	r3, [pc, #376]	; (8003e80 <HAL_RCC_OscConfig+0x4ac>)
 8003d08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d0a:	4a5d      	ldr	r2, [pc, #372]	; (8003e80 <HAL_RCC_OscConfig+0x4ac>)
 8003d0c:	f043 0301 	orr.w	r3, r3, #1
 8003d10:	6713      	str	r3, [r2, #112]	; 0x70
 8003d12:	e00b      	b.n	8003d2c <HAL_RCC_OscConfig+0x358>
 8003d14:	4b5a      	ldr	r3, [pc, #360]	; (8003e80 <HAL_RCC_OscConfig+0x4ac>)
 8003d16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d18:	4a59      	ldr	r2, [pc, #356]	; (8003e80 <HAL_RCC_OscConfig+0x4ac>)
 8003d1a:	f023 0301 	bic.w	r3, r3, #1
 8003d1e:	6713      	str	r3, [r2, #112]	; 0x70
 8003d20:	4b57      	ldr	r3, [pc, #348]	; (8003e80 <HAL_RCC_OscConfig+0x4ac>)
 8003d22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d24:	4a56      	ldr	r2, [pc, #344]	; (8003e80 <HAL_RCC_OscConfig+0x4ac>)
 8003d26:	f023 0304 	bic.w	r3, r3, #4
 8003d2a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	689b      	ldr	r3, [r3, #8]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d015      	beq.n	8003d60 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d34:	f7fe fa3e 	bl	80021b4 <HAL_GetTick>
 8003d38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d3a:	e00a      	b.n	8003d52 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d3c:	f7fe fa3a 	bl	80021b4 <HAL_GetTick>
 8003d40:	4602      	mov	r2, r0
 8003d42:	693b      	ldr	r3, [r7, #16]
 8003d44:	1ad3      	subs	r3, r2, r3
 8003d46:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d901      	bls.n	8003d52 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003d4e:	2303      	movs	r3, #3
 8003d50:	e0d7      	b.n	8003f02 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d52:	4b4b      	ldr	r3, [pc, #300]	; (8003e80 <HAL_RCC_OscConfig+0x4ac>)
 8003d54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d56:	f003 0302 	and.w	r3, r3, #2
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d0ee      	beq.n	8003d3c <HAL_RCC_OscConfig+0x368>
 8003d5e:	e014      	b.n	8003d8a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d60:	f7fe fa28 	bl	80021b4 <HAL_GetTick>
 8003d64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d66:	e00a      	b.n	8003d7e <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d68:	f7fe fa24 	bl	80021b4 <HAL_GetTick>
 8003d6c:	4602      	mov	r2, r0
 8003d6e:	693b      	ldr	r3, [r7, #16]
 8003d70:	1ad3      	subs	r3, r2, r3
 8003d72:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d901      	bls.n	8003d7e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003d7a:	2303      	movs	r3, #3
 8003d7c:	e0c1      	b.n	8003f02 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d7e:	4b40      	ldr	r3, [pc, #256]	; (8003e80 <HAL_RCC_OscConfig+0x4ac>)
 8003d80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d82:	f003 0302 	and.w	r3, r3, #2
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d1ee      	bne.n	8003d68 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003d8a:	7dfb      	ldrb	r3, [r7, #23]
 8003d8c:	2b01      	cmp	r3, #1
 8003d8e:	d105      	bne.n	8003d9c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d90:	4b3b      	ldr	r3, [pc, #236]	; (8003e80 <HAL_RCC_OscConfig+0x4ac>)
 8003d92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d94:	4a3a      	ldr	r2, [pc, #232]	; (8003e80 <HAL_RCC_OscConfig+0x4ac>)
 8003d96:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d9a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	699b      	ldr	r3, [r3, #24]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	f000 80ad 	beq.w	8003f00 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003da6:	4b36      	ldr	r3, [pc, #216]	; (8003e80 <HAL_RCC_OscConfig+0x4ac>)
 8003da8:	689b      	ldr	r3, [r3, #8]
 8003daa:	f003 030c 	and.w	r3, r3, #12
 8003dae:	2b08      	cmp	r3, #8
 8003db0:	d060      	beq.n	8003e74 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	699b      	ldr	r3, [r3, #24]
 8003db6:	2b02      	cmp	r3, #2
 8003db8:	d145      	bne.n	8003e46 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dba:	4b33      	ldr	r3, [pc, #204]	; (8003e88 <HAL_RCC_OscConfig+0x4b4>)
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dc0:	f7fe f9f8 	bl	80021b4 <HAL_GetTick>
 8003dc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dc6:	e008      	b.n	8003dda <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003dc8:	f7fe f9f4 	bl	80021b4 <HAL_GetTick>
 8003dcc:	4602      	mov	r2, r0
 8003dce:	693b      	ldr	r3, [r7, #16]
 8003dd0:	1ad3      	subs	r3, r2, r3
 8003dd2:	2b02      	cmp	r3, #2
 8003dd4:	d901      	bls.n	8003dda <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003dd6:	2303      	movs	r3, #3
 8003dd8:	e093      	b.n	8003f02 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dda:	4b29      	ldr	r3, [pc, #164]	; (8003e80 <HAL_RCC_OscConfig+0x4ac>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d1f0      	bne.n	8003dc8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	69da      	ldr	r2, [r3, #28]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6a1b      	ldr	r3, [r3, #32]
 8003dee:	431a      	orrs	r2, r3
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003df4:	019b      	lsls	r3, r3, #6
 8003df6:	431a      	orrs	r2, r3
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dfc:	085b      	lsrs	r3, r3, #1
 8003dfe:	3b01      	subs	r3, #1
 8003e00:	041b      	lsls	r3, r3, #16
 8003e02:	431a      	orrs	r2, r3
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e08:	061b      	lsls	r3, r3, #24
 8003e0a:	431a      	orrs	r2, r3
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e10:	071b      	lsls	r3, r3, #28
 8003e12:	491b      	ldr	r1, [pc, #108]	; (8003e80 <HAL_RCC_OscConfig+0x4ac>)
 8003e14:	4313      	orrs	r3, r2
 8003e16:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e18:	4b1b      	ldr	r3, [pc, #108]	; (8003e88 <HAL_RCC_OscConfig+0x4b4>)
 8003e1a:	2201      	movs	r2, #1
 8003e1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e1e:	f7fe f9c9 	bl	80021b4 <HAL_GetTick>
 8003e22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e24:	e008      	b.n	8003e38 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e26:	f7fe f9c5 	bl	80021b4 <HAL_GetTick>
 8003e2a:	4602      	mov	r2, r0
 8003e2c:	693b      	ldr	r3, [r7, #16]
 8003e2e:	1ad3      	subs	r3, r2, r3
 8003e30:	2b02      	cmp	r3, #2
 8003e32:	d901      	bls.n	8003e38 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003e34:	2303      	movs	r3, #3
 8003e36:	e064      	b.n	8003f02 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e38:	4b11      	ldr	r3, [pc, #68]	; (8003e80 <HAL_RCC_OscConfig+0x4ac>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d0f0      	beq.n	8003e26 <HAL_RCC_OscConfig+0x452>
 8003e44:	e05c      	b.n	8003f00 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e46:	4b10      	ldr	r3, [pc, #64]	; (8003e88 <HAL_RCC_OscConfig+0x4b4>)
 8003e48:	2200      	movs	r2, #0
 8003e4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e4c:	f7fe f9b2 	bl	80021b4 <HAL_GetTick>
 8003e50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e52:	e008      	b.n	8003e66 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e54:	f7fe f9ae 	bl	80021b4 <HAL_GetTick>
 8003e58:	4602      	mov	r2, r0
 8003e5a:	693b      	ldr	r3, [r7, #16]
 8003e5c:	1ad3      	subs	r3, r2, r3
 8003e5e:	2b02      	cmp	r3, #2
 8003e60:	d901      	bls.n	8003e66 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003e62:	2303      	movs	r3, #3
 8003e64:	e04d      	b.n	8003f02 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e66:	4b06      	ldr	r3, [pc, #24]	; (8003e80 <HAL_RCC_OscConfig+0x4ac>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d1f0      	bne.n	8003e54 <HAL_RCC_OscConfig+0x480>
 8003e72:	e045      	b.n	8003f00 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	699b      	ldr	r3, [r3, #24]
 8003e78:	2b01      	cmp	r3, #1
 8003e7a:	d107      	bne.n	8003e8c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	e040      	b.n	8003f02 <HAL_RCC_OscConfig+0x52e>
 8003e80:	40023800 	.word	0x40023800
 8003e84:	40007000 	.word	0x40007000
 8003e88:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003e8c:	4b1f      	ldr	r3, [pc, #124]	; (8003f0c <HAL_RCC_OscConfig+0x538>)
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	699b      	ldr	r3, [r3, #24]
 8003e96:	2b01      	cmp	r3, #1
 8003e98:	d030      	beq.n	8003efc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ea4:	429a      	cmp	r2, r3
 8003ea6:	d129      	bne.n	8003efc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003eb2:	429a      	cmp	r2, r3
 8003eb4:	d122      	bne.n	8003efc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003eb6:	68fa      	ldr	r2, [r7, #12]
 8003eb8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003ebc:	4013      	ands	r3, r2
 8003ebe:	687a      	ldr	r2, [r7, #4]
 8003ec0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003ec2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	d119      	bne.n	8003efc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ed2:	085b      	lsrs	r3, r3, #1
 8003ed4:	3b01      	subs	r3, #1
 8003ed6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ed8:	429a      	cmp	r2, r3
 8003eda:	d10f      	bne.n	8003efc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ee6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ee8:	429a      	cmp	r2, r3
 8003eea:	d107      	bne.n	8003efc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ef6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003ef8:	429a      	cmp	r2, r3
 8003efa:	d001      	beq.n	8003f00 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8003efc:	2301      	movs	r3, #1
 8003efe:	e000      	b.n	8003f02 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003f00:	2300      	movs	r3, #0
}
 8003f02:	4618      	mov	r0, r3
 8003f04:	3718      	adds	r7, #24
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bd80      	pop	{r7, pc}
 8003f0a:	bf00      	nop
 8003f0c:	40023800 	.word	0x40023800

08003f10 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b082      	sub	sp, #8
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d101      	bne.n	8003f22 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e07b      	b.n	800401a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d108      	bne.n	8003f3c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	685b      	ldr	r3, [r3, #4]
 8003f2e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003f32:	d009      	beq.n	8003f48 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2200      	movs	r2, #0
 8003f38:	61da      	str	r2, [r3, #28]
 8003f3a:	e005      	b.n	8003f48 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2200      	movs	r2, #0
 8003f40:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	2200      	movs	r2, #0
 8003f46:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003f54:	b2db      	uxtb	r3, r3
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d106      	bne.n	8003f68 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003f62:	6878      	ldr	r0, [r7, #4]
 8003f64:	f7fd fe06 	bl	8001b74 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2202      	movs	r2, #2
 8003f6c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	681a      	ldr	r2, [r3, #0]
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f7e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	689b      	ldr	r3, [r3, #8]
 8003f8c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003f90:	431a      	orrs	r2, r3
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	68db      	ldr	r3, [r3, #12]
 8003f96:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f9a:	431a      	orrs	r2, r3
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	691b      	ldr	r3, [r3, #16]
 8003fa0:	f003 0302 	and.w	r3, r3, #2
 8003fa4:	431a      	orrs	r2, r3
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	695b      	ldr	r3, [r3, #20]
 8003faa:	f003 0301 	and.w	r3, r3, #1
 8003fae:	431a      	orrs	r2, r3
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	699b      	ldr	r3, [r3, #24]
 8003fb4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003fb8:	431a      	orrs	r2, r3
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	69db      	ldr	r3, [r3, #28]
 8003fbe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003fc2:	431a      	orrs	r2, r3
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6a1b      	ldr	r3, [r3, #32]
 8003fc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fcc:	ea42 0103 	orr.w	r1, r2, r3
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fd4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	430a      	orrs	r2, r1
 8003fde:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	699b      	ldr	r3, [r3, #24]
 8003fe4:	0c1b      	lsrs	r3, r3, #16
 8003fe6:	f003 0104 	and.w	r1, r3, #4
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fee:	f003 0210 	and.w	r2, r3, #16
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	430a      	orrs	r2, r1
 8003ff8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	69da      	ldr	r2, [r3, #28]
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004008:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2200      	movs	r2, #0
 800400e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2201      	movs	r2, #1
 8004014:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004018:	2300      	movs	r3, #0
}
 800401a:	4618      	mov	r0, r3
 800401c:	3708      	adds	r7, #8
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}

08004022 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004022:	b580      	push	{r7, lr}
 8004024:	b088      	sub	sp, #32
 8004026:	af00      	add	r7, sp, #0
 8004028:	60f8      	str	r0, [r7, #12]
 800402a:	60b9      	str	r1, [r7, #8]
 800402c:	603b      	str	r3, [r7, #0]
 800402e:	4613      	mov	r3, r2
 8004030:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004032:	2300      	movs	r3, #0
 8004034:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800403c:	2b01      	cmp	r3, #1
 800403e:	d101      	bne.n	8004044 <HAL_SPI_Transmit+0x22>
 8004040:	2302      	movs	r3, #2
 8004042:	e12d      	b.n	80042a0 <HAL_SPI_Transmit+0x27e>
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	2201      	movs	r2, #1
 8004048:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800404c:	f7fe f8b2 	bl	80021b4 <HAL_GetTick>
 8004050:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004052:	88fb      	ldrh	r3, [r7, #6]
 8004054:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800405c:	b2db      	uxtb	r3, r3
 800405e:	2b01      	cmp	r3, #1
 8004060:	d002      	beq.n	8004068 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004062:	2302      	movs	r3, #2
 8004064:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004066:	e116      	b.n	8004296 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	2b00      	cmp	r3, #0
 800406c:	d002      	beq.n	8004074 <HAL_SPI_Transmit+0x52>
 800406e:	88fb      	ldrh	r3, [r7, #6]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d102      	bne.n	800407a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004074:	2301      	movs	r3, #1
 8004076:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004078:	e10d      	b.n	8004296 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	2203      	movs	r2, #3
 800407e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	2200      	movs	r2, #0
 8004086:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	68ba      	ldr	r2, [r7, #8]
 800408c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	88fa      	ldrh	r2, [r7, #6]
 8004092:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	88fa      	ldrh	r2, [r7, #6]
 8004098:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	2200      	movs	r2, #0
 800409e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	2200      	movs	r2, #0
 80040a4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	2200      	movs	r2, #0
 80040aa:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	2200      	movs	r2, #0
 80040b0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	2200      	movs	r2, #0
 80040b6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	689b      	ldr	r3, [r3, #8]
 80040bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80040c0:	d10f      	bne.n	80040e2 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	681a      	ldr	r2, [r3, #0]
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80040d0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	681a      	ldr	r2, [r3, #0]
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80040e0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040ec:	2b40      	cmp	r3, #64	; 0x40
 80040ee:	d007      	beq.n	8004100 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	681a      	ldr	r2, [r3, #0]
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80040fe:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	68db      	ldr	r3, [r3, #12]
 8004104:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004108:	d14f      	bne.n	80041aa <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d002      	beq.n	8004118 <HAL_SPI_Transmit+0xf6>
 8004112:	8afb      	ldrh	r3, [r7, #22]
 8004114:	2b01      	cmp	r3, #1
 8004116:	d142      	bne.n	800419e <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800411c:	881a      	ldrh	r2, [r3, #0]
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004128:	1c9a      	adds	r2, r3, #2
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004132:	b29b      	uxth	r3, r3
 8004134:	3b01      	subs	r3, #1
 8004136:	b29a      	uxth	r2, r3
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800413c:	e02f      	b.n	800419e <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	689b      	ldr	r3, [r3, #8]
 8004144:	f003 0302 	and.w	r3, r3, #2
 8004148:	2b02      	cmp	r3, #2
 800414a:	d112      	bne.n	8004172 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004150:	881a      	ldrh	r2, [r3, #0]
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800415c:	1c9a      	adds	r2, r3, #2
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004166:	b29b      	uxth	r3, r3
 8004168:	3b01      	subs	r3, #1
 800416a:	b29a      	uxth	r2, r3
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	86da      	strh	r2, [r3, #54]	; 0x36
 8004170:	e015      	b.n	800419e <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004172:	f7fe f81f 	bl	80021b4 <HAL_GetTick>
 8004176:	4602      	mov	r2, r0
 8004178:	69bb      	ldr	r3, [r7, #24]
 800417a:	1ad3      	subs	r3, r2, r3
 800417c:	683a      	ldr	r2, [r7, #0]
 800417e:	429a      	cmp	r2, r3
 8004180:	d803      	bhi.n	800418a <HAL_SPI_Transmit+0x168>
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004188:	d102      	bne.n	8004190 <HAL_SPI_Transmit+0x16e>
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d106      	bne.n	800419e <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8004190:	2303      	movs	r3, #3
 8004192:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	2201      	movs	r2, #1
 8004198:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 800419c:	e07b      	b.n	8004296 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80041a2:	b29b      	uxth	r3, r3
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d1ca      	bne.n	800413e <HAL_SPI_Transmit+0x11c>
 80041a8:	e050      	b.n	800424c <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d002      	beq.n	80041b8 <HAL_SPI_Transmit+0x196>
 80041b2:	8afb      	ldrh	r3, [r7, #22]
 80041b4:	2b01      	cmp	r3, #1
 80041b6:	d144      	bne.n	8004242 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	330c      	adds	r3, #12
 80041c2:	7812      	ldrb	r2, [r2, #0]
 80041c4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041ca:	1c5a      	adds	r2, r3, #1
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80041d4:	b29b      	uxth	r3, r3
 80041d6:	3b01      	subs	r3, #1
 80041d8:	b29a      	uxth	r2, r3
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80041de:	e030      	b.n	8004242 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	689b      	ldr	r3, [r3, #8]
 80041e6:	f003 0302 	and.w	r3, r3, #2
 80041ea:	2b02      	cmp	r3, #2
 80041ec:	d113      	bne.n	8004216 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	330c      	adds	r3, #12
 80041f8:	7812      	ldrb	r2, [r2, #0]
 80041fa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004200:	1c5a      	adds	r2, r3, #1
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800420a:	b29b      	uxth	r3, r3
 800420c:	3b01      	subs	r3, #1
 800420e:	b29a      	uxth	r2, r3
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	86da      	strh	r2, [r3, #54]	; 0x36
 8004214:	e015      	b.n	8004242 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004216:	f7fd ffcd 	bl	80021b4 <HAL_GetTick>
 800421a:	4602      	mov	r2, r0
 800421c:	69bb      	ldr	r3, [r7, #24]
 800421e:	1ad3      	subs	r3, r2, r3
 8004220:	683a      	ldr	r2, [r7, #0]
 8004222:	429a      	cmp	r2, r3
 8004224:	d803      	bhi.n	800422e <HAL_SPI_Transmit+0x20c>
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	f1b3 3fff 	cmp.w	r3, #4294967295
 800422c:	d102      	bne.n	8004234 <HAL_SPI_Transmit+0x212>
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d106      	bne.n	8004242 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8004234:	2303      	movs	r3, #3
 8004236:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	2201      	movs	r2, #1
 800423c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8004240:	e029      	b.n	8004296 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004246:	b29b      	uxth	r3, r3
 8004248:	2b00      	cmp	r3, #0
 800424a:	d1c9      	bne.n	80041e0 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800424c:	69ba      	ldr	r2, [r7, #24]
 800424e:	6839      	ldr	r1, [r7, #0]
 8004250:	68f8      	ldr	r0, [r7, #12]
 8004252:	f000 fbdf 	bl	8004a14 <SPI_EndRxTxTransaction>
 8004256:	4603      	mov	r3, r0
 8004258:	2b00      	cmp	r3, #0
 800425a:	d002      	beq.n	8004262 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	2220      	movs	r2, #32
 8004260:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	689b      	ldr	r3, [r3, #8]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d10a      	bne.n	8004280 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800426a:	2300      	movs	r3, #0
 800426c:	613b      	str	r3, [r7, #16]
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	68db      	ldr	r3, [r3, #12]
 8004274:	613b      	str	r3, [r7, #16]
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	689b      	ldr	r3, [r3, #8]
 800427c:	613b      	str	r3, [r7, #16]
 800427e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004284:	2b00      	cmp	r3, #0
 8004286:	d002      	beq.n	800428e <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8004288:	2301      	movs	r3, #1
 800428a:	77fb      	strb	r3, [r7, #31]
 800428c:	e003      	b.n	8004296 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	2201      	movs	r2, #1
 8004292:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	2200      	movs	r2, #0
 800429a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800429e:	7ffb      	ldrb	r3, [r7, #31]
}
 80042a0:	4618      	mov	r0, r3
 80042a2:	3720      	adds	r7, #32
 80042a4:	46bd      	mov	sp, r7
 80042a6:	bd80      	pop	{r7, pc}

080042a8 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b088      	sub	sp, #32
 80042ac:	af02      	add	r7, sp, #8
 80042ae:	60f8      	str	r0, [r7, #12]
 80042b0:	60b9      	str	r1, [r7, #8]
 80042b2:	603b      	str	r3, [r7, #0]
 80042b4:	4613      	mov	r3, r2
 80042b6:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80042b8:	2300      	movs	r3, #0
 80042ba:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80042c2:	b2db      	uxtb	r3, r3
 80042c4:	2b01      	cmp	r3, #1
 80042c6:	d002      	beq.n	80042ce <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 80042c8:	2302      	movs	r3, #2
 80042ca:	75fb      	strb	r3, [r7, #23]
    goto error;
 80042cc:	e0fb      	b.n	80044c6 <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80042d6:	d112      	bne.n	80042fe <HAL_SPI_Receive+0x56>
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	689b      	ldr	r3, [r3, #8]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d10e      	bne.n	80042fe <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2204      	movs	r2, #4
 80042e4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80042e8:	88fa      	ldrh	r2, [r7, #6]
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	9300      	str	r3, [sp, #0]
 80042ee:	4613      	mov	r3, r2
 80042f0:	68ba      	ldr	r2, [r7, #8]
 80042f2:	68b9      	ldr	r1, [r7, #8]
 80042f4:	68f8      	ldr	r0, [r7, #12]
 80042f6:	f000 f8ef 	bl	80044d8 <HAL_SPI_TransmitReceive>
 80042fa:	4603      	mov	r3, r0
 80042fc:	e0e8      	b.n	80044d0 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004304:	2b01      	cmp	r3, #1
 8004306:	d101      	bne.n	800430c <HAL_SPI_Receive+0x64>
 8004308:	2302      	movs	r3, #2
 800430a:	e0e1      	b.n	80044d0 <HAL_SPI_Receive+0x228>
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	2201      	movs	r2, #1
 8004310:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004314:	f7fd ff4e 	bl	80021b4 <HAL_GetTick>
 8004318:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 800431a:	68bb      	ldr	r3, [r7, #8]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d002      	beq.n	8004326 <HAL_SPI_Receive+0x7e>
 8004320:	88fb      	ldrh	r3, [r7, #6]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d102      	bne.n	800432c <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004326:	2301      	movs	r3, #1
 8004328:	75fb      	strb	r3, [r7, #23]
    goto error;
 800432a:	e0cc      	b.n	80044c6 <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	2204      	movs	r2, #4
 8004330:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	2200      	movs	r2, #0
 8004338:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	68ba      	ldr	r2, [r7, #8]
 800433e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	88fa      	ldrh	r2, [r7, #6]
 8004344:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	88fa      	ldrh	r2, [r7, #6]
 800434a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	2200      	movs	r2, #0
 8004350:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	2200      	movs	r2, #0
 8004356:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	2200      	movs	r2, #0
 800435c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	2200      	movs	r2, #0
 8004362:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	2200      	movs	r2, #0
 8004368:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	689b      	ldr	r3, [r3, #8]
 800436e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004372:	d10f      	bne.n	8004394 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	681a      	ldr	r2, [r3, #0]
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004382:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	681a      	ldr	r2, [r3, #0]
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004392:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800439e:	2b40      	cmp	r3, #64	; 0x40
 80043a0:	d007      	beq.n	80043b2 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	681a      	ldr	r2, [r3, #0]
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80043b0:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	68db      	ldr	r3, [r3, #12]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d16a      	bne.n	8004490 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80043ba:	e032      	b.n	8004422 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	689b      	ldr	r3, [r3, #8]
 80043c2:	f003 0301 	and.w	r3, r3, #1
 80043c6:	2b01      	cmp	r3, #1
 80043c8:	d115      	bne.n	80043f6 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f103 020c 	add.w	r2, r3, #12
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043d6:	7812      	ldrb	r2, [r2, #0]
 80043d8:	b2d2      	uxtb	r2, r2
 80043da:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043e0:	1c5a      	adds	r2, r3, #1
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80043ea:	b29b      	uxth	r3, r3
 80043ec:	3b01      	subs	r3, #1
 80043ee:	b29a      	uxth	r2, r3
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80043f4:	e015      	b.n	8004422 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80043f6:	f7fd fedd 	bl	80021b4 <HAL_GetTick>
 80043fa:	4602      	mov	r2, r0
 80043fc:	693b      	ldr	r3, [r7, #16]
 80043fe:	1ad3      	subs	r3, r2, r3
 8004400:	683a      	ldr	r2, [r7, #0]
 8004402:	429a      	cmp	r2, r3
 8004404:	d803      	bhi.n	800440e <HAL_SPI_Receive+0x166>
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	f1b3 3fff 	cmp.w	r3, #4294967295
 800440c:	d102      	bne.n	8004414 <HAL_SPI_Receive+0x16c>
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d106      	bne.n	8004422 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8004414:	2303      	movs	r3, #3
 8004416:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	2201      	movs	r2, #1
 800441c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8004420:	e051      	b.n	80044c6 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004426:	b29b      	uxth	r3, r3
 8004428:	2b00      	cmp	r3, #0
 800442a:	d1c7      	bne.n	80043bc <HAL_SPI_Receive+0x114>
 800442c:	e035      	b.n	800449a <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	689b      	ldr	r3, [r3, #8]
 8004434:	f003 0301 	and.w	r3, r3, #1
 8004438:	2b01      	cmp	r3, #1
 800443a:	d113      	bne.n	8004464 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	68da      	ldr	r2, [r3, #12]
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004446:	b292      	uxth	r2, r2
 8004448:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800444e:	1c9a      	adds	r2, r3, #2
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004458:	b29b      	uxth	r3, r3
 800445a:	3b01      	subs	r3, #1
 800445c:	b29a      	uxth	r2, r3
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004462:	e015      	b.n	8004490 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004464:	f7fd fea6 	bl	80021b4 <HAL_GetTick>
 8004468:	4602      	mov	r2, r0
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	1ad3      	subs	r3, r2, r3
 800446e:	683a      	ldr	r2, [r7, #0]
 8004470:	429a      	cmp	r2, r3
 8004472:	d803      	bhi.n	800447c <HAL_SPI_Receive+0x1d4>
 8004474:	683b      	ldr	r3, [r7, #0]
 8004476:	f1b3 3fff 	cmp.w	r3, #4294967295
 800447a:	d102      	bne.n	8004482 <HAL_SPI_Receive+0x1da>
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d106      	bne.n	8004490 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 8004482:	2303      	movs	r3, #3
 8004484:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	2201      	movs	r2, #1
 800448a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 800448e:	e01a      	b.n	80044c6 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004494:	b29b      	uxth	r3, r3
 8004496:	2b00      	cmp	r3, #0
 8004498:	d1c9      	bne.n	800442e <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800449a:	693a      	ldr	r2, [r7, #16]
 800449c:	6839      	ldr	r1, [r7, #0]
 800449e:	68f8      	ldr	r0, [r7, #12]
 80044a0:	f000 fa52 	bl	8004948 <SPI_EndRxTransaction>
 80044a4:	4603      	mov	r3, r0
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d002      	beq.n	80044b0 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	2220      	movs	r2, #32
 80044ae:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d002      	beq.n	80044be <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 80044b8:	2301      	movs	r3, #1
 80044ba:	75fb      	strb	r3, [r7, #23]
 80044bc:	e003      	b.n	80044c6 <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	2201      	movs	r2, #1
 80044c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	2200      	movs	r2, #0
 80044ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80044ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80044d0:	4618      	mov	r0, r3
 80044d2:	3718      	adds	r7, #24
 80044d4:	46bd      	mov	sp, r7
 80044d6:	bd80      	pop	{r7, pc}

080044d8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b08c      	sub	sp, #48	; 0x30
 80044dc:	af00      	add	r7, sp, #0
 80044de:	60f8      	str	r0, [r7, #12]
 80044e0:	60b9      	str	r1, [r7, #8]
 80044e2:	607a      	str	r2, [r7, #4]
 80044e4:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80044e6:	2301      	movs	r3, #1
 80044e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80044ea:	2300      	movs	r3, #0
 80044ec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80044f6:	2b01      	cmp	r3, #1
 80044f8:	d101      	bne.n	80044fe <HAL_SPI_TransmitReceive+0x26>
 80044fa:	2302      	movs	r3, #2
 80044fc:	e198      	b.n	8004830 <HAL_SPI_TransmitReceive+0x358>
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	2201      	movs	r2, #1
 8004502:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004506:	f7fd fe55 	bl	80021b4 <HAL_GetTick>
 800450a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004512:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	685b      	ldr	r3, [r3, #4]
 800451a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800451c:	887b      	ldrh	r3, [r7, #2]
 800451e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004520:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004524:	2b01      	cmp	r3, #1
 8004526:	d00f      	beq.n	8004548 <HAL_SPI_TransmitReceive+0x70>
 8004528:	69fb      	ldr	r3, [r7, #28]
 800452a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800452e:	d107      	bne.n	8004540 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	689b      	ldr	r3, [r3, #8]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d103      	bne.n	8004540 <HAL_SPI_TransmitReceive+0x68>
 8004538:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800453c:	2b04      	cmp	r3, #4
 800453e:	d003      	beq.n	8004548 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004540:	2302      	movs	r3, #2
 8004542:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004546:	e16d      	b.n	8004824 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004548:	68bb      	ldr	r3, [r7, #8]
 800454a:	2b00      	cmp	r3, #0
 800454c:	d005      	beq.n	800455a <HAL_SPI_TransmitReceive+0x82>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d002      	beq.n	800455a <HAL_SPI_TransmitReceive+0x82>
 8004554:	887b      	ldrh	r3, [r7, #2]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d103      	bne.n	8004562 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800455a:	2301      	movs	r3, #1
 800455c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004560:	e160      	b.n	8004824 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004568:	b2db      	uxtb	r3, r3
 800456a:	2b04      	cmp	r3, #4
 800456c:	d003      	beq.n	8004576 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	2205      	movs	r2, #5
 8004572:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	2200      	movs	r2, #0
 800457a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	687a      	ldr	r2, [r7, #4]
 8004580:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	887a      	ldrh	r2, [r7, #2]
 8004586:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	887a      	ldrh	r2, [r7, #2]
 800458c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	68ba      	ldr	r2, [r7, #8]
 8004592:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	887a      	ldrh	r2, [r7, #2]
 8004598:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	887a      	ldrh	r2, [r7, #2]
 800459e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	2200      	movs	r2, #0
 80045a4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	2200      	movs	r2, #0
 80045aa:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045b6:	2b40      	cmp	r3, #64	; 0x40
 80045b8:	d007      	beq.n	80045ca <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	681a      	ldr	r2, [r3, #0]
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80045c8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	68db      	ldr	r3, [r3, #12]
 80045ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80045d2:	d17c      	bne.n	80046ce <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	685b      	ldr	r3, [r3, #4]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d002      	beq.n	80045e2 <HAL_SPI_TransmitReceive+0x10a>
 80045dc:	8b7b      	ldrh	r3, [r7, #26]
 80045de:	2b01      	cmp	r3, #1
 80045e0:	d16a      	bne.n	80046b8 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045e6:	881a      	ldrh	r2, [r3, #0]
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045f2:	1c9a      	adds	r2, r3, #2
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80045fc:	b29b      	uxth	r3, r3
 80045fe:	3b01      	subs	r3, #1
 8004600:	b29a      	uxth	r2, r3
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	86da      	strh	r2, [r3, #54]	; 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004606:	e057      	b.n	80046b8 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	689b      	ldr	r3, [r3, #8]
 800460e:	f003 0302 	and.w	r3, r3, #2
 8004612:	2b02      	cmp	r3, #2
 8004614:	d11b      	bne.n	800464e <HAL_SPI_TransmitReceive+0x176>
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800461a:	b29b      	uxth	r3, r3
 800461c:	2b00      	cmp	r3, #0
 800461e:	d016      	beq.n	800464e <HAL_SPI_TransmitReceive+0x176>
 8004620:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004622:	2b01      	cmp	r3, #1
 8004624:	d113      	bne.n	800464e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800462a:	881a      	ldrh	r2, [r3, #0]
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004636:	1c9a      	adds	r2, r3, #2
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004640:	b29b      	uxth	r3, r3
 8004642:	3b01      	subs	r3, #1
 8004644:	b29a      	uxth	r2, r3
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800464a:	2300      	movs	r3, #0
 800464c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	689b      	ldr	r3, [r3, #8]
 8004654:	f003 0301 	and.w	r3, r3, #1
 8004658:	2b01      	cmp	r3, #1
 800465a:	d119      	bne.n	8004690 <HAL_SPI_TransmitReceive+0x1b8>
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004660:	b29b      	uxth	r3, r3
 8004662:	2b00      	cmp	r3, #0
 8004664:	d014      	beq.n	8004690 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	68da      	ldr	r2, [r3, #12]
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004670:	b292      	uxth	r2, r2
 8004672:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004678:	1c9a      	adds	r2, r3, #2
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004682:	b29b      	uxth	r3, r3
 8004684:	3b01      	subs	r3, #1
 8004686:	b29a      	uxth	r2, r3
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800468c:	2301      	movs	r3, #1
 800468e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004690:	f7fd fd90 	bl	80021b4 <HAL_GetTick>
 8004694:	4602      	mov	r2, r0
 8004696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004698:	1ad3      	subs	r3, r2, r3
 800469a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800469c:	429a      	cmp	r2, r3
 800469e:	d80b      	bhi.n	80046b8 <HAL_SPI_TransmitReceive+0x1e0>
 80046a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046a6:	d007      	beq.n	80046b8 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 80046a8:	2303      	movs	r3, #3
 80046aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	2201      	movs	r2, #1
 80046b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 80046b6:	e0b5      	b.n	8004824 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046bc:	b29b      	uxth	r3, r3
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d1a2      	bne.n	8004608 <HAL_SPI_TransmitReceive+0x130>
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80046c6:	b29b      	uxth	r3, r3
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d19d      	bne.n	8004608 <HAL_SPI_TransmitReceive+0x130>
 80046cc:	e080      	b.n	80047d0 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d002      	beq.n	80046dc <HAL_SPI_TransmitReceive+0x204>
 80046d6:	8b7b      	ldrh	r3, [r7, #26]
 80046d8:	2b01      	cmp	r3, #1
 80046da:	d16f      	bne.n	80047bc <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	330c      	adds	r3, #12
 80046e6:	7812      	ldrb	r2, [r2, #0]
 80046e8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046ee:	1c5a      	adds	r2, r3, #1
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046f8:	b29b      	uxth	r3, r3
 80046fa:	3b01      	subs	r3, #1
 80046fc:	b29a      	uxth	r2, r3
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	86da      	strh	r2, [r3, #54]	; 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004702:	e05b      	b.n	80047bc <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	689b      	ldr	r3, [r3, #8]
 800470a:	f003 0302 	and.w	r3, r3, #2
 800470e:	2b02      	cmp	r3, #2
 8004710:	d11c      	bne.n	800474c <HAL_SPI_TransmitReceive+0x274>
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004716:	b29b      	uxth	r3, r3
 8004718:	2b00      	cmp	r3, #0
 800471a:	d017      	beq.n	800474c <HAL_SPI_TransmitReceive+0x274>
 800471c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800471e:	2b01      	cmp	r3, #1
 8004720:	d114      	bne.n	800474c <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	330c      	adds	r3, #12
 800472c:	7812      	ldrb	r2, [r2, #0]
 800472e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004734:	1c5a      	adds	r2, r3, #1
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800473e:	b29b      	uxth	r3, r3
 8004740:	3b01      	subs	r3, #1
 8004742:	b29a      	uxth	r2, r3
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004748:	2300      	movs	r3, #0
 800474a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	689b      	ldr	r3, [r3, #8]
 8004752:	f003 0301 	and.w	r3, r3, #1
 8004756:	2b01      	cmp	r3, #1
 8004758:	d119      	bne.n	800478e <HAL_SPI_TransmitReceive+0x2b6>
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800475e:	b29b      	uxth	r3, r3
 8004760:	2b00      	cmp	r3, #0
 8004762:	d014      	beq.n	800478e <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	68da      	ldr	r2, [r3, #12]
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800476e:	b2d2      	uxtb	r2, r2
 8004770:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004776:	1c5a      	adds	r2, r3, #1
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004780:	b29b      	uxth	r3, r3
 8004782:	3b01      	subs	r3, #1
 8004784:	b29a      	uxth	r2, r3
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800478a:	2301      	movs	r3, #1
 800478c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800478e:	f7fd fd11 	bl	80021b4 <HAL_GetTick>
 8004792:	4602      	mov	r2, r0
 8004794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004796:	1ad3      	subs	r3, r2, r3
 8004798:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800479a:	429a      	cmp	r2, r3
 800479c:	d803      	bhi.n	80047a6 <HAL_SPI_TransmitReceive+0x2ce>
 800479e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047a4:	d102      	bne.n	80047ac <HAL_SPI_TransmitReceive+0x2d4>
 80047a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d107      	bne.n	80047bc <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 80047ac:	2303      	movs	r3, #3
 80047ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	2201      	movs	r2, #1
 80047b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 80047ba:	e033      	b.n	8004824 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80047c0:	b29b      	uxth	r3, r3
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d19e      	bne.n	8004704 <HAL_SPI_TransmitReceive+0x22c>
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047ca:	b29b      	uxth	r3, r3
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d199      	bne.n	8004704 <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80047d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80047d2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80047d4:	68f8      	ldr	r0, [r7, #12]
 80047d6:	f000 f91d 	bl	8004a14 <SPI_EndRxTxTransaction>
 80047da:	4603      	mov	r3, r0
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d006      	beq.n	80047ee <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 80047e0:	2301      	movs	r3, #1
 80047e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	2220      	movs	r2, #32
 80047ea:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80047ec:	e01a      	b.n	8004824 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	689b      	ldr	r3, [r3, #8]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d10a      	bne.n	800480c <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80047f6:	2300      	movs	r3, #0
 80047f8:	617b      	str	r3, [r7, #20]
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	68db      	ldr	r3, [r3, #12]
 8004800:	617b      	str	r3, [r7, #20]
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	689b      	ldr	r3, [r3, #8]
 8004808:	617b      	str	r3, [r7, #20]
 800480a:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004810:	2b00      	cmp	r3, #0
 8004812:	d003      	beq.n	800481c <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8004814:	2301      	movs	r3, #1
 8004816:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800481a:	e003      	b.n	8004824 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	2201      	movs	r2, #1
 8004820:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	2200      	movs	r2, #0
 8004828:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800482c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004830:	4618      	mov	r0, r3
 8004832:	3730      	adds	r7, #48	; 0x30
 8004834:	46bd      	mov	sp, r7
 8004836:	bd80      	pop	{r7, pc}

08004838 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b088      	sub	sp, #32
 800483c:	af00      	add	r7, sp, #0
 800483e:	60f8      	str	r0, [r7, #12]
 8004840:	60b9      	str	r1, [r7, #8]
 8004842:	603b      	str	r3, [r7, #0]
 8004844:	4613      	mov	r3, r2
 8004846:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004848:	f7fd fcb4 	bl	80021b4 <HAL_GetTick>
 800484c:	4602      	mov	r2, r0
 800484e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004850:	1a9b      	subs	r3, r3, r2
 8004852:	683a      	ldr	r2, [r7, #0]
 8004854:	4413      	add	r3, r2
 8004856:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004858:	f7fd fcac 	bl	80021b4 <HAL_GetTick>
 800485c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800485e:	4b39      	ldr	r3, [pc, #228]	; (8004944 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	015b      	lsls	r3, r3, #5
 8004864:	0d1b      	lsrs	r3, r3, #20
 8004866:	69fa      	ldr	r2, [r7, #28]
 8004868:	fb02 f303 	mul.w	r3, r2, r3
 800486c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800486e:	e054      	b.n	800491a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004876:	d050      	beq.n	800491a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004878:	f7fd fc9c 	bl	80021b4 <HAL_GetTick>
 800487c:	4602      	mov	r2, r0
 800487e:	69bb      	ldr	r3, [r7, #24]
 8004880:	1ad3      	subs	r3, r2, r3
 8004882:	69fa      	ldr	r2, [r7, #28]
 8004884:	429a      	cmp	r2, r3
 8004886:	d902      	bls.n	800488e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004888:	69fb      	ldr	r3, [r7, #28]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d13d      	bne.n	800490a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	685a      	ldr	r2, [r3, #4]
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800489c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	685b      	ldr	r3, [r3, #4]
 80048a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80048a6:	d111      	bne.n	80048cc <SPI_WaitFlagStateUntilTimeout+0x94>
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	689b      	ldr	r3, [r3, #8]
 80048ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80048b0:	d004      	beq.n	80048bc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	689b      	ldr	r3, [r3, #8]
 80048b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048ba:	d107      	bne.n	80048cc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	681a      	ldr	r2, [r3, #0]
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80048ca:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048d4:	d10f      	bne.n	80048f6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	681a      	ldr	r2, [r3, #0]
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80048e4:	601a      	str	r2, [r3, #0]
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	681a      	ldr	r2, [r3, #0]
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80048f4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	2201      	movs	r2, #1
 80048fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	2200      	movs	r2, #0
 8004902:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004906:	2303      	movs	r3, #3
 8004908:	e017      	b.n	800493a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800490a:	697b      	ldr	r3, [r7, #20]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d101      	bne.n	8004914 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004910:	2300      	movs	r3, #0
 8004912:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004914:	697b      	ldr	r3, [r7, #20]
 8004916:	3b01      	subs	r3, #1
 8004918:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	689a      	ldr	r2, [r3, #8]
 8004920:	68bb      	ldr	r3, [r7, #8]
 8004922:	4013      	ands	r3, r2
 8004924:	68ba      	ldr	r2, [r7, #8]
 8004926:	429a      	cmp	r2, r3
 8004928:	bf0c      	ite	eq
 800492a:	2301      	moveq	r3, #1
 800492c:	2300      	movne	r3, #0
 800492e:	b2db      	uxtb	r3, r3
 8004930:	461a      	mov	r2, r3
 8004932:	79fb      	ldrb	r3, [r7, #7]
 8004934:	429a      	cmp	r2, r3
 8004936:	d19b      	bne.n	8004870 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004938:	2300      	movs	r3, #0
}
 800493a:	4618      	mov	r0, r3
 800493c:	3720      	adds	r7, #32
 800493e:	46bd      	mov	sp, r7
 8004940:	bd80      	pop	{r7, pc}
 8004942:	bf00      	nop
 8004944:	20000018 	.word	0x20000018

08004948 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b086      	sub	sp, #24
 800494c:	af02      	add	r7, sp, #8
 800494e:	60f8      	str	r0, [r7, #12]
 8004950:	60b9      	str	r1, [r7, #8]
 8004952:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800495c:	d111      	bne.n	8004982 <SPI_EndRxTransaction+0x3a>
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	689b      	ldr	r3, [r3, #8]
 8004962:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004966:	d004      	beq.n	8004972 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	689b      	ldr	r3, [r3, #8]
 800496c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004970:	d107      	bne.n	8004982 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	681a      	ldr	r2, [r3, #0]
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004980:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	685b      	ldr	r3, [r3, #4]
 8004986:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800498a:	d12a      	bne.n	80049e2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	689b      	ldr	r3, [r3, #8]
 8004990:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004994:	d012      	beq.n	80049bc <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	9300      	str	r3, [sp, #0]
 800499a:	68bb      	ldr	r3, [r7, #8]
 800499c:	2200      	movs	r2, #0
 800499e:	2180      	movs	r1, #128	; 0x80
 80049a0:	68f8      	ldr	r0, [r7, #12]
 80049a2:	f7ff ff49 	bl	8004838 <SPI_WaitFlagStateUntilTimeout>
 80049a6:	4603      	mov	r3, r0
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d02d      	beq.n	8004a08 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049b0:	f043 0220 	orr.w	r2, r3, #32
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80049b8:	2303      	movs	r3, #3
 80049ba:	e026      	b.n	8004a0a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	9300      	str	r3, [sp, #0]
 80049c0:	68bb      	ldr	r3, [r7, #8]
 80049c2:	2200      	movs	r2, #0
 80049c4:	2101      	movs	r1, #1
 80049c6:	68f8      	ldr	r0, [r7, #12]
 80049c8:	f7ff ff36 	bl	8004838 <SPI_WaitFlagStateUntilTimeout>
 80049cc:	4603      	mov	r3, r0
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d01a      	beq.n	8004a08 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049d6:	f043 0220 	orr.w	r2, r3, #32
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80049de:	2303      	movs	r3, #3
 80049e0:	e013      	b.n	8004a0a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	9300      	str	r3, [sp, #0]
 80049e6:	68bb      	ldr	r3, [r7, #8]
 80049e8:	2200      	movs	r2, #0
 80049ea:	2101      	movs	r1, #1
 80049ec:	68f8      	ldr	r0, [r7, #12]
 80049ee:	f7ff ff23 	bl	8004838 <SPI_WaitFlagStateUntilTimeout>
 80049f2:	4603      	mov	r3, r0
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d007      	beq.n	8004a08 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049fc:	f043 0220 	orr.w	r2, r3, #32
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004a04:	2303      	movs	r3, #3
 8004a06:	e000      	b.n	8004a0a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004a08:	2300      	movs	r3, #0
}
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	3710      	adds	r7, #16
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bd80      	pop	{r7, pc}
	...

08004a14 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b088      	sub	sp, #32
 8004a18:	af02      	add	r7, sp, #8
 8004a1a:	60f8      	str	r0, [r7, #12]
 8004a1c:	60b9      	str	r1, [r7, #8]
 8004a1e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	9300      	str	r3, [sp, #0]
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	2201      	movs	r2, #1
 8004a28:	2102      	movs	r1, #2
 8004a2a:	68f8      	ldr	r0, [r7, #12]
 8004a2c:	f7ff ff04 	bl	8004838 <SPI_WaitFlagStateUntilTimeout>
 8004a30:	4603      	mov	r3, r0
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d007      	beq.n	8004a46 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a3a:	f043 0220 	orr.w	r2, r3, #32
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8004a42:	2303      	movs	r3, #3
 8004a44:	e032      	b.n	8004aac <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004a46:	4b1b      	ldr	r3, [pc, #108]	; (8004ab4 <SPI_EndRxTxTransaction+0xa0>)
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	4a1b      	ldr	r2, [pc, #108]	; (8004ab8 <SPI_EndRxTxTransaction+0xa4>)
 8004a4c:	fba2 2303 	umull	r2, r3, r2, r3
 8004a50:	0d5b      	lsrs	r3, r3, #21
 8004a52:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004a56:	fb02 f303 	mul.w	r3, r2, r3
 8004a5a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	685b      	ldr	r3, [r3, #4]
 8004a60:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a64:	d112      	bne.n	8004a8c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	9300      	str	r3, [sp, #0]
 8004a6a:	68bb      	ldr	r3, [r7, #8]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	2180      	movs	r1, #128	; 0x80
 8004a70:	68f8      	ldr	r0, [r7, #12]
 8004a72:	f7ff fee1 	bl	8004838 <SPI_WaitFlagStateUntilTimeout>
 8004a76:	4603      	mov	r3, r0
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d016      	beq.n	8004aaa <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a80:	f043 0220 	orr.w	r2, r3, #32
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004a88:	2303      	movs	r3, #3
 8004a8a:	e00f      	b.n	8004aac <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004a8c:	697b      	ldr	r3, [r7, #20]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d00a      	beq.n	8004aa8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004a92:	697b      	ldr	r3, [r7, #20]
 8004a94:	3b01      	subs	r3, #1
 8004a96:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	689b      	ldr	r3, [r3, #8]
 8004a9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004aa2:	2b80      	cmp	r3, #128	; 0x80
 8004aa4:	d0f2      	beq.n	8004a8c <SPI_EndRxTxTransaction+0x78>
 8004aa6:	e000      	b.n	8004aaa <SPI_EndRxTxTransaction+0x96>
        break;
 8004aa8:	bf00      	nop
  }

  return HAL_OK;
 8004aaa:	2300      	movs	r3, #0
}
 8004aac:	4618      	mov	r0, r3
 8004aae:	3718      	adds	r7, #24
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	bd80      	pop	{r7, pc}
 8004ab4:	20000018 	.word	0x20000018
 8004ab8:	165e9f81 	.word	0x165e9f81

08004abc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b082      	sub	sp, #8
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d101      	bne.n	8004ace <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004aca:	2301      	movs	r3, #1
 8004acc:	e041      	b.n	8004b52 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ad4:	b2db      	uxtb	r3, r3
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d106      	bne.n	8004ae8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2200      	movs	r2, #0
 8004ade:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004ae2:	6878      	ldr	r0, [r7, #4]
 8004ae4:	f7fd f88e 	bl	8001c04 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2202      	movs	r2, #2
 8004aec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681a      	ldr	r2, [r3, #0]
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	3304      	adds	r3, #4
 8004af8:	4619      	mov	r1, r3
 8004afa:	4610      	mov	r0, r2
 8004afc:	f000 fb1a 	bl	8005134 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2201      	movs	r2, #1
 8004b04:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2201      	movs	r2, #1
 8004b0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2201      	movs	r2, #1
 8004b14:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2201      	movs	r2, #1
 8004b1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2201      	movs	r2, #1
 8004b24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2201      	movs	r2, #1
 8004b2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2201      	movs	r2, #1
 8004b34:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2201      	movs	r2, #1
 8004b3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2201      	movs	r2, #1
 8004b44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2201      	movs	r2, #1
 8004b4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004b50:	2300      	movs	r3, #0
}
 8004b52:	4618      	mov	r0, r3
 8004b54:	3708      	adds	r7, #8
 8004b56:	46bd      	mov	sp, r7
 8004b58:	bd80      	pop	{r7, pc}

08004b5a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004b5a:	b580      	push	{r7, lr}
 8004b5c:	b082      	sub	sp, #8
 8004b5e:	af00      	add	r7, sp, #0
 8004b60:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d101      	bne.n	8004b6c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004b68:	2301      	movs	r3, #1
 8004b6a:	e041      	b.n	8004bf0 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b72:	b2db      	uxtb	r3, r3
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d106      	bne.n	8004b86 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004b80:	6878      	ldr	r0, [r7, #4]
 8004b82:	f000 f839 	bl	8004bf8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2202      	movs	r2, #2
 8004b8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681a      	ldr	r2, [r3, #0]
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	3304      	adds	r3, #4
 8004b96:	4619      	mov	r1, r3
 8004b98:	4610      	mov	r0, r2
 8004b9a:	f000 facb 	bl	8005134 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2201      	movs	r2, #1
 8004ba2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2201      	movs	r2, #1
 8004baa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2201      	movs	r2, #1
 8004bb2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2201      	movs	r2, #1
 8004bba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2201      	movs	r2, #1
 8004bc2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2201      	movs	r2, #1
 8004bca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2201      	movs	r2, #1
 8004bd2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2201      	movs	r2, #1
 8004bda:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2201      	movs	r2, #1
 8004be2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2201      	movs	r2, #1
 8004bea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004bee:	2300      	movs	r3, #0
}
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	3708      	adds	r7, #8
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	bd80      	pop	{r7, pc}

08004bf8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	b083      	sub	sp, #12
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004c00:	bf00      	nop
 8004c02:	370c      	adds	r7, #12
 8004c04:	46bd      	mov	sp, r7
 8004c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0a:	4770      	bx	lr

08004c0c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b084      	sub	sp, #16
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
 8004c14:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d109      	bne.n	8004c30 <HAL_TIM_PWM_Start+0x24>
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004c22:	b2db      	uxtb	r3, r3
 8004c24:	2b01      	cmp	r3, #1
 8004c26:	bf14      	ite	ne
 8004c28:	2301      	movne	r3, #1
 8004c2a:	2300      	moveq	r3, #0
 8004c2c:	b2db      	uxtb	r3, r3
 8004c2e:	e022      	b.n	8004c76 <HAL_TIM_PWM_Start+0x6a>
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	2b04      	cmp	r3, #4
 8004c34:	d109      	bne.n	8004c4a <HAL_TIM_PWM_Start+0x3e>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004c3c:	b2db      	uxtb	r3, r3
 8004c3e:	2b01      	cmp	r3, #1
 8004c40:	bf14      	ite	ne
 8004c42:	2301      	movne	r3, #1
 8004c44:	2300      	moveq	r3, #0
 8004c46:	b2db      	uxtb	r3, r3
 8004c48:	e015      	b.n	8004c76 <HAL_TIM_PWM_Start+0x6a>
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	2b08      	cmp	r3, #8
 8004c4e:	d109      	bne.n	8004c64 <HAL_TIM_PWM_Start+0x58>
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004c56:	b2db      	uxtb	r3, r3
 8004c58:	2b01      	cmp	r3, #1
 8004c5a:	bf14      	ite	ne
 8004c5c:	2301      	movne	r3, #1
 8004c5e:	2300      	moveq	r3, #0
 8004c60:	b2db      	uxtb	r3, r3
 8004c62:	e008      	b.n	8004c76 <HAL_TIM_PWM_Start+0x6a>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c6a:	b2db      	uxtb	r3, r3
 8004c6c:	2b01      	cmp	r3, #1
 8004c6e:	bf14      	ite	ne
 8004c70:	2301      	movne	r3, #1
 8004c72:	2300      	moveq	r3, #0
 8004c74:	b2db      	uxtb	r3, r3
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d001      	beq.n	8004c7e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	e07c      	b.n	8004d78 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d104      	bne.n	8004c8e <HAL_TIM_PWM_Start+0x82>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2202      	movs	r2, #2
 8004c88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004c8c:	e013      	b.n	8004cb6 <HAL_TIM_PWM_Start+0xaa>
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	2b04      	cmp	r3, #4
 8004c92:	d104      	bne.n	8004c9e <HAL_TIM_PWM_Start+0x92>
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2202      	movs	r2, #2
 8004c98:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004c9c:	e00b      	b.n	8004cb6 <HAL_TIM_PWM_Start+0xaa>
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	2b08      	cmp	r3, #8
 8004ca2:	d104      	bne.n	8004cae <HAL_TIM_PWM_Start+0xa2>
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2202      	movs	r2, #2
 8004ca8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004cac:	e003      	b.n	8004cb6 <HAL_TIM_PWM_Start+0xaa>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2202      	movs	r2, #2
 8004cb2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	2201      	movs	r2, #1
 8004cbc:	6839      	ldr	r1, [r7, #0]
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	f000 fdbf 	bl	8005842 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	4a2d      	ldr	r2, [pc, #180]	; (8004d80 <HAL_TIM_PWM_Start+0x174>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d004      	beq.n	8004cd8 <HAL_TIM_PWM_Start+0xcc>
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	4a2c      	ldr	r2, [pc, #176]	; (8004d84 <HAL_TIM_PWM_Start+0x178>)
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d101      	bne.n	8004cdc <HAL_TIM_PWM_Start+0xd0>
 8004cd8:	2301      	movs	r3, #1
 8004cda:	e000      	b.n	8004cde <HAL_TIM_PWM_Start+0xd2>
 8004cdc:	2300      	movs	r3, #0
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d007      	beq.n	8004cf2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004cf0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4a22      	ldr	r2, [pc, #136]	; (8004d80 <HAL_TIM_PWM_Start+0x174>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d022      	beq.n	8004d42 <HAL_TIM_PWM_Start+0x136>
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d04:	d01d      	beq.n	8004d42 <HAL_TIM_PWM_Start+0x136>
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	4a1f      	ldr	r2, [pc, #124]	; (8004d88 <HAL_TIM_PWM_Start+0x17c>)
 8004d0c:	4293      	cmp	r3, r2
 8004d0e:	d018      	beq.n	8004d42 <HAL_TIM_PWM_Start+0x136>
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	4a1d      	ldr	r2, [pc, #116]	; (8004d8c <HAL_TIM_PWM_Start+0x180>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d013      	beq.n	8004d42 <HAL_TIM_PWM_Start+0x136>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	4a1c      	ldr	r2, [pc, #112]	; (8004d90 <HAL_TIM_PWM_Start+0x184>)
 8004d20:	4293      	cmp	r3, r2
 8004d22:	d00e      	beq.n	8004d42 <HAL_TIM_PWM_Start+0x136>
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	4a16      	ldr	r2, [pc, #88]	; (8004d84 <HAL_TIM_PWM_Start+0x178>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d009      	beq.n	8004d42 <HAL_TIM_PWM_Start+0x136>
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4a18      	ldr	r2, [pc, #96]	; (8004d94 <HAL_TIM_PWM_Start+0x188>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d004      	beq.n	8004d42 <HAL_TIM_PWM_Start+0x136>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a16      	ldr	r2, [pc, #88]	; (8004d98 <HAL_TIM_PWM_Start+0x18c>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d111      	bne.n	8004d66 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	689b      	ldr	r3, [r3, #8]
 8004d48:	f003 0307 	and.w	r3, r3, #7
 8004d4c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	2b06      	cmp	r3, #6
 8004d52:	d010      	beq.n	8004d76 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	681a      	ldr	r2, [r3, #0]
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f042 0201 	orr.w	r2, r2, #1
 8004d62:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d64:	e007      	b.n	8004d76 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	681a      	ldr	r2, [r3, #0]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f042 0201 	orr.w	r2, r2, #1
 8004d74:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004d76:	2300      	movs	r3, #0
}
 8004d78:	4618      	mov	r0, r3
 8004d7a:	3710      	adds	r7, #16
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	bd80      	pop	{r7, pc}
 8004d80:	40010000 	.word	0x40010000
 8004d84:	40010400 	.word	0x40010400
 8004d88:	40000400 	.word	0x40000400
 8004d8c:	40000800 	.word	0x40000800
 8004d90:	40000c00 	.word	0x40000c00
 8004d94:	40014000 	.word	0x40014000
 8004d98:	40001800 	.word	0x40001800

08004d9c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b086      	sub	sp, #24
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	60f8      	str	r0, [r7, #12]
 8004da4:	60b9      	str	r1, [r7, #8]
 8004da6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004da8:	2300      	movs	r3, #0
 8004daa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004db2:	2b01      	cmp	r3, #1
 8004db4:	d101      	bne.n	8004dba <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004db6:	2302      	movs	r3, #2
 8004db8:	e0ae      	b.n	8004f18 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	2201      	movs	r2, #1
 8004dbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	2b0c      	cmp	r3, #12
 8004dc6:	f200 809f 	bhi.w	8004f08 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004dca:	a201      	add	r2, pc, #4	; (adr r2, 8004dd0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004dcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dd0:	08004e05 	.word	0x08004e05
 8004dd4:	08004f09 	.word	0x08004f09
 8004dd8:	08004f09 	.word	0x08004f09
 8004ddc:	08004f09 	.word	0x08004f09
 8004de0:	08004e45 	.word	0x08004e45
 8004de4:	08004f09 	.word	0x08004f09
 8004de8:	08004f09 	.word	0x08004f09
 8004dec:	08004f09 	.word	0x08004f09
 8004df0:	08004e87 	.word	0x08004e87
 8004df4:	08004f09 	.word	0x08004f09
 8004df8:	08004f09 	.word	0x08004f09
 8004dfc:	08004f09 	.word	0x08004f09
 8004e00:	08004ec7 	.word	0x08004ec7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	68b9      	ldr	r1, [r7, #8]
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	f000 fa3e 	bl	800528c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	699a      	ldr	r2, [r3, #24]
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f042 0208 	orr.w	r2, r2, #8
 8004e1e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	699a      	ldr	r2, [r3, #24]
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f022 0204 	bic.w	r2, r2, #4
 8004e2e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	6999      	ldr	r1, [r3, #24]
 8004e36:	68bb      	ldr	r3, [r7, #8]
 8004e38:	691a      	ldr	r2, [r3, #16]
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	430a      	orrs	r2, r1
 8004e40:	619a      	str	r2, [r3, #24]
      break;
 8004e42:	e064      	b.n	8004f0e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	68b9      	ldr	r1, [r7, #8]
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	f000 fa8e 	bl	800536c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	699a      	ldr	r2, [r3, #24]
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e5e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	699a      	ldr	r2, [r3, #24]
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e6e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	6999      	ldr	r1, [r3, #24]
 8004e76:	68bb      	ldr	r3, [r7, #8]
 8004e78:	691b      	ldr	r3, [r3, #16]
 8004e7a:	021a      	lsls	r2, r3, #8
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	430a      	orrs	r2, r1
 8004e82:	619a      	str	r2, [r3, #24]
      break;
 8004e84:	e043      	b.n	8004f0e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	68b9      	ldr	r1, [r7, #8]
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	f000 fae3 	bl	8005458 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	69da      	ldr	r2, [r3, #28]
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f042 0208 	orr.w	r2, r2, #8
 8004ea0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	69da      	ldr	r2, [r3, #28]
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f022 0204 	bic.w	r2, r2, #4
 8004eb0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	69d9      	ldr	r1, [r3, #28]
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	691a      	ldr	r2, [r3, #16]
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	430a      	orrs	r2, r1
 8004ec2:	61da      	str	r2, [r3, #28]
      break;
 8004ec4:	e023      	b.n	8004f0e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	68b9      	ldr	r1, [r7, #8]
 8004ecc:	4618      	mov	r0, r3
 8004ece:	f000 fb37 	bl	8005540 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	69da      	ldr	r2, [r3, #28]
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004ee0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	69da      	ldr	r2, [r3, #28]
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ef0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	69d9      	ldr	r1, [r3, #28]
 8004ef8:	68bb      	ldr	r3, [r7, #8]
 8004efa:	691b      	ldr	r3, [r3, #16]
 8004efc:	021a      	lsls	r2, r3, #8
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	430a      	orrs	r2, r1
 8004f04:	61da      	str	r2, [r3, #28]
      break;
 8004f06:	e002      	b.n	8004f0e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004f08:	2301      	movs	r3, #1
 8004f0a:	75fb      	strb	r3, [r7, #23]
      break;
 8004f0c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	2200      	movs	r2, #0
 8004f12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004f16:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f18:	4618      	mov	r0, r3
 8004f1a:	3718      	adds	r7, #24
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	bd80      	pop	{r7, pc}

08004f20 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b084      	sub	sp, #16
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
 8004f28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f34:	2b01      	cmp	r3, #1
 8004f36:	d101      	bne.n	8004f3c <HAL_TIM_ConfigClockSource+0x1c>
 8004f38:	2302      	movs	r3, #2
 8004f3a:	e0b4      	b.n	80050a6 <HAL_TIM_ConfigClockSource+0x186>
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2201      	movs	r2, #1
 8004f40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2202      	movs	r2, #2
 8004f48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	689b      	ldr	r3, [r3, #8]
 8004f52:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004f54:	68bb      	ldr	r3, [r7, #8]
 8004f56:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004f5a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f5c:	68bb      	ldr	r3, [r7, #8]
 8004f5e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004f62:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	68ba      	ldr	r2, [r7, #8]
 8004f6a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f74:	d03e      	beq.n	8004ff4 <HAL_TIM_ConfigClockSource+0xd4>
 8004f76:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f7a:	f200 8087 	bhi.w	800508c <HAL_TIM_ConfigClockSource+0x16c>
 8004f7e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f82:	f000 8086 	beq.w	8005092 <HAL_TIM_ConfigClockSource+0x172>
 8004f86:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f8a:	d87f      	bhi.n	800508c <HAL_TIM_ConfigClockSource+0x16c>
 8004f8c:	2b70      	cmp	r3, #112	; 0x70
 8004f8e:	d01a      	beq.n	8004fc6 <HAL_TIM_ConfigClockSource+0xa6>
 8004f90:	2b70      	cmp	r3, #112	; 0x70
 8004f92:	d87b      	bhi.n	800508c <HAL_TIM_ConfigClockSource+0x16c>
 8004f94:	2b60      	cmp	r3, #96	; 0x60
 8004f96:	d050      	beq.n	800503a <HAL_TIM_ConfigClockSource+0x11a>
 8004f98:	2b60      	cmp	r3, #96	; 0x60
 8004f9a:	d877      	bhi.n	800508c <HAL_TIM_ConfigClockSource+0x16c>
 8004f9c:	2b50      	cmp	r3, #80	; 0x50
 8004f9e:	d03c      	beq.n	800501a <HAL_TIM_ConfigClockSource+0xfa>
 8004fa0:	2b50      	cmp	r3, #80	; 0x50
 8004fa2:	d873      	bhi.n	800508c <HAL_TIM_ConfigClockSource+0x16c>
 8004fa4:	2b40      	cmp	r3, #64	; 0x40
 8004fa6:	d058      	beq.n	800505a <HAL_TIM_ConfigClockSource+0x13a>
 8004fa8:	2b40      	cmp	r3, #64	; 0x40
 8004faa:	d86f      	bhi.n	800508c <HAL_TIM_ConfigClockSource+0x16c>
 8004fac:	2b30      	cmp	r3, #48	; 0x30
 8004fae:	d064      	beq.n	800507a <HAL_TIM_ConfigClockSource+0x15a>
 8004fb0:	2b30      	cmp	r3, #48	; 0x30
 8004fb2:	d86b      	bhi.n	800508c <HAL_TIM_ConfigClockSource+0x16c>
 8004fb4:	2b20      	cmp	r3, #32
 8004fb6:	d060      	beq.n	800507a <HAL_TIM_ConfigClockSource+0x15a>
 8004fb8:	2b20      	cmp	r3, #32
 8004fba:	d867      	bhi.n	800508c <HAL_TIM_ConfigClockSource+0x16c>
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d05c      	beq.n	800507a <HAL_TIM_ConfigClockSource+0x15a>
 8004fc0:	2b10      	cmp	r3, #16
 8004fc2:	d05a      	beq.n	800507a <HAL_TIM_ConfigClockSource+0x15a>
 8004fc4:	e062      	b.n	800508c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004fd6:	f000 fc14 	bl	8005802 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	689b      	ldr	r3, [r3, #8]
 8004fe0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004fe2:	68bb      	ldr	r3, [r7, #8]
 8004fe4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004fe8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	68ba      	ldr	r2, [r7, #8]
 8004ff0:	609a      	str	r2, [r3, #8]
      break;
 8004ff2:	e04f      	b.n	8005094 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005004:	f000 fbfd 	bl	8005802 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	689a      	ldr	r2, [r3, #8]
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005016:	609a      	str	r2, [r3, #8]
      break;
 8005018:	e03c      	b.n	8005094 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005026:	461a      	mov	r2, r3
 8005028:	f000 fb71 	bl	800570e <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	2150      	movs	r1, #80	; 0x50
 8005032:	4618      	mov	r0, r3
 8005034:	f000 fbca 	bl	80057cc <TIM_ITRx_SetConfig>
      break;
 8005038:	e02c      	b.n	8005094 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005046:	461a      	mov	r2, r3
 8005048:	f000 fb90 	bl	800576c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	2160      	movs	r1, #96	; 0x60
 8005052:	4618      	mov	r0, r3
 8005054:	f000 fbba 	bl	80057cc <TIM_ITRx_SetConfig>
      break;
 8005058:	e01c      	b.n	8005094 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005066:	461a      	mov	r2, r3
 8005068:	f000 fb51 	bl	800570e <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	2140      	movs	r1, #64	; 0x40
 8005072:	4618      	mov	r0, r3
 8005074:	f000 fbaa 	bl	80057cc <TIM_ITRx_SetConfig>
      break;
 8005078:	e00c      	b.n	8005094 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681a      	ldr	r2, [r3, #0]
 800507e:	683b      	ldr	r3, [r7, #0]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	4619      	mov	r1, r3
 8005084:	4610      	mov	r0, r2
 8005086:	f000 fba1 	bl	80057cc <TIM_ITRx_SetConfig>
      break;
 800508a:	e003      	b.n	8005094 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800508c:	2301      	movs	r3, #1
 800508e:	73fb      	strb	r3, [r7, #15]
      break;
 8005090:	e000      	b.n	8005094 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005092:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2201      	movs	r2, #1
 8005098:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2200      	movs	r2, #0
 80050a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80050a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80050a6:	4618      	mov	r0, r3
 80050a8:	3710      	adds	r7, #16
 80050aa:	46bd      	mov	sp, r7
 80050ac:	bd80      	pop	{r7, pc}

080050ae <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80050ae:	b580      	push	{r7, lr}
 80050b0:	b082      	sub	sp, #8
 80050b2:	af00      	add	r7, sp, #0
 80050b4:	6078      	str	r0, [r7, #4]
 80050b6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050be:	2b01      	cmp	r3, #1
 80050c0:	d101      	bne.n	80050c6 <HAL_TIM_SlaveConfigSynchro+0x18>
 80050c2:	2302      	movs	r3, #2
 80050c4:	e031      	b.n	800512a <HAL_TIM_SlaveConfigSynchro+0x7c>
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2201      	movs	r2, #1
 80050ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2202      	movs	r2, #2
 80050d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80050d6:	6839      	ldr	r1, [r7, #0]
 80050d8:	6878      	ldr	r0, [r7, #4]
 80050da:	f000 fa87 	bl	80055ec <TIM_SlaveTimer_SetConfig>
 80050de:	4603      	mov	r3, r0
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d009      	beq.n	80050f8 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2201      	movs	r2, #1
 80050e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2200      	movs	r2, #0
 80050f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 80050f4:	2301      	movs	r3, #1
 80050f6:	e018      	b.n	800512a <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	68da      	ldr	r2, [r3, #12]
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005106:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	68da      	ldr	r2, [r3, #12]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005116:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2201      	movs	r2, #1
 800511c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2200      	movs	r2, #0
 8005124:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005128:	2300      	movs	r3, #0
}
 800512a:	4618      	mov	r0, r3
 800512c:	3708      	adds	r7, #8
 800512e:	46bd      	mov	sp, r7
 8005130:	bd80      	pop	{r7, pc}
	...

08005134 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005134:	b480      	push	{r7}
 8005136:	b085      	sub	sp, #20
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
 800513c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	4a46      	ldr	r2, [pc, #280]	; (8005260 <TIM_Base_SetConfig+0x12c>)
 8005148:	4293      	cmp	r3, r2
 800514a:	d013      	beq.n	8005174 <TIM_Base_SetConfig+0x40>
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005152:	d00f      	beq.n	8005174 <TIM_Base_SetConfig+0x40>
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	4a43      	ldr	r2, [pc, #268]	; (8005264 <TIM_Base_SetConfig+0x130>)
 8005158:	4293      	cmp	r3, r2
 800515a:	d00b      	beq.n	8005174 <TIM_Base_SetConfig+0x40>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	4a42      	ldr	r2, [pc, #264]	; (8005268 <TIM_Base_SetConfig+0x134>)
 8005160:	4293      	cmp	r3, r2
 8005162:	d007      	beq.n	8005174 <TIM_Base_SetConfig+0x40>
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	4a41      	ldr	r2, [pc, #260]	; (800526c <TIM_Base_SetConfig+0x138>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d003      	beq.n	8005174 <TIM_Base_SetConfig+0x40>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	4a40      	ldr	r2, [pc, #256]	; (8005270 <TIM_Base_SetConfig+0x13c>)
 8005170:	4293      	cmp	r3, r2
 8005172:	d108      	bne.n	8005186 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800517a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	685b      	ldr	r3, [r3, #4]
 8005180:	68fa      	ldr	r2, [r7, #12]
 8005182:	4313      	orrs	r3, r2
 8005184:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	4a35      	ldr	r2, [pc, #212]	; (8005260 <TIM_Base_SetConfig+0x12c>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d02b      	beq.n	80051e6 <TIM_Base_SetConfig+0xb2>
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005194:	d027      	beq.n	80051e6 <TIM_Base_SetConfig+0xb2>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	4a32      	ldr	r2, [pc, #200]	; (8005264 <TIM_Base_SetConfig+0x130>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d023      	beq.n	80051e6 <TIM_Base_SetConfig+0xb2>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	4a31      	ldr	r2, [pc, #196]	; (8005268 <TIM_Base_SetConfig+0x134>)
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d01f      	beq.n	80051e6 <TIM_Base_SetConfig+0xb2>
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	4a30      	ldr	r2, [pc, #192]	; (800526c <TIM_Base_SetConfig+0x138>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d01b      	beq.n	80051e6 <TIM_Base_SetConfig+0xb2>
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	4a2f      	ldr	r2, [pc, #188]	; (8005270 <TIM_Base_SetConfig+0x13c>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d017      	beq.n	80051e6 <TIM_Base_SetConfig+0xb2>
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	4a2e      	ldr	r2, [pc, #184]	; (8005274 <TIM_Base_SetConfig+0x140>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d013      	beq.n	80051e6 <TIM_Base_SetConfig+0xb2>
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	4a2d      	ldr	r2, [pc, #180]	; (8005278 <TIM_Base_SetConfig+0x144>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d00f      	beq.n	80051e6 <TIM_Base_SetConfig+0xb2>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	4a2c      	ldr	r2, [pc, #176]	; (800527c <TIM_Base_SetConfig+0x148>)
 80051ca:	4293      	cmp	r3, r2
 80051cc:	d00b      	beq.n	80051e6 <TIM_Base_SetConfig+0xb2>
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	4a2b      	ldr	r2, [pc, #172]	; (8005280 <TIM_Base_SetConfig+0x14c>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d007      	beq.n	80051e6 <TIM_Base_SetConfig+0xb2>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	4a2a      	ldr	r2, [pc, #168]	; (8005284 <TIM_Base_SetConfig+0x150>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d003      	beq.n	80051e6 <TIM_Base_SetConfig+0xb2>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	4a29      	ldr	r2, [pc, #164]	; (8005288 <TIM_Base_SetConfig+0x154>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d108      	bne.n	80051f8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	68db      	ldr	r3, [r3, #12]
 80051f2:	68fa      	ldr	r2, [r7, #12]
 80051f4:	4313      	orrs	r3, r2
 80051f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	695b      	ldr	r3, [r3, #20]
 8005202:	4313      	orrs	r3, r2
 8005204:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	68fa      	ldr	r2, [r7, #12]
 800520a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	689a      	ldr	r2, [r3, #8]
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	681a      	ldr	r2, [r3, #0]
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	4a10      	ldr	r2, [pc, #64]	; (8005260 <TIM_Base_SetConfig+0x12c>)
 8005220:	4293      	cmp	r3, r2
 8005222:	d003      	beq.n	800522c <TIM_Base_SetConfig+0xf8>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	4a12      	ldr	r2, [pc, #72]	; (8005270 <TIM_Base_SetConfig+0x13c>)
 8005228:	4293      	cmp	r3, r2
 800522a:	d103      	bne.n	8005234 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	691a      	ldr	r2, [r3, #16]
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2201      	movs	r2, #1
 8005238:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	691b      	ldr	r3, [r3, #16]
 800523e:	f003 0301 	and.w	r3, r3, #1
 8005242:	2b01      	cmp	r3, #1
 8005244:	d105      	bne.n	8005252 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	691b      	ldr	r3, [r3, #16]
 800524a:	f023 0201 	bic.w	r2, r3, #1
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	611a      	str	r2, [r3, #16]
  }
}
 8005252:	bf00      	nop
 8005254:	3714      	adds	r7, #20
 8005256:	46bd      	mov	sp, r7
 8005258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525c:	4770      	bx	lr
 800525e:	bf00      	nop
 8005260:	40010000 	.word	0x40010000
 8005264:	40000400 	.word	0x40000400
 8005268:	40000800 	.word	0x40000800
 800526c:	40000c00 	.word	0x40000c00
 8005270:	40010400 	.word	0x40010400
 8005274:	40014000 	.word	0x40014000
 8005278:	40014400 	.word	0x40014400
 800527c:	40014800 	.word	0x40014800
 8005280:	40001800 	.word	0x40001800
 8005284:	40001c00 	.word	0x40001c00
 8005288:	40002000 	.word	0x40002000

0800528c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800528c:	b480      	push	{r7}
 800528e:	b087      	sub	sp, #28
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
 8005294:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6a1b      	ldr	r3, [r3, #32]
 800529a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	6a1b      	ldr	r3, [r3, #32]
 80052a0:	f023 0201 	bic.w	r2, r3, #1
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	685b      	ldr	r3, [r3, #4]
 80052ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	699b      	ldr	r3, [r3, #24]
 80052b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	f023 0303 	bic.w	r3, r3, #3
 80052c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	68fa      	ldr	r2, [r7, #12]
 80052ca:	4313      	orrs	r3, r2
 80052cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80052ce:	697b      	ldr	r3, [r7, #20]
 80052d0:	f023 0302 	bic.w	r3, r3, #2
 80052d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	689b      	ldr	r3, [r3, #8]
 80052da:	697a      	ldr	r2, [r7, #20]
 80052dc:	4313      	orrs	r3, r2
 80052de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	4a20      	ldr	r2, [pc, #128]	; (8005364 <TIM_OC1_SetConfig+0xd8>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d003      	beq.n	80052f0 <TIM_OC1_SetConfig+0x64>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	4a1f      	ldr	r2, [pc, #124]	; (8005368 <TIM_OC1_SetConfig+0xdc>)
 80052ec:	4293      	cmp	r3, r2
 80052ee:	d10c      	bne.n	800530a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80052f0:	697b      	ldr	r3, [r7, #20]
 80052f2:	f023 0308 	bic.w	r3, r3, #8
 80052f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	68db      	ldr	r3, [r3, #12]
 80052fc:	697a      	ldr	r2, [r7, #20]
 80052fe:	4313      	orrs	r3, r2
 8005300:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	f023 0304 	bic.w	r3, r3, #4
 8005308:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	4a15      	ldr	r2, [pc, #84]	; (8005364 <TIM_OC1_SetConfig+0xd8>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d003      	beq.n	800531a <TIM_OC1_SetConfig+0x8e>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	4a14      	ldr	r2, [pc, #80]	; (8005368 <TIM_OC1_SetConfig+0xdc>)
 8005316:	4293      	cmp	r3, r2
 8005318:	d111      	bne.n	800533e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800531a:	693b      	ldr	r3, [r7, #16]
 800531c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005320:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005322:	693b      	ldr	r3, [r7, #16]
 8005324:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005328:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	695b      	ldr	r3, [r3, #20]
 800532e:	693a      	ldr	r2, [r7, #16]
 8005330:	4313      	orrs	r3, r2
 8005332:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	699b      	ldr	r3, [r3, #24]
 8005338:	693a      	ldr	r2, [r7, #16]
 800533a:	4313      	orrs	r3, r2
 800533c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	693a      	ldr	r2, [r7, #16]
 8005342:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	68fa      	ldr	r2, [r7, #12]
 8005348:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	685a      	ldr	r2, [r3, #4]
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	697a      	ldr	r2, [r7, #20]
 8005356:	621a      	str	r2, [r3, #32]
}
 8005358:	bf00      	nop
 800535a:	371c      	adds	r7, #28
 800535c:	46bd      	mov	sp, r7
 800535e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005362:	4770      	bx	lr
 8005364:	40010000 	.word	0x40010000
 8005368:	40010400 	.word	0x40010400

0800536c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800536c:	b480      	push	{r7}
 800536e:	b087      	sub	sp, #28
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
 8005374:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6a1b      	ldr	r3, [r3, #32]
 800537a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6a1b      	ldr	r3, [r3, #32]
 8005380:	f023 0210 	bic.w	r2, r3, #16
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	685b      	ldr	r3, [r3, #4]
 800538c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	699b      	ldr	r3, [r3, #24]
 8005392:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800539a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	021b      	lsls	r3, r3, #8
 80053aa:	68fa      	ldr	r2, [r7, #12]
 80053ac:	4313      	orrs	r3, r2
 80053ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80053b0:	697b      	ldr	r3, [r7, #20]
 80053b2:	f023 0320 	bic.w	r3, r3, #32
 80053b6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80053b8:	683b      	ldr	r3, [r7, #0]
 80053ba:	689b      	ldr	r3, [r3, #8]
 80053bc:	011b      	lsls	r3, r3, #4
 80053be:	697a      	ldr	r2, [r7, #20]
 80053c0:	4313      	orrs	r3, r2
 80053c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	4a22      	ldr	r2, [pc, #136]	; (8005450 <TIM_OC2_SetConfig+0xe4>)
 80053c8:	4293      	cmp	r3, r2
 80053ca:	d003      	beq.n	80053d4 <TIM_OC2_SetConfig+0x68>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	4a21      	ldr	r2, [pc, #132]	; (8005454 <TIM_OC2_SetConfig+0xe8>)
 80053d0:	4293      	cmp	r3, r2
 80053d2:	d10d      	bne.n	80053f0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80053d4:	697b      	ldr	r3, [r7, #20]
 80053d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80053da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	68db      	ldr	r3, [r3, #12]
 80053e0:	011b      	lsls	r3, r3, #4
 80053e2:	697a      	ldr	r2, [r7, #20]
 80053e4:	4313      	orrs	r3, r2
 80053e6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80053e8:	697b      	ldr	r3, [r7, #20]
 80053ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80053ee:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	4a17      	ldr	r2, [pc, #92]	; (8005450 <TIM_OC2_SetConfig+0xe4>)
 80053f4:	4293      	cmp	r3, r2
 80053f6:	d003      	beq.n	8005400 <TIM_OC2_SetConfig+0x94>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	4a16      	ldr	r2, [pc, #88]	; (8005454 <TIM_OC2_SetConfig+0xe8>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d113      	bne.n	8005428 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005400:	693b      	ldr	r3, [r7, #16]
 8005402:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005406:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005408:	693b      	ldr	r3, [r7, #16]
 800540a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800540e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	695b      	ldr	r3, [r3, #20]
 8005414:	009b      	lsls	r3, r3, #2
 8005416:	693a      	ldr	r2, [r7, #16]
 8005418:	4313      	orrs	r3, r2
 800541a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	699b      	ldr	r3, [r3, #24]
 8005420:	009b      	lsls	r3, r3, #2
 8005422:	693a      	ldr	r2, [r7, #16]
 8005424:	4313      	orrs	r3, r2
 8005426:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	693a      	ldr	r2, [r7, #16]
 800542c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	68fa      	ldr	r2, [r7, #12]
 8005432:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005434:	683b      	ldr	r3, [r7, #0]
 8005436:	685a      	ldr	r2, [r3, #4]
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	697a      	ldr	r2, [r7, #20]
 8005440:	621a      	str	r2, [r3, #32]
}
 8005442:	bf00      	nop
 8005444:	371c      	adds	r7, #28
 8005446:	46bd      	mov	sp, r7
 8005448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544c:	4770      	bx	lr
 800544e:	bf00      	nop
 8005450:	40010000 	.word	0x40010000
 8005454:	40010400 	.word	0x40010400

08005458 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005458:	b480      	push	{r7}
 800545a:	b087      	sub	sp, #28
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
 8005460:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6a1b      	ldr	r3, [r3, #32]
 8005466:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	6a1b      	ldr	r3, [r3, #32]
 800546c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	685b      	ldr	r3, [r3, #4]
 8005478:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	69db      	ldr	r3, [r3, #28]
 800547e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005486:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	f023 0303 	bic.w	r3, r3, #3
 800548e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	68fa      	ldr	r2, [r7, #12]
 8005496:	4313      	orrs	r3, r2
 8005498:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800549a:	697b      	ldr	r3, [r7, #20]
 800549c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80054a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	689b      	ldr	r3, [r3, #8]
 80054a6:	021b      	lsls	r3, r3, #8
 80054a8:	697a      	ldr	r2, [r7, #20]
 80054aa:	4313      	orrs	r3, r2
 80054ac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	4a21      	ldr	r2, [pc, #132]	; (8005538 <TIM_OC3_SetConfig+0xe0>)
 80054b2:	4293      	cmp	r3, r2
 80054b4:	d003      	beq.n	80054be <TIM_OC3_SetConfig+0x66>
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	4a20      	ldr	r2, [pc, #128]	; (800553c <TIM_OC3_SetConfig+0xe4>)
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d10d      	bne.n	80054da <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80054be:	697b      	ldr	r3, [r7, #20]
 80054c0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80054c4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	68db      	ldr	r3, [r3, #12]
 80054ca:	021b      	lsls	r3, r3, #8
 80054cc:	697a      	ldr	r2, [r7, #20]
 80054ce:	4313      	orrs	r3, r2
 80054d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80054d2:	697b      	ldr	r3, [r7, #20]
 80054d4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80054d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	4a16      	ldr	r2, [pc, #88]	; (8005538 <TIM_OC3_SetConfig+0xe0>)
 80054de:	4293      	cmp	r3, r2
 80054e0:	d003      	beq.n	80054ea <TIM_OC3_SetConfig+0x92>
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	4a15      	ldr	r2, [pc, #84]	; (800553c <TIM_OC3_SetConfig+0xe4>)
 80054e6:	4293      	cmp	r3, r2
 80054e8:	d113      	bne.n	8005512 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80054ea:	693b      	ldr	r3, [r7, #16]
 80054ec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80054f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80054f2:	693b      	ldr	r3, [r7, #16]
 80054f4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80054f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	695b      	ldr	r3, [r3, #20]
 80054fe:	011b      	lsls	r3, r3, #4
 8005500:	693a      	ldr	r2, [r7, #16]
 8005502:	4313      	orrs	r3, r2
 8005504:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	699b      	ldr	r3, [r3, #24]
 800550a:	011b      	lsls	r3, r3, #4
 800550c:	693a      	ldr	r2, [r7, #16]
 800550e:	4313      	orrs	r3, r2
 8005510:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	693a      	ldr	r2, [r7, #16]
 8005516:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	68fa      	ldr	r2, [r7, #12]
 800551c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	685a      	ldr	r2, [r3, #4]
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	697a      	ldr	r2, [r7, #20]
 800552a:	621a      	str	r2, [r3, #32]
}
 800552c:	bf00      	nop
 800552e:	371c      	adds	r7, #28
 8005530:	46bd      	mov	sp, r7
 8005532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005536:	4770      	bx	lr
 8005538:	40010000 	.word	0x40010000
 800553c:	40010400 	.word	0x40010400

08005540 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005540:	b480      	push	{r7}
 8005542:	b087      	sub	sp, #28
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
 8005548:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6a1b      	ldr	r3, [r3, #32]
 800554e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6a1b      	ldr	r3, [r3, #32]
 8005554:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	69db      	ldr	r3, [r3, #28]
 8005566:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800556e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005576:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	021b      	lsls	r3, r3, #8
 800557e:	68fa      	ldr	r2, [r7, #12]
 8005580:	4313      	orrs	r3, r2
 8005582:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005584:	693b      	ldr	r3, [r7, #16]
 8005586:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800558a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	689b      	ldr	r3, [r3, #8]
 8005590:	031b      	lsls	r3, r3, #12
 8005592:	693a      	ldr	r2, [r7, #16]
 8005594:	4313      	orrs	r3, r2
 8005596:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	4a12      	ldr	r2, [pc, #72]	; (80055e4 <TIM_OC4_SetConfig+0xa4>)
 800559c:	4293      	cmp	r3, r2
 800559e:	d003      	beq.n	80055a8 <TIM_OC4_SetConfig+0x68>
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	4a11      	ldr	r2, [pc, #68]	; (80055e8 <TIM_OC4_SetConfig+0xa8>)
 80055a4:	4293      	cmp	r3, r2
 80055a6:	d109      	bne.n	80055bc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80055a8:	697b      	ldr	r3, [r7, #20]
 80055aa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80055ae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80055b0:	683b      	ldr	r3, [r7, #0]
 80055b2:	695b      	ldr	r3, [r3, #20]
 80055b4:	019b      	lsls	r3, r3, #6
 80055b6:	697a      	ldr	r2, [r7, #20]
 80055b8:	4313      	orrs	r3, r2
 80055ba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	697a      	ldr	r2, [r7, #20]
 80055c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	68fa      	ldr	r2, [r7, #12]
 80055c6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	685a      	ldr	r2, [r3, #4]
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	693a      	ldr	r2, [r7, #16]
 80055d4:	621a      	str	r2, [r3, #32]
}
 80055d6:	bf00      	nop
 80055d8:	371c      	adds	r7, #28
 80055da:	46bd      	mov	sp, r7
 80055dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e0:	4770      	bx	lr
 80055e2:	bf00      	nop
 80055e4:	40010000 	.word	0x40010000
 80055e8:	40010400 	.word	0x40010400

080055ec <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b086      	sub	sp, #24
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
 80055f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80055f6:	2300      	movs	r3, #0
 80055f8:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	689b      	ldr	r3, [r3, #8]
 8005600:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005602:	693b      	ldr	r3, [r7, #16]
 8005604:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005608:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	685b      	ldr	r3, [r3, #4]
 800560e:	693a      	ldr	r2, [r7, #16]
 8005610:	4313      	orrs	r3, r2
 8005612:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8005614:	693b      	ldr	r3, [r7, #16]
 8005616:	f023 0307 	bic.w	r3, r3, #7
 800561a:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	693a      	ldr	r2, [r7, #16]
 8005622:	4313      	orrs	r3, r2
 8005624:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	693a      	ldr	r2, [r7, #16]
 800562c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	685b      	ldr	r3, [r3, #4]
 8005632:	2b70      	cmp	r3, #112	; 0x70
 8005634:	d01a      	beq.n	800566c <TIM_SlaveTimer_SetConfig+0x80>
 8005636:	2b70      	cmp	r3, #112	; 0x70
 8005638:	d860      	bhi.n	80056fc <TIM_SlaveTimer_SetConfig+0x110>
 800563a:	2b60      	cmp	r3, #96	; 0x60
 800563c:	d054      	beq.n	80056e8 <TIM_SlaveTimer_SetConfig+0xfc>
 800563e:	2b60      	cmp	r3, #96	; 0x60
 8005640:	d85c      	bhi.n	80056fc <TIM_SlaveTimer_SetConfig+0x110>
 8005642:	2b50      	cmp	r3, #80	; 0x50
 8005644:	d046      	beq.n	80056d4 <TIM_SlaveTimer_SetConfig+0xe8>
 8005646:	2b50      	cmp	r3, #80	; 0x50
 8005648:	d858      	bhi.n	80056fc <TIM_SlaveTimer_SetConfig+0x110>
 800564a:	2b40      	cmp	r3, #64	; 0x40
 800564c:	d019      	beq.n	8005682 <TIM_SlaveTimer_SetConfig+0x96>
 800564e:	2b40      	cmp	r3, #64	; 0x40
 8005650:	d854      	bhi.n	80056fc <TIM_SlaveTimer_SetConfig+0x110>
 8005652:	2b30      	cmp	r3, #48	; 0x30
 8005654:	d055      	beq.n	8005702 <TIM_SlaveTimer_SetConfig+0x116>
 8005656:	2b30      	cmp	r3, #48	; 0x30
 8005658:	d850      	bhi.n	80056fc <TIM_SlaveTimer_SetConfig+0x110>
 800565a:	2b20      	cmp	r3, #32
 800565c:	d051      	beq.n	8005702 <TIM_SlaveTimer_SetConfig+0x116>
 800565e:	2b20      	cmp	r3, #32
 8005660:	d84c      	bhi.n	80056fc <TIM_SlaveTimer_SetConfig+0x110>
 8005662:	2b00      	cmp	r3, #0
 8005664:	d04d      	beq.n	8005702 <TIM_SlaveTimer_SetConfig+0x116>
 8005666:	2b10      	cmp	r3, #16
 8005668:	d04b      	beq.n	8005702 <TIM_SlaveTimer_SetConfig+0x116>
 800566a:	e047      	b.n	80056fc <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 800567c:	f000 f8c1 	bl	8005802 <TIM_ETR_SetConfig>
      break;
 8005680:	e040      	b.n	8005704 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	2b05      	cmp	r3, #5
 8005688:	d101      	bne.n	800568e <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 800568a:	2301      	movs	r3, #1
 800568c:	e03b      	b.n	8005706 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	6a1b      	ldr	r3, [r3, #32]
 8005694:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	6a1a      	ldr	r2, [r3, #32]
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f022 0201 	bic.w	r2, r2, #1
 80056a4:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	699b      	ldr	r3, [r3, #24]
 80056ac:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80056ae:	68bb      	ldr	r3, [r7, #8]
 80056b0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80056b4:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	691b      	ldr	r3, [r3, #16]
 80056ba:	011b      	lsls	r3, r3, #4
 80056bc:	68ba      	ldr	r2, [r7, #8]
 80056be:	4313      	orrs	r3, r2
 80056c0:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	68ba      	ldr	r2, [r7, #8]
 80056c8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	68fa      	ldr	r2, [r7, #12]
 80056d0:	621a      	str	r2, [r3, #32]
      break;
 80056d2:	e017      	b.n	8005704 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80056d8:	683b      	ldr	r3, [r7, #0]
 80056da:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80056e0:	461a      	mov	r2, r3
 80056e2:	f000 f814 	bl	800570e <TIM_TI1_ConfigInputStage>
      break;
 80056e6:	e00d      	b.n	8005704 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80056f4:	461a      	mov	r2, r3
 80056f6:	f000 f839 	bl	800576c <TIM_TI2_ConfigInputStage>
      break;
 80056fa:	e003      	b.n	8005704 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 80056fc:	2301      	movs	r3, #1
 80056fe:	75fb      	strb	r3, [r7, #23]
      break;
 8005700:	e000      	b.n	8005704 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8005702:	bf00      	nop
  }

  return status;
 8005704:	7dfb      	ldrb	r3, [r7, #23]
}
 8005706:	4618      	mov	r0, r3
 8005708:	3718      	adds	r7, #24
 800570a:	46bd      	mov	sp, r7
 800570c:	bd80      	pop	{r7, pc}

0800570e <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800570e:	b480      	push	{r7}
 8005710:	b087      	sub	sp, #28
 8005712:	af00      	add	r7, sp, #0
 8005714:	60f8      	str	r0, [r7, #12]
 8005716:	60b9      	str	r1, [r7, #8]
 8005718:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	6a1b      	ldr	r3, [r3, #32]
 800571e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	6a1b      	ldr	r3, [r3, #32]
 8005724:	f023 0201 	bic.w	r2, r3, #1
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	699b      	ldr	r3, [r3, #24]
 8005730:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005732:	693b      	ldr	r3, [r7, #16]
 8005734:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005738:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	011b      	lsls	r3, r3, #4
 800573e:	693a      	ldr	r2, [r7, #16]
 8005740:	4313      	orrs	r3, r2
 8005742:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005744:	697b      	ldr	r3, [r7, #20]
 8005746:	f023 030a 	bic.w	r3, r3, #10
 800574a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800574c:	697a      	ldr	r2, [r7, #20]
 800574e:	68bb      	ldr	r3, [r7, #8]
 8005750:	4313      	orrs	r3, r2
 8005752:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	693a      	ldr	r2, [r7, #16]
 8005758:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	697a      	ldr	r2, [r7, #20]
 800575e:	621a      	str	r2, [r3, #32]
}
 8005760:	bf00      	nop
 8005762:	371c      	adds	r7, #28
 8005764:	46bd      	mov	sp, r7
 8005766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576a:	4770      	bx	lr

0800576c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800576c:	b480      	push	{r7}
 800576e:	b087      	sub	sp, #28
 8005770:	af00      	add	r7, sp, #0
 8005772:	60f8      	str	r0, [r7, #12]
 8005774:	60b9      	str	r1, [r7, #8]
 8005776:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	6a1b      	ldr	r3, [r3, #32]
 800577c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	6a1b      	ldr	r3, [r3, #32]
 8005782:	f023 0210 	bic.w	r2, r3, #16
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	699b      	ldr	r3, [r3, #24]
 800578e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005790:	693b      	ldr	r3, [r7, #16]
 8005792:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005796:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	031b      	lsls	r3, r3, #12
 800579c:	693a      	ldr	r2, [r7, #16]
 800579e:	4313      	orrs	r3, r2
 80057a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80057a2:	697b      	ldr	r3, [r7, #20]
 80057a4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80057a8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80057aa:	68bb      	ldr	r3, [r7, #8]
 80057ac:	011b      	lsls	r3, r3, #4
 80057ae:	697a      	ldr	r2, [r7, #20]
 80057b0:	4313      	orrs	r3, r2
 80057b2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	693a      	ldr	r2, [r7, #16]
 80057b8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	697a      	ldr	r2, [r7, #20]
 80057be:	621a      	str	r2, [r3, #32]
}
 80057c0:	bf00      	nop
 80057c2:	371c      	adds	r7, #28
 80057c4:	46bd      	mov	sp, r7
 80057c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ca:	4770      	bx	lr

080057cc <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80057cc:	b480      	push	{r7}
 80057ce:	b085      	sub	sp, #20
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
 80057d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	689b      	ldr	r3, [r3, #8]
 80057da:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057e2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80057e4:	683a      	ldr	r2, [r7, #0]
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	4313      	orrs	r3, r2
 80057ea:	f043 0307 	orr.w	r3, r3, #7
 80057ee:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	68fa      	ldr	r2, [r7, #12]
 80057f4:	609a      	str	r2, [r3, #8]
}
 80057f6:	bf00      	nop
 80057f8:	3714      	adds	r7, #20
 80057fa:	46bd      	mov	sp, r7
 80057fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005800:	4770      	bx	lr

08005802 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005802:	b480      	push	{r7}
 8005804:	b087      	sub	sp, #28
 8005806:	af00      	add	r7, sp, #0
 8005808:	60f8      	str	r0, [r7, #12]
 800580a:	60b9      	str	r1, [r7, #8]
 800580c:	607a      	str	r2, [r7, #4]
 800580e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	689b      	ldr	r3, [r3, #8]
 8005814:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005816:	697b      	ldr	r3, [r7, #20]
 8005818:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800581c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	021a      	lsls	r2, r3, #8
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	431a      	orrs	r2, r3
 8005826:	68bb      	ldr	r3, [r7, #8]
 8005828:	4313      	orrs	r3, r2
 800582a:	697a      	ldr	r2, [r7, #20]
 800582c:	4313      	orrs	r3, r2
 800582e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	697a      	ldr	r2, [r7, #20]
 8005834:	609a      	str	r2, [r3, #8]
}
 8005836:	bf00      	nop
 8005838:	371c      	adds	r7, #28
 800583a:	46bd      	mov	sp, r7
 800583c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005840:	4770      	bx	lr

08005842 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005842:	b480      	push	{r7}
 8005844:	b087      	sub	sp, #28
 8005846:	af00      	add	r7, sp, #0
 8005848:	60f8      	str	r0, [r7, #12]
 800584a:	60b9      	str	r1, [r7, #8]
 800584c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800584e:	68bb      	ldr	r3, [r7, #8]
 8005850:	f003 031f 	and.w	r3, r3, #31
 8005854:	2201      	movs	r2, #1
 8005856:	fa02 f303 	lsl.w	r3, r2, r3
 800585a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	6a1a      	ldr	r2, [r3, #32]
 8005860:	697b      	ldr	r3, [r7, #20]
 8005862:	43db      	mvns	r3, r3
 8005864:	401a      	ands	r2, r3
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	6a1a      	ldr	r2, [r3, #32]
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	f003 031f 	and.w	r3, r3, #31
 8005874:	6879      	ldr	r1, [r7, #4]
 8005876:	fa01 f303 	lsl.w	r3, r1, r3
 800587a:	431a      	orrs	r2, r3
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	621a      	str	r2, [r3, #32]
}
 8005880:	bf00      	nop
 8005882:	371c      	adds	r7, #28
 8005884:	46bd      	mov	sp, r7
 8005886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588a:	4770      	bx	lr

0800588c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800588c:	b480      	push	{r7}
 800588e:	b085      	sub	sp, #20
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
 8005894:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800589c:	2b01      	cmp	r3, #1
 800589e:	d101      	bne.n	80058a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80058a0:	2302      	movs	r3, #2
 80058a2:	e05a      	b.n	800595a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2201      	movs	r2, #1
 80058a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2202      	movs	r2, #2
 80058b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	689b      	ldr	r3, [r3, #8]
 80058c2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058ca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	68fa      	ldr	r2, [r7, #12]
 80058d2:	4313      	orrs	r3, r2
 80058d4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	68fa      	ldr	r2, [r7, #12]
 80058dc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	4a21      	ldr	r2, [pc, #132]	; (8005968 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d022      	beq.n	800592e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058f0:	d01d      	beq.n	800592e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	4a1d      	ldr	r2, [pc, #116]	; (800596c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d018      	beq.n	800592e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	4a1b      	ldr	r2, [pc, #108]	; (8005970 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005902:	4293      	cmp	r3, r2
 8005904:	d013      	beq.n	800592e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	4a1a      	ldr	r2, [pc, #104]	; (8005974 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d00e      	beq.n	800592e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	4a18      	ldr	r2, [pc, #96]	; (8005978 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d009      	beq.n	800592e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4a17      	ldr	r2, [pc, #92]	; (800597c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d004      	beq.n	800592e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	4a15      	ldr	r2, [pc, #84]	; (8005980 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d10c      	bne.n	8005948 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800592e:	68bb      	ldr	r3, [r7, #8]
 8005930:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005934:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	685b      	ldr	r3, [r3, #4]
 800593a:	68ba      	ldr	r2, [r7, #8]
 800593c:	4313      	orrs	r3, r2
 800593e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	68ba      	ldr	r2, [r7, #8]
 8005946:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2201      	movs	r2, #1
 800594c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2200      	movs	r2, #0
 8005954:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005958:	2300      	movs	r3, #0
}
 800595a:	4618      	mov	r0, r3
 800595c:	3714      	adds	r7, #20
 800595e:	46bd      	mov	sp, r7
 8005960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005964:	4770      	bx	lr
 8005966:	bf00      	nop
 8005968:	40010000 	.word	0x40010000
 800596c:	40000400 	.word	0x40000400
 8005970:	40000800 	.word	0x40000800
 8005974:	40000c00 	.word	0x40000c00
 8005978:	40010400 	.word	0x40010400
 800597c:	40014000 	.word	0x40014000
 8005980:	40001800 	.word	0x40001800

08005984 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005984:	b580      	push	{r7, lr}
 8005986:	b082      	sub	sp, #8
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2b00      	cmp	r3, #0
 8005990:	d101      	bne.n	8005996 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005992:	2301      	movs	r3, #1
 8005994:	e042      	b.n	8005a1c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800599c:	b2db      	uxtb	r3, r3
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d106      	bne.n	80059b0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2200      	movs	r2, #0
 80059a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80059aa:	6878      	ldr	r0, [r7, #4]
 80059ac:	f7fc f9c6 	bl	8001d3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2224      	movs	r2, #36	; 0x24
 80059b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	68da      	ldr	r2, [r3, #12]
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80059c6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80059c8:	6878      	ldr	r0, [r7, #4]
 80059ca:	f000 f82b 	bl	8005a24 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	691a      	ldr	r2, [r3, #16]
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80059dc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	695a      	ldr	r2, [r3, #20]
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80059ec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	68da      	ldr	r2, [r3, #12]
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80059fc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2200      	movs	r2, #0
 8005a02:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2220      	movs	r2, #32
 8005a08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2220      	movs	r2, #32
 8005a10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2200      	movs	r2, #0
 8005a18:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005a1a:	2300      	movs	r3, #0
}
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	3708      	adds	r7, #8
 8005a20:	46bd      	mov	sp, r7
 8005a22:	bd80      	pop	{r7, pc}

08005a24 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a28:	b0c0      	sub	sp, #256	; 0x100
 8005a2a:	af00      	add	r7, sp, #0
 8005a2c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	691b      	ldr	r3, [r3, #16]
 8005a38:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005a3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a40:	68d9      	ldr	r1, [r3, #12]
 8005a42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a46:	681a      	ldr	r2, [r3, #0]
 8005a48:	ea40 0301 	orr.w	r3, r0, r1
 8005a4c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005a4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a52:	689a      	ldr	r2, [r3, #8]
 8005a54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a58:	691b      	ldr	r3, [r3, #16]
 8005a5a:	431a      	orrs	r2, r3
 8005a5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a60:	695b      	ldr	r3, [r3, #20]
 8005a62:	431a      	orrs	r2, r3
 8005a64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a68:	69db      	ldr	r3, [r3, #28]
 8005a6a:	4313      	orrs	r3, r2
 8005a6c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005a70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	68db      	ldr	r3, [r3, #12]
 8005a78:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005a7c:	f021 010c 	bic.w	r1, r1, #12
 8005a80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a84:	681a      	ldr	r2, [r3, #0]
 8005a86:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005a8a:	430b      	orrs	r3, r1
 8005a8c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005a8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	695b      	ldr	r3, [r3, #20]
 8005a96:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005a9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a9e:	6999      	ldr	r1, [r3, #24]
 8005aa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005aa4:	681a      	ldr	r2, [r3, #0]
 8005aa6:	ea40 0301 	orr.w	r3, r0, r1
 8005aaa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005aac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ab0:	681a      	ldr	r2, [r3, #0]
 8005ab2:	4b8f      	ldr	r3, [pc, #572]	; (8005cf0 <UART_SetConfig+0x2cc>)
 8005ab4:	429a      	cmp	r2, r3
 8005ab6:	d005      	beq.n	8005ac4 <UART_SetConfig+0xa0>
 8005ab8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005abc:	681a      	ldr	r2, [r3, #0]
 8005abe:	4b8d      	ldr	r3, [pc, #564]	; (8005cf4 <UART_SetConfig+0x2d0>)
 8005ac0:	429a      	cmp	r2, r3
 8005ac2:	d104      	bne.n	8005ace <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005ac4:	f7fd fa18 	bl	8002ef8 <HAL_RCC_GetPCLK2Freq>
 8005ac8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005acc:	e003      	b.n	8005ad6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005ace:	f7fd f9ff 	bl	8002ed0 <HAL_RCC_GetPCLK1Freq>
 8005ad2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005ad6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ada:	69db      	ldr	r3, [r3, #28]
 8005adc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ae0:	f040 810c 	bne.w	8005cfc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005ae4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005ae8:	2200      	movs	r2, #0
 8005aea:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005aee:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005af2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005af6:	4622      	mov	r2, r4
 8005af8:	462b      	mov	r3, r5
 8005afa:	1891      	adds	r1, r2, r2
 8005afc:	65b9      	str	r1, [r7, #88]	; 0x58
 8005afe:	415b      	adcs	r3, r3
 8005b00:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005b02:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005b06:	4621      	mov	r1, r4
 8005b08:	eb12 0801 	adds.w	r8, r2, r1
 8005b0c:	4629      	mov	r1, r5
 8005b0e:	eb43 0901 	adc.w	r9, r3, r1
 8005b12:	f04f 0200 	mov.w	r2, #0
 8005b16:	f04f 0300 	mov.w	r3, #0
 8005b1a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005b1e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005b22:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005b26:	4690      	mov	r8, r2
 8005b28:	4699      	mov	r9, r3
 8005b2a:	4623      	mov	r3, r4
 8005b2c:	eb18 0303 	adds.w	r3, r8, r3
 8005b30:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005b34:	462b      	mov	r3, r5
 8005b36:	eb49 0303 	adc.w	r3, r9, r3
 8005b3a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005b3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b42:	685b      	ldr	r3, [r3, #4]
 8005b44:	2200      	movs	r2, #0
 8005b46:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005b4a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005b4e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005b52:	460b      	mov	r3, r1
 8005b54:	18db      	adds	r3, r3, r3
 8005b56:	653b      	str	r3, [r7, #80]	; 0x50
 8005b58:	4613      	mov	r3, r2
 8005b5a:	eb42 0303 	adc.w	r3, r2, r3
 8005b5e:	657b      	str	r3, [r7, #84]	; 0x54
 8005b60:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005b64:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005b68:	f7fb f83e 	bl	8000be8 <__aeabi_uldivmod>
 8005b6c:	4602      	mov	r2, r0
 8005b6e:	460b      	mov	r3, r1
 8005b70:	4b61      	ldr	r3, [pc, #388]	; (8005cf8 <UART_SetConfig+0x2d4>)
 8005b72:	fba3 2302 	umull	r2, r3, r3, r2
 8005b76:	095b      	lsrs	r3, r3, #5
 8005b78:	011c      	lsls	r4, r3, #4
 8005b7a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005b7e:	2200      	movs	r2, #0
 8005b80:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005b84:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005b88:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005b8c:	4642      	mov	r2, r8
 8005b8e:	464b      	mov	r3, r9
 8005b90:	1891      	adds	r1, r2, r2
 8005b92:	64b9      	str	r1, [r7, #72]	; 0x48
 8005b94:	415b      	adcs	r3, r3
 8005b96:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b98:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005b9c:	4641      	mov	r1, r8
 8005b9e:	eb12 0a01 	adds.w	sl, r2, r1
 8005ba2:	4649      	mov	r1, r9
 8005ba4:	eb43 0b01 	adc.w	fp, r3, r1
 8005ba8:	f04f 0200 	mov.w	r2, #0
 8005bac:	f04f 0300 	mov.w	r3, #0
 8005bb0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005bb4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005bb8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005bbc:	4692      	mov	sl, r2
 8005bbe:	469b      	mov	fp, r3
 8005bc0:	4643      	mov	r3, r8
 8005bc2:	eb1a 0303 	adds.w	r3, sl, r3
 8005bc6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005bca:	464b      	mov	r3, r9
 8005bcc:	eb4b 0303 	adc.w	r3, fp, r3
 8005bd0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005bd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005bd8:	685b      	ldr	r3, [r3, #4]
 8005bda:	2200      	movs	r2, #0
 8005bdc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005be0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005be4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005be8:	460b      	mov	r3, r1
 8005bea:	18db      	adds	r3, r3, r3
 8005bec:	643b      	str	r3, [r7, #64]	; 0x40
 8005bee:	4613      	mov	r3, r2
 8005bf0:	eb42 0303 	adc.w	r3, r2, r3
 8005bf4:	647b      	str	r3, [r7, #68]	; 0x44
 8005bf6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005bfa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005bfe:	f7fa fff3 	bl	8000be8 <__aeabi_uldivmod>
 8005c02:	4602      	mov	r2, r0
 8005c04:	460b      	mov	r3, r1
 8005c06:	4611      	mov	r1, r2
 8005c08:	4b3b      	ldr	r3, [pc, #236]	; (8005cf8 <UART_SetConfig+0x2d4>)
 8005c0a:	fba3 2301 	umull	r2, r3, r3, r1
 8005c0e:	095b      	lsrs	r3, r3, #5
 8005c10:	2264      	movs	r2, #100	; 0x64
 8005c12:	fb02 f303 	mul.w	r3, r2, r3
 8005c16:	1acb      	subs	r3, r1, r3
 8005c18:	00db      	lsls	r3, r3, #3
 8005c1a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005c1e:	4b36      	ldr	r3, [pc, #216]	; (8005cf8 <UART_SetConfig+0x2d4>)
 8005c20:	fba3 2302 	umull	r2, r3, r3, r2
 8005c24:	095b      	lsrs	r3, r3, #5
 8005c26:	005b      	lsls	r3, r3, #1
 8005c28:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005c2c:	441c      	add	r4, r3
 8005c2e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005c32:	2200      	movs	r2, #0
 8005c34:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005c38:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005c3c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005c40:	4642      	mov	r2, r8
 8005c42:	464b      	mov	r3, r9
 8005c44:	1891      	adds	r1, r2, r2
 8005c46:	63b9      	str	r1, [r7, #56]	; 0x38
 8005c48:	415b      	adcs	r3, r3
 8005c4a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005c4c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005c50:	4641      	mov	r1, r8
 8005c52:	1851      	adds	r1, r2, r1
 8005c54:	6339      	str	r1, [r7, #48]	; 0x30
 8005c56:	4649      	mov	r1, r9
 8005c58:	414b      	adcs	r3, r1
 8005c5a:	637b      	str	r3, [r7, #52]	; 0x34
 8005c5c:	f04f 0200 	mov.w	r2, #0
 8005c60:	f04f 0300 	mov.w	r3, #0
 8005c64:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005c68:	4659      	mov	r1, fp
 8005c6a:	00cb      	lsls	r3, r1, #3
 8005c6c:	4651      	mov	r1, sl
 8005c6e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005c72:	4651      	mov	r1, sl
 8005c74:	00ca      	lsls	r2, r1, #3
 8005c76:	4610      	mov	r0, r2
 8005c78:	4619      	mov	r1, r3
 8005c7a:	4603      	mov	r3, r0
 8005c7c:	4642      	mov	r2, r8
 8005c7e:	189b      	adds	r3, r3, r2
 8005c80:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005c84:	464b      	mov	r3, r9
 8005c86:	460a      	mov	r2, r1
 8005c88:	eb42 0303 	adc.w	r3, r2, r3
 8005c8c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005c90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c94:	685b      	ldr	r3, [r3, #4]
 8005c96:	2200      	movs	r2, #0
 8005c98:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005c9c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005ca0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005ca4:	460b      	mov	r3, r1
 8005ca6:	18db      	adds	r3, r3, r3
 8005ca8:	62bb      	str	r3, [r7, #40]	; 0x28
 8005caa:	4613      	mov	r3, r2
 8005cac:	eb42 0303 	adc.w	r3, r2, r3
 8005cb0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005cb2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005cb6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005cba:	f7fa ff95 	bl	8000be8 <__aeabi_uldivmod>
 8005cbe:	4602      	mov	r2, r0
 8005cc0:	460b      	mov	r3, r1
 8005cc2:	4b0d      	ldr	r3, [pc, #52]	; (8005cf8 <UART_SetConfig+0x2d4>)
 8005cc4:	fba3 1302 	umull	r1, r3, r3, r2
 8005cc8:	095b      	lsrs	r3, r3, #5
 8005cca:	2164      	movs	r1, #100	; 0x64
 8005ccc:	fb01 f303 	mul.w	r3, r1, r3
 8005cd0:	1ad3      	subs	r3, r2, r3
 8005cd2:	00db      	lsls	r3, r3, #3
 8005cd4:	3332      	adds	r3, #50	; 0x32
 8005cd6:	4a08      	ldr	r2, [pc, #32]	; (8005cf8 <UART_SetConfig+0x2d4>)
 8005cd8:	fba2 2303 	umull	r2, r3, r2, r3
 8005cdc:	095b      	lsrs	r3, r3, #5
 8005cde:	f003 0207 	and.w	r2, r3, #7
 8005ce2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	4422      	add	r2, r4
 8005cea:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005cec:	e106      	b.n	8005efc <UART_SetConfig+0x4d8>
 8005cee:	bf00      	nop
 8005cf0:	40011000 	.word	0x40011000
 8005cf4:	40011400 	.word	0x40011400
 8005cf8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005cfc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005d00:	2200      	movs	r2, #0
 8005d02:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005d06:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005d0a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005d0e:	4642      	mov	r2, r8
 8005d10:	464b      	mov	r3, r9
 8005d12:	1891      	adds	r1, r2, r2
 8005d14:	6239      	str	r1, [r7, #32]
 8005d16:	415b      	adcs	r3, r3
 8005d18:	627b      	str	r3, [r7, #36]	; 0x24
 8005d1a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005d1e:	4641      	mov	r1, r8
 8005d20:	1854      	adds	r4, r2, r1
 8005d22:	4649      	mov	r1, r9
 8005d24:	eb43 0501 	adc.w	r5, r3, r1
 8005d28:	f04f 0200 	mov.w	r2, #0
 8005d2c:	f04f 0300 	mov.w	r3, #0
 8005d30:	00eb      	lsls	r3, r5, #3
 8005d32:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005d36:	00e2      	lsls	r2, r4, #3
 8005d38:	4614      	mov	r4, r2
 8005d3a:	461d      	mov	r5, r3
 8005d3c:	4643      	mov	r3, r8
 8005d3e:	18e3      	adds	r3, r4, r3
 8005d40:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005d44:	464b      	mov	r3, r9
 8005d46:	eb45 0303 	adc.w	r3, r5, r3
 8005d4a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005d4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d52:	685b      	ldr	r3, [r3, #4]
 8005d54:	2200      	movs	r2, #0
 8005d56:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005d5a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005d5e:	f04f 0200 	mov.w	r2, #0
 8005d62:	f04f 0300 	mov.w	r3, #0
 8005d66:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005d6a:	4629      	mov	r1, r5
 8005d6c:	008b      	lsls	r3, r1, #2
 8005d6e:	4621      	mov	r1, r4
 8005d70:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005d74:	4621      	mov	r1, r4
 8005d76:	008a      	lsls	r2, r1, #2
 8005d78:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005d7c:	f7fa ff34 	bl	8000be8 <__aeabi_uldivmod>
 8005d80:	4602      	mov	r2, r0
 8005d82:	460b      	mov	r3, r1
 8005d84:	4b60      	ldr	r3, [pc, #384]	; (8005f08 <UART_SetConfig+0x4e4>)
 8005d86:	fba3 2302 	umull	r2, r3, r3, r2
 8005d8a:	095b      	lsrs	r3, r3, #5
 8005d8c:	011c      	lsls	r4, r3, #4
 8005d8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005d92:	2200      	movs	r2, #0
 8005d94:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005d98:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005d9c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005da0:	4642      	mov	r2, r8
 8005da2:	464b      	mov	r3, r9
 8005da4:	1891      	adds	r1, r2, r2
 8005da6:	61b9      	str	r1, [r7, #24]
 8005da8:	415b      	adcs	r3, r3
 8005daa:	61fb      	str	r3, [r7, #28]
 8005dac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005db0:	4641      	mov	r1, r8
 8005db2:	1851      	adds	r1, r2, r1
 8005db4:	6139      	str	r1, [r7, #16]
 8005db6:	4649      	mov	r1, r9
 8005db8:	414b      	adcs	r3, r1
 8005dba:	617b      	str	r3, [r7, #20]
 8005dbc:	f04f 0200 	mov.w	r2, #0
 8005dc0:	f04f 0300 	mov.w	r3, #0
 8005dc4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005dc8:	4659      	mov	r1, fp
 8005dca:	00cb      	lsls	r3, r1, #3
 8005dcc:	4651      	mov	r1, sl
 8005dce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005dd2:	4651      	mov	r1, sl
 8005dd4:	00ca      	lsls	r2, r1, #3
 8005dd6:	4610      	mov	r0, r2
 8005dd8:	4619      	mov	r1, r3
 8005dda:	4603      	mov	r3, r0
 8005ddc:	4642      	mov	r2, r8
 8005dde:	189b      	adds	r3, r3, r2
 8005de0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005de4:	464b      	mov	r3, r9
 8005de6:	460a      	mov	r2, r1
 8005de8:	eb42 0303 	adc.w	r3, r2, r3
 8005dec:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005df0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005df4:	685b      	ldr	r3, [r3, #4]
 8005df6:	2200      	movs	r2, #0
 8005df8:	67bb      	str	r3, [r7, #120]	; 0x78
 8005dfa:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005dfc:	f04f 0200 	mov.w	r2, #0
 8005e00:	f04f 0300 	mov.w	r3, #0
 8005e04:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005e08:	4649      	mov	r1, r9
 8005e0a:	008b      	lsls	r3, r1, #2
 8005e0c:	4641      	mov	r1, r8
 8005e0e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e12:	4641      	mov	r1, r8
 8005e14:	008a      	lsls	r2, r1, #2
 8005e16:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005e1a:	f7fa fee5 	bl	8000be8 <__aeabi_uldivmod>
 8005e1e:	4602      	mov	r2, r0
 8005e20:	460b      	mov	r3, r1
 8005e22:	4611      	mov	r1, r2
 8005e24:	4b38      	ldr	r3, [pc, #224]	; (8005f08 <UART_SetConfig+0x4e4>)
 8005e26:	fba3 2301 	umull	r2, r3, r3, r1
 8005e2a:	095b      	lsrs	r3, r3, #5
 8005e2c:	2264      	movs	r2, #100	; 0x64
 8005e2e:	fb02 f303 	mul.w	r3, r2, r3
 8005e32:	1acb      	subs	r3, r1, r3
 8005e34:	011b      	lsls	r3, r3, #4
 8005e36:	3332      	adds	r3, #50	; 0x32
 8005e38:	4a33      	ldr	r2, [pc, #204]	; (8005f08 <UART_SetConfig+0x4e4>)
 8005e3a:	fba2 2303 	umull	r2, r3, r2, r3
 8005e3e:	095b      	lsrs	r3, r3, #5
 8005e40:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005e44:	441c      	add	r4, r3
 8005e46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	673b      	str	r3, [r7, #112]	; 0x70
 8005e4e:	677a      	str	r2, [r7, #116]	; 0x74
 8005e50:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005e54:	4642      	mov	r2, r8
 8005e56:	464b      	mov	r3, r9
 8005e58:	1891      	adds	r1, r2, r2
 8005e5a:	60b9      	str	r1, [r7, #8]
 8005e5c:	415b      	adcs	r3, r3
 8005e5e:	60fb      	str	r3, [r7, #12]
 8005e60:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005e64:	4641      	mov	r1, r8
 8005e66:	1851      	adds	r1, r2, r1
 8005e68:	6039      	str	r1, [r7, #0]
 8005e6a:	4649      	mov	r1, r9
 8005e6c:	414b      	adcs	r3, r1
 8005e6e:	607b      	str	r3, [r7, #4]
 8005e70:	f04f 0200 	mov.w	r2, #0
 8005e74:	f04f 0300 	mov.w	r3, #0
 8005e78:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005e7c:	4659      	mov	r1, fp
 8005e7e:	00cb      	lsls	r3, r1, #3
 8005e80:	4651      	mov	r1, sl
 8005e82:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e86:	4651      	mov	r1, sl
 8005e88:	00ca      	lsls	r2, r1, #3
 8005e8a:	4610      	mov	r0, r2
 8005e8c:	4619      	mov	r1, r3
 8005e8e:	4603      	mov	r3, r0
 8005e90:	4642      	mov	r2, r8
 8005e92:	189b      	adds	r3, r3, r2
 8005e94:	66bb      	str	r3, [r7, #104]	; 0x68
 8005e96:	464b      	mov	r3, r9
 8005e98:	460a      	mov	r2, r1
 8005e9a:	eb42 0303 	adc.w	r3, r2, r3
 8005e9e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005ea0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ea4:	685b      	ldr	r3, [r3, #4]
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	663b      	str	r3, [r7, #96]	; 0x60
 8005eaa:	667a      	str	r2, [r7, #100]	; 0x64
 8005eac:	f04f 0200 	mov.w	r2, #0
 8005eb0:	f04f 0300 	mov.w	r3, #0
 8005eb4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005eb8:	4649      	mov	r1, r9
 8005eba:	008b      	lsls	r3, r1, #2
 8005ebc:	4641      	mov	r1, r8
 8005ebe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ec2:	4641      	mov	r1, r8
 8005ec4:	008a      	lsls	r2, r1, #2
 8005ec6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005eca:	f7fa fe8d 	bl	8000be8 <__aeabi_uldivmod>
 8005ece:	4602      	mov	r2, r0
 8005ed0:	460b      	mov	r3, r1
 8005ed2:	4b0d      	ldr	r3, [pc, #52]	; (8005f08 <UART_SetConfig+0x4e4>)
 8005ed4:	fba3 1302 	umull	r1, r3, r3, r2
 8005ed8:	095b      	lsrs	r3, r3, #5
 8005eda:	2164      	movs	r1, #100	; 0x64
 8005edc:	fb01 f303 	mul.w	r3, r1, r3
 8005ee0:	1ad3      	subs	r3, r2, r3
 8005ee2:	011b      	lsls	r3, r3, #4
 8005ee4:	3332      	adds	r3, #50	; 0x32
 8005ee6:	4a08      	ldr	r2, [pc, #32]	; (8005f08 <UART_SetConfig+0x4e4>)
 8005ee8:	fba2 2303 	umull	r2, r3, r2, r3
 8005eec:	095b      	lsrs	r3, r3, #5
 8005eee:	f003 020f 	and.w	r2, r3, #15
 8005ef2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	4422      	add	r2, r4
 8005efa:	609a      	str	r2, [r3, #8]
}
 8005efc:	bf00      	nop
 8005efe:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005f02:	46bd      	mov	sp, r7
 8005f04:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f08:	51eb851f 	.word	0x51eb851f

08005f0c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005f0c:	b084      	sub	sp, #16
 8005f0e:	b580      	push	{r7, lr}
 8005f10:	b084      	sub	sp, #16
 8005f12:	af00      	add	r7, sp, #0
 8005f14:	6078      	str	r0, [r7, #4]
 8005f16:	f107 001c 	add.w	r0, r7, #28
 8005f1a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005f1e:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8005f22:	2b01      	cmp	r3, #1
 8005f24:	d123      	bne.n	8005f6e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f2a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	68db      	ldr	r3, [r3, #12]
 8005f36:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8005f3a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005f3e:	687a      	ldr	r2, [r7, #4]
 8005f40:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	68db      	ldr	r3, [r3, #12]
 8005f46:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005f4e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005f52:	2b01      	cmp	r3, #1
 8005f54:	d105      	bne.n	8005f62 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	68db      	ldr	r3, [r3, #12]
 8005f5a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005f62:	6878      	ldr	r0, [r7, #4]
 8005f64:	f000 f901 	bl	800616a <USB_CoreReset>
 8005f68:	4603      	mov	r3, r0
 8005f6a:	73fb      	strb	r3, [r7, #15]
 8005f6c:	e01b      	b.n	8005fa6 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	68db      	ldr	r3, [r3, #12]
 8005f72:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005f7a:	6878      	ldr	r0, [r7, #4]
 8005f7c:	f000 f8f5 	bl	800616a <USB_CoreReset>
 8005f80:	4603      	mov	r3, r0
 8005f82:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005f84:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d106      	bne.n	8005f9a <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f90:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	639a      	str	r2, [r3, #56]	; 0x38
 8005f98:	e005      	b.n	8005fa6 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f9e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005fa6:	7fbb      	ldrb	r3, [r7, #30]
 8005fa8:	2b01      	cmp	r3, #1
 8005faa:	d10b      	bne.n	8005fc4 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	689b      	ldr	r3, [r3, #8]
 8005fb0:	f043 0206 	orr.w	r2, r3, #6
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	689b      	ldr	r3, [r3, #8]
 8005fbc:	f043 0220 	orr.w	r2, r3, #32
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005fc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	3710      	adds	r7, #16
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005fd0:	b004      	add	sp, #16
 8005fd2:	4770      	bx	lr

08005fd4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005fd4:	b480      	push	{r7}
 8005fd6:	b083      	sub	sp, #12
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	689b      	ldr	r3, [r3, #8]
 8005fe0:	f023 0201 	bic.w	r2, r3, #1
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005fe8:	2300      	movs	r3, #0
}
 8005fea:	4618      	mov	r0, r3
 8005fec:	370c      	adds	r7, #12
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff4:	4770      	bx	lr

08005ff6 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005ff6:	b580      	push	{r7, lr}
 8005ff8:	b084      	sub	sp, #16
 8005ffa:	af00      	add	r7, sp, #0
 8005ffc:	6078      	str	r0, [r7, #4]
 8005ffe:	460b      	mov	r3, r1
 8006000:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006002:	2300      	movs	r3, #0
 8006004:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	68db      	ldr	r3, [r3, #12]
 800600a:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006012:	78fb      	ldrb	r3, [r7, #3]
 8006014:	2b01      	cmp	r3, #1
 8006016:	d115      	bne.n	8006044 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	68db      	ldr	r3, [r3, #12]
 800601c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006024:	200a      	movs	r0, #10
 8006026:	f7fc f8d1 	bl	80021cc <HAL_Delay>
      ms += 10U;
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	330a      	adds	r3, #10
 800602e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006030:	6878      	ldr	r0, [r7, #4]
 8006032:	f000 f88c 	bl	800614e <USB_GetMode>
 8006036:	4603      	mov	r3, r0
 8006038:	2b01      	cmp	r3, #1
 800603a:	d01e      	beq.n	800607a <USB_SetCurrentMode+0x84>
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	2bc7      	cmp	r3, #199	; 0xc7
 8006040:	d9f0      	bls.n	8006024 <USB_SetCurrentMode+0x2e>
 8006042:	e01a      	b.n	800607a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006044:	78fb      	ldrb	r3, [r7, #3]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d115      	bne.n	8006076 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	68db      	ldr	r3, [r3, #12]
 800604e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006056:	200a      	movs	r0, #10
 8006058:	f7fc f8b8 	bl	80021cc <HAL_Delay>
      ms += 10U;
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	330a      	adds	r3, #10
 8006060:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006062:	6878      	ldr	r0, [r7, #4]
 8006064:	f000 f873 	bl	800614e <USB_GetMode>
 8006068:	4603      	mov	r3, r0
 800606a:	2b00      	cmp	r3, #0
 800606c:	d005      	beq.n	800607a <USB_SetCurrentMode+0x84>
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	2bc7      	cmp	r3, #199	; 0xc7
 8006072:	d9f0      	bls.n	8006056 <USB_SetCurrentMode+0x60>
 8006074:	e001      	b.n	800607a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006076:	2301      	movs	r3, #1
 8006078:	e005      	b.n	8006086 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	2bc8      	cmp	r3, #200	; 0xc8
 800607e:	d101      	bne.n	8006084 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006080:	2301      	movs	r3, #1
 8006082:	e000      	b.n	8006086 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006084:	2300      	movs	r3, #0
}
 8006086:	4618      	mov	r0, r3
 8006088:	3710      	adds	r7, #16
 800608a:	46bd      	mov	sp, r7
 800608c:	bd80      	pop	{r7, pc}

0800608e <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800608e:	b480      	push	{r7}
 8006090:	b085      	sub	sp, #20
 8006092:	af00      	add	r7, sp, #0
 8006094:	6078      	str	r0, [r7, #4]
 8006096:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006098:	2300      	movs	r3, #0
 800609a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	3301      	adds	r3, #1
 80060a0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 80060a8:	d901      	bls.n	80060ae <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80060aa:	2303      	movs	r3, #3
 80060ac:	e01b      	b.n	80060e6 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	691b      	ldr	r3, [r3, #16]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	daf2      	bge.n	800609c <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80060b6:	2300      	movs	r3, #0
 80060b8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	019b      	lsls	r3, r3, #6
 80060be:	f043 0220 	orr.w	r2, r3, #32
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	3301      	adds	r3, #1
 80060ca:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 80060d2:	d901      	bls.n	80060d8 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80060d4:	2303      	movs	r3, #3
 80060d6:	e006      	b.n	80060e6 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	691b      	ldr	r3, [r3, #16]
 80060dc:	f003 0320 	and.w	r3, r3, #32
 80060e0:	2b20      	cmp	r3, #32
 80060e2:	d0f0      	beq.n	80060c6 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80060e4:	2300      	movs	r3, #0
}
 80060e6:	4618      	mov	r0, r3
 80060e8:	3714      	adds	r7, #20
 80060ea:	46bd      	mov	sp, r7
 80060ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f0:	4770      	bx	lr

080060f2 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80060f2:	b480      	push	{r7}
 80060f4:	b085      	sub	sp, #20
 80060f6:	af00      	add	r7, sp, #0
 80060f8:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80060fa:	2300      	movs	r3, #0
 80060fc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	3301      	adds	r3, #1
 8006102:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 800610a:	d901      	bls.n	8006110 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800610c:	2303      	movs	r3, #3
 800610e:	e018      	b.n	8006142 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	691b      	ldr	r3, [r3, #16]
 8006114:	2b00      	cmp	r3, #0
 8006116:	daf2      	bge.n	80060fe <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006118:	2300      	movs	r3, #0
 800611a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2210      	movs	r2, #16
 8006120:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	3301      	adds	r3, #1
 8006126:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 800612e:	d901      	bls.n	8006134 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006130:	2303      	movs	r3, #3
 8006132:	e006      	b.n	8006142 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	691b      	ldr	r3, [r3, #16]
 8006138:	f003 0310 	and.w	r3, r3, #16
 800613c:	2b10      	cmp	r3, #16
 800613e:	d0f0      	beq.n	8006122 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006140:	2300      	movs	r3, #0
}
 8006142:	4618      	mov	r0, r3
 8006144:	3714      	adds	r7, #20
 8006146:	46bd      	mov	sp, r7
 8006148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614c:	4770      	bx	lr

0800614e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800614e:	b480      	push	{r7}
 8006150:	b083      	sub	sp, #12
 8006152:	af00      	add	r7, sp, #0
 8006154:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	695b      	ldr	r3, [r3, #20]
 800615a:	f003 0301 	and.w	r3, r3, #1
}
 800615e:	4618      	mov	r0, r3
 8006160:	370c      	adds	r7, #12
 8006162:	46bd      	mov	sp, r7
 8006164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006168:	4770      	bx	lr

0800616a <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800616a:	b480      	push	{r7}
 800616c:	b085      	sub	sp, #20
 800616e:	af00      	add	r7, sp, #0
 8006170:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006172:	2300      	movs	r3, #0
 8006174:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	3301      	adds	r3, #1
 800617a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8006182:	d901      	bls.n	8006188 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006184:	2303      	movs	r3, #3
 8006186:	e01b      	b.n	80061c0 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	691b      	ldr	r3, [r3, #16]
 800618c:	2b00      	cmp	r3, #0
 800618e:	daf2      	bge.n	8006176 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006190:	2300      	movs	r3, #0
 8006192:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	691b      	ldr	r3, [r3, #16]
 8006198:	f043 0201 	orr.w	r2, r3, #1
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	3301      	adds	r3, #1
 80061a4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 80061ac:	d901      	bls.n	80061b2 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80061ae:	2303      	movs	r3, #3
 80061b0:	e006      	b.n	80061c0 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	691b      	ldr	r3, [r3, #16]
 80061b6:	f003 0301 	and.w	r3, r3, #1
 80061ba:	2b01      	cmp	r3, #1
 80061bc:	d0f0      	beq.n	80061a0 <USB_CoreReset+0x36>

  return HAL_OK;
 80061be:	2300      	movs	r3, #0
}
 80061c0:	4618      	mov	r0, r3
 80061c2:	3714      	adds	r7, #20
 80061c4:	46bd      	mov	sp, r7
 80061c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ca:	4770      	bx	lr

080061cc <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80061cc:	b084      	sub	sp, #16
 80061ce:	b580      	push	{r7, lr}
 80061d0:	b086      	sub	sp, #24
 80061d2:	af00      	add	r7, sp, #0
 80061d4:	6078      	str	r0, [r7, #4]
 80061d6:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80061da:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80061de:	2300      	movs	r3, #0
 80061e0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80061ec:	461a      	mov	r2, r3
 80061ee:	2300      	movs	r3, #0
 80061f0:	6013      	str	r3, [r2, #0]

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* Disable HW VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061f6:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	639a      	str	r2, [r3, #56]	; 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	68db      	ldr	r3, [r3, #12]
 8006202:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006206:	2b00      	cmp	r3, #0
 8006208:	d119      	bne.n	800623e <USB_HostInit+0x72>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800620a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800620e:	2b01      	cmp	r3, #1
 8006210:	d10a      	bne.n	8006228 <USB_HostInit+0x5c>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	68fa      	ldr	r2, [r7, #12]
 800621c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006220:	f043 0304 	orr.w	r3, r3, #4
 8006224:	6013      	str	r3, [r2, #0]
 8006226:	e014      	b.n	8006252 <USB_HostInit+0x86>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	68fa      	ldr	r2, [r7, #12]
 8006232:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006236:	f023 0304 	bic.w	r3, r3, #4
 800623a:	6013      	str	r3, [r2, #0]
 800623c:	e009      	b.n	8006252 <USB_HostInit+0x86>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	68fa      	ldr	r2, [r7, #12]
 8006248:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800624c:	f023 0304 	bic.w	r3, r3, #4
 8006250:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006252:	2110      	movs	r1, #16
 8006254:	6878      	ldr	r0, [r7, #4]
 8006256:	f7ff ff1a 	bl	800608e <USB_FlushTxFifo>
 800625a:	4603      	mov	r3, r0
 800625c:	2b00      	cmp	r3, #0
 800625e:	d001      	beq.n	8006264 <USB_HostInit+0x98>
  {
    ret = HAL_ERROR;
 8006260:	2301      	movs	r3, #1
 8006262:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006264:	6878      	ldr	r0, [r7, #4]
 8006266:	f7ff ff44 	bl	80060f2 <USB_FlushRxFifo>
 800626a:	4603      	mov	r3, r0
 800626c:	2b00      	cmp	r3, #0
 800626e:	d001      	beq.n	8006274 <USB_HostInit+0xa8>
  {
    ret = HAL_ERROR;
 8006270:	2301      	movs	r3, #1
 8006272:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8006274:	2300      	movs	r3, #0
 8006276:	613b      	str	r3, [r7, #16]
 8006278:	e015      	b.n	80062a6 <USB_HostInit+0xda>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 800627a:	693b      	ldr	r3, [r7, #16]
 800627c:	015a      	lsls	r2, r3, #5
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	4413      	add	r3, r2
 8006282:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006286:	461a      	mov	r2, r3
 8006288:	f04f 33ff 	mov.w	r3, #4294967295
 800628c:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800628e:	693b      	ldr	r3, [r7, #16]
 8006290:	015a      	lsls	r2, r3, #5
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	4413      	add	r3, r2
 8006296:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800629a:	461a      	mov	r2, r3
 800629c:	2300      	movs	r3, #0
 800629e:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80062a0:	693b      	ldr	r3, [r7, #16]
 80062a2:	3301      	adds	r3, #1
 80062a4:	613b      	str	r3, [r7, #16]
 80062a6:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80062aa:	461a      	mov	r2, r3
 80062ac:	693b      	ldr	r3, [r7, #16]
 80062ae:	4293      	cmp	r3, r2
 80062b0:	d3e3      	bcc.n	800627a <USB_HostInit+0xae>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	2200      	movs	r2, #0
 80062b6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	f04f 32ff 	mov.w	r2, #4294967295
 80062be:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	4a18      	ldr	r2, [pc, #96]	; (8006324 <USB_HostInit+0x158>)
 80062c4:	4293      	cmp	r3, r2
 80062c6:	d10b      	bne.n	80062e0 <USB_HostInit+0x114>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80062ce:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	4a15      	ldr	r2, [pc, #84]	; (8006328 <USB_HostInit+0x15c>)
 80062d4:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	4a14      	ldr	r2, [pc, #80]	; (800632c <USB_HostInit+0x160>)
 80062da:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 80062de:	e009      	b.n	80062f4 <USB_HostInit+0x128>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2280      	movs	r2, #128	; 0x80
 80062e4:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	4a11      	ldr	r2, [pc, #68]	; (8006330 <USB_HostInit+0x164>)
 80062ea:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	4a11      	ldr	r2, [pc, #68]	; (8006334 <USB_HostInit+0x168>)
 80062f0:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80062f4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d105      	bne.n	8006308 <USB_HostInit+0x13c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	699b      	ldr	r3, [r3, #24]
 8006300:	f043 0210 	orr.w	r2, r3, #16
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	699a      	ldr	r2, [r3, #24]
 800630c:	4b0a      	ldr	r3, [pc, #40]	; (8006338 <USB_HostInit+0x16c>)
 800630e:	4313      	orrs	r3, r2
 8006310:	687a      	ldr	r2, [r7, #4]
 8006312:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8006314:	7dfb      	ldrb	r3, [r7, #23]
}
 8006316:	4618      	mov	r0, r3
 8006318:	3718      	adds	r7, #24
 800631a:	46bd      	mov	sp, r7
 800631c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006320:	b004      	add	sp, #16
 8006322:	4770      	bx	lr
 8006324:	40040000 	.word	0x40040000
 8006328:	01000200 	.word	0x01000200
 800632c:	00e00300 	.word	0x00e00300
 8006330:	00600080 	.word	0x00600080
 8006334:	004000e0 	.word	0x004000e0
 8006338:	a3200008 	.word	0xa3200008

0800633c <__cvt>:
 800633c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006340:	ec55 4b10 	vmov	r4, r5, d0
 8006344:	2d00      	cmp	r5, #0
 8006346:	460e      	mov	r6, r1
 8006348:	4619      	mov	r1, r3
 800634a:	462b      	mov	r3, r5
 800634c:	bfbb      	ittet	lt
 800634e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006352:	461d      	movlt	r5, r3
 8006354:	2300      	movge	r3, #0
 8006356:	232d      	movlt	r3, #45	; 0x2d
 8006358:	700b      	strb	r3, [r1, #0]
 800635a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800635c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006360:	4691      	mov	r9, r2
 8006362:	f023 0820 	bic.w	r8, r3, #32
 8006366:	bfbc      	itt	lt
 8006368:	4622      	movlt	r2, r4
 800636a:	4614      	movlt	r4, r2
 800636c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006370:	d005      	beq.n	800637e <__cvt+0x42>
 8006372:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006376:	d100      	bne.n	800637a <__cvt+0x3e>
 8006378:	3601      	adds	r6, #1
 800637a:	2102      	movs	r1, #2
 800637c:	e000      	b.n	8006380 <__cvt+0x44>
 800637e:	2103      	movs	r1, #3
 8006380:	ab03      	add	r3, sp, #12
 8006382:	9301      	str	r3, [sp, #4]
 8006384:	ab02      	add	r3, sp, #8
 8006386:	9300      	str	r3, [sp, #0]
 8006388:	ec45 4b10 	vmov	d0, r4, r5
 800638c:	4653      	mov	r3, sl
 800638e:	4632      	mov	r2, r6
 8006390:	f000 fe4a 	bl	8007028 <_dtoa_r>
 8006394:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006398:	4607      	mov	r7, r0
 800639a:	d102      	bne.n	80063a2 <__cvt+0x66>
 800639c:	f019 0f01 	tst.w	r9, #1
 80063a0:	d022      	beq.n	80063e8 <__cvt+0xac>
 80063a2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80063a6:	eb07 0906 	add.w	r9, r7, r6
 80063aa:	d110      	bne.n	80063ce <__cvt+0x92>
 80063ac:	783b      	ldrb	r3, [r7, #0]
 80063ae:	2b30      	cmp	r3, #48	; 0x30
 80063b0:	d10a      	bne.n	80063c8 <__cvt+0x8c>
 80063b2:	2200      	movs	r2, #0
 80063b4:	2300      	movs	r3, #0
 80063b6:	4620      	mov	r0, r4
 80063b8:	4629      	mov	r1, r5
 80063ba:	f7fa fba5 	bl	8000b08 <__aeabi_dcmpeq>
 80063be:	b918      	cbnz	r0, 80063c8 <__cvt+0x8c>
 80063c0:	f1c6 0601 	rsb	r6, r6, #1
 80063c4:	f8ca 6000 	str.w	r6, [sl]
 80063c8:	f8da 3000 	ldr.w	r3, [sl]
 80063cc:	4499      	add	r9, r3
 80063ce:	2200      	movs	r2, #0
 80063d0:	2300      	movs	r3, #0
 80063d2:	4620      	mov	r0, r4
 80063d4:	4629      	mov	r1, r5
 80063d6:	f7fa fb97 	bl	8000b08 <__aeabi_dcmpeq>
 80063da:	b108      	cbz	r0, 80063e0 <__cvt+0xa4>
 80063dc:	f8cd 900c 	str.w	r9, [sp, #12]
 80063e0:	2230      	movs	r2, #48	; 0x30
 80063e2:	9b03      	ldr	r3, [sp, #12]
 80063e4:	454b      	cmp	r3, r9
 80063e6:	d307      	bcc.n	80063f8 <__cvt+0xbc>
 80063e8:	9b03      	ldr	r3, [sp, #12]
 80063ea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80063ec:	1bdb      	subs	r3, r3, r7
 80063ee:	4638      	mov	r0, r7
 80063f0:	6013      	str	r3, [r2, #0]
 80063f2:	b004      	add	sp, #16
 80063f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063f8:	1c59      	adds	r1, r3, #1
 80063fa:	9103      	str	r1, [sp, #12]
 80063fc:	701a      	strb	r2, [r3, #0]
 80063fe:	e7f0      	b.n	80063e2 <__cvt+0xa6>

08006400 <__exponent>:
 8006400:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006402:	4603      	mov	r3, r0
 8006404:	2900      	cmp	r1, #0
 8006406:	bfb8      	it	lt
 8006408:	4249      	neglt	r1, r1
 800640a:	f803 2b02 	strb.w	r2, [r3], #2
 800640e:	bfb4      	ite	lt
 8006410:	222d      	movlt	r2, #45	; 0x2d
 8006412:	222b      	movge	r2, #43	; 0x2b
 8006414:	2909      	cmp	r1, #9
 8006416:	7042      	strb	r2, [r0, #1]
 8006418:	dd2a      	ble.n	8006470 <__exponent+0x70>
 800641a:	f10d 0207 	add.w	r2, sp, #7
 800641e:	4617      	mov	r7, r2
 8006420:	260a      	movs	r6, #10
 8006422:	4694      	mov	ip, r2
 8006424:	fb91 f5f6 	sdiv	r5, r1, r6
 8006428:	fb06 1415 	mls	r4, r6, r5, r1
 800642c:	3430      	adds	r4, #48	; 0x30
 800642e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8006432:	460c      	mov	r4, r1
 8006434:	2c63      	cmp	r4, #99	; 0x63
 8006436:	f102 32ff 	add.w	r2, r2, #4294967295
 800643a:	4629      	mov	r1, r5
 800643c:	dcf1      	bgt.n	8006422 <__exponent+0x22>
 800643e:	3130      	adds	r1, #48	; 0x30
 8006440:	f1ac 0402 	sub.w	r4, ip, #2
 8006444:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006448:	1c41      	adds	r1, r0, #1
 800644a:	4622      	mov	r2, r4
 800644c:	42ba      	cmp	r2, r7
 800644e:	d30a      	bcc.n	8006466 <__exponent+0x66>
 8006450:	f10d 0209 	add.w	r2, sp, #9
 8006454:	eba2 020c 	sub.w	r2, r2, ip
 8006458:	42bc      	cmp	r4, r7
 800645a:	bf88      	it	hi
 800645c:	2200      	movhi	r2, #0
 800645e:	4413      	add	r3, r2
 8006460:	1a18      	subs	r0, r3, r0
 8006462:	b003      	add	sp, #12
 8006464:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006466:	f812 5b01 	ldrb.w	r5, [r2], #1
 800646a:	f801 5f01 	strb.w	r5, [r1, #1]!
 800646e:	e7ed      	b.n	800644c <__exponent+0x4c>
 8006470:	2330      	movs	r3, #48	; 0x30
 8006472:	3130      	adds	r1, #48	; 0x30
 8006474:	7083      	strb	r3, [r0, #2]
 8006476:	70c1      	strb	r1, [r0, #3]
 8006478:	1d03      	adds	r3, r0, #4
 800647a:	e7f1      	b.n	8006460 <__exponent+0x60>

0800647c <_printf_float>:
 800647c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006480:	ed2d 8b02 	vpush	{d8}
 8006484:	b08d      	sub	sp, #52	; 0x34
 8006486:	460c      	mov	r4, r1
 8006488:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800648c:	4616      	mov	r6, r2
 800648e:	461f      	mov	r7, r3
 8006490:	4605      	mov	r5, r0
 8006492:	f000 fcc7 	bl	8006e24 <_localeconv_r>
 8006496:	f8d0 a000 	ldr.w	sl, [r0]
 800649a:	4650      	mov	r0, sl
 800649c:	f7f9 ff08 	bl	80002b0 <strlen>
 80064a0:	2300      	movs	r3, #0
 80064a2:	930a      	str	r3, [sp, #40]	; 0x28
 80064a4:	6823      	ldr	r3, [r4, #0]
 80064a6:	9305      	str	r3, [sp, #20]
 80064a8:	f8d8 3000 	ldr.w	r3, [r8]
 80064ac:	f894 b018 	ldrb.w	fp, [r4, #24]
 80064b0:	3307      	adds	r3, #7
 80064b2:	f023 0307 	bic.w	r3, r3, #7
 80064b6:	f103 0208 	add.w	r2, r3, #8
 80064ba:	f8c8 2000 	str.w	r2, [r8]
 80064be:	e9d3 8900 	ldrd	r8, r9, [r3]
 80064c2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80064c6:	9307      	str	r3, [sp, #28]
 80064c8:	f8cd 8018 	str.w	r8, [sp, #24]
 80064cc:	ee08 0a10 	vmov	s16, r0
 80064d0:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80064d4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80064d8:	4b9e      	ldr	r3, [pc, #632]	; (8006754 <_printf_float+0x2d8>)
 80064da:	f04f 32ff 	mov.w	r2, #4294967295
 80064de:	f7fa fb45 	bl	8000b6c <__aeabi_dcmpun>
 80064e2:	bb88      	cbnz	r0, 8006548 <_printf_float+0xcc>
 80064e4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80064e8:	4b9a      	ldr	r3, [pc, #616]	; (8006754 <_printf_float+0x2d8>)
 80064ea:	f04f 32ff 	mov.w	r2, #4294967295
 80064ee:	f7fa fb1f 	bl	8000b30 <__aeabi_dcmple>
 80064f2:	bb48      	cbnz	r0, 8006548 <_printf_float+0xcc>
 80064f4:	2200      	movs	r2, #0
 80064f6:	2300      	movs	r3, #0
 80064f8:	4640      	mov	r0, r8
 80064fa:	4649      	mov	r1, r9
 80064fc:	f7fa fb0e 	bl	8000b1c <__aeabi_dcmplt>
 8006500:	b110      	cbz	r0, 8006508 <_printf_float+0x8c>
 8006502:	232d      	movs	r3, #45	; 0x2d
 8006504:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006508:	4a93      	ldr	r2, [pc, #588]	; (8006758 <_printf_float+0x2dc>)
 800650a:	4b94      	ldr	r3, [pc, #592]	; (800675c <_printf_float+0x2e0>)
 800650c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006510:	bf94      	ite	ls
 8006512:	4690      	movls	r8, r2
 8006514:	4698      	movhi	r8, r3
 8006516:	2303      	movs	r3, #3
 8006518:	6123      	str	r3, [r4, #16]
 800651a:	9b05      	ldr	r3, [sp, #20]
 800651c:	f023 0304 	bic.w	r3, r3, #4
 8006520:	6023      	str	r3, [r4, #0]
 8006522:	f04f 0900 	mov.w	r9, #0
 8006526:	9700      	str	r7, [sp, #0]
 8006528:	4633      	mov	r3, r6
 800652a:	aa0b      	add	r2, sp, #44	; 0x2c
 800652c:	4621      	mov	r1, r4
 800652e:	4628      	mov	r0, r5
 8006530:	f000 f9da 	bl	80068e8 <_printf_common>
 8006534:	3001      	adds	r0, #1
 8006536:	f040 8090 	bne.w	800665a <_printf_float+0x1de>
 800653a:	f04f 30ff 	mov.w	r0, #4294967295
 800653e:	b00d      	add	sp, #52	; 0x34
 8006540:	ecbd 8b02 	vpop	{d8}
 8006544:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006548:	4642      	mov	r2, r8
 800654a:	464b      	mov	r3, r9
 800654c:	4640      	mov	r0, r8
 800654e:	4649      	mov	r1, r9
 8006550:	f7fa fb0c 	bl	8000b6c <__aeabi_dcmpun>
 8006554:	b140      	cbz	r0, 8006568 <_printf_float+0xec>
 8006556:	464b      	mov	r3, r9
 8006558:	2b00      	cmp	r3, #0
 800655a:	bfbc      	itt	lt
 800655c:	232d      	movlt	r3, #45	; 0x2d
 800655e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006562:	4a7f      	ldr	r2, [pc, #508]	; (8006760 <_printf_float+0x2e4>)
 8006564:	4b7f      	ldr	r3, [pc, #508]	; (8006764 <_printf_float+0x2e8>)
 8006566:	e7d1      	b.n	800650c <_printf_float+0x90>
 8006568:	6863      	ldr	r3, [r4, #4]
 800656a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800656e:	9206      	str	r2, [sp, #24]
 8006570:	1c5a      	adds	r2, r3, #1
 8006572:	d13f      	bne.n	80065f4 <_printf_float+0x178>
 8006574:	2306      	movs	r3, #6
 8006576:	6063      	str	r3, [r4, #4]
 8006578:	9b05      	ldr	r3, [sp, #20]
 800657a:	6861      	ldr	r1, [r4, #4]
 800657c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006580:	2300      	movs	r3, #0
 8006582:	9303      	str	r3, [sp, #12]
 8006584:	ab0a      	add	r3, sp, #40	; 0x28
 8006586:	e9cd b301 	strd	fp, r3, [sp, #4]
 800658a:	ab09      	add	r3, sp, #36	; 0x24
 800658c:	ec49 8b10 	vmov	d0, r8, r9
 8006590:	9300      	str	r3, [sp, #0]
 8006592:	6022      	str	r2, [r4, #0]
 8006594:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006598:	4628      	mov	r0, r5
 800659a:	f7ff fecf 	bl	800633c <__cvt>
 800659e:	9b06      	ldr	r3, [sp, #24]
 80065a0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80065a2:	2b47      	cmp	r3, #71	; 0x47
 80065a4:	4680      	mov	r8, r0
 80065a6:	d108      	bne.n	80065ba <_printf_float+0x13e>
 80065a8:	1cc8      	adds	r0, r1, #3
 80065aa:	db02      	blt.n	80065b2 <_printf_float+0x136>
 80065ac:	6863      	ldr	r3, [r4, #4]
 80065ae:	4299      	cmp	r1, r3
 80065b0:	dd41      	ble.n	8006636 <_printf_float+0x1ba>
 80065b2:	f1ab 0302 	sub.w	r3, fp, #2
 80065b6:	fa5f fb83 	uxtb.w	fp, r3
 80065ba:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80065be:	d820      	bhi.n	8006602 <_printf_float+0x186>
 80065c0:	3901      	subs	r1, #1
 80065c2:	465a      	mov	r2, fp
 80065c4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80065c8:	9109      	str	r1, [sp, #36]	; 0x24
 80065ca:	f7ff ff19 	bl	8006400 <__exponent>
 80065ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80065d0:	1813      	adds	r3, r2, r0
 80065d2:	2a01      	cmp	r2, #1
 80065d4:	4681      	mov	r9, r0
 80065d6:	6123      	str	r3, [r4, #16]
 80065d8:	dc02      	bgt.n	80065e0 <_printf_float+0x164>
 80065da:	6822      	ldr	r2, [r4, #0]
 80065dc:	07d2      	lsls	r2, r2, #31
 80065de:	d501      	bpl.n	80065e4 <_printf_float+0x168>
 80065e0:	3301      	adds	r3, #1
 80065e2:	6123      	str	r3, [r4, #16]
 80065e4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d09c      	beq.n	8006526 <_printf_float+0xaa>
 80065ec:	232d      	movs	r3, #45	; 0x2d
 80065ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80065f2:	e798      	b.n	8006526 <_printf_float+0xaa>
 80065f4:	9a06      	ldr	r2, [sp, #24]
 80065f6:	2a47      	cmp	r2, #71	; 0x47
 80065f8:	d1be      	bne.n	8006578 <_printf_float+0xfc>
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d1bc      	bne.n	8006578 <_printf_float+0xfc>
 80065fe:	2301      	movs	r3, #1
 8006600:	e7b9      	b.n	8006576 <_printf_float+0xfa>
 8006602:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006606:	d118      	bne.n	800663a <_printf_float+0x1be>
 8006608:	2900      	cmp	r1, #0
 800660a:	6863      	ldr	r3, [r4, #4]
 800660c:	dd0b      	ble.n	8006626 <_printf_float+0x1aa>
 800660e:	6121      	str	r1, [r4, #16]
 8006610:	b913      	cbnz	r3, 8006618 <_printf_float+0x19c>
 8006612:	6822      	ldr	r2, [r4, #0]
 8006614:	07d0      	lsls	r0, r2, #31
 8006616:	d502      	bpl.n	800661e <_printf_float+0x1a2>
 8006618:	3301      	adds	r3, #1
 800661a:	440b      	add	r3, r1
 800661c:	6123      	str	r3, [r4, #16]
 800661e:	65a1      	str	r1, [r4, #88]	; 0x58
 8006620:	f04f 0900 	mov.w	r9, #0
 8006624:	e7de      	b.n	80065e4 <_printf_float+0x168>
 8006626:	b913      	cbnz	r3, 800662e <_printf_float+0x1b2>
 8006628:	6822      	ldr	r2, [r4, #0]
 800662a:	07d2      	lsls	r2, r2, #31
 800662c:	d501      	bpl.n	8006632 <_printf_float+0x1b6>
 800662e:	3302      	adds	r3, #2
 8006630:	e7f4      	b.n	800661c <_printf_float+0x1a0>
 8006632:	2301      	movs	r3, #1
 8006634:	e7f2      	b.n	800661c <_printf_float+0x1a0>
 8006636:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800663a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800663c:	4299      	cmp	r1, r3
 800663e:	db05      	blt.n	800664c <_printf_float+0x1d0>
 8006640:	6823      	ldr	r3, [r4, #0]
 8006642:	6121      	str	r1, [r4, #16]
 8006644:	07d8      	lsls	r0, r3, #31
 8006646:	d5ea      	bpl.n	800661e <_printf_float+0x1a2>
 8006648:	1c4b      	adds	r3, r1, #1
 800664a:	e7e7      	b.n	800661c <_printf_float+0x1a0>
 800664c:	2900      	cmp	r1, #0
 800664e:	bfd4      	ite	le
 8006650:	f1c1 0202 	rsble	r2, r1, #2
 8006654:	2201      	movgt	r2, #1
 8006656:	4413      	add	r3, r2
 8006658:	e7e0      	b.n	800661c <_printf_float+0x1a0>
 800665a:	6823      	ldr	r3, [r4, #0]
 800665c:	055a      	lsls	r2, r3, #21
 800665e:	d407      	bmi.n	8006670 <_printf_float+0x1f4>
 8006660:	6923      	ldr	r3, [r4, #16]
 8006662:	4642      	mov	r2, r8
 8006664:	4631      	mov	r1, r6
 8006666:	4628      	mov	r0, r5
 8006668:	47b8      	blx	r7
 800666a:	3001      	adds	r0, #1
 800666c:	d12c      	bne.n	80066c8 <_printf_float+0x24c>
 800666e:	e764      	b.n	800653a <_printf_float+0xbe>
 8006670:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006674:	f240 80e0 	bls.w	8006838 <_printf_float+0x3bc>
 8006678:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800667c:	2200      	movs	r2, #0
 800667e:	2300      	movs	r3, #0
 8006680:	f7fa fa42 	bl	8000b08 <__aeabi_dcmpeq>
 8006684:	2800      	cmp	r0, #0
 8006686:	d034      	beq.n	80066f2 <_printf_float+0x276>
 8006688:	4a37      	ldr	r2, [pc, #220]	; (8006768 <_printf_float+0x2ec>)
 800668a:	2301      	movs	r3, #1
 800668c:	4631      	mov	r1, r6
 800668e:	4628      	mov	r0, r5
 8006690:	47b8      	blx	r7
 8006692:	3001      	adds	r0, #1
 8006694:	f43f af51 	beq.w	800653a <_printf_float+0xbe>
 8006698:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800669c:	429a      	cmp	r2, r3
 800669e:	db02      	blt.n	80066a6 <_printf_float+0x22a>
 80066a0:	6823      	ldr	r3, [r4, #0]
 80066a2:	07d8      	lsls	r0, r3, #31
 80066a4:	d510      	bpl.n	80066c8 <_printf_float+0x24c>
 80066a6:	ee18 3a10 	vmov	r3, s16
 80066aa:	4652      	mov	r2, sl
 80066ac:	4631      	mov	r1, r6
 80066ae:	4628      	mov	r0, r5
 80066b0:	47b8      	blx	r7
 80066b2:	3001      	adds	r0, #1
 80066b4:	f43f af41 	beq.w	800653a <_printf_float+0xbe>
 80066b8:	f04f 0800 	mov.w	r8, #0
 80066bc:	f104 091a 	add.w	r9, r4, #26
 80066c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066c2:	3b01      	subs	r3, #1
 80066c4:	4543      	cmp	r3, r8
 80066c6:	dc09      	bgt.n	80066dc <_printf_float+0x260>
 80066c8:	6823      	ldr	r3, [r4, #0]
 80066ca:	079b      	lsls	r3, r3, #30
 80066cc:	f100 8107 	bmi.w	80068de <_printf_float+0x462>
 80066d0:	68e0      	ldr	r0, [r4, #12]
 80066d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80066d4:	4298      	cmp	r0, r3
 80066d6:	bfb8      	it	lt
 80066d8:	4618      	movlt	r0, r3
 80066da:	e730      	b.n	800653e <_printf_float+0xc2>
 80066dc:	2301      	movs	r3, #1
 80066de:	464a      	mov	r2, r9
 80066e0:	4631      	mov	r1, r6
 80066e2:	4628      	mov	r0, r5
 80066e4:	47b8      	blx	r7
 80066e6:	3001      	adds	r0, #1
 80066e8:	f43f af27 	beq.w	800653a <_printf_float+0xbe>
 80066ec:	f108 0801 	add.w	r8, r8, #1
 80066f0:	e7e6      	b.n	80066c0 <_printf_float+0x244>
 80066f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	dc39      	bgt.n	800676c <_printf_float+0x2f0>
 80066f8:	4a1b      	ldr	r2, [pc, #108]	; (8006768 <_printf_float+0x2ec>)
 80066fa:	2301      	movs	r3, #1
 80066fc:	4631      	mov	r1, r6
 80066fe:	4628      	mov	r0, r5
 8006700:	47b8      	blx	r7
 8006702:	3001      	adds	r0, #1
 8006704:	f43f af19 	beq.w	800653a <_printf_float+0xbe>
 8006708:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800670c:	4313      	orrs	r3, r2
 800670e:	d102      	bne.n	8006716 <_printf_float+0x29a>
 8006710:	6823      	ldr	r3, [r4, #0]
 8006712:	07d9      	lsls	r1, r3, #31
 8006714:	d5d8      	bpl.n	80066c8 <_printf_float+0x24c>
 8006716:	ee18 3a10 	vmov	r3, s16
 800671a:	4652      	mov	r2, sl
 800671c:	4631      	mov	r1, r6
 800671e:	4628      	mov	r0, r5
 8006720:	47b8      	blx	r7
 8006722:	3001      	adds	r0, #1
 8006724:	f43f af09 	beq.w	800653a <_printf_float+0xbe>
 8006728:	f04f 0900 	mov.w	r9, #0
 800672c:	f104 0a1a 	add.w	sl, r4, #26
 8006730:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006732:	425b      	negs	r3, r3
 8006734:	454b      	cmp	r3, r9
 8006736:	dc01      	bgt.n	800673c <_printf_float+0x2c0>
 8006738:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800673a:	e792      	b.n	8006662 <_printf_float+0x1e6>
 800673c:	2301      	movs	r3, #1
 800673e:	4652      	mov	r2, sl
 8006740:	4631      	mov	r1, r6
 8006742:	4628      	mov	r0, r5
 8006744:	47b8      	blx	r7
 8006746:	3001      	adds	r0, #1
 8006748:	f43f aef7 	beq.w	800653a <_printf_float+0xbe>
 800674c:	f109 0901 	add.w	r9, r9, #1
 8006750:	e7ee      	b.n	8006730 <_printf_float+0x2b4>
 8006752:	bf00      	nop
 8006754:	7fefffff 	.word	0x7fefffff
 8006758:	08008ce8 	.word	0x08008ce8
 800675c:	08008cec 	.word	0x08008cec
 8006760:	08008cf0 	.word	0x08008cf0
 8006764:	08008cf4 	.word	0x08008cf4
 8006768:	08008cf8 	.word	0x08008cf8
 800676c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800676e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006770:	429a      	cmp	r2, r3
 8006772:	bfa8      	it	ge
 8006774:	461a      	movge	r2, r3
 8006776:	2a00      	cmp	r2, #0
 8006778:	4691      	mov	r9, r2
 800677a:	dc37      	bgt.n	80067ec <_printf_float+0x370>
 800677c:	f04f 0b00 	mov.w	fp, #0
 8006780:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006784:	f104 021a 	add.w	r2, r4, #26
 8006788:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800678a:	9305      	str	r3, [sp, #20]
 800678c:	eba3 0309 	sub.w	r3, r3, r9
 8006790:	455b      	cmp	r3, fp
 8006792:	dc33      	bgt.n	80067fc <_printf_float+0x380>
 8006794:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006798:	429a      	cmp	r2, r3
 800679a:	db3b      	blt.n	8006814 <_printf_float+0x398>
 800679c:	6823      	ldr	r3, [r4, #0]
 800679e:	07da      	lsls	r2, r3, #31
 80067a0:	d438      	bmi.n	8006814 <_printf_float+0x398>
 80067a2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80067a6:	eba2 0903 	sub.w	r9, r2, r3
 80067aa:	9b05      	ldr	r3, [sp, #20]
 80067ac:	1ad2      	subs	r2, r2, r3
 80067ae:	4591      	cmp	r9, r2
 80067b0:	bfa8      	it	ge
 80067b2:	4691      	movge	r9, r2
 80067b4:	f1b9 0f00 	cmp.w	r9, #0
 80067b8:	dc35      	bgt.n	8006826 <_printf_float+0x3aa>
 80067ba:	f04f 0800 	mov.w	r8, #0
 80067be:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80067c2:	f104 0a1a 	add.w	sl, r4, #26
 80067c6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80067ca:	1a9b      	subs	r3, r3, r2
 80067cc:	eba3 0309 	sub.w	r3, r3, r9
 80067d0:	4543      	cmp	r3, r8
 80067d2:	f77f af79 	ble.w	80066c8 <_printf_float+0x24c>
 80067d6:	2301      	movs	r3, #1
 80067d8:	4652      	mov	r2, sl
 80067da:	4631      	mov	r1, r6
 80067dc:	4628      	mov	r0, r5
 80067de:	47b8      	blx	r7
 80067e0:	3001      	adds	r0, #1
 80067e2:	f43f aeaa 	beq.w	800653a <_printf_float+0xbe>
 80067e6:	f108 0801 	add.w	r8, r8, #1
 80067ea:	e7ec      	b.n	80067c6 <_printf_float+0x34a>
 80067ec:	4613      	mov	r3, r2
 80067ee:	4631      	mov	r1, r6
 80067f0:	4642      	mov	r2, r8
 80067f2:	4628      	mov	r0, r5
 80067f4:	47b8      	blx	r7
 80067f6:	3001      	adds	r0, #1
 80067f8:	d1c0      	bne.n	800677c <_printf_float+0x300>
 80067fa:	e69e      	b.n	800653a <_printf_float+0xbe>
 80067fc:	2301      	movs	r3, #1
 80067fe:	4631      	mov	r1, r6
 8006800:	4628      	mov	r0, r5
 8006802:	9205      	str	r2, [sp, #20]
 8006804:	47b8      	blx	r7
 8006806:	3001      	adds	r0, #1
 8006808:	f43f ae97 	beq.w	800653a <_printf_float+0xbe>
 800680c:	9a05      	ldr	r2, [sp, #20]
 800680e:	f10b 0b01 	add.w	fp, fp, #1
 8006812:	e7b9      	b.n	8006788 <_printf_float+0x30c>
 8006814:	ee18 3a10 	vmov	r3, s16
 8006818:	4652      	mov	r2, sl
 800681a:	4631      	mov	r1, r6
 800681c:	4628      	mov	r0, r5
 800681e:	47b8      	blx	r7
 8006820:	3001      	adds	r0, #1
 8006822:	d1be      	bne.n	80067a2 <_printf_float+0x326>
 8006824:	e689      	b.n	800653a <_printf_float+0xbe>
 8006826:	9a05      	ldr	r2, [sp, #20]
 8006828:	464b      	mov	r3, r9
 800682a:	4442      	add	r2, r8
 800682c:	4631      	mov	r1, r6
 800682e:	4628      	mov	r0, r5
 8006830:	47b8      	blx	r7
 8006832:	3001      	adds	r0, #1
 8006834:	d1c1      	bne.n	80067ba <_printf_float+0x33e>
 8006836:	e680      	b.n	800653a <_printf_float+0xbe>
 8006838:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800683a:	2a01      	cmp	r2, #1
 800683c:	dc01      	bgt.n	8006842 <_printf_float+0x3c6>
 800683e:	07db      	lsls	r3, r3, #31
 8006840:	d53a      	bpl.n	80068b8 <_printf_float+0x43c>
 8006842:	2301      	movs	r3, #1
 8006844:	4642      	mov	r2, r8
 8006846:	4631      	mov	r1, r6
 8006848:	4628      	mov	r0, r5
 800684a:	47b8      	blx	r7
 800684c:	3001      	adds	r0, #1
 800684e:	f43f ae74 	beq.w	800653a <_printf_float+0xbe>
 8006852:	ee18 3a10 	vmov	r3, s16
 8006856:	4652      	mov	r2, sl
 8006858:	4631      	mov	r1, r6
 800685a:	4628      	mov	r0, r5
 800685c:	47b8      	blx	r7
 800685e:	3001      	adds	r0, #1
 8006860:	f43f ae6b 	beq.w	800653a <_printf_float+0xbe>
 8006864:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006868:	2200      	movs	r2, #0
 800686a:	2300      	movs	r3, #0
 800686c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8006870:	f7fa f94a 	bl	8000b08 <__aeabi_dcmpeq>
 8006874:	b9d8      	cbnz	r0, 80068ae <_printf_float+0x432>
 8006876:	f10a 33ff 	add.w	r3, sl, #4294967295
 800687a:	f108 0201 	add.w	r2, r8, #1
 800687e:	4631      	mov	r1, r6
 8006880:	4628      	mov	r0, r5
 8006882:	47b8      	blx	r7
 8006884:	3001      	adds	r0, #1
 8006886:	d10e      	bne.n	80068a6 <_printf_float+0x42a>
 8006888:	e657      	b.n	800653a <_printf_float+0xbe>
 800688a:	2301      	movs	r3, #1
 800688c:	4652      	mov	r2, sl
 800688e:	4631      	mov	r1, r6
 8006890:	4628      	mov	r0, r5
 8006892:	47b8      	blx	r7
 8006894:	3001      	adds	r0, #1
 8006896:	f43f ae50 	beq.w	800653a <_printf_float+0xbe>
 800689a:	f108 0801 	add.w	r8, r8, #1
 800689e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068a0:	3b01      	subs	r3, #1
 80068a2:	4543      	cmp	r3, r8
 80068a4:	dcf1      	bgt.n	800688a <_printf_float+0x40e>
 80068a6:	464b      	mov	r3, r9
 80068a8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80068ac:	e6da      	b.n	8006664 <_printf_float+0x1e8>
 80068ae:	f04f 0800 	mov.w	r8, #0
 80068b2:	f104 0a1a 	add.w	sl, r4, #26
 80068b6:	e7f2      	b.n	800689e <_printf_float+0x422>
 80068b8:	2301      	movs	r3, #1
 80068ba:	4642      	mov	r2, r8
 80068bc:	e7df      	b.n	800687e <_printf_float+0x402>
 80068be:	2301      	movs	r3, #1
 80068c0:	464a      	mov	r2, r9
 80068c2:	4631      	mov	r1, r6
 80068c4:	4628      	mov	r0, r5
 80068c6:	47b8      	blx	r7
 80068c8:	3001      	adds	r0, #1
 80068ca:	f43f ae36 	beq.w	800653a <_printf_float+0xbe>
 80068ce:	f108 0801 	add.w	r8, r8, #1
 80068d2:	68e3      	ldr	r3, [r4, #12]
 80068d4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80068d6:	1a5b      	subs	r3, r3, r1
 80068d8:	4543      	cmp	r3, r8
 80068da:	dcf0      	bgt.n	80068be <_printf_float+0x442>
 80068dc:	e6f8      	b.n	80066d0 <_printf_float+0x254>
 80068de:	f04f 0800 	mov.w	r8, #0
 80068e2:	f104 0919 	add.w	r9, r4, #25
 80068e6:	e7f4      	b.n	80068d2 <_printf_float+0x456>

080068e8 <_printf_common>:
 80068e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80068ec:	4616      	mov	r6, r2
 80068ee:	4699      	mov	r9, r3
 80068f0:	688a      	ldr	r2, [r1, #8]
 80068f2:	690b      	ldr	r3, [r1, #16]
 80068f4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80068f8:	4293      	cmp	r3, r2
 80068fa:	bfb8      	it	lt
 80068fc:	4613      	movlt	r3, r2
 80068fe:	6033      	str	r3, [r6, #0]
 8006900:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006904:	4607      	mov	r7, r0
 8006906:	460c      	mov	r4, r1
 8006908:	b10a      	cbz	r2, 800690e <_printf_common+0x26>
 800690a:	3301      	adds	r3, #1
 800690c:	6033      	str	r3, [r6, #0]
 800690e:	6823      	ldr	r3, [r4, #0]
 8006910:	0699      	lsls	r1, r3, #26
 8006912:	bf42      	ittt	mi
 8006914:	6833      	ldrmi	r3, [r6, #0]
 8006916:	3302      	addmi	r3, #2
 8006918:	6033      	strmi	r3, [r6, #0]
 800691a:	6825      	ldr	r5, [r4, #0]
 800691c:	f015 0506 	ands.w	r5, r5, #6
 8006920:	d106      	bne.n	8006930 <_printf_common+0x48>
 8006922:	f104 0a19 	add.w	sl, r4, #25
 8006926:	68e3      	ldr	r3, [r4, #12]
 8006928:	6832      	ldr	r2, [r6, #0]
 800692a:	1a9b      	subs	r3, r3, r2
 800692c:	42ab      	cmp	r3, r5
 800692e:	dc26      	bgt.n	800697e <_printf_common+0x96>
 8006930:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006934:	1e13      	subs	r3, r2, #0
 8006936:	6822      	ldr	r2, [r4, #0]
 8006938:	bf18      	it	ne
 800693a:	2301      	movne	r3, #1
 800693c:	0692      	lsls	r2, r2, #26
 800693e:	d42b      	bmi.n	8006998 <_printf_common+0xb0>
 8006940:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006944:	4649      	mov	r1, r9
 8006946:	4638      	mov	r0, r7
 8006948:	47c0      	blx	r8
 800694a:	3001      	adds	r0, #1
 800694c:	d01e      	beq.n	800698c <_printf_common+0xa4>
 800694e:	6823      	ldr	r3, [r4, #0]
 8006950:	6922      	ldr	r2, [r4, #16]
 8006952:	f003 0306 	and.w	r3, r3, #6
 8006956:	2b04      	cmp	r3, #4
 8006958:	bf02      	ittt	eq
 800695a:	68e5      	ldreq	r5, [r4, #12]
 800695c:	6833      	ldreq	r3, [r6, #0]
 800695e:	1aed      	subeq	r5, r5, r3
 8006960:	68a3      	ldr	r3, [r4, #8]
 8006962:	bf0c      	ite	eq
 8006964:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006968:	2500      	movne	r5, #0
 800696a:	4293      	cmp	r3, r2
 800696c:	bfc4      	itt	gt
 800696e:	1a9b      	subgt	r3, r3, r2
 8006970:	18ed      	addgt	r5, r5, r3
 8006972:	2600      	movs	r6, #0
 8006974:	341a      	adds	r4, #26
 8006976:	42b5      	cmp	r5, r6
 8006978:	d11a      	bne.n	80069b0 <_printf_common+0xc8>
 800697a:	2000      	movs	r0, #0
 800697c:	e008      	b.n	8006990 <_printf_common+0xa8>
 800697e:	2301      	movs	r3, #1
 8006980:	4652      	mov	r2, sl
 8006982:	4649      	mov	r1, r9
 8006984:	4638      	mov	r0, r7
 8006986:	47c0      	blx	r8
 8006988:	3001      	adds	r0, #1
 800698a:	d103      	bne.n	8006994 <_printf_common+0xac>
 800698c:	f04f 30ff 	mov.w	r0, #4294967295
 8006990:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006994:	3501      	adds	r5, #1
 8006996:	e7c6      	b.n	8006926 <_printf_common+0x3e>
 8006998:	18e1      	adds	r1, r4, r3
 800699a:	1c5a      	adds	r2, r3, #1
 800699c:	2030      	movs	r0, #48	; 0x30
 800699e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80069a2:	4422      	add	r2, r4
 80069a4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80069a8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80069ac:	3302      	adds	r3, #2
 80069ae:	e7c7      	b.n	8006940 <_printf_common+0x58>
 80069b0:	2301      	movs	r3, #1
 80069b2:	4622      	mov	r2, r4
 80069b4:	4649      	mov	r1, r9
 80069b6:	4638      	mov	r0, r7
 80069b8:	47c0      	blx	r8
 80069ba:	3001      	adds	r0, #1
 80069bc:	d0e6      	beq.n	800698c <_printf_common+0xa4>
 80069be:	3601      	adds	r6, #1
 80069c0:	e7d9      	b.n	8006976 <_printf_common+0x8e>
	...

080069c4 <_printf_i>:
 80069c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80069c8:	7e0f      	ldrb	r7, [r1, #24]
 80069ca:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80069cc:	2f78      	cmp	r7, #120	; 0x78
 80069ce:	4691      	mov	r9, r2
 80069d0:	4680      	mov	r8, r0
 80069d2:	460c      	mov	r4, r1
 80069d4:	469a      	mov	sl, r3
 80069d6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80069da:	d807      	bhi.n	80069ec <_printf_i+0x28>
 80069dc:	2f62      	cmp	r7, #98	; 0x62
 80069de:	d80a      	bhi.n	80069f6 <_printf_i+0x32>
 80069e0:	2f00      	cmp	r7, #0
 80069e2:	f000 80d4 	beq.w	8006b8e <_printf_i+0x1ca>
 80069e6:	2f58      	cmp	r7, #88	; 0x58
 80069e8:	f000 80c0 	beq.w	8006b6c <_printf_i+0x1a8>
 80069ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80069f0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80069f4:	e03a      	b.n	8006a6c <_printf_i+0xa8>
 80069f6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80069fa:	2b15      	cmp	r3, #21
 80069fc:	d8f6      	bhi.n	80069ec <_printf_i+0x28>
 80069fe:	a101      	add	r1, pc, #4	; (adr r1, 8006a04 <_printf_i+0x40>)
 8006a00:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006a04:	08006a5d 	.word	0x08006a5d
 8006a08:	08006a71 	.word	0x08006a71
 8006a0c:	080069ed 	.word	0x080069ed
 8006a10:	080069ed 	.word	0x080069ed
 8006a14:	080069ed 	.word	0x080069ed
 8006a18:	080069ed 	.word	0x080069ed
 8006a1c:	08006a71 	.word	0x08006a71
 8006a20:	080069ed 	.word	0x080069ed
 8006a24:	080069ed 	.word	0x080069ed
 8006a28:	080069ed 	.word	0x080069ed
 8006a2c:	080069ed 	.word	0x080069ed
 8006a30:	08006b75 	.word	0x08006b75
 8006a34:	08006a9d 	.word	0x08006a9d
 8006a38:	08006b2f 	.word	0x08006b2f
 8006a3c:	080069ed 	.word	0x080069ed
 8006a40:	080069ed 	.word	0x080069ed
 8006a44:	08006b97 	.word	0x08006b97
 8006a48:	080069ed 	.word	0x080069ed
 8006a4c:	08006a9d 	.word	0x08006a9d
 8006a50:	080069ed 	.word	0x080069ed
 8006a54:	080069ed 	.word	0x080069ed
 8006a58:	08006b37 	.word	0x08006b37
 8006a5c:	682b      	ldr	r3, [r5, #0]
 8006a5e:	1d1a      	adds	r2, r3, #4
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	602a      	str	r2, [r5, #0]
 8006a64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006a68:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006a6c:	2301      	movs	r3, #1
 8006a6e:	e09f      	b.n	8006bb0 <_printf_i+0x1ec>
 8006a70:	6820      	ldr	r0, [r4, #0]
 8006a72:	682b      	ldr	r3, [r5, #0]
 8006a74:	0607      	lsls	r7, r0, #24
 8006a76:	f103 0104 	add.w	r1, r3, #4
 8006a7a:	6029      	str	r1, [r5, #0]
 8006a7c:	d501      	bpl.n	8006a82 <_printf_i+0xbe>
 8006a7e:	681e      	ldr	r6, [r3, #0]
 8006a80:	e003      	b.n	8006a8a <_printf_i+0xc6>
 8006a82:	0646      	lsls	r6, r0, #25
 8006a84:	d5fb      	bpl.n	8006a7e <_printf_i+0xba>
 8006a86:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006a8a:	2e00      	cmp	r6, #0
 8006a8c:	da03      	bge.n	8006a96 <_printf_i+0xd2>
 8006a8e:	232d      	movs	r3, #45	; 0x2d
 8006a90:	4276      	negs	r6, r6
 8006a92:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a96:	485a      	ldr	r0, [pc, #360]	; (8006c00 <_printf_i+0x23c>)
 8006a98:	230a      	movs	r3, #10
 8006a9a:	e012      	b.n	8006ac2 <_printf_i+0xfe>
 8006a9c:	682b      	ldr	r3, [r5, #0]
 8006a9e:	6820      	ldr	r0, [r4, #0]
 8006aa0:	1d19      	adds	r1, r3, #4
 8006aa2:	6029      	str	r1, [r5, #0]
 8006aa4:	0605      	lsls	r5, r0, #24
 8006aa6:	d501      	bpl.n	8006aac <_printf_i+0xe8>
 8006aa8:	681e      	ldr	r6, [r3, #0]
 8006aaa:	e002      	b.n	8006ab2 <_printf_i+0xee>
 8006aac:	0641      	lsls	r1, r0, #25
 8006aae:	d5fb      	bpl.n	8006aa8 <_printf_i+0xe4>
 8006ab0:	881e      	ldrh	r6, [r3, #0]
 8006ab2:	4853      	ldr	r0, [pc, #332]	; (8006c00 <_printf_i+0x23c>)
 8006ab4:	2f6f      	cmp	r7, #111	; 0x6f
 8006ab6:	bf0c      	ite	eq
 8006ab8:	2308      	moveq	r3, #8
 8006aba:	230a      	movne	r3, #10
 8006abc:	2100      	movs	r1, #0
 8006abe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006ac2:	6865      	ldr	r5, [r4, #4]
 8006ac4:	60a5      	str	r5, [r4, #8]
 8006ac6:	2d00      	cmp	r5, #0
 8006ac8:	bfa2      	ittt	ge
 8006aca:	6821      	ldrge	r1, [r4, #0]
 8006acc:	f021 0104 	bicge.w	r1, r1, #4
 8006ad0:	6021      	strge	r1, [r4, #0]
 8006ad2:	b90e      	cbnz	r6, 8006ad8 <_printf_i+0x114>
 8006ad4:	2d00      	cmp	r5, #0
 8006ad6:	d04b      	beq.n	8006b70 <_printf_i+0x1ac>
 8006ad8:	4615      	mov	r5, r2
 8006ada:	fbb6 f1f3 	udiv	r1, r6, r3
 8006ade:	fb03 6711 	mls	r7, r3, r1, r6
 8006ae2:	5dc7      	ldrb	r7, [r0, r7]
 8006ae4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006ae8:	4637      	mov	r7, r6
 8006aea:	42bb      	cmp	r3, r7
 8006aec:	460e      	mov	r6, r1
 8006aee:	d9f4      	bls.n	8006ada <_printf_i+0x116>
 8006af0:	2b08      	cmp	r3, #8
 8006af2:	d10b      	bne.n	8006b0c <_printf_i+0x148>
 8006af4:	6823      	ldr	r3, [r4, #0]
 8006af6:	07de      	lsls	r6, r3, #31
 8006af8:	d508      	bpl.n	8006b0c <_printf_i+0x148>
 8006afa:	6923      	ldr	r3, [r4, #16]
 8006afc:	6861      	ldr	r1, [r4, #4]
 8006afe:	4299      	cmp	r1, r3
 8006b00:	bfde      	ittt	le
 8006b02:	2330      	movle	r3, #48	; 0x30
 8006b04:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006b08:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006b0c:	1b52      	subs	r2, r2, r5
 8006b0e:	6122      	str	r2, [r4, #16]
 8006b10:	f8cd a000 	str.w	sl, [sp]
 8006b14:	464b      	mov	r3, r9
 8006b16:	aa03      	add	r2, sp, #12
 8006b18:	4621      	mov	r1, r4
 8006b1a:	4640      	mov	r0, r8
 8006b1c:	f7ff fee4 	bl	80068e8 <_printf_common>
 8006b20:	3001      	adds	r0, #1
 8006b22:	d14a      	bne.n	8006bba <_printf_i+0x1f6>
 8006b24:	f04f 30ff 	mov.w	r0, #4294967295
 8006b28:	b004      	add	sp, #16
 8006b2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b2e:	6823      	ldr	r3, [r4, #0]
 8006b30:	f043 0320 	orr.w	r3, r3, #32
 8006b34:	6023      	str	r3, [r4, #0]
 8006b36:	4833      	ldr	r0, [pc, #204]	; (8006c04 <_printf_i+0x240>)
 8006b38:	2778      	movs	r7, #120	; 0x78
 8006b3a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006b3e:	6823      	ldr	r3, [r4, #0]
 8006b40:	6829      	ldr	r1, [r5, #0]
 8006b42:	061f      	lsls	r7, r3, #24
 8006b44:	f851 6b04 	ldr.w	r6, [r1], #4
 8006b48:	d402      	bmi.n	8006b50 <_printf_i+0x18c>
 8006b4a:	065f      	lsls	r7, r3, #25
 8006b4c:	bf48      	it	mi
 8006b4e:	b2b6      	uxthmi	r6, r6
 8006b50:	07df      	lsls	r7, r3, #31
 8006b52:	bf48      	it	mi
 8006b54:	f043 0320 	orrmi.w	r3, r3, #32
 8006b58:	6029      	str	r1, [r5, #0]
 8006b5a:	bf48      	it	mi
 8006b5c:	6023      	strmi	r3, [r4, #0]
 8006b5e:	b91e      	cbnz	r6, 8006b68 <_printf_i+0x1a4>
 8006b60:	6823      	ldr	r3, [r4, #0]
 8006b62:	f023 0320 	bic.w	r3, r3, #32
 8006b66:	6023      	str	r3, [r4, #0]
 8006b68:	2310      	movs	r3, #16
 8006b6a:	e7a7      	b.n	8006abc <_printf_i+0xf8>
 8006b6c:	4824      	ldr	r0, [pc, #144]	; (8006c00 <_printf_i+0x23c>)
 8006b6e:	e7e4      	b.n	8006b3a <_printf_i+0x176>
 8006b70:	4615      	mov	r5, r2
 8006b72:	e7bd      	b.n	8006af0 <_printf_i+0x12c>
 8006b74:	682b      	ldr	r3, [r5, #0]
 8006b76:	6826      	ldr	r6, [r4, #0]
 8006b78:	6961      	ldr	r1, [r4, #20]
 8006b7a:	1d18      	adds	r0, r3, #4
 8006b7c:	6028      	str	r0, [r5, #0]
 8006b7e:	0635      	lsls	r5, r6, #24
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	d501      	bpl.n	8006b88 <_printf_i+0x1c4>
 8006b84:	6019      	str	r1, [r3, #0]
 8006b86:	e002      	b.n	8006b8e <_printf_i+0x1ca>
 8006b88:	0670      	lsls	r0, r6, #25
 8006b8a:	d5fb      	bpl.n	8006b84 <_printf_i+0x1c0>
 8006b8c:	8019      	strh	r1, [r3, #0]
 8006b8e:	2300      	movs	r3, #0
 8006b90:	6123      	str	r3, [r4, #16]
 8006b92:	4615      	mov	r5, r2
 8006b94:	e7bc      	b.n	8006b10 <_printf_i+0x14c>
 8006b96:	682b      	ldr	r3, [r5, #0]
 8006b98:	1d1a      	adds	r2, r3, #4
 8006b9a:	602a      	str	r2, [r5, #0]
 8006b9c:	681d      	ldr	r5, [r3, #0]
 8006b9e:	6862      	ldr	r2, [r4, #4]
 8006ba0:	2100      	movs	r1, #0
 8006ba2:	4628      	mov	r0, r5
 8006ba4:	f7f9 fb34 	bl	8000210 <memchr>
 8006ba8:	b108      	cbz	r0, 8006bae <_printf_i+0x1ea>
 8006baa:	1b40      	subs	r0, r0, r5
 8006bac:	6060      	str	r0, [r4, #4]
 8006bae:	6863      	ldr	r3, [r4, #4]
 8006bb0:	6123      	str	r3, [r4, #16]
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006bb8:	e7aa      	b.n	8006b10 <_printf_i+0x14c>
 8006bba:	6923      	ldr	r3, [r4, #16]
 8006bbc:	462a      	mov	r2, r5
 8006bbe:	4649      	mov	r1, r9
 8006bc0:	4640      	mov	r0, r8
 8006bc2:	47d0      	blx	sl
 8006bc4:	3001      	adds	r0, #1
 8006bc6:	d0ad      	beq.n	8006b24 <_printf_i+0x160>
 8006bc8:	6823      	ldr	r3, [r4, #0]
 8006bca:	079b      	lsls	r3, r3, #30
 8006bcc:	d413      	bmi.n	8006bf6 <_printf_i+0x232>
 8006bce:	68e0      	ldr	r0, [r4, #12]
 8006bd0:	9b03      	ldr	r3, [sp, #12]
 8006bd2:	4298      	cmp	r0, r3
 8006bd4:	bfb8      	it	lt
 8006bd6:	4618      	movlt	r0, r3
 8006bd8:	e7a6      	b.n	8006b28 <_printf_i+0x164>
 8006bda:	2301      	movs	r3, #1
 8006bdc:	4632      	mov	r2, r6
 8006bde:	4649      	mov	r1, r9
 8006be0:	4640      	mov	r0, r8
 8006be2:	47d0      	blx	sl
 8006be4:	3001      	adds	r0, #1
 8006be6:	d09d      	beq.n	8006b24 <_printf_i+0x160>
 8006be8:	3501      	adds	r5, #1
 8006bea:	68e3      	ldr	r3, [r4, #12]
 8006bec:	9903      	ldr	r1, [sp, #12]
 8006bee:	1a5b      	subs	r3, r3, r1
 8006bf0:	42ab      	cmp	r3, r5
 8006bf2:	dcf2      	bgt.n	8006bda <_printf_i+0x216>
 8006bf4:	e7eb      	b.n	8006bce <_printf_i+0x20a>
 8006bf6:	2500      	movs	r5, #0
 8006bf8:	f104 0619 	add.w	r6, r4, #25
 8006bfc:	e7f5      	b.n	8006bea <_printf_i+0x226>
 8006bfe:	bf00      	nop
 8006c00:	08008cfa 	.word	0x08008cfa
 8006c04:	08008d0b 	.word	0x08008d0b

08006c08 <std>:
 8006c08:	2300      	movs	r3, #0
 8006c0a:	b510      	push	{r4, lr}
 8006c0c:	4604      	mov	r4, r0
 8006c0e:	e9c0 3300 	strd	r3, r3, [r0]
 8006c12:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006c16:	6083      	str	r3, [r0, #8]
 8006c18:	8181      	strh	r1, [r0, #12]
 8006c1a:	6643      	str	r3, [r0, #100]	; 0x64
 8006c1c:	81c2      	strh	r2, [r0, #14]
 8006c1e:	6183      	str	r3, [r0, #24]
 8006c20:	4619      	mov	r1, r3
 8006c22:	2208      	movs	r2, #8
 8006c24:	305c      	adds	r0, #92	; 0x5c
 8006c26:	f000 f8f4 	bl	8006e12 <memset>
 8006c2a:	4b0d      	ldr	r3, [pc, #52]	; (8006c60 <std+0x58>)
 8006c2c:	6263      	str	r3, [r4, #36]	; 0x24
 8006c2e:	4b0d      	ldr	r3, [pc, #52]	; (8006c64 <std+0x5c>)
 8006c30:	62a3      	str	r3, [r4, #40]	; 0x28
 8006c32:	4b0d      	ldr	r3, [pc, #52]	; (8006c68 <std+0x60>)
 8006c34:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006c36:	4b0d      	ldr	r3, [pc, #52]	; (8006c6c <std+0x64>)
 8006c38:	6323      	str	r3, [r4, #48]	; 0x30
 8006c3a:	4b0d      	ldr	r3, [pc, #52]	; (8006c70 <std+0x68>)
 8006c3c:	6224      	str	r4, [r4, #32]
 8006c3e:	429c      	cmp	r4, r3
 8006c40:	d006      	beq.n	8006c50 <std+0x48>
 8006c42:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8006c46:	4294      	cmp	r4, r2
 8006c48:	d002      	beq.n	8006c50 <std+0x48>
 8006c4a:	33d0      	adds	r3, #208	; 0xd0
 8006c4c:	429c      	cmp	r4, r3
 8006c4e:	d105      	bne.n	8006c5c <std+0x54>
 8006c50:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006c54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c58:	f000 b958 	b.w	8006f0c <__retarget_lock_init_recursive>
 8006c5c:	bd10      	pop	{r4, pc}
 8006c5e:	bf00      	nop
 8006c60:	08006d8d 	.word	0x08006d8d
 8006c64:	08006daf 	.word	0x08006daf
 8006c68:	08006de7 	.word	0x08006de7
 8006c6c:	08006e0b 	.word	0x08006e0b
 8006c70:	20000768 	.word	0x20000768

08006c74 <stdio_exit_handler>:
 8006c74:	4a02      	ldr	r2, [pc, #8]	; (8006c80 <stdio_exit_handler+0xc>)
 8006c76:	4903      	ldr	r1, [pc, #12]	; (8006c84 <stdio_exit_handler+0x10>)
 8006c78:	4803      	ldr	r0, [pc, #12]	; (8006c88 <stdio_exit_handler+0x14>)
 8006c7a:	f000 b869 	b.w	8006d50 <_fwalk_sglue>
 8006c7e:	bf00      	nop
 8006c80:	20000024 	.word	0x20000024
 8006c84:	08008611 	.word	0x08008611
 8006c88:	20000030 	.word	0x20000030

08006c8c <cleanup_stdio>:
 8006c8c:	6841      	ldr	r1, [r0, #4]
 8006c8e:	4b0c      	ldr	r3, [pc, #48]	; (8006cc0 <cleanup_stdio+0x34>)
 8006c90:	4299      	cmp	r1, r3
 8006c92:	b510      	push	{r4, lr}
 8006c94:	4604      	mov	r4, r0
 8006c96:	d001      	beq.n	8006c9c <cleanup_stdio+0x10>
 8006c98:	f001 fcba 	bl	8008610 <_fflush_r>
 8006c9c:	68a1      	ldr	r1, [r4, #8]
 8006c9e:	4b09      	ldr	r3, [pc, #36]	; (8006cc4 <cleanup_stdio+0x38>)
 8006ca0:	4299      	cmp	r1, r3
 8006ca2:	d002      	beq.n	8006caa <cleanup_stdio+0x1e>
 8006ca4:	4620      	mov	r0, r4
 8006ca6:	f001 fcb3 	bl	8008610 <_fflush_r>
 8006caa:	68e1      	ldr	r1, [r4, #12]
 8006cac:	4b06      	ldr	r3, [pc, #24]	; (8006cc8 <cleanup_stdio+0x3c>)
 8006cae:	4299      	cmp	r1, r3
 8006cb0:	d004      	beq.n	8006cbc <cleanup_stdio+0x30>
 8006cb2:	4620      	mov	r0, r4
 8006cb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006cb8:	f001 bcaa 	b.w	8008610 <_fflush_r>
 8006cbc:	bd10      	pop	{r4, pc}
 8006cbe:	bf00      	nop
 8006cc0:	20000768 	.word	0x20000768
 8006cc4:	200007d0 	.word	0x200007d0
 8006cc8:	20000838 	.word	0x20000838

08006ccc <global_stdio_init.part.0>:
 8006ccc:	b510      	push	{r4, lr}
 8006cce:	4b0b      	ldr	r3, [pc, #44]	; (8006cfc <global_stdio_init.part.0+0x30>)
 8006cd0:	4c0b      	ldr	r4, [pc, #44]	; (8006d00 <global_stdio_init.part.0+0x34>)
 8006cd2:	4a0c      	ldr	r2, [pc, #48]	; (8006d04 <global_stdio_init.part.0+0x38>)
 8006cd4:	601a      	str	r2, [r3, #0]
 8006cd6:	4620      	mov	r0, r4
 8006cd8:	2200      	movs	r2, #0
 8006cda:	2104      	movs	r1, #4
 8006cdc:	f7ff ff94 	bl	8006c08 <std>
 8006ce0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006ce4:	2201      	movs	r2, #1
 8006ce6:	2109      	movs	r1, #9
 8006ce8:	f7ff ff8e 	bl	8006c08 <std>
 8006cec:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006cf0:	2202      	movs	r2, #2
 8006cf2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006cf6:	2112      	movs	r1, #18
 8006cf8:	f7ff bf86 	b.w	8006c08 <std>
 8006cfc:	200008a0 	.word	0x200008a0
 8006d00:	20000768 	.word	0x20000768
 8006d04:	08006c75 	.word	0x08006c75

08006d08 <__sfp_lock_acquire>:
 8006d08:	4801      	ldr	r0, [pc, #4]	; (8006d10 <__sfp_lock_acquire+0x8>)
 8006d0a:	f000 b900 	b.w	8006f0e <__retarget_lock_acquire_recursive>
 8006d0e:	bf00      	nop
 8006d10:	200008a9 	.word	0x200008a9

08006d14 <__sfp_lock_release>:
 8006d14:	4801      	ldr	r0, [pc, #4]	; (8006d1c <__sfp_lock_release+0x8>)
 8006d16:	f000 b8fb 	b.w	8006f10 <__retarget_lock_release_recursive>
 8006d1a:	bf00      	nop
 8006d1c:	200008a9 	.word	0x200008a9

08006d20 <__sinit>:
 8006d20:	b510      	push	{r4, lr}
 8006d22:	4604      	mov	r4, r0
 8006d24:	f7ff fff0 	bl	8006d08 <__sfp_lock_acquire>
 8006d28:	6a23      	ldr	r3, [r4, #32]
 8006d2a:	b11b      	cbz	r3, 8006d34 <__sinit+0x14>
 8006d2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d30:	f7ff bff0 	b.w	8006d14 <__sfp_lock_release>
 8006d34:	4b04      	ldr	r3, [pc, #16]	; (8006d48 <__sinit+0x28>)
 8006d36:	6223      	str	r3, [r4, #32]
 8006d38:	4b04      	ldr	r3, [pc, #16]	; (8006d4c <__sinit+0x2c>)
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d1f5      	bne.n	8006d2c <__sinit+0xc>
 8006d40:	f7ff ffc4 	bl	8006ccc <global_stdio_init.part.0>
 8006d44:	e7f2      	b.n	8006d2c <__sinit+0xc>
 8006d46:	bf00      	nop
 8006d48:	08006c8d 	.word	0x08006c8d
 8006d4c:	200008a0 	.word	0x200008a0

08006d50 <_fwalk_sglue>:
 8006d50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d54:	4607      	mov	r7, r0
 8006d56:	4688      	mov	r8, r1
 8006d58:	4614      	mov	r4, r2
 8006d5a:	2600      	movs	r6, #0
 8006d5c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006d60:	f1b9 0901 	subs.w	r9, r9, #1
 8006d64:	d505      	bpl.n	8006d72 <_fwalk_sglue+0x22>
 8006d66:	6824      	ldr	r4, [r4, #0]
 8006d68:	2c00      	cmp	r4, #0
 8006d6a:	d1f7      	bne.n	8006d5c <_fwalk_sglue+0xc>
 8006d6c:	4630      	mov	r0, r6
 8006d6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d72:	89ab      	ldrh	r3, [r5, #12]
 8006d74:	2b01      	cmp	r3, #1
 8006d76:	d907      	bls.n	8006d88 <_fwalk_sglue+0x38>
 8006d78:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006d7c:	3301      	adds	r3, #1
 8006d7e:	d003      	beq.n	8006d88 <_fwalk_sglue+0x38>
 8006d80:	4629      	mov	r1, r5
 8006d82:	4638      	mov	r0, r7
 8006d84:	47c0      	blx	r8
 8006d86:	4306      	orrs	r6, r0
 8006d88:	3568      	adds	r5, #104	; 0x68
 8006d8a:	e7e9      	b.n	8006d60 <_fwalk_sglue+0x10>

08006d8c <__sread>:
 8006d8c:	b510      	push	{r4, lr}
 8006d8e:	460c      	mov	r4, r1
 8006d90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d94:	f000 f86c 	bl	8006e70 <_read_r>
 8006d98:	2800      	cmp	r0, #0
 8006d9a:	bfab      	itete	ge
 8006d9c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006d9e:	89a3      	ldrhlt	r3, [r4, #12]
 8006da0:	181b      	addge	r3, r3, r0
 8006da2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006da6:	bfac      	ite	ge
 8006da8:	6563      	strge	r3, [r4, #84]	; 0x54
 8006daa:	81a3      	strhlt	r3, [r4, #12]
 8006dac:	bd10      	pop	{r4, pc}

08006dae <__swrite>:
 8006dae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006db2:	461f      	mov	r7, r3
 8006db4:	898b      	ldrh	r3, [r1, #12]
 8006db6:	05db      	lsls	r3, r3, #23
 8006db8:	4605      	mov	r5, r0
 8006dba:	460c      	mov	r4, r1
 8006dbc:	4616      	mov	r6, r2
 8006dbe:	d505      	bpl.n	8006dcc <__swrite+0x1e>
 8006dc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006dc4:	2302      	movs	r3, #2
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	f000 f840 	bl	8006e4c <_lseek_r>
 8006dcc:	89a3      	ldrh	r3, [r4, #12]
 8006dce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006dd2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006dd6:	81a3      	strh	r3, [r4, #12]
 8006dd8:	4632      	mov	r2, r6
 8006dda:	463b      	mov	r3, r7
 8006ddc:	4628      	mov	r0, r5
 8006dde:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006de2:	f000 b857 	b.w	8006e94 <_write_r>

08006de6 <__sseek>:
 8006de6:	b510      	push	{r4, lr}
 8006de8:	460c      	mov	r4, r1
 8006dea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006dee:	f000 f82d 	bl	8006e4c <_lseek_r>
 8006df2:	1c43      	adds	r3, r0, #1
 8006df4:	89a3      	ldrh	r3, [r4, #12]
 8006df6:	bf15      	itete	ne
 8006df8:	6560      	strne	r0, [r4, #84]	; 0x54
 8006dfa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006dfe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006e02:	81a3      	strheq	r3, [r4, #12]
 8006e04:	bf18      	it	ne
 8006e06:	81a3      	strhne	r3, [r4, #12]
 8006e08:	bd10      	pop	{r4, pc}

08006e0a <__sclose>:
 8006e0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e0e:	f000 b80d 	b.w	8006e2c <_close_r>

08006e12 <memset>:
 8006e12:	4402      	add	r2, r0
 8006e14:	4603      	mov	r3, r0
 8006e16:	4293      	cmp	r3, r2
 8006e18:	d100      	bne.n	8006e1c <memset+0xa>
 8006e1a:	4770      	bx	lr
 8006e1c:	f803 1b01 	strb.w	r1, [r3], #1
 8006e20:	e7f9      	b.n	8006e16 <memset+0x4>
	...

08006e24 <_localeconv_r>:
 8006e24:	4800      	ldr	r0, [pc, #0]	; (8006e28 <_localeconv_r+0x4>)
 8006e26:	4770      	bx	lr
 8006e28:	20000170 	.word	0x20000170

08006e2c <_close_r>:
 8006e2c:	b538      	push	{r3, r4, r5, lr}
 8006e2e:	4d06      	ldr	r5, [pc, #24]	; (8006e48 <_close_r+0x1c>)
 8006e30:	2300      	movs	r3, #0
 8006e32:	4604      	mov	r4, r0
 8006e34:	4608      	mov	r0, r1
 8006e36:	602b      	str	r3, [r5, #0]
 8006e38:	f7fb f8af 	bl	8001f9a <_close>
 8006e3c:	1c43      	adds	r3, r0, #1
 8006e3e:	d102      	bne.n	8006e46 <_close_r+0x1a>
 8006e40:	682b      	ldr	r3, [r5, #0]
 8006e42:	b103      	cbz	r3, 8006e46 <_close_r+0x1a>
 8006e44:	6023      	str	r3, [r4, #0]
 8006e46:	bd38      	pop	{r3, r4, r5, pc}
 8006e48:	200008a4 	.word	0x200008a4

08006e4c <_lseek_r>:
 8006e4c:	b538      	push	{r3, r4, r5, lr}
 8006e4e:	4d07      	ldr	r5, [pc, #28]	; (8006e6c <_lseek_r+0x20>)
 8006e50:	4604      	mov	r4, r0
 8006e52:	4608      	mov	r0, r1
 8006e54:	4611      	mov	r1, r2
 8006e56:	2200      	movs	r2, #0
 8006e58:	602a      	str	r2, [r5, #0]
 8006e5a:	461a      	mov	r2, r3
 8006e5c:	f7fb f8c4 	bl	8001fe8 <_lseek>
 8006e60:	1c43      	adds	r3, r0, #1
 8006e62:	d102      	bne.n	8006e6a <_lseek_r+0x1e>
 8006e64:	682b      	ldr	r3, [r5, #0]
 8006e66:	b103      	cbz	r3, 8006e6a <_lseek_r+0x1e>
 8006e68:	6023      	str	r3, [r4, #0]
 8006e6a:	bd38      	pop	{r3, r4, r5, pc}
 8006e6c:	200008a4 	.word	0x200008a4

08006e70 <_read_r>:
 8006e70:	b538      	push	{r3, r4, r5, lr}
 8006e72:	4d07      	ldr	r5, [pc, #28]	; (8006e90 <_read_r+0x20>)
 8006e74:	4604      	mov	r4, r0
 8006e76:	4608      	mov	r0, r1
 8006e78:	4611      	mov	r1, r2
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	602a      	str	r2, [r5, #0]
 8006e7e:	461a      	mov	r2, r3
 8006e80:	f7fb f852 	bl	8001f28 <_read>
 8006e84:	1c43      	adds	r3, r0, #1
 8006e86:	d102      	bne.n	8006e8e <_read_r+0x1e>
 8006e88:	682b      	ldr	r3, [r5, #0]
 8006e8a:	b103      	cbz	r3, 8006e8e <_read_r+0x1e>
 8006e8c:	6023      	str	r3, [r4, #0]
 8006e8e:	bd38      	pop	{r3, r4, r5, pc}
 8006e90:	200008a4 	.word	0x200008a4

08006e94 <_write_r>:
 8006e94:	b538      	push	{r3, r4, r5, lr}
 8006e96:	4d07      	ldr	r5, [pc, #28]	; (8006eb4 <_write_r+0x20>)
 8006e98:	4604      	mov	r4, r0
 8006e9a:	4608      	mov	r0, r1
 8006e9c:	4611      	mov	r1, r2
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	602a      	str	r2, [r5, #0]
 8006ea2:	461a      	mov	r2, r3
 8006ea4:	f7fb f85d 	bl	8001f62 <_write>
 8006ea8:	1c43      	adds	r3, r0, #1
 8006eaa:	d102      	bne.n	8006eb2 <_write_r+0x1e>
 8006eac:	682b      	ldr	r3, [r5, #0]
 8006eae:	b103      	cbz	r3, 8006eb2 <_write_r+0x1e>
 8006eb0:	6023      	str	r3, [r4, #0]
 8006eb2:	bd38      	pop	{r3, r4, r5, pc}
 8006eb4:	200008a4 	.word	0x200008a4

08006eb8 <__errno>:
 8006eb8:	4b01      	ldr	r3, [pc, #4]	; (8006ec0 <__errno+0x8>)
 8006eba:	6818      	ldr	r0, [r3, #0]
 8006ebc:	4770      	bx	lr
 8006ebe:	bf00      	nop
 8006ec0:	2000007c 	.word	0x2000007c

08006ec4 <__libc_init_array>:
 8006ec4:	b570      	push	{r4, r5, r6, lr}
 8006ec6:	4d0d      	ldr	r5, [pc, #52]	; (8006efc <__libc_init_array+0x38>)
 8006ec8:	4c0d      	ldr	r4, [pc, #52]	; (8006f00 <__libc_init_array+0x3c>)
 8006eca:	1b64      	subs	r4, r4, r5
 8006ecc:	10a4      	asrs	r4, r4, #2
 8006ece:	2600      	movs	r6, #0
 8006ed0:	42a6      	cmp	r6, r4
 8006ed2:	d109      	bne.n	8006ee8 <__libc_init_array+0x24>
 8006ed4:	4d0b      	ldr	r5, [pc, #44]	; (8006f04 <__libc_init_array+0x40>)
 8006ed6:	4c0c      	ldr	r4, [pc, #48]	; (8006f08 <__libc_init_array+0x44>)
 8006ed8:	f001 feee 	bl	8008cb8 <_init>
 8006edc:	1b64      	subs	r4, r4, r5
 8006ede:	10a4      	asrs	r4, r4, #2
 8006ee0:	2600      	movs	r6, #0
 8006ee2:	42a6      	cmp	r6, r4
 8006ee4:	d105      	bne.n	8006ef2 <__libc_init_array+0x2e>
 8006ee6:	bd70      	pop	{r4, r5, r6, pc}
 8006ee8:	f855 3b04 	ldr.w	r3, [r5], #4
 8006eec:	4798      	blx	r3
 8006eee:	3601      	adds	r6, #1
 8006ef0:	e7ee      	b.n	8006ed0 <__libc_init_array+0xc>
 8006ef2:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ef6:	4798      	blx	r3
 8006ef8:	3601      	adds	r6, #1
 8006efa:	e7f2      	b.n	8006ee2 <__libc_init_array+0x1e>
 8006efc:	08009064 	.word	0x08009064
 8006f00:	08009064 	.word	0x08009064
 8006f04:	08009064 	.word	0x08009064
 8006f08:	08009068 	.word	0x08009068

08006f0c <__retarget_lock_init_recursive>:
 8006f0c:	4770      	bx	lr

08006f0e <__retarget_lock_acquire_recursive>:
 8006f0e:	4770      	bx	lr

08006f10 <__retarget_lock_release_recursive>:
 8006f10:	4770      	bx	lr

08006f12 <quorem>:
 8006f12:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f16:	6903      	ldr	r3, [r0, #16]
 8006f18:	690c      	ldr	r4, [r1, #16]
 8006f1a:	42a3      	cmp	r3, r4
 8006f1c:	4607      	mov	r7, r0
 8006f1e:	db7e      	blt.n	800701e <quorem+0x10c>
 8006f20:	3c01      	subs	r4, #1
 8006f22:	f101 0814 	add.w	r8, r1, #20
 8006f26:	f100 0514 	add.w	r5, r0, #20
 8006f2a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006f2e:	9301      	str	r3, [sp, #4]
 8006f30:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006f34:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006f38:	3301      	adds	r3, #1
 8006f3a:	429a      	cmp	r2, r3
 8006f3c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006f40:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006f44:	fbb2 f6f3 	udiv	r6, r2, r3
 8006f48:	d331      	bcc.n	8006fae <quorem+0x9c>
 8006f4a:	f04f 0e00 	mov.w	lr, #0
 8006f4e:	4640      	mov	r0, r8
 8006f50:	46ac      	mov	ip, r5
 8006f52:	46f2      	mov	sl, lr
 8006f54:	f850 2b04 	ldr.w	r2, [r0], #4
 8006f58:	b293      	uxth	r3, r2
 8006f5a:	fb06 e303 	mla	r3, r6, r3, lr
 8006f5e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006f62:	0c1a      	lsrs	r2, r3, #16
 8006f64:	b29b      	uxth	r3, r3
 8006f66:	ebaa 0303 	sub.w	r3, sl, r3
 8006f6a:	f8dc a000 	ldr.w	sl, [ip]
 8006f6e:	fa13 f38a 	uxtah	r3, r3, sl
 8006f72:	fb06 220e 	mla	r2, r6, lr, r2
 8006f76:	9300      	str	r3, [sp, #0]
 8006f78:	9b00      	ldr	r3, [sp, #0]
 8006f7a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006f7e:	b292      	uxth	r2, r2
 8006f80:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006f84:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006f88:	f8bd 3000 	ldrh.w	r3, [sp]
 8006f8c:	4581      	cmp	r9, r0
 8006f8e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f92:	f84c 3b04 	str.w	r3, [ip], #4
 8006f96:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006f9a:	d2db      	bcs.n	8006f54 <quorem+0x42>
 8006f9c:	f855 300b 	ldr.w	r3, [r5, fp]
 8006fa0:	b92b      	cbnz	r3, 8006fae <quorem+0x9c>
 8006fa2:	9b01      	ldr	r3, [sp, #4]
 8006fa4:	3b04      	subs	r3, #4
 8006fa6:	429d      	cmp	r5, r3
 8006fa8:	461a      	mov	r2, r3
 8006faa:	d32c      	bcc.n	8007006 <quorem+0xf4>
 8006fac:	613c      	str	r4, [r7, #16]
 8006fae:	4638      	mov	r0, r7
 8006fb0:	f001 f9a8 	bl	8008304 <__mcmp>
 8006fb4:	2800      	cmp	r0, #0
 8006fb6:	db22      	blt.n	8006ffe <quorem+0xec>
 8006fb8:	3601      	adds	r6, #1
 8006fba:	4629      	mov	r1, r5
 8006fbc:	2000      	movs	r0, #0
 8006fbe:	f858 2b04 	ldr.w	r2, [r8], #4
 8006fc2:	f8d1 c000 	ldr.w	ip, [r1]
 8006fc6:	b293      	uxth	r3, r2
 8006fc8:	1ac3      	subs	r3, r0, r3
 8006fca:	0c12      	lsrs	r2, r2, #16
 8006fcc:	fa13 f38c 	uxtah	r3, r3, ip
 8006fd0:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8006fd4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006fd8:	b29b      	uxth	r3, r3
 8006fda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006fde:	45c1      	cmp	r9, r8
 8006fe0:	f841 3b04 	str.w	r3, [r1], #4
 8006fe4:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006fe8:	d2e9      	bcs.n	8006fbe <quorem+0xac>
 8006fea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006fee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006ff2:	b922      	cbnz	r2, 8006ffe <quorem+0xec>
 8006ff4:	3b04      	subs	r3, #4
 8006ff6:	429d      	cmp	r5, r3
 8006ff8:	461a      	mov	r2, r3
 8006ffa:	d30a      	bcc.n	8007012 <quorem+0x100>
 8006ffc:	613c      	str	r4, [r7, #16]
 8006ffe:	4630      	mov	r0, r6
 8007000:	b003      	add	sp, #12
 8007002:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007006:	6812      	ldr	r2, [r2, #0]
 8007008:	3b04      	subs	r3, #4
 800700a:	2a00      	cmp	r2, #0
 800700c:	d1ce      	bne.n	8006fac <quorem+0x9a>
 800700e:	3c01      	subs	r4, #1
 8007010:	e7c9      	b.n	8006fa6 <quorem+0x94>
 8007012:	6812      	ldr	r2, [r2, #0]
 8007014:	3b04      	subs	r3, #4
 8007016:	2a00      	cmp	r2, #0
 8007018:	d1f0      	bne.n	8006ffc <quorem+0xea>
 800701a:	3c01      	subs	r4, #1
 800701c:	e7eb      	b.n	8006ff6 <quorem+0xe4>
 800701e:	2000      	movs	r0, #0
 8007020:	e7ee      	b.n	8007000 <quorem+0xee>
 8007022:	0000      	movs	r0, r0
 8007024:	0000      	movs	r0, r0
	...

08007028 <_dtoa_r>:
 8007028:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800702c:	ed2d 8b04 	vpush	{d8-d9}
 8007030:	69c5      	ldr	r5, [r0, #28]
 8007032:	b093      	sub	sp, #76	; 0x4c
 8007034:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007038:	ec57 6b10 	vmov	r6, r7, d0
 800703c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007040:	9107      	str	r1, [sp, #28]
 8007042:	4604      	mov	r4, r0
 8007044:	920a      	str	r2, [sp, #40]	; 0x28
 8007046:	930d      	str	r3, [sp, #52]	; 0x34
 8007048:	b975      	cbnz	r5, 8007068 <_dtoa_r+0x40>
 800704a:	2010      	movs	r0, #16
 800704c:	f000 fe2a 	bl	8007ca4 <malloc>
 8007050:	4602      	mov	r2, r0
 8007052:	61e0      	str	r0, [r4, #28]
 8007054:	b920      	cbnz	r0, 8007060 <_dtoa_r+0x38>
 8007056:	4bae      	ldr	r3, [pc, #696]	; (8007310 <_dtoa_r+0x2e8>)
 8007058:	21ef      	movs	r1, #239	; 0xef
 800705a:	48ae      	ldr	r0, [pc, #696]	; (8007314 <_dtoa_r+0x2ec>)
 800705c:	f001 fb1e 	bl	800869c <__assert_func>
 8007060:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007064:	6005      	str	r5, [r0, #0]
 8007066:	60c5      	str	r5, [r0, #12]
 8007068:	69e3      	ldr	r3, [r4, #28]
 800706a:	6819      	ldr	r1, [r3, #0]
 800706c:	b151      	cbz	r1, 8007084 <_dtoa_r+0x5c>
 800706e:	685a      	ldr	r2, [r3, #4]
 8007070:	604a      	str	r2, [r1, #4]
 8007072:	2301      	movs	r3, #1
 8007074:	4093      	lsls	r3, r2
 8007076:	608b      	str	r3, [r1, #8]
 8007078:	4620      	mov	r0, r4
 800707a:	f000 ff07 	bl	8007e8c <_Bfree>
 800707e:	69e3      	ldr	r3, [r4, #28]
 8007080:	2200      	movs	r2, #0
 8007082:	601a      	str	r2, [r3, #0]
 8007084:	1e3b      	subs	r3, r7, #0
 8007086:	bfbb      	ittet	lt
 8007088:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800708c:	9303      	strlt	r3, [sp, #12]
 800708e:	2300      	movge	r3, #0
 8007090:	2201      	movlt	r2, #1
 8007092:	bfac      	ite	ge
 8007094:	f8c8 3000 	strge.w	r3, [r8]
 8007098:	f8c8 2000 	strlt.w	r2, [r8]
 800709c:	4b9e      	ldr	r3, [pc, #632]	; (8007318 <_dtoa_r+0x2f0>)
 800709e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80070a2:	ea33 0308 	bics.w	r3, r3, r8
 80070a6:	d11b      	bne.n	80070e0 <_dtoa_r+0xb8>
 80070a8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80070aa:	f242 730f 	movw	r3, #9999	; 0x270f
 80070ae:	6013      	str	r3, [r2, #0]
 80070b0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80070b4:	4333      	orrs	r3, r6
 80070b6:	f000 8593 	beq.w	8007be0 <_dtoa_r+0xbb8>
 80070ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80070bc:	b963      	cbnz	r3, 80070d8 <_dtoa_r+0xb0>
 80070be:	4b97      	ldr	r3, [pc, #604]	; (800731c <_dtoa_r+0x2f4>)
 80070c0:	e027      	b.n	8007112 <_dtoa_r+0xea>
 80070c2:	4b97      	ldr	r3, [pc, #604]	; (8007320 <_dtoa_r+0x2f8>)
 80070c4:	9300      	str	r3, [sp, #0]
 80070c6:	3308      	adds	r3, #8
 80070c8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80070ca:	6013      	str	r3, [r2, #0]
 80070cc:	9800      	ldr	r0, [sp, #0]
 80070ce:	b013      	add	sp, #76	; 0x4c
 80070d0:	ecbd 8b04 	vpop	{d8-d9}
 80070d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070d8:	4b90      	ldr	r3, [pc, #576]	; (800731c <_dtoa_r+0x2f4>)
 80070da:	9300      	str	r3, [sp, #0]
 80070dc:	3303      	adds	r3, #3
 80070de:	e7f3      	b.n	80070c8 <_dtoa_r+0xa0>
 80070e0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80070e4:	2200      	movs	r2, #0
 80070e6:	ec51 0b17 	vmov	r0, r1, d7
 80070ea:	eeb0 8a47 	vmov.f32	s16, s14
 80070ee:	eef0 8a67 	vmov.f32	s17, s15
 80070f2:	2300      	movs	r3, #0
 80070f4:	f7f9 fd08 	bl	8000b08 <__aeabi_dcmpeq>
 80070f8:	4681      	mov	r9, r0
 80070fa:	b160      	cbz	r0, 8007116 <_dtoa_r+0xee>
 80070fc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80070fe:	2301      	movs	r3, #1
 8007100:	6013      	str	r3, [r2, #0]
 8007102:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007104:	2b00      	cmp	r3, #0
 8007106:	f000 8568 	beq.w	8007bda <_dtoa_r+0xbb2>
 800710a:	4b86      	ldr	r3, [pc, #536]	; (8007324 <_dtoa_r+0x2fc>)
 800710c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800710e:	6013      	str	r3, [r2, #0]
 8007110:	3b01      	subs	r3, #1
 8007112:	9300      	str	r3, [sp, #0]
 8007114:	e7da      	b.n	80070cc <_dtoa_r+0xa4>
 8007116:	aa10      	add	r2, sp, #64	; 0x40
 8007118:	a911      	add	r1, sp, #68	; 0x44
 800711a:	4620      	mov	r0, r4
 800711c:	eeb0 0a48 	vmov.f32	s0, s16
 8007120:	eef0 0a68 	vmov.f32	s1, s17
 8007124:	f001 f994 	bl	8008450 <__d2b>
 8007128:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800712c:	4682      	mov	sl, r0
 800712e:	2d00      	cmp	r5, #0
 8007130:	d07f      	beq.n	8007232 <_dtoa_r+0x20a>
 8007132:	ee18 3a90 	vmov	r3, s17
 8007136:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800713a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800713e:	ec51 0b18 	vmov	r0, r1, d8
 8007142:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007146:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800714a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800714e:	4619      	mov	r1, r3
 8007150:	2200      	movs	r2, #0
 8007152:	4b75      	ldr	r3, [pc, #468]	; (8007328 <_dtoa_r+0x300>)
 8007154:	f7f9 f8b8 	bl	80002c8 <__aeabi_dsub>
 8007158:	a367      	add	r3, pc, #412	; (adr r3, 80072f8 <_dtoa_r+0x2d0>)
 800715a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800715e:	f7f9 fa6b 	bl	8000638 <__aeabi_dmul>
 8007162:	a367      	add	r3, pc, #412	; (adr r3, 8007300 <_dtoa_r+0x2d8>)
 8007164:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007168:	f7f9 f8b0 	bl	80002cc <__adddf3>
 800716c:	4606      	mov	r6, r0
 800716e:	4628      	mov	r0, r5
 8007170:	460f      	mov	r7, r1
 8007172:	f7f9 f9f7 	bl	8000564 <__aeabi_i2d>
 8007176:	a364      	add	r3, pc, #400	; (adr r3, 8007308 <_dtoa_r+0x2e0>)
 8007178:	e9d3 2300 	ldrd	r2, r3, [r3]
 800717c:	f7f9 fa5c 	bl	8000638 <__aeabi_dmul>
 8007180:	4602      	mov	r2, r0
 8007182:	460b      	mov	r3, r1
 8007184:	4630      	mov	r0, r6
 8007186:	4639      	mov	r1, r7
 8007188:	f7f9 f8a0 	bl	80002cc <__adddf3>
 800718c:	4606      	mov	r6, r0
 800718e:	460f      	mov	r7, r1
 8007190:	f7f9 fd02 	bl	8000b98 <__aeabi_d2iz>
 8007194:	2200      	movs	r2, #0
 8007196:	4683      	mov	fp, r0
 8007198:	2300      	movs	r3, #0
 800719a:	4630      	mov	r0, r6
 800719c:	4639      	mov	r1, r7
 800719e:	f7f9 fcbd 	bl	8000b1c <__aeabi_dcmplt>
 80071a2:	b148      	cbz	r0, 80071b8 <_dtoa_r+0x190>
 80071a4:	4658      	mov	r0, fp
 80071a6:	f7f9 f9dd 	bl	8000564 <__aeabi_i2d>
 80071aa:	4632      	mov	r2, r6
 80071ac:	463b      	mov	r3, r7
 80071ae:	f7f9 fcab 	bl	8000b08 <__aeabi_dcmpeq>
 80071b2:	b908      	cbnz	r0, 80071b8 <_dtoa_r+0x190>
 80071b4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80071b8:	f1bb 0f16 	cmp.w	fp, #22
 80071bc:	d857      	bhi.n	800726e <_dtoa_r+0x246>
 80071be:	4b5b      	ldr	r3, [pc, #364]	; (800732c <_dtoa_r+0x304>)
 80071c0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80071c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071c8:	ec51 0b18 	vmov	r0, r1, d8
 80071cc:	f7f9 fca6 	bl	8000b1c <__aeabi_dcmplt>
 80071d0:	2800      	cmp	r0, #0
 80071d2:	d04e      	beq.n	8007272 <_dtoa_r+0x24a>
 80071d4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80071d8:	2300      	movs	r3, #0
 80071da:	930c      	str	r3, [sp, #48]	; 0x30
 80071dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80071de:	1b5b      	subs	r3, r3, r5
 80071e0:	1e5a      	subs	r2, r3, #1
 80071e2:	bf45      	ittet	mi
 80071e4:	f1c3 0301 	rsbmi	r3, r3, #1
 80071e8:	9305      	strmi	r3, [sp, #20]
 80071ea:	2300      	movpl	r3, #0
 80071ec:	2300      	movmi	r3, #0
 80071ee:	9206      	str	r2, [sp, #24]
 80071f0:	bf54      	ite	pl
 80071f2:	9305      	strpl	r3, [sp, #20]
 80071f4:	9306      	strmi	r3, [sp, #24]
 80071f6:	f1bb 0f00 	cmp.w	fp, #0
 80071fa:	db3c      	blt.n	8007276 <_dtoa_r+0x24e>
 80071fc:	9b06      	ldr	r3, [sp, #24]
 80071fe:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8007202:	445b      	add	r3, fp
 8007204:	9306      	str	r3, [sp, #24]
 8007206:	2300      	movs	r3, #0
 8007208:	9308      	str	r3, [sp, #32]
 800720a:	9b07      	ldr	r3, [sp, #28]
 800720c:	2b09      	cmp	r3, #9
 800720e:	d868      	bhi.n	80072e2 <_dtoa_r+0x2ba>
 8007210:	2b05      	cmp	r3, #5
 8007212:	bfc4      	itt	gt
 8007214:	3b04      	subgt	r3, #4
 8007216:	9307      	strgt	r3, [sp, #28]
 8007218:	9b07      	ldr	r3, [sp, #28]
 800721a:	f1a3 0302 	sub.w	r3, r3, #2
 800721e:	bfcc      	ite	gt
 8007220:	2500      	movgt	r5, #0
 8007222:	2501      	movle	r5, #1
 8007224:	2b03      	cmp	r3, #3
 8007226:	f200 8085 	bhi.w	8007334 <_dtoa_r+0x30c>
 800722a:	e8df f003 	tbb	[pc, r3]
 800722e:	3b2e      	.short	0x3b2e
 8007230:	5839      	.short	0x5839
 8007232:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007236:	441d      	add	r5, r3
 8007238:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800723c:	2b20      	cmp	r3, #32
 800723e:	bfc1      	itttt	gt
 8007240:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007244:	fa08 f803 	lslgt.w	r8, r8, r3
 8007248:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800724c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8007250:	bfd6      	itet	le
 8007252:	f1c3 0320 	rsble	r3, r3, #32
 8007256:	ea48 0003 	orrgt.w	r0, r8, r3
 800725a:	fa06 f003 	lslle.w	r0, r6, r3
 800725e:	f7f9 f971 	bl	8000544 <__aeabi_ui2d>
 8007262:	2201      	movs	r2, #1
 8007264:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8007268:	3d01      	subs	r5, #1
 800726a:	920e      	str	r2, [sp, #56]	; 0x38
 800726c:	e76f      	b.n	800714e <_dtoa_r+0x126>
 800726e:	2301      	movs	r3, #1
 8007270:	e7b3      	b.n	80071da <_dtoa_r+0x1b2>
 8007272:	900c      	str	r0, [sp, #48]	; 0x30
 8007274:	e7b2      	b.n	80071dc <_dtoa_r+0x1b4>
 8007276:	9b05      	ldr	r3, [sp, #20]
 8007278:	eba3 030b 	sub.w	r3, r3, fp
 800727c:	9305      	str	r3, [sp, #20]
 800727e:	f1cb 0300 	rsb	r3, fp, #0
 8007282:	9308      	str	r3, [sp, #32]
 8007284:	2300      	movs	r3, #0
 8007286:	930b      	str	r3, [sp, #44]	; 0x2c
 8007288:	e7bf      	b.n	800720a <_dtoa_r+0x1e2>
 800728a:	2300      	movs	r3, #0
 800728c:	9309      	str	r3, [sp, #36]	; 0x24
 800728e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007290:	2b00      	cmp	r3, #0
 8007292:	dc52      	bgt.n	800733a <_dtoa_r+0x312>
 8007294:	2301      	movs	r3, #1
 8007296:	9301      	str	r3, [sp, #4]
 8007298:	9304      	str	r3, [sp, #16]
 800729a:	461a      	mov	r2, r3
 800729c:	920a      	str	r2, [sp, #40]	; 0x28
 800729e:	e00b      	b.n	80072b8 <_dtoa_r+0x290>
 80072a0:	2301      	movs	r3, #1
 80072a2:	e7f3      	b.n	800728c <_dtoa_r+0x264>
 80072a4:	2300      	movs	r3, #0
 80072a6:	9309      	str	r3, [sp, #36]	; 0x24
 80072a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072aa:	445b      	add	r3, fp
 80072ac:	9301      	str	r3, [sp, #4]
 80072ae:	3301      	adds	r3, #1
 80072b0:	2b01      	cmp	r3, #1
 80072b2:	9304      	str	r3, [sp, #16]
 80072b4:	bfb8      	it	lt
 80072b6:	2301      	movlt	r3, #1
 80072b8:	69e0      	ldr	r0, [r4, #28]
 80072ba:	2100      	movs	r1, #0
 80072bc:	2204      	movs	r2, #4
 80072be:	f102 0614 	add.w	r6, r2, #20
 80072c2:	429e      	cmp	r6, r3
 80072c4:	d93d      	bls.n	8007342 <_dtoa_r+0x31a>
 80072c6:	6041      	str	r1, [r0, #4]
 80072c8:	4620      	mov	r0, r4
 80072ca:	f000 fd9f 	bl	8007e0c <_Balloc>
 80072ce:	9000      	str	r0, [sp, #0]
 80072d0:	2800      	cmp	r0, #0
 80072d2:	d139      	bne.n	8007348 <_dtoa_r+0x320>
 80072d4:	4b16      	ldr	r3, [pc, #88]	; (8007330 <_dtoa_r+0x308>)
 80072d6:	4602      	mov	r2, r0
 80072d8:	f240 11af 	movw	r1, #431	; 0x1af
 80072dc:	e6bd      	b.n	800705a <_dtoa_r+0x32>
 80072de:	2301      	movs	r3, #1
 80072e0:	e7e1      	b.n	80072a6 <_dtoa_r+0x27e>
 80072e2:	2501      	movs	r5, #1
 80072e4:	2300      	movs	r3, #0
 80072e6:	9307      	str	r3, [sp, #28]
 80072e8:	9509      	str	r5, [sp, #36]	; 0x24
 80072ea:	f04f 33ff 	mov.w	r3, #4294967295
 80072ee:	9301      	str	r3, [sp, #4]
 80072f0:	9304      	str	r3, [sp, #16]
 80072f2:	2200      	movs	r2, #0
 80072f4:	2312      	movs	r3, #18
 80072f6:	e7d1      	b.n	800729c <_dtoa_r+0x274>
 80072f8:	636f4361 	.word	0x636f4361
 80072fc:	3fd287a7 	.word	0x3fd287a7
 8007300:	8b60c8b3 	.word	0x8b60c8b3
 8007304:	3fc68a28 	.word	0x3fc68a28
 8007308:	509f79fb 	.word	0x509f79fb
 800730c:	3fd34413 	.word	0x3fd34413
 8007310:	08008d29 	.word	0x08008d29
 8007314:	08008d40 	.word	0x08008d40
 8007318:	7ff00000 	.word	0x7ff00000
 800731c:	08008d25 	.word	0x08008d25
 8007320:	08008d1c 	.word	0x08008d1c
 8007324:	08008cf9 	.word	0x08008cf9
 8007328:	3ff80000 	.word	0x3ff80000
 800732c:	08008e30 	.word	0x08008e30
 8007330:	08008d98 	.word	0x08008d98
 8007334:	2301      	movs	r3, #1
 8007336:	9309      	str	r3, [sp, #36]	; 0x24
 8007338:	e7d7      	b.n	80072ea <_dtoa_r+0x2c2>
 800733a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800733c:	9301      	str	r3, [sp, #4]
 800733e:	9304      	str	r3, [sp, #16]
 8007340:	e7ba      	b.n	80072b8 <_dtoa_r+0x290>
 8007342:	3101      	adds	r1, #1
 8007344:	0052      	lsls	r2, r2, #1
 8007346:	e7ba      	b.n	80072be <_dtoa_r+0x296>
 8007348:	69e3      	ldr	r3, [r4, #28]
 800734a:	9a00      	ldr	r2, [sp, #0]
 800734c:	601a      	str	r2, [r3, #0]
 800734e:	9b04      	ldr	r3, [sp, #16]
 8007350:	2b0e      	cmp	r3, #14
 8007352:	f200 80a8 	bhi.w	80074a6 <_dtoa_r+0x47e>
 8007356:	2d00      	cmp	r5, #0
 8007358:	f000 80a5 	beq.w	80074a6 <_dtoa_r+0x47e>
 800735c:	f1bb 0f00 	cmp.w	fp, #0
 8007360:	dd38      	ble.n	80073d4 <_dtoa_r+0x3ac>
 8007362:	4bc0      	ldr	r3, [pc, #768]	; (8007664 <_dtoa_r+0x63c>)
 8007364:	f00b 020f 	and.w	r2, fp, #15
 8007368:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800736c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007370:	e9d3 6700 	ldrd	r6, r7, [r3]
 8007374:	ea4f 182b 	mov.w	r8, fp, asr #4
 8007378:	d019      	beq.n	80073ae <_dtoa_r+0x386>
 800737a:	4bbb      	ldr	r3, [pc, #748]	; (8007668 <_dtoa_r+0x640>)
 800737c:	ec51 0b18 	vmov	r0, r1, d8
 8007380:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007384:	f7f9 fa82 	bl	800088c <__aeabi_ddiv>
 8007388:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800738c:	f008 080f 	and.w	r8, r8, #15
 8007390:	2503      	movs	r5, #3
 8007392:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8007668 <_dtoa_r+0x640>
 8007396:	f1b8 0f00 	cmp.w	r8, #0
 800739a:	d10a      	bne.n	80073b2 <_dtoa_r+0x38a>
 800739c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80073a0:	4632      	mov	r2, r6
 80073a2:	463b      	mov	r3, r7
 80073a4:	f7f9 fa72 	bl	800088c <__aeabi_ddiv>
 80073a8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80073ac:	e02b      	b.n	8007406 <_dtoa_r+0x3de>
 80073ae:	2502      	movs	r5, #2
 80073b0:	e7ef      	b.n	8007392 <_dtoa_r+0x36a>
 80073b2:	f018 0f01 	tst.w	r8, #1
 80073b6:	d008      	beq.n	80073ca <_dtoa_r+0x3a2>
 80073b8:	4630      	mov	r0, r6
 80073ba:	4639      	mov	r1, r7
 80073bc:	e9d9 2300 	ldrd	r2, r3, [r9]
 80073c0:	f7f9 f93a 	bl	8000638 <__aeabi_dmul>
 80073c4:	3501      	adds	r5, #1
 80073c6:	4606      	mov	r6, r0
 80073c8:	460f      	mov	r7, r1
 80073ca:	ea4f 0868 	mov.w	r8, r8, asr #1
 80073ce:	f109 0908 	add.w	r9, r9, #8
 80073d2:	e7e0      	b.n	8007396 <_dtoa_r+0x36e>
 80073d4:	f000 809f 	beq.w	8007516 <_dtoa_r+0x4ee>
 80073d8:	f1cb 0600 	rsb	r6, fp, #0
 80073dc:	4ba1      	ldr	r3, [pc, #644]	; (8007664 <_dtoa_r+0x63c>)
 80073de:	4fa2      	ldr	r7, [pc, #648]	; (8007668 <_dtoa_r+0x640>)
 80073e0:	f006 020f 	and.w	r2, r6, #15
 80073e4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80073e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073ec:	ec51 0b18 	vmov	r0, r1, d8
 80073f0:	f7f9 f922 	bl	8000638 <__aeabi_dmul>
 80073f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80073f8:	1136      	asrs	r6, r6, #4
 80073fa:	2300      	movs	r3, #0
 80073fc:	2502      	movs	r5, #2
 80073fe:	2e00      	cmp	r6, #0
 8007400:	d17e      	bne.n	8007500 <_dtoa_r+0x4d8>
 8007402:	2b00      	cmp	r3, #0
 8007404:	d1d0      	bne.n	80073a8 <_dtoa_r+0x380>
 8007406:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007408:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800740c:	2b00      	cmp	r3, #0
 800740e:	f000 8084 	beq.w	800751a <_dtoa_r+0x4f2>
 8007412:	4b96      	ldr	r3, [pc, #600]	; (800766c <_dtoa_r+0x644>)
 8007414:	2200      	movs	r2, #0
 8007416:	4640      	mov	r0, r8
 8007418:	4649      	mov	r1, r9
 800741a:	f7f9 fb7f 	bl	8000b1c <__aeabi_dcmplt>
 800741e:	2800      	cmp	r0, #0
 8007420:	d07b      	beq.n	800751a <_dtoa_r+0x4f2>
 8007422:	9b04      	ldr	r3, [sp, #16]
 8007424:	2b00      	cmp	r3, #0
 8007426:	d078      	beq.n	800751a <_dtoa_r+0x4f2>
 8007428:	9b01      	ldr	r3, [sp, #4]
 800742a:	2b00      	cmp	r3, #0
 800742c:	dd39      	ble.n	80074a2 <_dtoa_r+0x47a>
 800742e:	4b90      	ldr	r3, [pc, #576]	; (8007670 <_dtoa_r+0x648>)
 8007430:	2200      	movs	r2, #0
 8007432:	4640      	mov	r0, r8
 8007434:	4649      	mov	r1, r9
 8007436:	f7f9 f8ff 	bl	8000638 <__aeabi_dmul>
 800743a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800743e:	9e01      	ldr	r6, [sp, #4]
 8007440:	f10b 37ff 	add.w	r7, fp, #4294967295
 8007444:	3501      	adds	r5, #1
 8007446:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800744a:	4628      	mov	r0, r5
 800744c:	f7f9 f88a 	bl	8000564 <__aeabi_i2d>
 8007450:	4642      	mov	r2, r8
 8007452:	464b      	mov	r3, r9
 8007454:	f7f9 f8f0 	bl	8000638 <__aeabi_dmul>
 8007458:	4b86      	ldr	r3, [pc, #536]	; (8007674 <_dtoa_r+0x64c>)
 800745a:	2200      	movs	r2, #0
 800745c:	f7f8 ff36 	bl	80002cc <__adddf3>
 8007460:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007464:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007468:	9303      	str	r3, [sp, #12]
 800746a:	2e00      	cmp	r6, #0
 800746c:	d158      	bne.n	8007520 <_dtoa_r+0x4f8>
 800746e:	4b82      	ldr	r3, [pc, #520]	; (8007678 <_dtoa_r+0x650>)
 8007470:	2200      	movs	r2, #0
 8007472:	4640      	mov	r0, r8
 8007474:	4649      	mov	r1, r9
 8007476:	f7f8 ff27 	bl	80002c8 <__aeabi_dsub>
 800747a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800747e:	4680      	mov	r8, r0
 8007480:	4689      	mov	r9, r1
 8007482:	f7f9 fb69 	bl	8000b58 <__aeabi_dcmpgt>
 8007486:	2800      	cmp	r0, #0
 8007488:	f040 8296 	bne.w	80079b8 <_dtoa_r+0x990>
 800748c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007490:	4640      	mov	r0, r8
 8007492:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007496:	4649      	mov	r1, r9
 8007498:	f7f9 fb40 	bl	8000b1c <__aeabi_dcmplt>
 800749c:	2800      	cmp	r0, #0
 800749e:	f040 8289 	bne.w	80079b4 <_dtoa_r+0x98c>
 80074a2:	ed8d 8b02 	vstr	d8, [sp, #8]
 80074a6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	f2c0 814e 	blt.w	800774a <_dtoa_r+0x722>
 80074ae:	f1bb 0f0e 	cmp.w	fp, #14
 80074b2:	f300 814a 	bgt.w	800774a <_dtoa_r+0x722>
 80074b6:	4b6b      	ldr	r3, [pc, #428]	; (8007664 <_dtoa_r+0x63c>)
 80074b8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80074bc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80074c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	f280 80dc 	bge.w	8007680 <_dtoa_r+0x658>
 80074c8:	9b04      	ldr	r3, [sp, #16]
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	f300 80d8 	bgt.w	8007680 <_dtoa_r+0x658>
 80074d0:	f040 826f 	bne.w	80079b2 <_dtoa_r+0x98a>
 80074d4:	4b68      	ldr	r3, [pc, #416]	; (8007678 <_dtoa_r+0x650>)
 80074d6:	2200      	movs	r2, #0
 80074d8:	4640      	mov	r0, r8
 80074da:	4649      	mov	r1, r9
 80074dc:	f7f9 f8ac 	bl	8000638 <__aeabi_dmul>
 80074e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80074e4:	f7f9 fb2e 	bl	8000b44 <__aeabi_dcmpge>
 80074e8:	9e04      	ldr	r6, [sp, #16]
 80074ea:	4637      	mov	r7, r6
 80074ec:	2800      	cmp	r0, #0
 80074ee:	f040 8245 	bne.w	800797c <_dtoa_r+0x954>
 80074f2:	9d00      	ldr	r5, [sp, #0]
 80074f4:	2331      	movs	r3, #49	; 0x31
 80074f6:	f805 3b01 	strb.w	r3, [r5], #1
 80074fa:	f10b 0b01 	add.w	fp, fp, #1
 80074fe:	e241      	b.n	8007984 <_dtoa_r+0x95c>
 8007500:	07f2      	lsls	r2, r6, #31
 8007502:	d505      	bpl.n	8007510 <_dtoa_r+0x4e8>
 8007504:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007508:	f7f9 f896 	bl	8000638 <__aeabi_dmul>
 800750c:	3501      	adds	r5, #1
 800750e:	2301      	movs	r3, #1
 8007510:	1076      	asrs	r6, r6, #1
 8007512:	3708      	adds	r7, #8
 8007514:	e773      	b.n	80073fe <_dtoa_r+0x3d6>
 8007516:	2502      	movs	r5, #2
 8007518:	e775      	b.n	8007406 <_dtoa_r+0x3de>
 800751a:	9e04      	ldr	r6, [sp, #16]
 800751c:	465f      	mov	r7, fp
 800751e:	e792      	b.n	8007446 <_dtoa_r+0x41e>
 8007520:	9900      	ldr	r1, [sp, #0]
 8007522:	4b50      	ldr	r3, [pc, #320]	; (8007664 <_dtoa_r+0x63c>)
 8007524:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007528:	4431      	add	r1, r6
 800752a:	9102      	str	r1, [sp, #8]
 800752c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800752e:	eeb0 9a47 	vmov.f32	s18, s14
 8007532:	eef0 9a67 	vmov.f32	s19, s15
 8007536:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800753a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800753e:	2900      	cmp	r1, #0
 8007540:	d044      	beq.n	80075cc <_dtoa_r+0x5a4>
 8007542:	494e      	ldr	r1, [pc, #312]	; (800767c <_dtoa_r+0x654>)
 8007544:	2000      	movs	r0, #0
 8007546:	f7f9 f9a1 	bl	800088c <__aeabi_ddiv>
 800754a:	ec53 2b19 	vmov	r2, r3, d9
 800754e:	f7f8 febb 	bl	80002c8 <__aeabi_dsub>
 8007552:	9d00      	ldr	r5, [sp, #0]
 8007554:	ec41 0b19 	vmov	d9, r0, r1
 8007558:	4649      	mov	r1, r9
 800755a:	4640      	mov	r0, r8
 800755c:	f7f9 fb1c 	bl	8000b98 <__aeabi_d2iz>
 8007560:	4606      	mov	r6, r0
 8007562:	f7f8 ffff 	bl	8000564 <__aeabi_i2d>
 8007566:	4602      	mov	r2, r0
 8007568:	460b      	mov	r3, r1
 800756a:	4640      	mov	r0, r8
 800756c:	4649      	mov	r1, r9
 800756e:	f7f8 feab 	bl	80002c8 <__aeabi_dsub>
 8007572:	3630      	adds	r6, #48	; 0x30
 8007574:	f805 6b01 	strb.w	r6, [r5], #1
 8007578:	ec53 2b19 	vmov	r2, r3, d9
 800757c:	4680      	mov	r8, r0
 800757e:	4689      	mov	r9, r1
 8007580:	f7f9 facc 	bl	8000b1c <__aeabi_dcmplt>
 8007584:	2800      	cmp	r0, #0
 8007586:	d164      	bne.n	8007652 <_dtoa_r+0x62a>
 8007588:	4642      	mov	r2, r8
 800758a:	464b      	mov	r3, r9
 800758c:	4937      	ldr	r1, [pc, #220]	; (800766c <_dtoa_r+0x644>)
 800758e:	2000      	movs	r0, #0
 8007590:	f7f8 fe9a 	bl	80002c8 <__aeabi_dsub>
 8007594:	ec53 2b19 	vmov	r2, r3, d9
 8007598:	f7f9 fac0 	bl	8000b1c <__aeabi_dcmplt>
 800759c:	2800      	cmp	r0, #0
 800759e:	f040 80b6 	bne.w	800770e <_dtoa_r+0x6e6>
 80075a2:	9b02      	ldr	r3, [sp, #8]
 80075a4:	429d      	cmp	r5, r3
 80075a6:	f43f af7c 	beq.w	80074a2 <_dtoa_r+0x47a>
 80075aa:	4b31      	ldr	r3, [pc, #196]	; (8007670 <_dtoa_r+0x648>)
 80075ac:	ec51 0b19 	vmov	r0, r1, d9
 80075b0:	2200      	movs	r2, #0
 80075b2:	f7f9 f841 	bl	8000638 <__aeabi_dmul>
 80075b6:	4b2e      	ldr	r3, [pc, #184]	; (8007670 <_dtoa_r+0x648>)
 80075b8:	ec41 0b19 	vmov	d9, r0, r1
 80075bc:	2200      	movs	r2, #0
 80075be:	4640      	mov	r0, r8
 80075c0:	4649      	mov	r1, r9
 80075c2:	f7f9 f839 	bl	8000638 <__aeabi_dmul>
 80075c6:	4680      	mov	r8, r0
 80075c8:	4689      	mov	r9, r1
 80075ca:	e7c5      	b.n	8007558 <_dtoa_r+0x530>
 80075cc:	ec51 0b17 	vmov	r0, r1, d7
 80075d0:	f7f9 f832 	bl	8000638 <__aeabi_dmul>
 80075d4:	9b02      	ldr	r3, [sp, #8]
 80075d6:	9d00      	ldr	r5, [sp, #0]
 80075d8:	930f      	str	r3, [sp, #60]	; 0x3c
 80075da:	ec41 0b19 	vmov	d9, r0, r1
 80075de:	4649      	mov	r1, r9
 80075e0:	4640      	mov	r0, r8
 80075e2:	f7f9 fad9 	bl	8000b98 <__aeabi_d2iz>
 80075e6:	4606      	mov	r6, r0
 80075e8:	f7f8 ffbc 	bl	8000564 <__aeabi_i2d>
 80075ec:	3630      	adds	r6, #48	; 0x30
 80075ee:	4602      	mov	r2, r0
 80075f0:	460b      	mov	r3, r1
 80075f2:	4640      	mov	r0, r8
 80075f4:	4649      	mov	r1, r9
 80075f6:	f7f8 fe67 	bl	80002c8 <__aeabi_dsub>
 80075fa:	f805 6b01 	strb.w	r6, [r5], #1
 80075fe:	9b02      	ldr	r3, [sp, #8]
 8007600:	429d      	cmp	r5, r3
 8007602:	4680      	mov	r8, r0
 8007604:	4689      	mov	r9, r1
 8007606:	f04f 0200 	mov.w	r2, #0
 800760a:	d124      	bne.n	8007656 <_dtoa_r+0x62e>
 800760c:	4b1b      	ldr	r3, [pc, #108]	; (800767c <_dtoa_r+0x654>)
 800760e:	ec51 0b19 	vmov	r0, r1, d9
 8007612:	f7f8 fe5b 	bl	80002cc <__adddf3>
 8007616:	4602      	mov	r2, r0
 8007618:	460b      	mov	r3, r1
 800761a:	4640      	mov	r0, r8
 800761c:	4649      	mov	r1, r9
 800761e:	f7f9 fa9b 	bl	8000b58 <__aeabi_dcmpgt>
 8007622:	2800      	cmp	r0, #0
 8007624:	d173      	bne.n	800770e <_dtoa_r+0x6e6>
 8007626:	ec53 2b19 	vmov	r2, r3, d9
 800762a:	4914      	ldr	r1, [pc, #80]	; (800767c <_dtoa_r+0x654>)
 800762c:	2000      	movs	r0, #0
 800762e:	f7f8 fe4b 	bl	80002c8 <__aeabi_dsub>
 8007632:	4602      	mov	r2, r0
 8007634:	460b      	mov	r3, r1
 8007636:	4640      	mov	r0, r8
 8007638:	4649      	mov	r1, r9
 800763a:	f7f9 fa6f 	bl	8000b1c <__aeabi_dcmplt>
 800763e:	2800      	cmp	r0, #0
 8007640:	f43f af2f 	beq.w	80074a2 <_dtoa_r+0x47a>
 8007644:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007646:	1e6b      	subs	r3, r5, #1
 8007648:	930f      	str	r3, [sp, #60]	; 0x3c
 800764a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800764e:	2b30      	cmp	r3, #48	; 0x30
 8007650:	d0f8      	beq.n	8007644 <_dtoa_r+0x61c>
 8007652:	46bb      	mov	fp, r7
 8007654:	e04a      	b.n	80076ec <_dtoa_r+0x6c4>
 8007656:	4b06      	ldr	r3, [pc, #24]	; (8007670 <_dtoa_r+0x648>)
 8007658:	f7f8 ffee 	bl	8000638 <__aeabi_dmul>
 800765c:	4680      	mov	r8, r0
 800765e:	4689      	mov	r9, r1
 8007660:	e7bd      	b.n	80075de <_dtoa_r+0x5b6>
 8007662:	bf00      	nop
 8007664:	08008e30 	.word	0x08008e30
 8007668:	08008e08 	.word	0x08008e08
 800766c:	3ff00000 	.word	0x3ff00000
 8007670:	40240000 	.word	0x40240000
 8007674:	401c0000 	.word	0x401c0000
 8007678:	40140000 	.word	0x40140000
 800767c:	3fe00000 	.word	0x3fe00000
 8007680:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007684:	9d00      	ldr	r5, [sp, #0]
 8007686:	4642      	mov	r2, r8
 8007688:	464b      	mov	r3, r9
 800768a:	4630      	mov	r0, r6
 800768c:	4639      	mov	r1, r7
 800768e:	f7f9 f8fd 	bl	800088c <__aeabi_ddiv>
 8007692:	f7f9 fa81 	bl	8000b98 <__aeabi_d2iz>
 8007696:	9001      	str	r0, [sp, #4]
 8007698:	f7f8 ff64 	bl	8000564 <__aeabi_i2d>
 800769c:	4642      	mov	r2, r8
 800769e:	464b      	mov	r3, r9
 80076a0:	f7f8 ffca 	bl	8000638 <__aeabi_dmul>
 80076a4:	4602      	mov	r2, r0
 80076a6:	460b      	mov	r3, r1
 80076a8:	4630      	mov	r0, r6
 80076aa:	4639      	mov	r1, r7
 80076ac:	f7f8 fe0c 	bl	80002c8 <__aeabi_dsub>
 80076b0:	9e01      	ldr	r6, [sp, #4]
 80076b2:	9f04      	ldr	r7, [sp, #16]
 80076b4:	3630      	adds	r6, #48	; 0x30
 80076b6:	f805 6b01 	strb.w	r6, [r5], #1
 80076ba:	9e00      	ldr	r6, [sp, #0]
 80076bc:	1bae      	subs	r6, r5, r6
 80076be:	42b7      	cmp	r7, r6
 80076c0:	4602      	mov	r2, r0
 80076c2:	460b      	mov	r3, r1
 80076c4:	d134      	bne.n	8007730 <_dtoa_r+0x708>
 80076c6:	f7f8 fe01 	bl	80002cc <__adddf3>
 80076ca:	4642      	mov	r2, r8
 80076cc:	464b      	mov	r3, r9
 80076ce:	4606      	mov	r6, r0
 80076d0:	460f      	mov	r7, r1
 80076d2:	f7f9 fa41 	bl	8000b58 <__aeabi_dcmpgt>
 80076d6:	b9c8      	cbnz	r0, 800770c <_dtoa_r+0x6e4>
 80076d8:	4642      	mov	r2, r8
 80076da:	464b      	mov	r3, r9
 80076dc:	4630      	mov	r0, r6
 80076de:	4639      	mov	r1, r7
 80076e0:	f7f9 fa12 	bl	8000b08 <__aeabi_dcmpeq>
 80076e4:	b110      	cbz	r0, 80076ec <_dtoa_r+0x6c4>
 80076e6:	9b01      	ldr	r3, [sp, #4]
 80076e8:	07db      	lsls	r3, r3, #31
 80076ea:	d40f      	bmi.n	800770c <_dtoa_r+0x6e4>
 80076ec:	4651      	mov	r1, sl
 80076ee:	4620      	mov	r0, r4
 80076f0:	f000 fbcc 	bl	8007e8c <_Bfree>
 80076f4:	2300      	movs	r3, #0
 80076f6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80076f8:	702b      	strb	r3, [r5, #0]
 80076fa:	f10b 0301 	add.w	r3, fp, #1
 80076fe:	6013      	str	r3, [r2, #0]
 8007700:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007702:	2b00      	cmp	r3, #0
 8007704:	f43f ace2 	beq.w	80070cc <_dtoa_r+0xa4>
 8007708:	601d      	str	r5, [r3, #0]
 800770a:	e4df      	b.n	80070cc <_dtoa_r+0xa4>
 800770c:	465f      	mov	r7, fp
 800770e:	462b      	mov	r3, r5
 8007710:	461d      	mov	r5, r3
 8007712:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007716:	2a39      	cmp	r2, #57	; 0x39
 8007718:	d106      	bne.n	8007728 <_dtoa_r+0x700>
 800771a:	9a00      	ldr	r2, [sp, #0]
 800771c:	429a      	cmp	r2, r3
 800771e:	d1f7      	bne.n	8007710 <_dtoa_r+0x6e8>
 8007720:	9900      	ldr	r1, [sp, #0]
 8007722:	2230      	movs	r2, #48	; 0x30
 8007724:	3701      	adds	r7, #1
 8007726:	700a      	strb	r2, [r1, #0]
 8007728:	781a      	ldrb	r2, [r3, #0]
 800772a:	3201      	adds	r2, #1
 800772c:	701a      	strb	r2, [r3, #0]
 800772e:	e790      	b.n	8007652 <_dtoa_r+0x62a>
 8007730:	4ba3      	ldr	r3, [pc, #652]	; (80079c0 <_dtoa_r+0x998>)
 8007732:	2200      	movs	r2, #0
 8007734:	f7f8 ff80 	bl	8000638 <__aeabi_dmul>
 8007738:	2200      	movs	r2, #0
 800773a:	2300      	movs	r3, #0
 800773c:	4606      	mov	r6, r0
 800773e:	460f      	mov	r7, r1
 8007740:	f7f9 f9e2 	bl	8000b08 <__aeabi_dcmpeq>
 8007744:	2800      	cmp	r0, #0
 8007746:	d09e      	beq.n	8007686 <_dtoa_r+0x65e>
 8007748:	e7d0      	b.n	80076ec <_dtoa_r+0x6c4>
 800774a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800774c:	2a00      	cmp	r2, #0
 800774e:	f000 80ca 	beq.w	80078e6 <_dtoa_r+0x8be>
 8007752:	9a07      	ldr	r2, [sp, #28]
 8007754:	2a01      	cmp	r2, #1
 8007756:	f300 80ad 	bgt.w	80078b4 <_dtoa_r+0x88c>
 800775a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800775c:	2a00      	cmp	r2, #0
 800775e:	f000 80a5 	beq.w	80078ac <_dtoa_r+0x884>
 8007762:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007766:	9e08      	ldr	r6, [sp, #32]
 8007768:	9d05      	ldr	r5, [sp, #20]
 800776a:	9a05      	ldr	r2, [sp, #20]
 800776c:	441a      	add	r2, r3
 800776e:	9205      	str	r2, [sp, #20]
 8007770:	9a06      	ldr	r2, [sp, #24]
 8007772:	2101      	movs	r1, #1
 8007774:	441a      	add	r2, r3
 8007776:	4620      	mov	r0, r4
 8007778:	9206      	str	r2, [sp, #24]
 800777a:	f000 fc3d 	bl	8007ff8 <__i2b>
 800777e:	4607      	mov	r7, r0
 8007780:	b165      	cbz	r5, 800779c <_dtoa_r+0x774>
 8007782:	9b06      	ldr	r3, [sp, #24]
 8007784:	2b00      	cmp	r3, #0
 8007786:	dd09      	ble.n	800779c <_dtoa_r+0x774>
 8007788:	42ab      	cmp	r3, r5
 800778a:	9a05      	ldr	r2, [sp, #20]
 800778c:	bfa8      	it	ge
 800778e:	462b      	movge	r3, r5
 8007790:	1ad2      	subs	r2, r2, r3
 8007792:	9205      	str	r2, [sp, #20]
 8007794:	9a06      	ldr	r2, [sp, #24]
 8007796:	1aed      	subs	r5, r5, r3
 8007798:	1ad3      	subs	r3, r2, r3
 800779a:	9306      	str	r3, [sp, #24]
 800779c:	9b08      	ldr	r3, [sp, #32]
 800779e:	b1f3      	cbz	r3, 80077de <_dtoa_r+0x7b6>
 80077a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	f000 80a3 	beq.w	80078ee <_dtoa_r+0x8c6>
 80077a8:	2e00      	cmp	r6, #0
 80077aa:	dd10      	ble.n	80077ce <_dtoa_r+0x7a6>
 80077ac:	4639      	mov	r1, r7
 80077ae:	4632      	mov	r2, r6
 80077b0:	4620      	mov	r0, r4
 80077b2:	f000 fce1 	bl	8008178 <__pow5mult>
 80077b6:	4652      	mov	r2, sl
 80077b8:	4601      	mov	r1, r0
 80077ba:	4607      	mov	r7, r0
 80077bc:	4620      	mov	r0, r4
 80077be:	f000 fc31 	bl	8008024 <__multiply>
 80077c2:	4651      	mov	r1, sl
 80077c4:	4680      	mov	r8, r0
 80077c6:	4620      	mov	r0, r4
 80077c8:	f000 fb60 	bl	8007e8c <_Bfree>
 80077cc:	46c2      	mov	sl, r8
 80077ce:	9b08      	ldr	r3, [sp, #32]
 80077d0:	1b9a      	subs	r2, r3, r6
 80077d2:	d004      	beq.n	80077de <_dtoa_r+0x7b6>
 80077d4:	4651      	mov	r1, sl
 80077d6:	4620      	mov	r0, r4
 80077d8:	f000 fcce 	bl	8008178 <__pow5mult>
 80077dc:	4682      	mov	sl, r0
 80077de:	2101      	movs	r1, #1
 80077e0:	4620      	mov	r0, r4
 80077e2:	f000 fc09 	bl	8007ff8 <__i2b>
 80077e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	4606      	mov	r6, r0
 80077ec:	f340 8081 	ble.w	80078f2 <_dtoa_r+0x8ca>
 80077f0:	461a      	mov	r2, r3
 80077f2:	4601      	mov	r1, r0
 80077f4:	4620      	mov	r0, r4
 80077f6:	f000 fcbf 	bl	8008178 <__pow5mult>
 80077fa:	9b07      	ldr	r3, [sp, #28]
 80077fc:	2b01      	cmp	r3, #1
 80077fe:	4606      	mov	r6, r0
 8007800:	dd7a      	ble.n	80078f8 <_dtoa_r+0x8d0>
 8007802:	f04f 0800 	mov.w	r8, #0
 8007806:	6933      	ldr	r3, [r6, #16]
 8007808:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800780c:	6918      	ldr	r0, [r3, #16]
 800780e:	f000 fba5 	bl	8007f5c <__hi0bits>
 8007812:	f1c0 0020 	rsb	r0, r0, #32
 8007816:	9b06      	ldr	r3, [sp, #24]
 8007818:	4418      	add	r0, r3
 800781a:	f010 001f 	ands.w	r0, r0, #31
 800781e:	f000 8094 	beq.w	800794a <_dtoa_r+0x922>
 8007822:	f1c0 0320 	rsb	r3, r0, #32
 8007826:	2b04      	cmp	r3, #4
 8007828:	f340 8085 	ble.w	8007936 <_dtoa_r+0x90e>
 800782c:	9b05      	ldr	r3, [sp, #20]
 800782e:	f1c0 001c 	rsb	r0, r0, #28
 8007832:	4403      	add	r3, r0
 8007834:	9305      	str	r3, [sp, #20]
 8007836:	9b06      	ldr	r3, [sp, #24]
 8007838:	4403      	add	r3, r0
 800783a:	4405      	add	r5, r0
 800783c:	9306      	str	r3, [sp, #24]
 800783e:	9b05      	ldr	r3, [sp, #20]
 8007840:	2b00      	cmp	r3, #0
 8007842:	dd05      	ble.n	8007850 <_dtoa_r+0x828>
 8007844:	4651      	mov	r1, sl
 8007846:	461a      	mov	r2, r3
 8007848:	4620      	mov	r0, r4
 800784a:	f000 fcef 	bl	800822c <__lshift>
 800784e:	4682      	mov	sl, r0
 8007850:	9b06      	ldr	r3, [sp, #24]
 8007852:	2b00      	cmp	r3, #0
 8007854:	dd05      	ble.n	8007862 <_dtoa_r+0x83a>
 8007856:	4631      	mov	r1, r6
 8007858:	461a      	mov	r2, r3
 800785a:	4620      	mov	r0, r4
 800785c:	f000 fce6 	bl	800822c <__lshift>
 8007860:	4606      	mov	r6, r0
 8007862:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007864:	2b00      	cmp	r3, #0
 8007866:	d072      	beq.n	800794e <_dtoa_r+0x926>
 8007868:	4631      	mov	r1, r6
 800786a:	4650      	mov	r0, sl
 800786c:	f000 fd4a 	bl	8008304 <__mcmp>
 8007870:	2800      	cmp	r0, #0
 8007872:	da6c      	bge.n	800794e <_dtoa_r+0x926>
 8007874:	2300      	movs	r3, #0
 8007876:	4651      	mov	r1, sl
 8007878:	220a      	movs	r2, #10
 800787a:	4620      	mov	r0, r4
 800787c:	f000 fb28 	bl	8007ed0 <__multadd>
 8007880:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007882:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007886:	4682      	mov	sl, r0
 8007888:	2b00      	cmp	r3, #0
 800788a:	f000 81b0 	beq.w	8007bee <_dtoa_r+0xbc6>
 800788e:	2300      	movs	r3, #0
 8007890:	4639      	mov	r1, r7
 8007892:	220a      	movs	r2, #10
 8007894:	4620      	mov	r0, r4
 8007896:	f000 fb1b 	bl	8007ed0 <__multadd>
 800789a:	9b01      	ldr	r3, [sp, #4]
 800789c:	2b00      	cmp	r3, #0
 800789e:	4607      	mov	r7, r0
 80078a0:	f300 8096 	bgt.w	80079d0 <_dtoa_r+0x9a8>
 80078a4:	9b07      	ldr	r3, [sp, #28]
 80078a6:	2b02      	cmp	r3, #2
 80078a8:	dc59      	bgt.n	800795e <_dtoa_r+0x936>
 80078aa:	e091      	b.n	80079d0 <_dtoa_r+0x9a8>
 80078ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80078ae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80078b2:	e758      	b.n	8007766 <_dtoa_r+0x73e>
 80078b4:	9b04      	ldr	r3, [sp, #16]
 80078b6:	1e5e      	subs	r6, r3, #1
 80078b8:	9b08      	ldr	r3, [sp, #32]
 80078ba:	42b3      	cmp	r3, r6
 80078bc:	bfbf      	itttt	lt
 80078be:	9b08      	ldrlt	r3, [sp, #32]
 80078c0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80078c2:	9608      	strlt	r6, [sp, #32]
 80078c4:	1af3      	sublt	r3, r6, r3
 80078c6:	bfb4      	ite	lt
 80078c8:	18d2      	addlt	r2, r2, r3
 80078ca:	1b9e      	subge	r6, r3, r6
 80078cc:	9b04      	ldr	r3, [sp, #16]
 80078ce:	bfbc      	itt	lt
 80078d0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80078d2:	2600      	movlt	r6, #0
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	bfb7      	itett	lt
 80078d8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80078dc:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80078e0:	1a9d      	sublt	r5, r3, r2
 80078e2:	2300      	movlt	r3, #0
 80078e4:	e741      	b.n	800776a <_dtoa_r+0x742>
 80078e6:	9e08      	ldr	r6, [sp, #32]
 80078e8:	9d05      	ldr	r5, [sp, #20]
 80078ea:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80078ec:	e748      	b.n	8007780 <_dtoa_r+0x758>
 80078ee:	9a08      	ldr	r2, [sp, #32]
 80078f0:	e770      	b.n	80077d4 <_dtoa_r+0x7ac>
 80078f2:	9b07      	ldr	r3, [sp, #28]
 80078f4:	2b01      	cmp	r3, #1
 80078f6:	dc19      	bgt.n	800792c <_dtoa_r+0x904>
 80078f8:	9b02      	ldr	r3, [sp, #8]
 80078fa:	b9bb      	cbnz	r3, 800792c <_dtoa_r+0x904>
 80078fc:	9b03      	ldr	r3, [sp, #12]
 80078fe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007902:	b99b      	cbnz	r3, 800792c <_dtoa_r+0x904>
 8007904:	9b03      	ldr	r3, [sp, #12]
 8007906:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800790a:	0d1b      	lsrs	r3, r3, #20
 800790c:	051b      	lsls	r3, r3, #20
 800790e:	b183      	cbz	r3, 8007932 <_dtoa_r+0x90a>
 8007910:	9b05      	ldr	r3, [sp, #20]
 8007912:	3301      	adds	r3, #1
 8007914:	9305      	str	r3, [sp, #20]
 8007916:	9b06      	ldr	r3, [sp, #24]
 8007918:	3301      	adds	r3, #1
 800791a:	9306      	str	r3, [sp, #24]
 800791c:	f04f 0801 	mov.w	r8, #1
 8007920:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007922:	2b00      	cmp	r3, #0
 8007924:	f47f af6f 	bne.w	8007806 <_dtoa_r+0x7de>
 8007928:	2001      	movs	r0, #1
 800792a:	e774      	b.n	8007816 <_dtoa_r+0x7ee>
 800792c:	f04f 0800 	mov.w	r8, #0
 8007930:	e7f6      	b.n	8007920 <_dtoa_r+0x8f8>
 8007932:	4698      	mov	r8, r3
 8007934:	e7f4      	b.n	8007920 <_dtoa_r+0x8f8>
 8007936:	d082      	beq.n	800783e <_dtoa_r+0x816>
 8007938:	9a05      	ldr	r2, [sp, #20]
 800793a:	331c      	adds	r3, #28
 800793c:	441a      	add	r2, r3
 800793e:	9205      	str	r2, [sp, #20]
 8007940:	9a06      	ldr	r2, [sp, #24]
 8007942:	441a      	add	r2, r3
 8007944:	441d      	add	r5, r3
 8007946:	9206      	str	r2, [sp, #24]
 8007948:	e779      	b.n	800783e <_dtoa_r+0x816>
 800794a:	4603      	mov	r3, r0
 800794c:	e7f4      	b.n	8007938 <_dtoa_r+0x910>
 800794e:	9b04      	ldr	r3, [sp, #16]
 8007950:	2b00      	cmp	r3, #0
 8007952:	dc37      	bgt.n	80079c4 <_dtoa_r+0x99c>
 8007954:	9b07      	ldr	r3, [sp, #28]
 8007956:	2b02      	cmp	r3, #2
 8007958:	dd34      	ble.n	80079c4 <_dtoa_r+0x99c>
 800795a:	9b04      	ldr	r3, [sp, #16]
 800795c:	9301      	str	r3, [sp, #4]
 800795e:	9b01      	ldr	r3, [sp, #4]
 8007960:	b963      	cbnz	r3, 800797c <_dtoa_r+0x954>
 8007962:	4631      	mov	r1, r6
 8007964:	2205      	movs	r2, #5
 8007966:	4620      	mov	r0, r4
 8007968:	f000 fab2 	bl	8007ed0 <__multadd>
 800796c:	4601      	mov	r1, r0
 800796e:	4606      	mov	r6, r0
 8007970:	4650      	mov	r0, sl
 8007972:	f000 fcc7 	bl	8008304 <__mcmp>
 8007976:	2800      	cmp	r0, #0
 8007978:	f73f adbb 	bgt.w	80074f2 <_dtoa_r+0x4ca>
 800797c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800797e:	9d00      	ldr	r5, [sp, #0]
 8007980:	ea6f 0b03 	mvn.w	fp, r3
 8007984:	f04f 0800 	mov.w	r8, #0
 8007988:	4631      	mov	r1, r6
 800798a:	4620      	mov	r0, r4
 800798c:	f000 fa7e 	bl	8007e8c <_Bfree>
 8007990:	2f00      	cmp	r7, #0
 8007992:	f43f aeab 	beq.w	80076ec <_dtoa_r+0x6c4>
 8007996:	f1b8 0f00 	cmp.w	r8, #0
 800799a:	d005      	beq.n	80079a8 <_dtoa_r+0x980>
 800799c:	45b8      	cmp	r8, r7
 800799e:	d003      	beq.n	80079a8 <_dtoa_r+0x980>
 80079a0:	4641      	mov	r1, r8
 80079a2:	4620      	mov	r0, r4
 80079a4:	f000 fa72 	bl	8007e8c <_Bfree>
 80079a8:	4639      	mov	r1, r7
 80079aa:	4620      	mov	r0, r4
 80079ac:	f000 fa6e 	bl	8007e8c <_Bfree>
 80079b0:	e69c      	b.n	80076ec <_dtoa_r+0x6c4>
 80079b2:	2600      	movs	r6, #0
 80079b4:	4637      	mov	r7, r6
 80079b6:	e7e1      	b.n	800797c <_dtoa_r+0x954>
 80079b8:	46bb      	mov	fp, r7
 80079ba:	4637      	mov	r7, r6
 80079bc:	e599      	b.n	80074f2 <_dtoa_r+0x4ca>
 80079be:	bf00      	nop
 80079c0:	40240000 	.word	0x40240000
 80079c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	f000 80c8 	beq.w	8007b5c <_dtoa_r+0xb34>
 80079cc:	9b04      	ldr	r3, [sp, #16]
 80079ce:	9301      	str	r3, [sp, #4]
 80079d0:	2d00      	cmp	r5, #0
 80079d2:	dd05      	ble.n	80079e0 <_dtoa_r+0x9b8>
 80079d4:	4639      	mov	r1, r7
 80079d6:	462a      	mov	r2, r5
 80079d8:	4620      	mov	r0, r4
 80079da:	f000 fc27 	bl	800822c <__lshift>
 80079de:	4607      	mov	r7, r0
 80079e0:	f1b8 0f00 	cmp.w	r8, #0
 80079e4:	d05b      	beq.n	8007a9e <_dtoa_r+0xa76>
 80079e6:	6879      	ldr	r1, [r7, #4]
 80079e8:	4620      	mov	r0, r4
 80079ea:	f000 fa0f 	bl	8007e0c <_Balloc>
 80079ee:	4605      	mov	r5, r0
 80079f0:	b928      	cbnz	r0, 80079fe <_dtoa_r+0x9d6>
 80079f2:	4b83      	ldr	r3, [pc, #524]	; (8007c00 <_dtoa_r+0xbd8>)
 80079f4:	4602      	mov	r2, r0
 80079f6:	f240 21ef 	movw	r1, #751	; 0x2ef
 80079fa:	f7ff bb2e 	b.w	800705a <_dtoa_r+0x32>
 80079fe:	693a      	ldr	r2, [r7, #16]
 8007a00:	3202      	adds	r2, #2
 8007a02:	0092      	lsls	r2, r2, #2
 8007a04:	f107 010c 	add.w	r1, r7, #12
 8007a08:	300c      	adds	r0, #12
 8007a0a:	f000 fe39 	bl	8008680 <memcpy>
 8007a0e:	2201      	movs	r2, #1
 8007a10:	4629      	mov	r1, r5
 8007a12:	4620      	mov	r0, r4
 8007a14:	f000 fc0a 	bl	800822c <__lshift>
 8007a18:	9b00      	ldr	r3, [sp, #0]
 8007a1a:	3301      	adds	r3, #1
 8007a1c:	9304      	str	r3, [sp, #16]
 8007a1e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007a22:	4413      	add	r3, r2
 8007a24:	9308      	str	r3, [sp, #32]
 8007a26:	9b02      	ldr	r3, [sp, #8]
 8007a28:	f003 0301 	and.w	r3, r3, #1
 8007a2c:	46b8      	mov	r8, r7
 8007a2e:	9306      	str	r3, [sp, #24]
 8007a30:	4607      	mov	r7, r0
 8007a32:	9b04      	ldr	r3, [sp, #16]
 8007a34:	4631      	mov	r1, r6
 8007a36:	3b01      	subs	r3, #1
 8007a38:	4650      	mov	r0, sl
 8007a3a:	9301      	str	r3, [sp, #4]
 8007a3c:	f7ff fa69 	bl	8006f12 <quorem>
 8007a40:	4641      	mov	r1, r8
 8007a42:	9002      	str	r0, [sp, #8]
 8007a44:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007a48:	4650      	mov	r0, sl
 8007a4a:	f000 fc5b 	bl	8008304 <__mcmp>
 8007a4e:	463a      	mov	r2, r7
 8007a50:	9005      	str	r0, [sp, #20]
 8007a52:	4631      	mov	r1, r6
 8007a54:	4620      	mov	r0, r4
 8007a56:	f000 fc71 	bl	800833c <__mdiff>
 8007a5a:	68c2      	ldr	r2, [r0, #12]
 8007a5c:	4605      	mov	r5, r0
 8007a5e:	bb02      	cbnz	r2, 8007aa2 <_dtoa_r+0xa7a>
 8007a60:	4601      	mov	r1, r0
 8007a62:	4650      	mov	r0, sl
 8007a64:	f000 fc4e 	bl	8008304 <__mcmp>
 8007a68:	4602      	mov	r2, r0
 8007a6a:	4629      	mov	r1, r5
 8007a6c:	4620      	mov	r0, r4
 8007a6e:	9209      	str	r2, [sp, #36]	; 0x24
 8007a70:	f000 fa0c 	bl	8007e8c <_Bfree>
 8007a74:	9b07      	ldr	r3, [sp, #28]
 8007a76:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007a78:	9d04      	ldr	r5, [sp, #16]
 8007a7a:	ea43 0102 	orr.w	r1, r3, r2
 8007a7e:	9b06      	ldr	r3, [sp, #24]
 8007a80:	4319      	orrs	r1, r3
 8007a82:	d110      	bne.n	8007aa6 <_dtoa_r+0xa7e>
 8007a84:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007a88:	d029      	beq.n	8007ade <_dtoa_r+0xab6>
 8007a8a:	9b05      	ldr	r3, [sp, #20]
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	dd02      	ble.n	8007a96 <_dtoa_r+0xa6e>
 8007a90:	9b02      	ldr	r3, [sp, #8]
 8007a92:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8007a96:	9b01      	ldr	r3, [sp, #4]
 8007a98:	f883 9000 	strb.w	r9, [r3]
 8007a9c:	e774      	b.n	8007988 <_dtoa_r+0x960>
 8007a9e:	4638      	mov	r0, r7
 8007aa0:	e7ba      	b.n	8007a18 <_dtoa_r+0x9f0>
 8007aa2:	2201      	movs	r2, #1
 8007aa4:	e7e1      	b.n	8007a6a <_dtoa_r+0xa42>
 8007aa6:	9b05      	ldr	r3, [sp, #20]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	db04      	blt.n	8007ab6 <_dtoa_r+0xa8e>
 8007aac:	9907      	ldr	r1, [sp, #28]
 8007aae:	430b      	orrs	r3, r1
 8007ab0:	9906      	ldr	r1, [sp, #24]
 8007ab2:	430b      	orrs	r3, r1
 8007ab4:	d120      	bne.n	8007af8 <_dtoa_r+0xad0>
 8007ab6:	2a00      	cmp	r2, #0
 8007ab8:	dded      	ble.n	8007a96 <_dtoa_r+0xa6e>
 8007aba:	4651      	mov	r1, sl
 8007abc:	2201      	movs	r2, #1
 8007abe:	4620      	mov	r0, r4
 8007ac0:	f000 fbb4 	bl	800822c <__lshift>
 8007ac4:	4631      	mov	r1, r6
 8007ac6:	4682      	mov	sl, r0
 8007ac8:	f000 fc1c 	bl	8008304 <__mcmp>
 8007acc:	2800      	cmp	r0, #0
 8007ace:	dc03      	bgt.n	8007ad8 <_dtoa_r+0xab0>
 8007ad0:	d1e1      	bne.n	8007a96 <_dtoa_r+0xa6e>
 8007ad2:	f019 0f01 	tst.w	r9, #1
 8007ad6:	d0de      	beq.n	8007a96 <_dtoa_r+0xa6e>
 8007ad8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007adc:	d1d8      	bne.n	8007a90 <_dtoa_r+0xa68>
 8007ade:	9a01      	ldr	r2, [sp, #4]
 8007ae0:	2339      	movs	r3, #57	; 0x39
 8007ae2:	7013      	strb	r3, [r2, #0]
 8007ae4:	462b      	mov	r3, r5
 8007ae6:	461d      	mov	r5, r3
 8007ae8:	3b01      	subs	r3, #1
 8007aea:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007aee:	2a39      	cmp	r2, #57	; 0x39
 8007af0:	d06c      	beq.n	8007bcc <_dtoa_r+0xba4>
 8007af2:	3201      	adds	r2, #1
 8007af4:	701a      	strb	r2, [r3, #0]
 8007af6:	e747      	b.n	8007988 <_dtoa_r+0x960>
 8007af8:	2a00      	cmp	r2, #0
 8007afa:	dd07      	ble.n	8007b0c <_dtoa_r+0xae4>
 8007afc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007b00:	d0ed      	beq.n	8007ade <_dtoa_r+0xab6>
 8007b02:	9a01      	ldr	r2, [sp, #4]
 8007b04:	f109 0301 	add.w	r3, r9, #1
 8007b08:	7013      	strb	r3, [r2, #0]
 8007b0a:	e73d      	b.n	8007988 <_dtoa_r+0x960>
 8007b0c:	9b04      	ldr	r3, [sp, #16]
 8007b0e:	9a08      	ldr	r2, [sp, #32]
 8007b10:	f803 9c01 	strb.w	r9, [r3, #-1]
 8007b14:	4293      	cmp	r3, r2
 8007b16:	d043      	beq.n	8007ba0 <_dtoa_r+0xb78>
 8007b18:	4651      	mov	r1, sl
 8007b1a:	2300      	movs	r3, #0
 8007b1c:	220a      	movs	r2, #10
 8007b1e:	4620      	mov	r0, r4
 8007b20:	f000 f9d6 	bl	8007ed0 <__multadd>
 8007b24:	45b8      	cmp	r8, r7
 8007b26:	4682      	mov	sl, r0
 8007b28:	f04f 0300 	mov.w	r3, #0
 8007b2c:	f04f 020a 	mov.w	r2, #10
 8007b30:	4641      	mov	r1, r8
 8007b32:	4620      	mov	r0, r4
 8007b34:	d107      	bne.n	8007b46 <_dtoa_r+0xb1e>
 8007b36:	f000 f9cb 	bl	8007ed0 <__multadd>
 8007b3a:	4680      	mov	r8, r0
 8007b3c:	4607      	mov	r7, r0
 8007b3e:	9b04      	ldr	r3, [sp, #16]
 8007b40:	3301      	adds	r3, #1
 8007b42:	9304      	str	r3, [sp, #16]
 8007b44:	e775      	b.n	8007a32 <_dtoa_r+0xa0a>
 8007b46:	f000 f9c3 	bl	8007ed0 <__multadd>
 8007b4a:	4639      	mov	r1, r7
 8007b4c:	4680      	mov	r8, r0
 8007b4e:	2300      	movs	r3, #0
 8007b50:	220a      	movs	r2, #10
 8007b52:	4620      	mov	r0, r4
 8007b54:	f000 f9bc 	bl	8007ed0 <__multadd>
 8007b58:	4607      	mov	r7, r0
 8007b5a:	e7f0      	b.n	8007b3e <_dtoa_r+0xb16>
 8007b5c:	9b04      	ldr	r3, [sp, #16]
 8007b5e:	9301      	str	r3, [sp, #4]
 8007b60:	9d00      	ldr	r5, [sp, #0]
 8007b62:	4631      	mov	r1, r6
 8007b64:	4650      	mov	r0, sl
 8007b66:	f7ff f9d4 	bl	8006f12 <quorem>
 8007b6a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007b6e:	9b00      	ldr	r3, [sp, #0]
 8007b70:	f805 9b01 	strb.w	r9, [r5], #1
 8007b74:	1aea      	subs	r2, r5, r3
 8007b76:	9b01      	ldr	r3, [sp, #4]
 8007b78:	4293      	cmp	r3, r2
 8007b7a:	dd07      	ble.n	8007b8c <_dtoa_r+0xb64>
 8007b7c:	4651      	mov	r1, sl
 8007b7e:	2300      	movs	r3, #0
 8007b80:	220a      	movs	r2, #10
 8007b82:	4620      	mov	r0, r4
 8007b84:	f000 f9a4 	bl	8007ed0 <__multadd>
 8007b88:	4682      	mov	sl, r0
 8007b8a:	e7ea      	b.n	8007b62 <_dtoa_r+0xb3a>
 8007b8c:	9b01      	ldr	r3, [sp, #4]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	bfc8      	it	gt
 8007b92:	461d      	movgt	r5, r3
 8007b94:	9b00      	ldr	r3, [sp, #0]
 8007b96:	bfd8      	it	le
 8007b98:	2501      	movle	r5, #1
 8007b9a:	441d      	add	r5, r3
 8007b9c:	f04f 0800 	mov.w	r8, #0
 8007ba0:	4651      	mov	r1, sl
 8007ba2:	2201      	movs	r2, #1
 8007ba4:	4620      	mov	r0, r4
 8007ba6:	f000 fb41 	bl	800822c <__lshift>
 8007baa:	4631      	mov	r1, r6
 8007bac:	4682      	mov	sl, r0
 8007bae:	f000 fba9 	bl	8008304 <__mcmp>
 8007bb2:	2800      	cmp	r0, #0
 8007bb4:	dc96      	bgt.n	8007ae4 <_dtoa_r+0xabc>
 8007bb6:	d102      	bne.n	8007bbe <_dtoa_r+0xb96>
 8007bb8:	f019 0f01 	tst.w	r9, #1
 8007bbc:	d192      	bne.n	8007ae4 <_dtoa_r+0xabc>
 8007bbe:	462b      	mov	r3, r5
 8007bc0:	461d      	mov	r5, r3
 8007bc2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007bc6:	2a30      	cmp	r2, #48	; 0x30
 8007bc8:	d0fa      	beq.n	8007bc0 <_dtoa_r+0xb98>
 8007bca:	e6dd      	b.n	8007988 <_dtoa_r+0x960>
 8007bcc:	9a00      	ldr	r2, [sp, #0]
 8007bce:	429a      	cmp	r2, r3
 8007bd0:	d189      	bne.n	8007ae6 <_dtoa_r+0xabe>
 8007bd2:	f10b 0b01 	add.w	fp, fp, #1
 8007bd6:	2331      	movs	r3, #49	; 0x31
 8007bd8:	e796      	b.n	8007b08 <_dtoa_r+0xae0>
 8007bda:	4b0a      	ldr	r3, [pc, #40]	; (8007c04 <_dtoa_r+0xbdc>)
 8007bdc:	f7ff ba99 	b.w	8007112 <_dtoa_r+0xea>
 8007be0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	f47f aa6d 	bne.w	80070c2 <_dtoa_r+0x9a>
 8007be8:	4b07      	ldr	r3, [pc, #28]	; (8007c08 <_dtoa_r+0xbe0>)
 8007bea:	f7ff ba92 	b.w	8007112 <_dtoa_r+0xea>
 8007bee:	9b01      	ldr	r3, [sp, #4]
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	dcb5      	bgt.n	8007b60 <_dtoa_r+0xb38>
 8007bf4:	9b07      	ldr	r3, [sp, #28]
 8007bf6:	2b02      	cmp	r3, #2
 8007bf8:	f73f aeb1 	bgt.w	800795e <_dtoa_r+0x936>
 8007bfc:	e7b0      	b.n	8007b60 <_dtoa_r+0xb38>
 8007bfe:	bf00      	nop
 8007c00:	08008d98 	.word	0x08008d98
 8007c04:	08008cf8 	.word	0x08008cf8
 8007c08:	08008d1c 	.word	0x08008d1c

08007c0c <_free_r>:
 8007c0c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007c0e:	2900      	cmp	r1, #0
 8007c10:	d044      	beq.n	8007c9c <_free_r+0x90>
 8007c12:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c16:	9001      	str	r0, [sp, #4]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	f1a1 0404 	sub.w	r4, r1, #4
 8007c1e:	bfb8      	it	lt
 8007c20:	18e4      	addlt	r4, r4, r3
 8007c22:	f000 f8e7 	bl	8007df4 <__malloc_lock>
 8007c26:	4a1e      	ldr	r2, [pc, #120]	; (8007ca0 <_free_r+0x94>)
 8007c28:	9801      	ldr	r0, [sp, #4]
 8007c2a:	6813      	ldr	r3, [r2, #0]
 8007c2c:	b933      	cbnz	r3, 8007c3c <_free_r+0x30>
 8007c2e:	6063      	str	r3, [r4, #4]
 8007c30:	6014      	str	r4, [r2, #0]
 8007c32:	b003      	add	sp, #12
 8007c34:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007c38:	f000 b8e2 	b.w	8007e00 <__malloc_unlock>
 8007c3c:	42a3      	cmp	r3, r4
 8007c3e:	d908      	bls.n	8007c52 <_free_r+0x46>
 8007c40:	6825      	ldr	r5, [r4, #0]
 8007c42:	1961      	adds	r1, r4, r5
 8007c44:	428b      	cmp	r3, r1
 8007c46:	bf01      	itttt	eq
 8007c48:	6819      	ldreq	r1, [r3, #0]
 8007c4a:	685b      	ldreq	r3, [r3, #4]
 8007c4c:	1949      	addeq	r1, r1, r5
 8007c4e:	6021      	streq	r1, [r4, #0]
 8007c50:	e7ed      	b.n	8007c2e <_free_r+0x22>
 8007c52:	461a      	mov	r2, r3
 8007c54:	685b      	ldr	r3, [r3, #4]
 8007c56:	b10b      	cbz	r3, 8007c5c <_free_r+0x50>
 8007c58:	42a3      	cmp	r3, r4
 8007c5a:	d9fa      	bls.n	8007c52 <_free_r+0x46>
 8007c5c:	6811      	ldr	r1, [r2, #0]
 8007c5e:	1855      	adds	r5, r2, r1
 8007c60:	42a5      	cmp	r5, r4
 8007c62:	d10b      	bne.n	8007c7c <_free_r+0x70>
 8007c64:	6824      	ldr	r4, [r4, #0]
 8007c66:	4421      	add	r1, r4
 8007c68:	1854      	adds	r4, r2, r1
 8007c6a:	42a3      	cmp	r3, r4
 8007c6c:	6011      	str	r1, [r2, #0]
 8007c6e:	d1e0      	bne.n	8007c32 <_free_r+0x26>
 8007c70:	681c      	ldr	r4, [r3, #0]
 8007c72:	685b      	ldr	r3, [r3, #4]
 8007c74:	6053      	str	r3, [r2, #4]
 8007c76:	440c      	add	r4, r1
 8007c78:	6014      	str	r4, [r2, #0]
 8007c7a:	e7da      	b.n	8007c32 <_free_r+0x26>
 8007c7c:	d902      	bls.n	8007c84 <_free_r+0x78>
 8007c7e:	230c      	movs	r3, #12
 8007c80:	6003      	str	r3, [r0, #0]
 8007c82:	e7d6      	b.n	8007c32 <_free_r+0x26>
 8007c84:	6825      	ldr	r5, [r4, #0]
 8007c86:	1961      	adds	r1, r4, r5
 8007c88:	428b      	cmp	r3, r1
 8007c8a:	bf04      	itt	eq
 8007c8c:	6819      	ldreq	r1, [r3, #0]
 8007c8e:	685b      	ldreq	r3, [r3, #4]
 8007c90:	6063      	str	r3, [r4, #4]
 8007c92:	bf04      	itt	eq
 8007c94:	1949      	addeq	r1, r1, r5
 8007c96:	6021      	streq	r1, [r4, #0]
 8007c98:	6054      	str	r4, [r2, #4]
 8007c9a:	e7ca      	b.n	8007c32 <_free_r+0x26>
 8007c9c:	b003      	add	sp, #12
 8007c9e:	bd30      	pop	{r4, r5, pc}
 8007ca0:	200008ac 	.word	0x200008ac

08007ca4 <malloc>:
 8007ca4:	4b02      	ldr	r3, [pc, #8]	; (8007cb0 <malloc+0xc>)
 8007ca6:	4601      	mov	r1, r0
 8007ca8:	6818      	ldr	r0, [r3, #0]
 8007caa:	f000 b823 	b.w	8007cf4 <_malloc_r>
 8007cae:	bf00      	nop
 8007cb0:	2000007c 	.word	0x2000007c

08007cb4 <sbrk_aligned>:
 8007cb4:	b570      	push	{r4, r5, r6, lr}
 8007cb6:	4e0e      	ldr	r6, [pc, #56]	; (8007cf0 <sbrk_aligned+0x3c>)
 8007cb8:	460c      	mov	r4, r1
 8007cba:	6831      	ldr	r1, [r6, #0]
 8007cbc:	4605      	mov	r5, r0
 8007cbe:	b911      	cbnz	r1, 8007cc6 <sbrk_aligned+0x12>
 8007cc0:	f000 fcce 	bl	8008660 <_sbrk_r>
 8007cc4:	6030      	str	r0, [r6, #0]
 8007cc6:	4621      	mov	r1, r4
 8007cc8:	4628      	mov	r0, r5
 8007cca:	f000 fcc9 	bl	8008660 <_sbrk_r>
 8007cce:	1c43      	adds	r3, r0, #1
 8007cd0:	d00a      	beq.n	8007ce8 <sbrk_aligned+0x34>
 8007cd2:	1cc4      	adds	r4, r0, #3
 8007cd4:	f024 0403 	bic.w	r4, r4, #3
 8007cd8:	42a0      	cmp	r0, r4
 8007cda:	d007      	beq.n	8007cec <sbrk_aligned+0x38>
 8007cdc:	1a21      	subs	r1, r4, r0
 8007cde:	4628      	mov	r0, r5
 8007ce0:	f000 fcbe 	bl	8008660 <_sbrk_r>
 8007ce4:	3001      	adds	r0, #1
 8007ce6:	d101      	bne.n	8007cec <sbrk_aligned+0x38>
 8007ce8:	f04f 34ff 	mov.w	r4, #4294967295
 8007cec:	4620      	mov	r0, r4
 8007cee:	bd70      	pop	{r4, r5, r6, pc}
 8007cf0:	200008b0 	.word	0x200008b0

08007cf4 <_malloc_r>:
 8007cf4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007cf8:	1ccd      	adds	r5, r1, #3
 8007cfa:	f025 0503 	bic.w	r5, r5, #3
 8007cfe:	3508      	adds	r5, #8
 8007d00:	2d0c      	cmp	r5, #12
 8007d02:	bf38      	it	cc
 8007d04:	250c      	movcc	r5, #12
 8007d06:	2d00      	cmp	r5, #0
 8007d08:	4607      	mov	r7, r0
 8007d0a:	db01      	blt.n	8007d10 <_malloc_r+0x1c>
 8007d0c:	42a9      	cmp	r1, r5
 8007d0e:	d905      	bls.n	8007d1c <_malloc_r+0x28>
 8007d10:	230c      	movs	r3, #12
 8007d12:	603b      	str	r3, [r7, #0]
 8007d14:	2600      	movs	r6, #0
 8007d16:	4630      	mov	r0, r6
 8007d18:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d1c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007df0 <_malloc_r+0xfc>
 8007d20:	f000 f868 	bl	8007df4 <__malloc_lock>
 8007d24:	f8d8 3000 	ldr.w	r3, [r8]
 8007d28:	461c      	mov	r4, r3
 8007d2a:	bb5c      	cbnz	r4, 8007d84 <_malloc_r+0x90>
 8007d2c:	4629      	mov	r1, r5
 8007d2e:	4638      	mov	r0, r7
 8007d30:	f7ff ffc0 	bl	8007cb4 <sbrk_aligned>
 8007d34:	1c43      	adds	r3, r0, #1
 8007d36:	4604      	mov	r4, r0
 8007d38:	d155      	bne.n	8007de6 <_malloc_r+0xf2>
 8007d3a:	f8d8 4000 	ldr.w	r4, [r8]
 8007d3e:	4626      	mov	r6, r4
 8007d40:	2e00      	cmp	r6, #0
 8007d42:	d145      	bne.n	8007dd0 <_malloc_r+0xdc>
 8007d44:	2c00      	cmp	r4, #0
 8007d46:	d048      	beq.n	8007dda <_malloc_r+0xe6>
 8007d48:	6823      	ldr	r3, [r4, #0]
 8007d4a:	4631      	mov	r1, r6
 8007d4c:	4638      	mov	r0, r7
 8007d4e:	eb04 0903 	add.w	r9, r4, r3
 8007d52:	f000 fc85 	bl	8008660 <_sbrk_r>
 8007d56:	4581      	cmp	r9, r0
 8007d58:	d13f      	bne.n	8007dda <_malloc_r+0xe6>
 8007d5a:	6821      	ldr	r1, [r4, #0]
 8007d5c:	1a6d      	subs	r5, r5, r1
 8007d5e:	4629      	mov	r1, r5
 8007d60:	4638      	mov	r0, r7
 8007d62:	f7ff ffa7 	bl	8007cb4 <sbrk_aligned>
 8007d66:	3001      	adds	r0, #1
 8007d68:	d037      	beq.n	8007dda <_malloc_r+0xe6>
 8007d6a:	6823      	ldr	r3, [r4, #0]
 8007d6c:	442b      	add	r3, r5
 8007d6e:	6023      	str	r3, [r4, #0]
 8007d70:	f8d8 3000 	ldr.w	r3, [r8]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d038      	beq.n	8007dea <_malloc_r+0xf6>
 8007d78:	685a      	ldr	r2, [r3, #4]
 8007d7a:	42a2      	cmp	r2, r4
 8007d7c:	d12b      	bne.n	8007dd6 <_malloc_r+0xe2>
 8007d7e:	2200      	movs	r2, #0
 8007d80:	605a      	str	r2, [r3, #4]
 8007d82:	e00f      	b.n	8007da4 <_malloc_r+0xb0>
 8007d84:	6822      	ldr	r2, [r4, #0]
 8007d86:	1b52      	subs	r2, r2, r5
 8007d88:	d41f      	bmi.n	8007dca <_malloc_r+0xd6>
 8007d8a:	2a0b      	cmp	r2, #11
 8007d8c:	d917      	bls.n	8007dbe <_malloc_r+0xca>
 8007d8e:	1961      	adds	r1, r4, r5
 8007d90:	42a3      	cmp	r3, r4
 8007d92:	6025      	str	r5, [r4, #0]
 8007d94:	bf18      	it	ne
 8007d96:	6059      	strne	r1, [r3, #4]
 8007d98:	6863      	ldr	r3, [r4, #4]
 8007d9a:	bf08      	it	eq
 8007d9c:	f8c8 1000 	streq.w	r1, [r8]
 8007da0:	5162      	str	r2, [r4, r5]
 8007da2:	604b      	str	r3, [r1, #4]
 8007da4:	4638      	mov	r0, r7
 8007da6:	f104 060b 	add.w	r6, r4, #11
 8007daa:	f000 f829 	bl	8007e00 <__malloc_unlock>
 8007dae:	f026 0607 	bic.w	r6, r6, #7
 8007db2:	1d23      	adds	r3, r4, #4
 8007db4:	1af2      	subs	r2, r6, r3
 8007db6:	d0ae      	beq.n	8007d16 <_malloc_r+0x22>
 8007db8:	1b9b      	subs	r3, r3, r6
 8007dba:	50a3      	str	r3, [r4, r2]
 8007dbc:	e7ab      	b.n	8007d16 <_malloc_r+0x22>
 8007dbe:	42a3      	cmp	r3, r4
 8007dc0:	6862      	ldr	r2, [r4, #4]
 8007dc2:	d1dd      	bne.n	8007d80 <_malloc_r+0x8c>
 8007dc4:	f8c8 2000 	str.w	r2, [r8]
 8007dc8:	e7ec      	b.n	8007da4 <_malloc_r+0xb0>
 8007dca:	4623      	mov	r3, r4
 8007dcc:	6864      	ldr	r4, [r4, #4]
 8007dce:	e7ac      	b.n	8007d2a <_malloc_r+0x36>
 8007dd0:	4634      	mov	r4, r6
 8007dd2:	6876      	ldr	r6, [r6, #4]
 8007dd4:	e7b4      	b.n	8007d40 <_malloc_r+0x4c>
 8007dd6:	4613      	mov	r3, r2
 8007dd8:	e7cc      	b.n	8007d74 <_malloc_r+0x80>
 8007dda:	230c      	movs	r3, #12
 8007ddc:	603b      	str	r3, [r7, #0]
 8007dde:	4638      	mov	r0, r7
 8007de0:	f000 f80e 	bl	8007e00 <__malloc_unlock>
 8007de4:	e797      	b.n	8007d16 <_malloc_r+0x22>
 8007de6:	6025      	str	r5, [r4, #0]
 8007de8:	e7dc      	b.n	8007da4 <_malloc_r+0xb0>
 8007dea:	605b      	str	r3, [r3, #4]
 8007dec:	deff      	udf	#255	; 0xff
 8007dee:	bf00      	nop
 8007df0:	200008ac 	.word	0x200008ac

08007df4 <__malloc_lock>:
 8007df4:	4801      	ldr	r0, [pc, #4]	; (8007dfc <__malloc_lock+0x8>)
 8007df6:	f7ff b88a 	b.w	8006f0e <__retarget_lock_acquire_recursive>
 8007dfa:	bf00      	nop
 8007dfc:	200008a8 	.word	0x200008a8

08007e00 <__malloc_unlock>:
 8007e00:	4801      	ldr	r0, [pc, #4]	; (8007e08 <__malloc_unlock+0x8>)
 8007e02:	f7ff b885 	b.w	8006f10 <__retarget_lock_release_recursive>
 8007e06:	bf00      	nop
 8007e08:	200008a8 	.word	0x200008a8

08007e0c <_Balloc>:
 8007e0c:	b570      	push	{r4, r5, r6, lr}
 8007e0e:	69c6      	ldr	r6, [r0, #28]
 8007e10:	4604      	mov	r4, r0
 8007e12:	460d      	mov	r5, r1
 8007e14:	b976      	cbnz	r6, 8007e34 <_Balloc+0x28>
 8007e16:	2010      	movs	r0, #16
 8007e18:	f7ff ff44 	bl	8007ca4 <malloc>
 8007e1c:	4602      	mov	r2, r0
 8007e1e:	61e0      	str	r0, [r4, #28]
 8007e20:	b920      	cbnz	r0, 8007e2c <_Balloc+0x20>
 8007e22:	4b18      	ldr	r3, [pc, #96]	; (8007e84 <_Balloc+0x78>)
 8007e24:	4818      	ldr	r0, [pc, #96]	; (8007e88 <_Balloc+0x7c>)
 8007e26:	216b      	movs	r1, #107	; 0x6b
 8007e28:	f000 fc38 	bl	800869c <__assert_func>
 8007e2c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007e30:	6006      	str	r6, [r0, #0]
 8007e32:	60c6      	str	r6, [r0, #12]
 8007e34:	69e6      	ldr	r6, [r4, #28]
 8007e36:	68f3      	ldr	r3, [r6, #12]
 8007e38:	b183      	cbz	r3, 8007e5c <_Balloc+0x50>
 8007e3a:	69e3      	ldr	r3, [r4, #28]
 8007e3c:	68db      	ldr	r3, [r3, #12]
 8007e3e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007e42:	b9b8      	cbnz	r0, 8007e74 <_Balloc+0x68>
 8007e44:	2101      	movs	r1, #1
 8007e46:	fa01 f605 	lsl.w	r6, r1, r5
 8007e4a:	1d72      	adds	r2, r6, #5
 8007e4c:	0092      	lsls	r2, r2, #2
 8007e4e:	4620      	mov	r0, r4
 8007e50:	f000 fc42 	bl	80086d8 <_calloc_r>
 8007e54:	b160      	cbz	r0, 8007e70 <_Balloc+0x64>
 8007e56:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007e5a:	e00e      	b.n	8007e7a <_Balloc+0x6e>
 8007e5c:	2221      	movs	r2, #33	; 0x21
 8007e5e:	2104      	movs	r1, #4
 8007e60:	4620      	mov	r0, r4
 8007e62:	f000 fc39 	bl	80086d8 <_calloc_r>
 8007e66:	69e3      	ldr	r3, [r4, #28]
 8007e68:	60f0      	str	r0, [r6, #12]
 8007e6a:	68db      	ldr	r3, [r3, #12]
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d1e4      	bne.n	8007e3a <_Balloc+0x2e>
 8007e70:	2000      	movs	r0, #0
 8007e72:	bd70      	pop	{r4, r5, r6, pc}
 8007e74:	6802      	ldr	r2, [r0, #0]
 8007e76:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007e80:	e7f7      	b.n	8007e72 <_Balloc+0x66>
 8007e82:	bf00      	nop
 8007e84:	08008d29 	.word	0x08008d29
 8007e88:	08008da9 	.word	0x08008da9

08007e8c <_Bfree>:
 8007e8c:	b570      	push	{r4, r5, r6, lr}
 8007e8e:	69c6      	ldr	r6, [r0, #28]
 8007e90:	4605      	mov	r5, r0
 8007e92:	460c      	mov	r4, r1
 8007e94:	b976      	cbnz	r6, 8007eb4 <_Bfree+0x28>
 8007e96:	2010      	movs	r0, #16
 8007e98:	f7ff ff04 	bl	8007ca4 <malloc>
 8007e9c:	4602      	mov	r2, r0
 8007e9e:	61e8      	str	r0, [r5, #28]
 8007ea0:	b920      	cbnz	r0, 8007eac <_Bfree+0x20>
 8007ea2:	4b09      	ldr	r3, [pc, #36]	; (8007ec8 <_Bfree+0x3c>)
 8007ea4:	4809      	ldr	r0, [pc, #36]	; (8007ecc <_Bfree+0x40>)
 8007ea6:	218f      	movs	r1, #143	; 0x8f
 8007ea8:	f000 fbf8 	bl	800869c <__assert_func>
 8007eac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007eb0:	6006      	str	r6, [r0, #0]
 8007eb2:	60c6      	str	r6, [r0, #12]
 8007eb4:	b13c      	cbz	r4, 8007ec6 <_Bfree+0x3a>
 8007eb6:	69eb      	ldr	r3, [r5, #28]
 8007eb8:	6862      	ldr	r2, [r4, #4]
 8007eba:	68db      	ldr	r3, [r3, #12]
 8007ebc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007ec0:	6021      	str	r1, [r4, #0]
 8007ec2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007ec6:	bd70      	pop	{r4, r5, r6, pc}
 8007ec8:	08008d29 	.word	0x08008d29
 8007ecc:	08008da9 	.word	0x08008da9

08007ed0 <__multadd>:
 8007ed0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ed4:	690d      	ldr	r5, [r1, #16]
 8007ed6:	4607      	mov	r7, r0
 8007ed8:	460c      	mov	r4, r1
 8007eda:	461e      	mov	r6, r3
 8007edc:	f101 0c14 	add.w	ip, r1, #20
 8007ee0:	2000      	movs	r0, #0
 8007ee2:	f8dc 3000 	ldr.w	r3, [ip]
 8007ee6:	b299      	uxth	r1, r3
 8007ee8:	fb02 6101 	mla	r1, r2, r1, r6
 8007eec:	0c1e      	lsrs	r6, r3, #16
 8007eee:	0c0b      	lsrs	r3, r1, #16
 8007ef0:	fb02 3306 	mla	r3, r2, r6, r3
 8007ef4:	b289      	uxth	r1, r1
 8007ef6:	3001      	adds	r0, #1
 8007ef8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007efc:	4285      	cmp	r5, r0
 8007efe:	f84c 1b04 	str.w	r1, [ip], #4
 8007f02:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007f06:	dcec      	bgt.n	8007ee2 <__multadd+0x12>
 8007f08:	b30e      	cbz	r6, 8007f4e <__multadd+0x7e>
 8007f0a:	68a3      	ldr	r3, [r4, #8]
 8007f0c:	42ab      	cmp	r3, r5
 8007f0e:	dc19      	bgt.n	8007f44 <__multadd+0x74>
 8007f10:	6861      	ldr	r1, [r4, #4]
 8007f12:	4638      	mov	r0, r7
 8007f14:	3101      	adds	r1, #1
 8007f16:	f7ff ff79 	bl	8007e0c <_Balloc>
 8007f1a:	4680      	mov	r8, r0
 8007f1c:	b928      	cbnz	r0, 8007f2a <__multadd+0x5a>
 8007f1e:	4602      	mov	r2, r0
 8007f20:	4b0c      	ldr	r3, [pc, #48]	; (8007f54 <__multadd+0x84>)
 8007f22:	480d      	ldr	r0, [pc, #52]	; (8007f58 <__multadd+0x88>)
 8007f24:	21ba      	movs	r1, #186	; 0xba
 8007f26:	f000 fbb9 	bl	800869c <__assert_func>
 8007f2a:	6922      	ldr	r2, [r4, #16]
 8007f2c:	3202      	adds	r2, #2
 8007f2e:	f104 010c 	add.w	r1, r4, #12
 8007f32:	0092      	lsls	r2, r2, #2
 8007f34:	300c      	adds	r0, #12
 8007f36:	f000 fba3 	bl	8008680 <memcpy>
 8007f3a:	4621      	mov	r1, r4
 8007f3c:	4638      	mov	r0, r7
 8007f3e:	f7ff ffa5 	bl	8007e8c <_Bfree>
 8007f42:	4644      	mov	r4, r8
 8007f44:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007f48:	3501      	adds	r5, #1
 8007f4a:	615e      	str	r6, [r3, #20]
 8007f4c:	6125      	str	r5, [r4, #16]
 8007f4e:	4620      	mov	r0, r4
 8007f50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f54:	08008d98 	.word	0x08008d98
 8007f58:	08008da9 	.word	0x08008da9

08007f5c <__hi0bits>:
 8007f5c:	0c03      	lsrs	r3, r0, #16
 8007f5e:	041b      	lsls	r3, r3, #16
 8007f60:	b9d3      	cbnz	r3, 8007f98 <__hi0bits+0x3c>
 8007f62:	0400      	lsls	r0, r0, #16
 8007f64:	2310      	movs	r3, #16
 8007f66:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007f6a:	bf04      	itt	eq
 8007f6c:	0200      	lsleq	r0, r0, #8
 8007f6e:	3308      	addeq	r3, #8
 8007f70:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007f74:	bf04      	itt	eq
 8007f76:	0100      	lsleq	r0, r0, #4
 8007f78:	3304      	addeq	r3, #4
 8007f7a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007f7e:	bf04      	itt	eq
 8007f80:	0080      	lsleq	r0, r0, #2
 8007f82:	3302      	addeq	r3, #2
 8007f84:	2800      	cmp	r0, #0
 8007f86:	db05      	blt.n	8007f94 <__hi0bits+0x38>
 8007f88:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007f8c:	f103 0301 	add.w	r3, r3, #1
 8007f90:	bf08      	it	eq
 8007f92:	2320      	moveq	r3, #32
 8007f94:	4618      	mov	r0, r3
 8007f96:	4770      	bx	lr
 8007f98:	2300      	movs	r3, #0
 8007f9a:	e7e4      	b.n	8007f66 <__hi0bits+0xa>

08007f9c <__lo0bits>:
 8007f9c:	6803      	ldr	r3, [r0, #0]
 8007f9e:	f013 0207 	ands.w	r2, r3, #7
 8007fa2:	d00c      	beq.n	8007fbe <__lo0bits+0x22>
 8007fa4:	07d9      	lsls	r1, r3, #31
 8007fa6:	d422      	bmi.n	8007fee <__lo0bits+0x52>
 8007fa8:	079a      	lsls	r2, r3, #30
 8007faa:	bf49      	itett	mi
 8007fac:	085b      	lsrmi	r3, r3, #1
 8007fae:	089b      	lsrpl	r3, r3, #2
 8007fb0:	6003      	strmi	r3, [r0, #0]
 8007fb2:	2201      	movmi	r2, #1
 8007fb4:	bf5c      	itt	pl
 8007fb6:	6003      	strpl	r3, [r0, #0]
 8007fb8:	2202      	movpl	r2, #2
 8007fba:	4610      	mov	r0, r2
 8007fbc:	4770      	bx	lr
 8007fbe:	b299      	uxth	r1, r3
 8007fc0:	b909      	cbnz	r1, 8007fc6 <__lo0bits+0x2a>
 8007fc2:	0c1b      	lsrs	r3, r3, #16
 8007fc4:	2210      	movs	r2, #16
 8007fc6:	b2d9      	uxtb	r1, r3
 8007fc8:	b909      	cbnz	r1, 8007fce <__lo0bits+0x32>
 8007fca:	3208      	adds	r2, #8
 8007fcc:	0a1b      	lsrs	r3, r3, #8
 8007fce:	0719      	lsls	r1, r3, #28
 8007fd0:	bf04      	itt	eq
 8007fd2:	091b      	lsreq	r3, r3, #4
 8007fd4:	3204      	addeq	r2, #4
 8007fd6:	0799      	lsls	r1, r3, #30
 8007fd8:	bf04      	itt	eq
 8007fda:	089b      	lsreq	r3, r3, #2
 8007fdc:	3202      	addeq	r2, #2
 8007fde:	07d9      	lsls	r1, r3, #31
 8007fe0:	d403      	bmi.n	8007fea <__lo0bits+0x4e>
 8007fe2:	085b      	lsrs	r3, r3, #1
 8007fe4:	f102 0201 	add.w	r2, r2, #1
 8007fe8:	d003      	beq.n	8007ff2 <__lo0bits+0x56>
 8007fea:	6003      	str	r3, [r0, #0]
 8007fec:	e7e5      	b.n	8007fba <__lo0bits+0x1e>
 8007fee:	2200      	movs	r2, #0
 8007ff0:	e7e3      	b.n	8007fba <__lo0bits+0x1e>
 8007ff2:	2220      	movs	r2, #32
 8007ff4:	e7e1      	b.n	8007fba <__lo0bits+0x1e>
	...

08007ff8 <__i2b>:
 8007ff8:	b510      	push	{r4, lr}
 8007ffa:	460c      	mov	r4, r1
 8007ffc:	2101      	movs	r1, #1
 8007ffe:	f7ff ff05 	bl	8007e0c <_Balloc>
 8008002:	4602      	mov	r2, r0
 8008004:	b928      	cbnz	r0, 8008012 <__i2b+0x1a>
 8008006:	4b05      	ldr	r3, [pc, #20]	; (800801c <__i2b+0x24>)
 8008008:	4805      	ldr	r0, [pc, #20]	; (8008020 <__i2b+0x28>)
 800800a:	f240 1145 	movw	r1, #325	; 0x145
 800800e:	f000 fb45 	bl	800869c <__assert_func>
 8008012:	2301      	movs	r3, #1
 8008014:	6144      	str	r4, [r0, #20]
 8008016:	6103      	str	r3, [r0, #16]
 8008018:	bd10      	pop	{r4, pc}
 800801a:	bf00      	nop
 800801c:	08008d98 	.word	0x08008d98
 8008020:	08008da9 	.word	0x08008da9

08008024 <__multiply>:
 8008024:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008028:	4691      	mov	r9, r2
 800802a:	690a      	ldr	r2, [r1, #16]
 800802c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008030:	429a      	cmp	r2, r3
 8008032:	bfb8      	it	lt
 8008034:	460b      	movlt	r3, r1
 8008036:	460c      	mov	r4, r1
 8008038:	bfbc      	itt	lt
 800803a:	464c      	movlt	r4, r9
 800803c:	4699      	movlt	r9, r3
 800803e:	6927      	ldr	r7, [r4, #16]
 8008040:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008044:	68a3      	ldr	r3, [r4, #8]
 8008046:	6861      	ldr	r1, [r4, #4]
 8008048:	eb07 060a 	add.w	r6, r7, sl
 800804c:	42b3      	cmp	r3, r6
 800804e:	b085      	sub	sp, #20
 8008050:	bfb8      	it	lt
 8008052:	3101      	addlt	r1, #1
 8008054:	f7ff feda 	bl	8007e0c <_Balloc>
 8008058:	b930      	cbnz	r0, 8008068 <__multiply+0x44>
 800805a:	4602      	mov	r2, r0
 800805c:	4b44      	ldr	r3, [pc, #272]	; (8008170 <__multiply+0x14c>)
 800805e:	4845      	ldr	r0, [pc, #276]	; (8008174 <__multiply+0x150>)
 8008060:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8008064:	f000 fb1a 	bl	800869c <__assert_func>
 8008068:	f100 0514 	add.w	r5, r0, #20
 800806c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008070:	462b      	mov	r3, r5
 8008072:	2200      	movs	r2, #0
 8008074:	4543      	cmp	r3, r8
 8008076:	d321      	bcc.n	80080bc <__multiply+0x98>
 8008078:	f104 0314 	add.w	r3, r4, #20
 800807c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008080:	f109 0314 	add.w	r3, r9, #20
 8008084:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008088:	9202      	str	r2, [sp, #8]
 800808a:	1b3a      	subs	r2, r7, r4
 800808c:	3a15      	subs	r2, #21
 800808e:	f022 0203 	bic.w	r2, r2, #3
 8008092:	3204      	adds	r2, #4
 8008094:	f104 0115 	add.w	r1, r4, #21
 8008098:	428f      	cmp	r7, r1
 800809a:	bf38      	it	cc
 800809c:	2204      	movcc	r2, #4
 800809e:	9201      	str	r2, [sp, #4]
 80080a0:	9a02      	ldr	r2, [sp, #8]
 80080a2:	9303      	str	r3, [sp, #12]
 80080a4:	429a      	cmp	r2, r3
 80080a6:	d80c      	bhi.n	80080c2 <__multiply+0x9e>
 80080a8:	2e00      	cmp	r6, #0
 80080aa:	dd03      	ble.n	80080b4 <__multiply+0x90>
 80080ac:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d05b      	beq.n	800816c <__multiply+0x148>
 80080b4:	6106      	str	r6, [r0, #16]
 80080b6:	b005      	add	sp, #20
 80080b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080bc:	f843 2b04 	str.w	r2, [r3], #4
 80080c0:	e7d8      	b.n	8008074 <__multiply+0x50>
 80080c2:	f8b3 a000 	ldrh.w	sl, [r3]
 80080c6:	f1ba 0f00 	cmp.w	sl, #0
 80080ca:	d024      	beq.n	8008116 <__multiply+0xf2>
 80080cc:	f104 0e14 	add.w	lr, r4, #20
 80080d0:	46a9      	mov	r9, r5
 80080d2:	f04f 0c00 	mov.w	ip, #0
 80080d6:	f85e 2b04 	ldr.w	r2, [lr], #4
 80080da:	f8d9 1000 	ldr.w	r1, [r9]
 80080de:	fa1f fb82 	uxth.w	fp, r2
 80080e2:	b289      	uxth	r1, r1
 80080e4:	fb0a 110b 	mla	r1, sl, fp, r1
 80080e8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80080ec:	f8d9 2000 	ldr.w	r2, [r9]
 80080f0:	4461      	add	r1, ip
 80080f2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80080f6:	fb0a c20b 	mla	r2, sl, fp, ip
 80080fa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80080fe:	b289      	uxth	r1, r1
 8008100:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008104:	4577      	cmp	r7, lr
 8008106:	f849 1b04 	str.w	r1, [r9], #4
 800810a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800810e:	d8e2      	bhi.n	80080d6 <__multiply+0xb2>
 8008110:	9a01      	ldr	r2, [sp, #4]
 8008112:	f845 c002 	str.w	ip, [r5, r2]
 8008116:	9a03      	ldr	r2, [sp, #12]
 8008118:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800811c:	3304      	adds	r3, #4
 800811e:	f1b9 0f00 	cmp.w	r9, #0
 8008122:	d021      	beq.n	8008168 <__multiply+0x144>
 8008124:	6829      	ldr	r1, [r5, #0]
 8008126:	f104 0c14 	add.w	ip, r4, #20
 800812a:	46ae      	mov	lr, r5
 800812c:	f04f 0a00 	mov.w	sl, #0
 8008130:	f8bc b000 	ldrh.w	fp, [ip]
 8008134:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008138:	fb09 220b 	mla	r2, r9, fp, r2
 800813c:	4452      	add	r2, sl
 800813e:	b289      	uxth	r1, r1
 8008140:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008144:	f84e 1b04 	str.w	r1, [lr], #4
 8008148:	f85c 1b04 	ldr.w	r1, [ip], #4
 800814c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008150:	f8be 1000 	ldrh.w	r1, [lr]
 8008154:	fb09 110a 	mla	r1, r9, sl, r1
 8008158:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800815c:	4567      	cmp	r7, ip
 800815e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008162:	d8e5      	bhi.n	8008130 <__multiply+0x10c>
 8008164:	9a01      	ldr	r2, [sp, #4]
 8008166:	50a9      	str	r1, [r5, r2]
 8008168:	3504      	adds	r5, #4
 800816a:	e799      	b.n	80080a0 <__multiply+0x7c>
 800816c:	3e01      	subs	r6, #1
 800816e:	e79b      	b.n	80080a8 <__multiply+0x84>
 8008170:	08008d98 	.word	0x08008d98
 8008174:	08008da9 	.word	0x08008da9

08008178 <__pow5mult>:
 8008178:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800817c:	4615      	mov	r5, r2
 800817e:	f012 0203 	ands.w	r2, r2, #3
 8008182:	4606      	mov	r6, r0
 8008184:	460f      	mov	r7, r1
 8008186:	d007      	beq.n	8008198 <__pow5mult+0x20>
 8008188:	4c25      	ldr	r4, [pc, #148]	; (8008220 <__pow5mult+0xa8>)
 800818a:	3a01      	subs	r2, #1
 800818c:	2300      	movs	r3, #0
 800818e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008192:	f7ff fe9d 	bl	8007ed0 <__multadd>
 8008196:	4607      	mov	r7, r0
 8008198:	10ad      	asrs	r5, r5, #2
 800819a:	d03d      	beq.n	8008218 <__pow5mult+0xa0>
 800819c:	69f4      	ldr	r4, [r6, #28]
 800819e:	b97c      	cbnz	r4, 80081c0 <__pow5mult+0x48>
 80081a0:	2010      	movs	r0, #16
 80081a2:	f7ff fd7f 	bl	8007ca4 <malloc>
 80081a6:	4602      	mov	r2, r0
 80081a8:	61f0      	str	r0, [r6, #28]
 80081aa:	b928      	cbnz	r0, 80081b8 <__pow5mult+0x40>
 80081ac:	4b1d      	ldr	r3, [pc, #116]	; (8008224 <__pow5mult+0xac>)
 80081ae:	481e      	ldr	r0, [pc, #120]	; (8008228 <__pow5mult+0xb0>)
 80081b0:	f240 11b3 	movw	r1, #435	; 0x1b3
 80081b4:	f000 fa72 	bl	800869c <__assert_func>
 80081b8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80081bc:	6004      	str	r4, [r0, #0]
 80081be:	60c4      	str	r4, [r0, #12]
 80081c0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80081c4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80081c8:	b94c      	cbnz	r4, 80081de <__pow5mult+0x66>
 80081ca:	f240 2171 	movw	r1, #625	; 0x271
 80081ce:	4630      	mov	r0, r6
 80081d0:	f7ff ff12 	bl	8007ff8 <__i2b>
 80081d4:	2300      	movs	r3, #0
 80081d6:	f8c8 0008 	str.w	r0, [r8, #8]
 80081da:	4604      	mov	r4, r0
 80081dc:	6003      	str	r3, [r0, #0]
 80081de:	f04f 0900 	mov.w	r9, #0
 80081e2:	07eb      	lsls	r3, r5, #31
 80081e4:	d50a      	bpl.n	80081fc <__pow5mult+0x84>
 80081e6:	4639      	mov	r1, r7
 80081e8:	4622      	mov	r2, r4
 80081ea:	4630      	mov	r0, r6
 80081ec:	f7ff ff1a 	bl	8008024 <__multiply>
 80081f0:	4639      	mov	r1, r7
 80081f2:	4680      	mov	r8, r0
 80081f4:	4630      	mov	r0, r6
 80081f6:	f7ff fe49 	bl	8007e8c <_Bfree>
 80081fa:	4647      	mov	r7, r8
 80081fc:	106d      	asrs	r5, r5, #1
 80081fe:	d00b      	beq.n	8008218 <__pow5mult+0xa0>
 8008200:	6820      	ldr	r0, [r4, #0]
 8008202:	b938      	cbnz	r0, 8008214 <__pow5mult+0x9c>
 8008204:	4622      	mov	r2, r4
 8008206:	4621      	mov	r1, r4
 8008208:	4630      	mov	r0, r6
 800820a:	f7ff ff0b 	bl	8008024 <__multiply>
 800820e:	6020      	str	r0, [r4, #0]
 8008210:	f8c0 9000 	str.w	r9, [r0]
 8008214:	4604      	mov	r4, r0
 8008216:	e7e4      	b.n	80081e2 <__pow5mult+0x6a>
 8008218:	4638      	mov	r0, r7
 800821a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800821e:	bf00      	nop
 8008220:	08008ef8 	.word	0x08008ef8
 8008224:	08008d29 	.word	0x08008d29
 8008228:	08008da9 	.word	0x08008da9

0800822c <__lshift>:
 800822c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008230:	460c      	mov	r4, r1
 8008232:	6849      	ldr	r1, [r1, #4]
 8008234:	6923      	ldr	r3, [r4, #16]
 8008236:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800823a:	68a3      	ldr	r3, [r4, #8]
 800823c:	4607      	mov	r7, r0
 800823e:	4691      	mov	r9, r2
 8008240:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008244:	f108 0601 	add.w	r6, r8, #1
 8008248:	42b3      	cmp	r3, r6
 800824a:	db0b      	blt.n	8008264 <__lshift+0x38>
 800824c:	4638      	mov	r0, r7
 800824e:	f7ff fddd 	bl	8007e0c <_Balloc>
 8008252:	4605      	mov	r5, r0
 8008254:	b948      	cbnz	r0, 800826a <__lshift+0x3e>
 8008256:	4602      	mov	r2, r0
 8008258:	4b28      	ldr	r3, [pc, #160]	; (80082fc <__lshift+0xd0>)
 800825a:	4829      	ldr	r0, [pc, #164]	; (8008300 <__lshift+0xd4>)
 800825c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8008260:	f000 fa1c 	bl	800869c <__assert_func>
 8008264:	3101      	adds	r1, #1
 8008266:	005b      	lsls	r3, r3, #1
 8008268:	e7ee      	b.n	8008248 <__lshift+0x1c>
 800826a:	2300      	movs	r3, #0
 800826c:	f100 0114 	add.w	r1, r0, #20
 8008270:	f100 0210 	add.w	r2, r0, #16
 8008274:	4618      	mov	r0, r3
 8008276:	4553      	cmp	r3, sl
 8008278:	db33      	blt.n	80082e2 <__lshift+0xb6>
 800827a:	6920      	ldr	r0, [r4, #16]
 800827c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008280:	f104 0314 	add.w	r3, r4, #20
 8008284:	f019 091f 	ands.w	r9, r9, #31
 8008288:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800828c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008290:	d02b      	beq.n	80082ea <__lshift+0xbe>
 8008292:	f1c9 0e20 	rsb	lr, r9, #32
 8008296:	468a      	mov	sl, r1
 8008298:	2200      	movs	r2, #0
 800829a:	6818      	ldr	r0, [r3, #0]
 800829c:	fa00 f009 	lsl.w	r0, r0, r9
 80082a0:	4310      	orrs	r0, r2
 80082a2:	f84a 0b04 	str.w	r0, [sl], #4
 80082a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80082aa:	459c      	cmp	ip, r3
 80082ac:	fa22 f20e 	lsr.w	r2, r2, lr
 80082b0:	d8f3      	bhi.n	800829a <__lshift+0x6e>
 80082b2:	ebac 0304 	sub.w	r3, ip, r4
 80082b6:	3b15      	subs	r3, #21
 80082b8:	f023 0303 	bic.w	r3, r3, #3
 80082bc:	3304      	adds	r3, #4
 80082be:	f104 0015 	add.w	r0, r4, #21
 80082c2:	4584      	cmp	ip, r0
 80082c4:	bf38      	it	cc
 80082c6:	2304      	movcc	r3, #4
 80082c8:	50ca      	str	r2, [r1, r3]
 80082ca:	b10a      	cbz	r2, 80082d0 <__lshift+0xa4>
 80082cc:	f108 0602 	add.w	r6, r8, #2
 80082d0:	3e01      	subs	r6, #1
 80082d2:	4638      	mov	r0, r7
 80082d4:	612e      	str	r6, [r5, #16]
 80082d6:	4621      	mov	r1, r4
 80082d8:	f7ff fdd8 	bl	8007e8c <_Bfree>
 80082dc:	4628      	mov	r0, r5
 80082de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082e2:	f842 0f04 	str.w	r0, [r2, #4]!
 80082e6:	3301      	adds	r3, #1
 80082e8:	e7c5      	b.n	8008276 <__lshift+0x4a>
 80082ea:	3904      	subs	r1, #4
 80082ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80082f0:	f841 2f04 	str.w	r2, [r1, #4]!
 80082f4:	459c      	cmp	ip, r3
 80082f6:	d8f9      	bhi.n	80082ec <__lshift+0xc0>
 80082f8:	e7ea      	b.n	80082d0 <__lshift+0xa4>
 80082fa:	bf00      	nop
 80082fc:	08008d98 	.word	0x08008d98
 8008300:	08008da9 	.word	0x08008da9

08008304 <__mcmp>:
 8008304:	b530      	push	{r4, r5, lr}
 8008306:	6902      	ldr	r2, [r0, #16]
 8008308:	690c      	ldr	r4, [r1, #16]
 800830a:	1b12      	subs	r2, r2, r4
 800830c:	d10e      	bne.n	800832c <__mcmp+0x28>
 800830e:	f100 0314 	add.w	r3, r0, #20
 8008312:	3114      	adds	r1, #20
 8008314:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008318:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800831c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008320:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008324:	42a5      	cmp	r5, r4
 8008326:	d003      	beq.n	8008330 <__mcmp+0x2c>
 8008328:	d305      	bcc.n	8008336 <__mcmp+0x32>
 800832a:	2201      	movs	r2, #1
 800832c:	4610      	mov	r0, r2
 800832e:	bd30      	pop	{r4, r5, pc}
 8008330:	4283      	cmp	r3, r0
 8008332:	d3f3      	bcc.n	800831c <__mcmp+0x18>
 8008334:	e7fa      	b.n	800832c <__mcmp+0x28>
 8008336:	f04f 32ff 	mov.w	r2, #4294967295
 800833a:	e7f7      	b.n	800832c <__mcmp+0x28>

0800833c <__mdiff>:
 800833c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008340:	460c      	mov	r4, r1
 8008342:	4606      	mov	r6, r0
 8008344:	4611      	mov	r1, r2
 8008346:	4620      	mov	r0, r4
 8008348:	4690      	mov	r8, r2
 800834a:	f7ff ffdb 	bl	8008304 <__mcmp>
 800834e:	1e05      	subs	r5, r0, #0
 8008350:	d110      	bne.n	8008374 <__mdiff+0x38>
 8008352:	4629      	mov	r1, r5
 8008354:	4630      	mov	r0, r6
 8008356:	f7ff fd59 	bl	8007e0c <_Balloc>
 800835a:	b930      	cbnz	r0, 800836a <__mdiff+0x2e>
 800835c:	4b3a      	ldr	r3, [pc, #232]	; (8008448 <__mdiff+0x10c>)
 800835e:	4602      	mov	r2, r0
 8008360:	f240 2137 	movw	r1, #567	; 0x237
 8008364:	4839      	ldr	r0, [pc, #228]	; (800844c <__mdiff+0x110>)
 8008366:	f000 f999 	bl	800869c <__assert_func>
 800836a:	2301      	movs	r3, #1
 800836c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008370:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008374:	bfa4      	itt	ge
 8008376:	4643      	movge	r3, r8
 8008378:	46a0      	movge	r8, r4
 800837a:	4630      	mov	r0, r6
 800837c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008380:	bfa6      	itte	ge
 8008382:	461c      	movge	r4, r3
 8008384:	2500      	movge	r5, #0
 8008386:	2501      	movlt	r5, #1
 8008388:	f7ff fd40 	bl	8007e0c <_Balloc>
 800838c:	b920      	cbnz	r0, 8008398 <__mdiff+0x5c>
 800838e:	4b2e      	ldr	r3, [pc, #184]	; (8008448 <__mdiff+0x10c>)
 8008390:	4602      	mov	r2, r0
 8008392:	f240 2145 	movw	r1, #581	; 0x245
 8008396:	e7e5      	b.n	8008364 <__mdiff+0x28>
 8008398:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800839c:	6926      	ldr	r6, [r4, #16]
 800839e:	60c5      	str	r5, [r0, #12]
 80083a0:	f104 0914 	add.w	r9, r4, #20
 80083a4:	f108 0514 	add.w	r5, r8, #20
 80083a8:	f100 0e14 	add.w	lr, r0, #20
 80083ac:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80083b0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80083b4:	f108 0210 	add.w	r2, r8, #16
 80083b8:	46f2      	mov	sl, lr
 80083ba:	2100      	movs	r1, #0
 80083bc:	f859 3b04 	ldr.w	r3, [r9], #4
 80083c0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80083c4:	fa11 f88b 	uxtah	r8, r1, fp
 80083c8:	b299      	uxth	r1, r3
 80083ca:	0c1b      	lsrs	r3, r3, #16
 80083cc:	eba8 0801 	sub.w	r8, r8, r1
 80083d0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80083d4:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80083d8:	fa1f f888 	uxth.w	r8, r8
 80083dc:	1419      	asrs	r1, r3, #16
 80083de:	454e      	cmp	r6, r9
 80083e0:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80083e4:	f84a 3b04 	str.w	r3, [sl], #4
 80083e8:	d8e8      	bhi.n	80083bc <__mdiff+0x80>
 80083ea:	1b33      	subs	r3, r6, r4
 80083ec:	3b15      	subs	r3, #21
 80083ee:	f023 0303 	bic.w	r3, r3, #3
 80083f2:	3304      	adds	r3, #4
 80083f4:	3415      	adds	r4, #21
 80083f6:	42a6      	cmp	r6, r4
 80083f8:	bf38      	it	cc
 80083fa:	2304      	movcc	r3, #4
 80083fc:	441d      	add	r5, r3
 80083fe:	4473      	add	r3, lr
 8008400:	469e      	mov	lr, r3
 8008402:	462e      	mov	r6, r5
 8008404:	4566      	cmp	r6, ip
 8008406:	d30e      	bcc.n	8008426 <__mdiff+0xea>
 8008408:	f10c 0203 	add.w	r2, ip, #3
 800840c:	1b52      	subs	r2, r2, r5
 800840e:	f022 0203 	bic.w	r2, r2, #3
 8008412:	3d03      	subs	r5, #3
 8008414:	45ac      	cmp	ip, r5
 8008416:	bf38      	it	cc
 8008418:	2200      	movcc	r2, #0
 800841a:	4413      	add	r3, r2
 800841c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8008420:	b17a      	cbz	r2, 8008442 <__mdiff+0x106>
 8008422:	6107      	str	r7, [r0, #16]
 8008424:	e7a4      	b.n	8008370 <__mdiff+0x34>
 8008426:	f856 8b04 	ldr.w	r8, [r6], #4
 800842a:	fa11 f288 	uxtah	r2, r1, r8
 800842e:	1414      	asrs	r4, r2, #16
 8008430:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008434:	b292      	uxth	r2, r2
 8008436:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800843a:	f84e 2b04 	str.w	r2, [lr], #4
 800843e:	1421      	asrs	r1, r4, #16
 8008440:	e7e0      	b.n	8008404 <__mdiff+0xc8>
 8008442:	3f01      	subs	r7, #1
 8008444:	e7ea      	b.n	800841c <__mdiff+0xe0>
 8008446:	bf00      	nop
 8008448:	08008d98 	.word	0x08008d98
 800844c:	08008da9 	.word	0x08008da9

08008450 <__d2b>:
 8008450:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008454:	460f      	mov	r7, r1
 8008456:	2101      	movs	r1, #1
 8008458:	ec59 8b10 	vmov	r8, r9, d0
 800845c:	4616      	mov	r6, r2
 800845e:	f7ff fcd5 	bl	8007e0c <_Balloc>
 8008462:	4604      	mov	r4, r0
 8008464:	b930      	cbnz	r0, 8008474 <__d2b+0x24>
 8008466:	4602      	mov	r2, r0
 8008468:	4b24      	ldr	r3, [pc, #144]	; (80084fc <__d2b+0xac>)
 800846a:	4825      	ldr	r0, [pc, #148]	; (8008500 <__d2b+0xb0>)
 800846c:	f240 310f 	movw	r1, #783	; 0x30f
 8008470:	f000 f914 	bl	800869c <__assert_func>
 8008474:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008478:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800847c:	bb2d      	cbnz	r5, 80084ca <__d2b+0x7a>
 800847e:	9301      	str	r3, [sp, #4]
 8008480:	f1b8 0300 	subs.w	r3, r8, #0
 8008484:	d026      	beq.n	80084d4 <__d2b+0x84>
 8008486:	4668      	mov	r0, sp
 8008488:	9300      	str	r3, [sp, #0]
 800848a:	f7ff fd87 	bl	8007f9c <__lo0bits>
 800848e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008492:	b1e8      	cbz	r0, 80084d0 <__d2b+0x80>
 8008494:	f1c0 0320 	rsb	r3, r0, #32
 8008498:	fa02 f303 	lsl.w	r3, r2, r3
 800849c:	430b      	orrs	r3, r1
 800849e:	40c2      	lsrs	r2, r0
 80084a0:	6163      	str	r3, [r4, #20]
 80084a2:	9201      	str	r2, [sp, #4]
 80084a4:	9b01      	ldr	r3, [sp, #4]
 80084a6:	61a3      	str	r3, [r4, #24]
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	bf14      	ite	ne
 80084ac:	2202      	movne	r2, #2
 80084ae:	2201      	moveq	r2, #1
 80084b0:	6122      	str	r2, [r4, #16]
 80084b2:	b1bd      	cbz	r5, 80084e4 <__d2b+0x94>
 80084b4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80084b8:	4405      	add	r5, r0
 80084ba:	603d      	str	r5, [r7, #0]
 80084bc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80084c0:	6030      	str	r0, [r6, #0]
 80084c2:	4620      	mov	r0, r4
 80084c4:	b003      	add	sp, #12
 80084c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80084ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80084ce:	e7d6      	b.n	800847e <__d2b+0x2e>
 80084d0:	6161      	str	r1, [r4, #20]
 80084d2:	e7e7      	b.n	80084a4 <__d2b+0x54>
 80084d4:	a801      	add	r0, sp, #4
 80084d6:	f7ff fd61 	bl	8007f9c <__lo0bits>
 80084da:	9b01      	ldr	r3, [sp, #4]
 80084dc:	6163      	str	r3, [r4, #20]
 80084de:	3020      	adds	r0, #32
 80084e0:	2201      	movs	r2, #1
 80084e2:	e7e5      	b.n	80084b0 <__d2b+0x60>
 80084e4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80084e8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80084ec:	6038      	str	r0, [r7, #0]
 80084ee:	6918      	ldr	r0, [r3, #16]
 80084f0:	f7ff fd34 	bl	8007f5c <__hi0bits>
 80084f4:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80084f8:	e7e2      	b.n	80084c0 <__d2b+0x70>
 80084fa:	bf00      	nop
 80084fc:	08008d98 	.word	0x08008d98
 8008500:	08008da9 	.word	0x08008da9

08008504 <__sflush_r>:
 8008504:	898a      	ldrh	r2, [r1, #12]
 8008506:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800850a:	4605      	mov	r5, r0
 800850c:	0710      	lsls	r0, r2, #28
 800850e:	460c      	mov	r4, r1
 8008510:	d458      	bmi.n	80085c4 <__sflush_r+0xc0>
 8008512:	684b      	ldr	r3, [r1, #4]
 8008514:	2b00      	cmp	r3, #0
 8008516:	dc05      	bgt.n	8008524 <__sflush_r+0x20>
 8008518:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800851a:	2b00      	cmp	r3, #0
 800851c:	dc02      	bgt.n	8008524 <__sflush_r+0x20>
 800851e:	2000      	movs	r0, #0
 8008520:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008524:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008526:	2e00      	cmp	r6, #0
 8008528:	d0f9      	beq.n	800851e <__sflush_r+0x1a>
 800852a:	2300      	movs	r3, #0
 800852c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008530:	682f      	ldr	r7, [r5, #0]
 8008532:	6a21      	ldr	r1, [r4, #32]
 8008534:	602b      	str	r3, [r5, #0]
 8008536:	d032      	beq.n	800859e <__sflush_r+0x9a>
 8008538:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800853a:	89a3      	ldrh	r3, [r4, #12]
 800853c:	075a      	lsls	r2, r3, #29
 800853e:	d505      	bpl.n	800854c <__sflush_r+0x48>
 8008540:	6863      	ldr	r3, [r4, #4]
 8008542:	1ac0      	subs	r0, r0, r3
 8008544:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008546:	b10b      	cbz	r3, 800854c <__sflush_r+0x48>
 8008548:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800854a:	1ac0      	subs	r0, r0, r3
 800854c:	2300      	movs	r3, #0
 800854e:	4602      	mov	r2, r0
 8008550:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008552:	6a21      	ldr	r1, [r4, #32]
 8008554:	4628      	mov	r0, r5
 8008556:	47b0      	blx	r6
 8008558:	1c43      	adds	r3, r0, #1
 800855a:	89a3      	ldrh	r3, [r4, #12]
 800855c:	d106      	bne.n	800856c <__sflush_r+0x68>
 800855e:	6829      	ldr	r1, [r5, #0]
 8008560:	291d      	cmp	r1, #29
 8008562:	d82b      	bhi.n	80085bc <__sflush_r+0xb8>
 8008564:	4a29      	ldr	r2, [pc, #164]	; (800860c <__sflush_r+0x108>)
 8008566:	410a      	asrs	r2, r1
 8008568:	07d6      	lsls	r6, r2, #31
 800856a:	d427      	bmi.n	80085bc <__sflush_r+0xb8>
 800856c:	2200      	movs	r2, #0
 800856e:	6062      	str	r2, [r4, #4]
 8008570:	04d9      	lsls	r1, r3, #19
 8008572:	6922      	ldr	r2, [r4, #16]
 8008574:	6022      	str	r2, [r4, #0]
 8008576:	d504      	bpl.n	8008582 <__sflush_r+0x7e>
 8008578:	1c42      	adds	r2, r0, #1
 800857a:	d101      	bne.n	8008580 <__sflush_r+0x7c>
 800857c:	682b      	ldr	r3, [r5, #0]
 800857e:	b903      	cbnz	r3, 8008582 <__sflush_r+0x7e>
 8008580:	6560      	str	r0, [r4, #84]	; 0x54
 8008582:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008584:	602f      	str	r7, [r5, #0]
 8008586:	2900      	cmp	r1, #0
 8008588:	d0c9      	beq.n	800851e <__sflush_r+0x1a>
 800858a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800858e:	4299      	cmp	r1, r3
 8008590:	d002      	beq.n	8008598 <__sflush_r+0x94>
 8008592:	4628      	mov	r0, r5
 8008594:	f7ff fb3a 	bl	8007c0c <_free_r>
 8008598:	2000      	movs	r0, #0
 800859a:	6360      	str	r0, [r4, #52]	; 0x34
 800859c:	e7c0      	b.n	8008520 <__sflush_r+0x1c>
 800859e:	2301      	movs	r3, #1
 80085a0:	4628      	mov	r0, r5
 80085a2:	47b0      	blx	r6
 80085a4:	1c41      	adds	r1, r0, #1
 80085a6:	d1c8      	bne.n	800853a <__sflush_r+0x36>
 80085a8:	682b      	ldr	r3, [r5, #0]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d0c5      	beq.n	800853a <__sflush_r+0x36>
 80085ae:	2b1d      	cmp	r3, #29
 80085b0:	d001      	beq.n	80085b6 <__sflush_r+0xb2>
 80085b2:	2b16      	cmp	r3, #22
 80085b4:	d101      	bne.n	80085ba <__sflush_r+0xb6>
 80085b6:	602f      	str	r7, [r5, #0]
 80085b8:	e7b1      	b.n	800851e <__sflush_r+0x1a>
 80085ba:	89a3      	ldrh	r3, [r4, #12]
 80085bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80085c0:	81a3      	strh	r3, [r4, #12]
 80085c2:	e7ad      	b.n	8008520 <__sflush_r+0x1c>
 80085c4:	690f      	ldr	r7, [r1, #16]
 80085c6:	2f00      	cmp	r7, #0
 80085c8:	d0a9      	beq.n	800851e <__sflush_r+0x1a>
 80085ca:	0793      	lsls	r3, r2, #30
 80085cc:	680e      	ldr	r6, [r1, #0]
 80085ce:	bf08      	it	eq
 80085d0:	694b      	ldreq	r3, [r1, #20]
 80085d2:	600f      	str	r7, [r1, #0]
 80085d4:	bf18      	it	ne
 80085d6:	2300      	movne	r3, #0
 80085d8:	eba6 0807 	sub.w	r8, r6, r7
 80085dc:	608b      	str	r3, [r1, #8]
 80085de:	f1b8 0f00 	cmp.w	r8, #0
 80085e2:	dd9c      	ble.n	800851e <__sflush_r+0x1a>
 80085e4:	6a21      	ldr	r1, [r4, #32]
 80085e6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80085e8:	4643      	mov	r3, r8
 80085ea:	463a      	mov	r2, r7
 80085ec:	4628      	mov	r0, r5
 80085ee:	47b0      	blx	r6
 80085f0:	2800      	cmp	r0, #0
 80085f2:	dc06      	bgt.n	8008602 <__sflush_r+0xfe>
 80085f4:	89a3      	ldrh	r3, [r4, #12]
 80085f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80085fa:	81a3      	strh	r3, [r4, #12]
 80085fc:	f04f 30ff 	mov.w	r0, #4294967295
 8008600:	e78e      	b.n	8008520 <__sflush_r+0x1c>
 8008602:	4407      	add	r7, r0
 8008604:	eba8 0800 	sub.w	r8, r8, r0
 8008608:	e7e9      	b.n	80085de <__sflush_r+0xda>
 800860a:	bf00      	nop
 800860c:	dfbffffe 	.word	0xdfbffffe

08008610 <_fflush_r>:
 8008610:	b538      	push	{r3, r4, r5, lr}
 8008612:	690b      	ldr	r3, [r1, #16]
 8008614:	4605      	mov	r5, r0
 8008616:	460c      	mov	r4, r1
 8008618:	b913      	cbnz	r3, 8008620 <_fflush_r+0x10>
 800861a:	2500      	movs	r5, #0
 800861c:	4628      	mov	r0, r5
 800861e:	bd38      	pop	{r3, r4, r5, pc}
 8008620:	b118      	cbz	r0, 800862a <_fflush_r+0x1a>
 8008622:	6a03      	ldr	r3, [r0, #32]
 8008624:	b90b      	cbnz	r3, 800862a <_fflush_r+0x1a>
 8008626:	f7fe fb7b 	bl	8006d20 <__sinit>
 800862a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800862e:	2b00      	cmp	r3, #0
 8008630:	d0f3      	beq.n	800861a <_fflush_r+0xa>
 8008632:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008634:	07d0      	lsls	r0, r2, #31
 8008636:	d404      	bmi.n	8008642 <_fflush_r+0x32>
 8008638:	0599      	lsls	r1, r3, #22
 800863a:	d402      	bmi.n	8008642 <_fflush_r+0x32>
 800863c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800863e:	f7fe fc66 	bl	8006f0e <__retarget_lock_acquire_recursive>
 8008642:	4628      	mov	r0, r5
 8008644:	4621      	mov	r1, r4
 8008646:	f7ff ff5d 	bl	8008504 <__sflush_r>
 800864a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800864c:	07da      	lsls	r2, r3, #31
 800864e:	4605      	mov	r5, r0
 8008650:	d4e4      	bmi.n	800861c <_fflush_r+0xc>
 8008652:	89a3      	ldrh	r3, [r4, #12]
 8008654:	059b      	lsls	r3, r3, #22
 8008656:	d4e1      	bmi.n	800861c <_fflush_r+0xc>
 8008658:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800865a:	f7fe fc59 	bl	8006f10 <__retarget_lock_release_recursive>
 800865e:	e7dd      	b.n	800861c <_fflush_r+0xc>

08008660 <_sbrk_r>:
 8008660:	b538      	push	{r3, r4, r5, lr}
 8008662:	4d06      	ldr	r5, [pc, #24]	; (800867c <_sbrk_r+0x1c>)
 8008664:	2300      	movs	r3, #0
 8008666:	4604      	mov	r4, r0
 8008668:	4608      	mov	r0, r1
 800866a:	602b      	str	r3, [r5, #0]
 800866c:	f7f9 fcca 	bl	8002004 <_sbrk>
 8008670:	1c43      	adds	r3, r0, #1
 8008672:	d102      	bne.n	800867a <_sbrk_r+0x1a>
 8008674:	682b      	ldr	r3, [r5, #0]
 8008676:	b103      	cbz	r3, 800867a <_sbrk_r+0x1a>
 8008678:	6023      	str	r3, [r4, #0]
 800867a:	bd38      	pop	{r3, r4, r5, pc}
 800867c:	200008a4 	.word	0x200008a4

08008680 <memcpy>:
 8008680:	440a      	add	r2, r1
 8008682:	4291      	cmp	r1, r2
 8008684:	f100 33ff 	add.w	r3, r0, #4294967295
 8008688:	d100      	bne.n	800868c <memcpy+0xc>
 800868a:	4770      	bx	lr
 800868c:	b510      	push	{r4, lr}
 800868e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008692:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008696:	4291      	cmp	r1, r2
 8008698:	d1f9      	bne.n	800868e <memcpy+0xe>
 800869a:	bd10      	pop	{r4, pc}

0800869c <__assert_func>:
 800869c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800869e:	4614      	mov	r4, r2
 80086a0:	461a      	mov	r2, r3
 80086a2:	4b09      	ldr	r3, [pc, #36]	; (80086c8 <__assert_func+0x2c>)
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	4605      	mov	r5, r0
 80086a8:	68d8      	ldr	r0, [r3, #12]
 80086aa:	b14c      	cbz	r4, 80086c0 <__assert_func+0x24>
 80086ac:	4b07      	ldr	r3, [pc, #28]	; (80086cc <__assert_func+0x30>)
 80086ae:	9100      	str	r1, [sp, #0]
 80086b0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80086b4:	4906      	ldr	r1, [pc, #24]	; (80086d0 <__assert_func+0x34>)
 80086b6:	462b      	mov	r3, r5
 80086b8:	f000 f844 	bl	8008744 <fiprintf>
 80086bc:	f000 f854 	bl	8008768 <abort>
 80086c0:	4b04      	ldr	r3, [pc, #16]	; (80086d4 <__assert_func+0x38>)
 80086c2:	461c      	mov	r4, r3
 80086c4:	e7f3      	b.n	80086ae <__assert_func+0x12>
 80086c6:	bf00      	nop
 80086c8:	2000007c 	.word	0x2000007c
 80086cc:	08008f0e 	.word	0x08008f0e
 80086d0:	08008f1b 	.word	0x08008f1b
 80086d4:	08008f49 	.word	0x08008f49

080086d8 <_calloc_r>:
 80086d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80086da:	fba1 2402 	umull	r2, r4, r1, r2
 80086de:	b94c      	cbnz	r4, 80086f4 <_calloc_r+0x1c>
 80086e0:	4611      	mov	r1, r2
 80086e2:	9201      	str	r2, [sp, #4]
 80086e4:	f7ff fb06 	bl	8007cf4 <_malloc_r>
 80086e8:	9a01      	ldr	r2, [sp, #4]
 80086ea:	4605      	mov	r5, r0
 80086ec:	b930      	cbnz	r0, 80086fc <_calloc_r+0x24>
 80086ee:	4628      	mov	r0, r5
 80086f0:	b003      	add	sp, #12
 80086f2:	bd30      	pop	{r4, r5, pc}
 80086f4:	220c      	movs	r2, #12
 80086f6:	6002      	str	r2, [r0, #0]
 80086f8:	2500      	movs	r5, #0
 80086fa:	e7f8      	b.n	80086ee <_calloc_r+0x16>
 80086fc:	4621      	mov	r1, r4
 80086fe:	f7fe fb88 	bl	8006e12 <memset>
 8008702:	e7f4      	b.n	80086ee <_calloc_r+0x16>

08008704 <__ascii_mbtowc>:
 8008704:	b082      	sub	sp, #8
 8008706:	b901      	cbnz	r1, 800870a <__ascii_mbtowc+0x6>
 8008708:	a901      	add	r1, sp, #4
 800870a:	b142      	cbz	r2, 800871e <__ascii_mbtowc+0x1a>
 800870c:	b14b      	cbz	r3, 8008722 <__ascii_mbtowc+0x1e>
 800870e:	7813      	ldrb	r3, [r2, #0]
 8008710:	600b      	str	r3, [r1, #0]
 8008712:	7812      	ldrb	r2, [r2, #0]
 8008714:	1e10      	subs	r0, r2, #0
 8008716:	bf18      	it	ne
 8008718:	2001      	movne	r0, #1
 800871a:	b002      	add	sp, #8
 800871c:	4770      	bx	lr
 800871e:	4610      	mov	r0, r2
 8008720:	e7fb      	b.n	800871a <__ascii_mbtowc+0x16>
 8008722:	f06f 0001 	mvn.w	r0, #1
 8008726:	e7f8      	b.n	800871a <__ascii_mbtowc+0x16>

08008728 <__ascii_wctomb>:
 8008728:	b149      	cbz	r1, 800873e <__ascii_wctomb+0x16>
 800872a:	2aff      	cmp	r2, #255	; 0xff
 800872c:	bf85      	ittet	hi
 800872e:	238a      	movhi	r3, #138	; 0x8a
 8008730:	6003      	strhi	r3, [r0, #0]
 8008732:	700a      	strbls	r2, [r1, #0]
 8008734:	f04f 30ff 	movhi.w	r0, #4294967295
 8008738:	bf98      	it	ls
 800873a:	2001      	movls	r0, #1
 800873c:	4770      	bx	lr
 800873e:	4608      	mov	r0, r1
 8008740:	4770      	bx	lr
	...

08008744 <fiprintf>:
 8008744:	b40e      	push	{r1, r2, r3}
 8008746:	b503      	push	{r0, r1, lr}
 8008748:	4601      	mov	r1, r0
 800874a:	ab03      	add	r3, sp, #12
 800874c:	4805      	ldr	r0, [pc, #20]	; (8008764 <fiprintf+0x20>)
 800874e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008752:	6800      	ldr	r0, [r0, #0]
 8008754:	9301      	str	r3, [sp, #4]
 8008756:	f000 f837 	bl	80087c8 <_vfiprintf_r>
 800875a:	b002      	add	sp, #8
 800875c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008760:	b003      	add	sp, #12
 8008762:	4770      	bx	lr
 8008764:	2000007c 	.word	0x2000007c

08008768 <abort>:
 8008768:	b508      	push	{r3, lr}
 800876a:	2006      	movs	r0, #6
 800876c:	f000 fa04 	bl	8008b78 <raise>
 8008770:	2001      	movs	r0, #1
 8008772:	f7f9 fbcf 	bl	8001f14 <_exit>

08008776 <__sfputc_r>:
 8008776:	6893      	ldr	r3, [r2, #8]
 8008778:	3b01      	subs	r3, #1
 800877a:	2b00      	cmp	r3, #0
 800877c:	b410      	push	{r4}
 800877e:	6093      	str	r3, [r2, #8]
 8008780:	da08      	bge.n	8008794 <__sfputc_r+0x1e>
 8008782:	6994      	ldr	r4, [r2, #24]
 8008784:	42a3      	cmp	r3, r4
 8008786:	db01      	blt.n	800878c <__sfputc_r+0x16>
 8008788:	290a      	cmp	r1, #10
 800878a:	d103      	bne.n	8008794 <__sfputc_r+0x1e>
 800878c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008790:	f000 b934 	b.w	80089fc <__swbuf_r>
 8008794:	6813      	ldr	r3, [r2, #0]
 8008796:	1c58      	adds	r0, r3, #1
 8008798:	6010      	str	r0, [r2, #0]
 800879a:	7019      	strb	r1, [r3, #0]
 800879c:	4608      	mov	r0, r1
 800879e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80087a2:	4770      	bx	lr

080087a4 <__sfputs_r>:
 80087a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087a6:	4606      	mov	r6, r0
 80087a8:	460f      	mov	r7, r1
 80087aa:	4614      	mov	r4, r2
 80087ac:	18d5      	adds	r5, r2, r3
 80087ae:	42ac      	cmp	r4, r5
 80087b0:	d101      	bne.n	80087b6 <__sfputs_r+0x12>
 80087b2:	2000      	movs	r0, #0
 80087b4:	e007      	b.n	80087c6 <__sfputs_r+0x22>
 80087b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087ba:	463a      	mov	r2, r7
 80087bc:	4630      	mov	r0, r6
 80087be:	f7ff ffda 	bl	8008776 <__sfputc_r>
 80087c2:	1c43      	adds	r3, r0, #1
 80087c4:	d1f3      	bne.n	80087ae <__sfputs_r+0xa>
 80087c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080087c8 <_vfiprintf_r>:
 80087c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087cc:	460d      	mov	r5, r1
 80087ce:	b09d      	sub	sp, #116	; 0x74
 80087d0:	4614      	mov	r4, r2
 80087d2:	4698      	mov	r8, r3
 80087d4:	4606      	mov	r6, r0
 80087d6:	b118      	cbz	r0, 80087e0 <_vfiprintf_r+0x18>
 80087d8:	6a03      	ldr	r3, [r0, #32]
 80087da:	b90b      	cbnz	r3, 80087e0 <_vfiprintf_r+0x18>
 80087dc:	f7fe faa0 	bl	8006d20 <__sinit>
 80087e0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80087e2:	07d9      	lsls	r1, r3, #31
 80087e4:	d405      	bmi.n	80087f2 <_vfiprintf_r+0x2a>
 80087e6:	89ab      	ldrh	r3, [r5, #12]
 80087e8:	059a      	lsls	r2, r3, #22
 80087ea:	d402      	bmi.n	80087f2 <_vfiprintf_r+0x2a>
 80087ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80087ee:	f7fe fb8e 	bl	8006f0e <__retarget_lock_acquire_recursive>
 80087f2:	89ab      	ldrh	r3, [r5, #12]
 80087f4:	071b      	lsls	r3, r3, #28
 80087f6:	d501      	bpl.n	80087fc <_vfiprintf_r+0x34>
 80087f8:	692b      	ldr	r3, [r5, #16]
 80087fa:	b99b      	cbnz	r3, 8008824 <_vfiprintf_r+0x5c>
 80087fc:	4629      	mov	r1, r5
 80087fe:	4630      	mov	r0, r6
 8008800:	f000 f93a 	bl	8008a78 <__swsetup_r>
 8008804:	b170      	cbz	r0, 8008824 <_vfiprintf_r+0x5c>
 8008806:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008808:	07dc      	lsls	r4, r3, #31
 800880a:	d504      	bpl.n	8008816 <_vfiprintf_r+0x4e>
 800880c:	f04f 30ff 	mov.w	r0, #4294967295
 8008810:	b01d      	add	sp, #116	; 0x74
 8008812:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008816:	89ab      	ldrh	r3, [r5, #12]
 8008818:	0598      	lsls	r0, r3, #22
 800881a:	d4f7      	bmi.n	800880c <_vfiprintf_r+0x44>
 800881c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800881e:	f7fe fb77 	bl	8006f10 <__retarget_lock_release_recursive>
 8008822:	e7f3      	b.n	800880c <_vfiprintf_r+0x44>
 8008824:	2300      	movs	r3, #0
 8008826:	9309      	str	r3, [sp, #36]	; 0x24
 8008828:	2320      	movs	r3, #32
 800882a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800882e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008832:	2330      	movs	r3, #48	; 0x30
 8008834:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80089e8 <_vfiprintf_r+0x220>
 8008838:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800883c:	f04f 0901 	mov.w	r9, #1
 8008840:	4623      	mov	r3, r4
 8008842:	469a      	mov	sl, r3
 8008844:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008848:	b10a      	cbz	r2, 800884e <_vfiprintf_r+0x86>
 800884a:	2a25      	cmp	r2, #37	; 0x25
 800884c:	d1f9      	bne.n	8008842 <_vfiprintf_r+0x7a>
 800884e:	ebba 0b04 	subs.w	fp, sl, r4
 8008852:	d00b      	beq.n	800886c <_vfiprintf_r+0xa4>
 8008854:	465b      	mov	r3, fp
 8008856:	4622      	mov	r2, r4
 8008858:	4629      	mov	r1, r5
 800885a:	4630      	mov	r0, r6
 800885c:	f7ff ffa2 	bl	80087a4 <__sfputs_r>
 8008860:	3001      	adds	r0, #1
 8008862:	f000 80a9 	beq.w	80089b8 <_vfiprintf_r+0x1f0>
 8008866:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008868:	445a      	add	r2, fp
 800886a:	9209      	str	r2, [sp, #36]	; 0x24
 800886c:	f89a 3000 	ldrb.w	r3, [sl]
 8008870:	2b00      	cmp	r3, #0
 8008872:	f000 80a1 	beq.w	80089b8 <_vfiprintf_r+0x1f0>
 8008876:	2300      	movs	r3, #0
 8008878:	f04f 32ff 	mov.w	r2, #4294967295
 800887c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008880:	f10a 0a01 	add.w	sl, sl, #1
 8008884:	9304      	str	r3, [sp, #16]
 8008886:	9307      	str	r3, [sp, #28]
 8008888:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800888c:	931a      	str	r3, [sp, #104]	; 0x68
 800888e:	4654      	mov	r4, sl
 8008890:	2205      	movs	r2, #5
 8008892:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008896:	4854      	ldr	r0, [pc, #336]	; (80089e8 <_vfiprintf_r+0x220>)
 8008898:	f7f7 fcba 	bl	8000210 <memchr>
 800889c:	9a04      	ldr	r2, [sp, #16]
 800889e:	b9d8      	cbnz	r0, 80088d8 <_vfiprintf_r+0x110>
 80088a0:	06d1      	lsls	r1, r2, #27
 80088a2:	bf44      	itt	mi
 80088a4:	2320      	movmi	r3, #32
 80088a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80088aa:	0713      	lsls	r3, r2, #28
 80088ac:	bf44      	itt	mi
 80088ae:	232b      	movmi	r3, #43	; 0x2b
 80088b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80088b4:	f89a 3000 	ldrb.w	r3, [sl]
 80088b8:	2b2a      	cmp	r3, #42	; 0x2a
 80088ba:	d015      	beq.n	80088e8 <_vfiprintf_r+0x120>
 80088bc:	9a07      	ldr	r2, [sp, #28]
 80088be:	4654      	mov	r4, sl
 80088c0:	2000      	movs	r0, #0
 80088c2:	f04f 0c0a 	mov.w	ip, #10
 80088c6:	4621      	mov	r1, r4
 80088c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80088cc:	3b30      	subs	r3, #48	; 0x30
 80088ce:	2b09      	cmp	r3, #9
 80088d0:	d94d      	bls.n	800896e <_vfiprintf_r+0x1a6>
 80088d2:	b1b0      	cbz	r0, 8008902 <_vfiprintf_r+0x13a>
 80088d4:	9207      	str	r2, [sp, #28]
 80088d6:	e014      	b.n	8008902 <_vfiprintf_r+0x13a>
 80088d8:	eba0 0308 	sub.w	r3, r0, r8
 80088dc:	fa09 f303 	lsl.w	r3, r9, r3
 80088e0:	4313      	orrs	r3, r2
 80088e2:	9304      	str	r3, [sp, #16]
 80088e4:	46a2      	mov	sl, r4
 80088e6:	e7d2      	b.n	800888e <_vfiprintf_r+0xc6>
 80088e8:	9b03      	ldr	r3, [sp, #12]
 80088ea:	1d19      	adds	r1, r3, #4
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	9103      	str	r1, [sp, #12]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	bfbb      	ittet	lt
 80088f4:	425b      	neglt	r3, r3
 80088f6:	f042 0202 	orrlt.w	r2, r2, #2
 80088fa:	9307      	strge	r3, [sp, #28]
 80088fc:	9307      	strlt	r3, [sp, #28]
 80088fe:	bfb8      	it	lt
 8008900:	9204      	strlt	r2, [sp, #16]
 8008902:	7823      	ldrb	r3, [r4, #0]
 8008904:	2b2e      	cmp	r3, #46	; 0x2e
 8008906:	d10c      	bne.n	8008922 <_vfiprintf_r+0x15a>
 8008908:	7863      	ldrb	r3, [r4, #1]
 800890a:	2b2a      	cmp	r3, #42	; 0x2a
 800890c:	d134      	bne.n	8008978 <_vfiprintf_r+0x1b0>
 800890e:	9b03      	ldr	r3, [sp, #12]
 8008910:	1d1a      	adds	r2, r3, #4
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	9203      	str	r2, [sp, #12]
 8008916:	2b00      	cmp	r3, #0
 8008918:	bfb8      	it	lt
 800891a:	f04f 33ff 	movlt.w	r3, #4294967295
 800891e:	3402      	adds	r4, #2
 8008920:	9305      	str	r3, [sp, #20]
 8008922:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80089f8 <_vfiprintf_r+0x230>
 8008926:	7821      	ldrb	r1, [r4, #0]
 8008928:	2203      	movs	r2, #3
 800892a:	4650      	mov	r0, sl
 800892c:	f7f7 fc70 	bl	8000210 <memchr>
 8008930:	b138      	cbz	r0, 8008942 <_vfiprintf_r+0x17a>
 8008932:	9b04      	ldr	r3, [sp, #16]
 8008934:	eba0 000a 	sub.w	r0, r0, sl
 8008938:	2240      	movs	r2, #64	; 0x40
 800893a:	4082      	lsls	r2, r0
 800893c:	4313      	orrs	r3, r2
 800893e:	3401      	adds	r4, #1
 8008940:	9304      	str	r3, [sp, #16]
 8008942:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008946:	4829      	ldr	r0, [pc, #164]	; (80089ec <_vfiprintf_r+0x224>)
 8008948:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800894c:	2206      	movs	r2, #6
 800894e:	f7f7 fc5f 	bl	8000210 <memchr>
 8008952:	2800      	cmp	r0, #0
 8008954:	d03f      	beq.n	80089d6 <_vfiprintf_r+0x20e>
 8008956:	4b26      	ldr	r3, [pc, #152]	; (80089f0 <_vfiprintf_r+0x228>)
 8008958:	bb1b      	cbnz	r3, 80089a2 <_vfiprintf_r+0x1da>
 800895a:	9b03      	ldr	r3, [sp, #12]
 800895c:	3307      	adds	r3, #7
 800895e:	f023 0307 	bic.w	r3, r3, #7
 8008962:	3308      	adds	r3, #8
 8008964:	9303      	str	r3, [sp, #12]
 8008966:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008968:	443b      	add	r3, r7
 800896a:	9309      	str	r3, [sp, #36]	; 0x24
 800896c:	e768      	b.n	8008840 <_vfiprintf_r+0x78>
 800896e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008972:	460c      	mov	r4, r1
 8008974:	2001      	movs	r0, #1
 8008976:	e7a6      	b.n	80088c6 <_vfiprintf_r+0xfe>
 8008978:	2300      	movs	r3, #0
 800897a:	3401      	adds	r4, #1
 800897c:	9305      	str	r3, [sp, #20]
 800897e:	4619      	mov	r1, r3
 8008980:	f04f 0c0a 	mov.w	ip, #10
 8008984:	4620      	mov	r0, r4
 8008986:	f810 2b01 	ldrb.w	r2, [r0], #1
 800898a:	3a30      	subs	r2, #48	; 0x30
 800898c:	2a09      	cmp	r2, #9
 800898e:	d903      	bls.n	8008998 <_vfiprintf_r+0x1d0>
 8008990:	2b00      	cmp	r3, #0
 8008992:	d0c6      	beq.n	8008922 <_vfiprintf_r+0x15a>
 8008994:	9105      	str	r1, [sp, #20]
 8008996:	e7c4      	b.n	8008922 <_vfiprintf_r+0x15a>
 8008998:	fb0c 2101 	mla	r1, ip, r1, r2
 800899c:	4604      	mov	r4, r0
 800899e:	2301      	movs	r3, #1
 80089a0:	e7f0      	b.n	8008984 <_vfiprintf_r+0x1bc>
 80089a2:	ab03      	add	r3, sp, #12
 80089a4:	9300      	str	r3, [sp, #0]
 80089a6:	462a      	mov	r2, r5
 80089a8:	4b12      	ldr	r3, [pc, #72]	; (80089f4 <_vfiprintf_r+0x22c>)
 80089aa:	a904      	add	r1, sp, #16
 80089ac:	4630      	mov	r0, r6
 80089ae:	f7fd fd65 	bl	800647c <_printf_float>
 80089b2:	4607      	mov	r7, r0
 80089b4:	1c78      	adds	r0, r7, #1
 80089b6:	d1d6      	bne.n	8008966 <_vfiprintf_r+0x19e>
 80089b8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80089ba:	07d9      	lsls	r1, r3, #31
 80089bc:	d405      	bmi.n	80089ca <_vfiprintf_r+0x202>
 80089be:	89ab      	ldrh	r3, [r5, #12]
 80089c0:	059a      	lsls	r2, r3, #22
 80089c2:	d402      	bmi.n	80089ca <_vfiprintf_r+0x202>
 80089c4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80089c6:	f7fe faa3 	bl	8006f10 <__retarget_lock_release_recursive>
 80089ca:	89ab      	ldrh	r3, [r5, #12]
 80089cc:	065b      	lsls	r3, r3, #25
 80089ce:	f53f af1d 	bmi.w	800880c <_vfiprintf_r+0x44>
 80089d2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80089d4:	e71c      	b.n	8008810 <_vfiprintf_r+0x48>
 80089d6:	ab03      	add	r3, sp, #12
 80089d8:	9300      	str	r3, [sp, #0]
 80089da:	462a      	mov	r2, r5
 80089dc:	4b05      	ldr	r3, [pc, #20]	; (80089f4 <_vfiprintf_r+0x22c>)
 80089de:	a904      	add	r1, sp, #16
 80089e0:	4630      	mov	r0, r6
 80089e2:	f7fd ffef 	bl	80069c4 <_printf_i>
 80089e6:	e7e4      	b.n	80089b2 <_vfiprintf_r+0x1ea>
 80089e8:	0800904b 	.word	0x0800904b
 80089ec:	08009055 	.word	0x08009055
 80089f0:	0800647d 	.word	0x0800647d
 80089f4:	080087a5 	.word	0x080087a5
 80089f8:	08009051 	.word	0x08009051

080089fc <__swbuf_r>:
 80089fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089fe:	460e      	mov	r6, r1
 8008a00:	4614      	mov	r4, r2
 8008a02:	4605      	mov	r5, r0
 8008a04:	b118      	cbz	r0, 8008a0e <__swbuf_r+0x12>
 8008a06:	6a03      	ldr	r3, [r0, #32]
 8008a08:	b90b      	cbnz	r3, 8008a0e <__swbuf_r+0x12>
 8008a0a:	f7fe f989 	bl	8006d20 <__sinit>
 8008a0e:	69a3      	ldr	r3, [r4, #24]
 8008a10:	60a3      	str	r3, [r4, #8]
 8008a12:	89a3      	ldrh	r3, [r4, #12]
 8008a14:	071a      	lsls	r2, r3, #28
 8008a16:	d525      	bpl.n	8008a64 <__swbuf_r+0x68>
 8008a18:	6923      	ldr	r3, [r4, #16]
 8008a1a:	b31b      	cbz	r3, 8008a64 <__swbuf_r+0x68>
 8008a1c:	6823      	ldr	r3, [r4, #0]
 8008a1e:	6922      	ldr	r2, [r4, #16]
 8008a20:	1a98      	subs	r0, r3, r2
 8008a22:	6963      	ldr	r3, [r4, #20]
 8008a24:	b2f6      	uxtb	r6, r6
 8008a26:	4283      	cmp	r3, r0
 8008a28:	4637      	mov	r7, r6
 8008a2a:	dc04      	bgt.n	8008a36 <__swbuf_r+0x3a>
 8008a2c:	4621      	mov	r1, r4
 8008a2e:	4628      	mov	r0, r5
 8008a30:	f7ff fdee 	bl	8008610 <_fflush_r>
 8008a34:	b9e0      	cbnz	r0, 8008a70 <__swbuf_r+0x74>
 8008a36:	68a3      	ldr	r3, [r4, #8]
 8008a38:	3b01      	subs	r3, #1
 8008a3a:	60a3      	str	r3, [r4, #8]
 8008a3c:	6823      	ldr	r3, [r4, #0]
 8008a3e:	1c5a      	adds	r2, r3, #1
 8008a40:	6022      	str	r2, [r4, #0]
 8008a42:	701e      	strb	r6, [r3, #0]
 8008a44:	6962      	ldr	r2, [r4, #20]
 8008a46:	1c43      	adds	r3, r0, #1
 8008a48:	429a      	cmp	r2, r3
 8008a4a:	d004      	beq.n	8008a56 <__swbuf_r+0x5a>
 8008a4c:	89a3      	ldrh	r3, [r4, #12]
 8008a4e:	07db      	lsls	r3, r3, #31
 8008a50:	d506      	bpl.n	8008a60 <__swbuf_r+0x64>
 8008a52:	2e0a      	cmp	r6, #10
 8008a54:	d104      	bne.n	8008a60 <__swbuf_r+0x64>
 8008a56:	4621      	mov	r1, r4
 8008a58:	4628      	mov	r0, r5
 8008a5a:	f7ff fdd9 	bl	8008610 <_fflush_r>
 8008a5e:	b938      	cbnz	r0, 8008a70 <__swbuf_r+0x74>
 8008a60:	4638      	mov	r0, r7
 8008a62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a64:	4621      	mov	r1, r4
 8008a66:	4628      	mov	r0, r5
 8008a68:	f000 f806 	bl	8008a78 <__swsetup_r>
 8008a6c:	2800      	cmp	r0, #0
 8008a6e:	d0d5      	beq.n	8008a1c <__swbuf_r+0x20>
 8008a70:	f04f 37ff 	mov.w	r7, #4294967295
 8008a74:	e7f4      	b.n	8008a60 <__swbuf_r+0x64>
	...

08008a78 <__swsetup_r>:
 8008a78:	b538      	push	{r3, r4, r5, lr}
 8008a7a:	4b2a      	ldr	r3, [pc, #168]	; (8008b24 <__swsetup_r+0xac>)
 8008a7c:	4605      	mov	r5, r0
 8008a7e:	6818      	ldr	r0, [r3, #0]
 8008a80:	460c      	mov	r4, r1
 8008a82:	b118      	cbz	r0, 8008a8c <__swsetup_r+0x14>
 8008a84:	6a03      	ldr	r3, [r0, #32]
 8008a86:	b90b      	cbnz	r3, 8008a8c <__swsetup_r+0x14>
 8008a88:	f7fe f94a 	bl	8006d20 <__sinit>
 8008a8c:	89a3      	ldrh	r3, [r4, #12]
 8008a8e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008a92:	0718      	lsls	r0, r3, #28
 8008a94:	d422      	bmi.n	8008adc <__swsetup_r+0x64>
 8008a96:	06d9      	lsls	r1, r3, #27
 8008a98:	d407      	bmi.n	8008aaa <__swsetup_r+0x32>
 8008a9a:	2309      	movs	r3, #9
 8008a9c:	602b      	str	r3, [r5, #0]
 8008a9e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008aa2:	81a3      	strh	r3, [r4, #12]
 8008aa4:	f04f 30ff 	mov.w	r0, #4294967295
 8008aa8:	e034      	b.n	8008b14 <__swsetup_r+0x9c>
 8008aaa:	0758      	lsls	r0, r3, #29
 8008aac:	d512      	bpl.n	8008ad4 <__swsetup_r+0x5c>
 8008aae:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008ab0:	b141      	cbz	r1, 8008ac4 <__swsetup_r+0x4c>
 8008ab2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008ab6:	4299      	cmp	r1, r3
 8008ab8:	d002      	beq.n	8008ac0 <__swsetup_r+0x48>
 8008aba:	4628      	mov	r0, r5
 8008abc:	f7ff f8a6 	bl	8007c0c <_free_r>
 8008ac0:	2300      	movs	r3, #0
 8008ac2:	6363      	str	r3, [r4, #52]	; 0x34
 8008ac4:	89a3      	ldrh	r3, [r4, #12]
 8008ac6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008aca:	81a3      	strh	r3, [r4, #12]
 8008acc:	2300      	movs	r3, #0
 8008ace:	6063      	str	r3, [r4, #4]
 8008ad0:	6923      	ldr	r3, [r4, #16]
 8008ad2:	6023      	str	r3, [r4, #0]
 8008ad4:	89a3      	ldrh	r3, [r4, #12]
 8008ad6:	f043 0308 	orr.w	r3, r3, #8
 8008ada:	81a3      	strh	r3, [r4, #12]
 8008adc:	6923      	ldr	r3, [r4, #16]
 8008ade:	b94b      	cbnz	r3, 8008af4 <__swsetup_r+0x7c>
 8008ae0:	89a3      	ldrh	r3, [r4, #12]
 8008ae2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008ae6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008aea:	d003      	beq.n	8008af4 <__swsetup_r+0x7c>
 8008aec:	4621      	mov	r1, r4
 8008aee:	4628      	mov	r0, r5
 8008af0:	f000 f884 	bl	8008bfc <__smakebuf_r>
 8008af4:	89a0      	ldrh	r0, [r4, #12]
 8008af6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008afa:	f010 0301 	ands.w	r3, r0, #1
 8008afe:	d00a      	beq.n	8008b16 <__swsetup_r+0x9e>
 8008b00:	2300      	movs	r3, #0
 8008b02:	60a3      	str	r3, [r4, #8]
 8008b04:	6963      	ldr	r3, [r4, #20]
 8008b06:	425b      	negs	r3, r3
 8008b08:	61a3      	str	r3, [r4, #24]
 8008b0a:	6923      	ldr	r3, [r4, #16]
 8008b0c:	b943      	cbnz	r3, 8008b20 <__swsetup_r+0xa8>
 8008b0e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008b12:	d1c4      	bne.n	8008a9e <__swsetup_r+0x26>
 8008b14:	bd38      	pop	{r3, r4, r5, pc}
 8008b16:	0781      	lsls	r1, r0, #30
 8008b18:	bf58      	it	pl
 8008b1a:	6963      	ldrpl	r3, [r4, #20]
 8008b1c:	60a3      	str	r3, [r4, #8]
 8008b1e:	e7f4      	b.n	8008b0a <__swsetup_r+0x92>
 8008b20:	2000      	movs	r0, #0
 8008b22:	e7f7      	b.n	8008b14 <__swsetup_r+0x9c>
 8008b24:	2000007c 	.word	0x2000007c

08008b28 <_raise_r>:
 8008b28:	291f      	cmp	r1, #31
 8008b2a:	b538      	push	{r3, r4, r5, lr}
 8008b2c:	4604      	mov	r4, r0
 8008b2e:	460d      	mov	r5, r1
 8008b30:	d904      	bls.n	8008b3c <_raise_r+0x14>
 8008b32:	2316      	movs	r3, #22
 8008b34:	6003      	str	r3, [r0, #0]
 8008b36:	f04f 30ff 	mov.w	r0, #4294967295
 8008b3a:	bd38      	pop	{r3, r4, r5, pc}
 8008b3c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8008b3e:	b112      	cbz	r2, 8008b46 <_raise_r+0x1e>
 8008b40:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008b44:	b94b      	cbnz	r3, 8008b5a <_raise_r+0x32>
 8008b46:	4620      	mov	r0, r4
 8008b48:	f000 f830 	bl	8008bac <_getpid_r>
 8008b4c:	462a      	mov	r2, r5
 8008b4e:	4601      	mov	r1, r0
 8008b50:	4620      	mov	r0, r4
 8008b52:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008b56:	f000 b817 	b.w	8008b88 <_kill_r>
 8008b5a:	2b01      	cmp	r3, #1
 8008b5c:	d00a      	beq.n	8008b74 <_raise_r+0x4c>
 8008b5e:	1c59      	adds	r1, r3, #1
 8008b60:	d103      	bne.n	8008b6a <_raise_r+0x42>
 8008b62:	2316      	movs	r3, #22
 8008b64:	6003      	str	r3, [r0, #0]
 8008b66:	2001      	movs	r0, #1
 8008b68:	e7e7      	b.n	8008b3a <_raise_r+0x12>
 8008b6a:	2400      	movs	r4, #0
 8008b6c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008b70:	4628      	mov	r0, r5
 8008b72:	4798      	blx	r3
 8008b74:	2000      	movs	r0, #0
 8008b76:	e7e0      	b.n	8008b3a <_raise_r+0x12>

08008b78 <raise>:
 8008b78:	4b02      	ldr	r3, [pc, #8]	; (8008b84 <raise+0xc>)
 8008b7a:	4601      	mov	r1, r0
 8008b7c:	6818      	ldr	r0, [r3, #0]
 8008b7e:	f7ff bfd3 	b.w	8008b28 <_raise_r>
 8008b82:	bf00      	nop
 8008b84:	2000007c 	.word	0x2000007c

08008b88 <_kill_r>:
 8008b88:	b538      	push	{r3, r4, r5, lr}
 8008b8a:	4d07      	ldr	r5, [pc, #28]	; (8008ba8 <_kill_r+0x20>)
 8008b8c:	2300      	movs	r3, #0
 8008b8e:	4604      	mov	r4, r0
 8008b90:	4608      	mov	r0, r1
 8008b92:	4611      	mov	r1, r2
 8008b94:	602b      	str	r3, [r5, #0]
 8008b96:	f7f9 f9ad 	bl	8001ef4 <_kill>
 8008b9a:	1c43      	adds	r3, r0, #1
 8008b9c:	d102      	bne.n	8008ba4 <_kill_r+0x1c>
 8008b9e:	682b      	ldr	r3, [r5, #0]
 8008ba0:	b103      	cbz	r3, 8008ba4 <_kill_r+0x1c>
 8008ba2:	6023      	str	r3, [r4, #0]
 8008ba4:	bd38      	pop	{r3, r4, r5, pc}
 8008ba6:	bf00      	nop
 8008ba8:	200008a4 	.word	0x200008a4

08008bac <_getpid_r>:
 8008bac:	f7f9 b99a 	b.w	8001ee4 <_getpid>

08008bb0 <__swhatbuf_r>:
 8008bb0:	b570      	push	{r4, r5, r6, lr}
 8008bb2:	460c      	mov	r4, r1
 8008bb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bb8:	2900      	cmp	r1, #0
 8008bba:	b096      	sub	sp, #88	; 0x58
 8008bbc:	4615      	mov	r5, r2
 8008bbe:	461e      	mov	r6, r3
 8008bc0:	da0d      	bge.n	8008bde <__swhatbuf_r+0x2e>
 8008bc2:	89a3      	ldrh	r3, [r4, #12]
 8008bc4:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008bc8:	f04f 0100 	mov.w	r1, #0
 8008bcc:	bf0c      	ite	eq
 8008bce:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008bd2:	2340      	movne	r3, #64	; 0x40
 8008bd4:	2000      	movs	r0, #0
 8008bd6:	6031      	str	r1, [r6, #0]
 8008bd8:	602b      	str	r3, [r5, #0]
 8008bda:	b016      	add	sp, #88	; 0x58
 8008bdc:	bd70      	pop	{r4, r5, r6, pc}
 8008bde:	466a      	mov	r2, sp
 8008be0:	f000 f848 	bl	8008c74 <_fstat_r>
 8008be4:	2800      	cmp	r0, #0
 8008be6:	dbec      	blt.n	8008bc2 <__swhatbuf_r+0x12>
 8008be8:	9901      	ldr	r1, [sp, #4]
 8008bea:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008bee:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008bf2:	4259      	negs	r1, r3
 8008bf4:	4159      	adcs	r1, r3
 8008bf6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008bfa:	e7eb      	b.n	8008bd4 <__swhatbuf_r+0x24>

08008bfc <__smakebuf_r>:
 8008bfc:	898b      	ldrh	r3, [r1, #12]
 8008bfe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008c00:	079d      	lsls	r5, r3, #30
 8008c02:	4606      	mov	r6, r0
 8008c04:	460c      	mov	r4, r1
 8008c06:	d507      	bpl.n	8008c18 <__smakebuf_r+0x1c>
 8008c08:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008c0c:	6023      	str	r3, [r4, #0]
 8008c0e:	6123      	str	r3, [r4, #16]
 8008c10:	2301      	movs	r3, #1
 8008c12:	6163      	str	r3, [r4, #20]
 8008c14:	b002      	add	sp, #8
 8008c16:	bd70      	pop	{r4, r5, r6, pc}
 8008c18:	ab01      	add	r3, sp, #4
 8008c1a:	466a      	mov	r2, sp
 8008c1c:	f7ff ffc8 	bl	8008bb0 <__swhatbuf_r>
 8008c20:	9900      	ldr	r1, [sp, #0]
 8008c22:	4605      	mov	r5, r0
 8008c24:	4630      	mov	r0, r6
 8008c26:	f7ff f865 	bl	8007cf4 <_malloc_r>
 8008c2a:	b948      	cbnz	r0, 8008c40 <__smakebuf_r+0x44>
 8008c2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c30:	059a      	lsls	r2, r3, #22
 8008c32:	d4ef      	bmi.n	8008c14 <__smakebuf_r+0x18>
 8008c34:	f023 0303 	bic.w	r3, r3, #3
 8008c38:	f043 0302 	orr.w	r3, r3, #2
 8008c3c:	81a3      	strh	r3, [r4, #12]
 8008c3e:	e7e3      	b.n	8008c08 <__smakebuf_r+0xc>
 8008c40:	89a3      	ldrh	r3, [r4, #12]
 8008c42:	6020      	str	r0, [r4, #0]
 8008c44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008c48:	81a3      	strh	r3, [r4, #12]
 8008c4a:	9b00      	ldr	r3, [sp, #0]
 8008c4c:	6163      	str	r3, [r4, #20]
 8008c4e:	9b01      	ldr	r3, [sp, #4]
 8008c50:	6120      	str	r0, [r4, #16]
 8008c52:	b15b      	cbz	r3, 8008c6c <__smakebuf_r+0x70>
 8008c54:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008c58:	4630      	mov	r0, r6
 8008c5a:	f000 f81d 	bl	8008c98 <_isatty_r>
 8008c5e:	b128      	cbz	r0, 8008c6c <__smakebuf_r+0x70>
 8008c60:	89a3      	ldrh	r3, [r4, #12]
 8008c62:	f023 0303 	bic.w	r3, r3, #3
 8008c66:	f043 0301 	orr.w	r3, r3, #1
 8008c6a:	81a3      	strh	r3, [r4, #12]
 8008c6c:	89a3      	ldrh	r3, [r4, #12]
 8008c6e:	431d      	orrs	r5, r3
 8008c70:	81a5      	strh	r5, [r4, #12]
 8008c72:	e7cf      	b.n	8008c14 <__smakebuf_r+0x18>

08008c74 <_fstat_r>:
 8008c74:	b538      	push	{r3, r4, r5, lr}
 8008c76:	4d07      	ldr	r5, [pc, #28]	; (8008c94 <_fstat_r+0x20>)
 8008c78:	2300      	movs	r3, #0
 8008c7a:	4604      	mov	r4, r0
 8008c7c:	4608      	mov	r0, r1
 8008c7e:	4611      	mov	r1, r2
 8008c80:	602b      	str	r3, [r5, #0]
 8008c82:	f7f9 f996 	bl	8001fb2 <_fstat>
 8008c86:	1c43      	adds	r3, r0, #1
 8008c88:	d102      	bne.n	8008c90 <_fstat_r+0x1c>
 8008c8a:	682b      	ldr	r3, [r5, #0]
 8008c8c:	b103      	cbz	r3, 8008c90 <_fstat_r+0x1c>
 8008c8e:	6023      	str	r3, [r4, #0]
 8008c90:	bd38      	pop	{r3, r4, r5, pc}
 8008c92:	bf00      	nop
 8008c94:	200008a4 	.word	0x200008a4

08008c98 <_isatty_r>:
 8008c98:	b538      	push	{r3, r4, r5, lr}
 8008c9a:	4d06      	ldr	r5, [pc, #24]	; (8008cb4 <_isatty_r+0x1c>)
 8008c9c:	2300      	movs	r3, #0
 8008c9e:	4604      	mov	r4, r0
 8008ca0:	4608      	mov	r0, r1
 8008ca2:	602b      	str	r3, [r5, #0]
 8008ca4:	f7f9 f995 	bl	8001fd2 <_isatty>
 8008ca8:	1c43      	adds	r3, r0, #1
 8008caa:	d102      	bne.n	8008cb2 <_isatty_r+0x1a>
 8008cac:	682b      	ldr	r3, [r5, #0]
 8008cae:	b103      	cbz	r3, 8008cb2 <_isatty_r+0x1a>
 8008cb0:	6023      	str	r3, [r4, #0]
 8008cb2:	bd38      	pop	{r3, r4, r5, pc}
 8008cb4:	200008a4 	.word	0x200008a4

08008cb8 <_init>:
 8008cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cba:	bf00      	nop
 8008cbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008cbe:	bc08      	pop	{r3}
 8008cc0:	469e      	mov	lr, r3
 8008cc2:	4770      	bx	lr

08008cc4 <_fini>:
 8008cc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cc6:	bf00      	nop
 8008cc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008cca:	bc08      	pop	{r3}
 8008ccc:	469e      	mov	lr, r3
 8008cce:	4770      	bx	lr
