<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="175" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library" />
 <window width="1920" height="1040" x="-46" y="130" />
 <generation
   path="C:/Users/ysmal/Desktop/General/UBC/CPEN_311/2022w1-lab4-update1/task4/_PROJECT_NAME_"
   simulation="VERILOG" />
</preferences>
