Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 382d8c21d9d24d039e7f815ca04080d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_IF_STAGE_behav xil_defaultlib.TB_IF_STAGE -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture if_stage_behave of entity xil_defaultlib.IF_STAGE [if_stage_default]
Compiling architecture tb_if_stage_behave of entity xil_defaultlib.tb_if_stage
Built simulation snapshot TB_IF_STAGE_behav
