10:24:47 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\chris\Documents\git-repos\fpga_emb_drone\Vitis\temp_xsdb_launch_script.tcl
10:24:47 INFO  : Registering command handlers for Vitis TCF services
10:24:50 INFO  : XSCT server has started successfully.
10:24:50 INFO  : Successfully done setting XSCT server connection channel  
10:24:50 INFO  : plnx-install-location is set to ''
10:24:50 INFO  : Platform repository initialization has completed.
10:24:50 INFO  : Successfully done setting workspace for the tool. 
10:24:50 INFO  : Successfully done query RDI_DATADIR 
10:26:36 INFO  : Result from executing command 'getProjects': drone_PS
10:26:36 INFO  : Result from executing command 'getPlatforms': 
10:29:10 INFO  : Result from executing command 'getProjects': drone_PS
10:29:10 INFO  : Result from executing command 'getPlatforms': drone_PS|C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/drone_PS.xpfm
10:29:10 INFO  : Checking for BSP changes to sync application flags for project 'drone_PS_APP'...
10:30:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:30:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:30:19 INFO  : 'jtag frequency' command is executed.
10:30:19 INFO  : Context for 'APU' is selected.
10:30:19 INFO  : System reset is completed.
10:30:22 INFO  : 'after 3000' command is executed.
10:30:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:30:25 INFO  : FPGA configured successfully with bitstream "C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit"
10:30:25 INFO  : Context for 'APU' is selected.
10:30:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa'.
10:30:25 INFO  : 'configparams force-mem-access 1' command is executed.
10:30:25 INFO  : Context for 'APU' is selected.
10:30:25 INFO  : Sourcing of 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl' is done.
10:30:25 INFO  : 'ps7_init' command is executed.
10:30:25 INFO  : 'ps7_post_config' command is executed.
10:30:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:30:26 INFO  : The application 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:30:26 INFO  : 'configparams force-mem-access 0' command is executed.
10:30:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

10:30:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:30:26 INFO  : 'con' command is executed.
10:30:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:30:26 INFO  : Launch script is exported to file 'C:\Users\chris\Documents\git-repos\fpga_emb_drone\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_drone_ps_app_system_standalone.tcl'
10:31:26 INFO  : Checking for BSP changes to sync application flags for project 'drone_PS_APP'...
10:31:43 INFO  : Disconnected from the channel tcfchan#3.
10:31:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:31:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:31:45 INFO  : 'jtag frequency' command is executed.
10:31:45 INFO  : Context for 'APU' is selected.
10:31:45 INFO  : System reset is completed.
10:31:48 INFO  : 'after 3000' command is executed.
10:31:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:31:50 INFO  : FPGA configured successfully with bitstream "C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit"
10:31:50 INFO  : Context for 'APU' is selected.
10:31:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa'.
10:31:50 INFO  : 'configparams force-mem-access 1' command is executed.
10:31:50 INFO  : Context for 'APU' is selected.
10:31:50 INFO  : Sourcing of 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl' is done.
10:31:51 INFO  : 'ps7_init' command is executed.
10:31:51 INFO  : 'ps7_post_config' command is executed.
10:31:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:51 INFO  : The application 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:31:51 INFO  : 'configparams force-mem-access 0' command is executed.
10:31:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

10:31:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:51 INFO  : 'con' command is executed.
10:31:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:31:51 INFO  : Launch script is exported to file 'C:\Users\chris\Documents\git-repos\fpga_emb_drone\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_drone_ps_app_system_1_standalone.tcl'
10:42:36 INFO  : Checking for BSP changes to sync application flags for project 'drone_PS_APP'...
10:42:52 INFO  : Disconnected from the channel tcfchan#5.
10:42:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:42:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:42:53 INFO  : 'jtag frequency' command is executed.
10:42:53 INFO  : Context for 'APU' is selected.
10:42:53 INFO  : System reset is completed.
10:42:56 INFO  : 'after 3000' command is executed.
10:42:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:42:58 INFO  : FPGA configured successfully with bitstream "C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit"
10:42:59 INFO  : Context for 'APU' is selected.
10:42:59 INFO  : Hardware design and registers information is loaded from 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa'.
10:42:59 INFO  : 'configparams force-mem-access 1' command is executed.
10:42:59 INFO  : Context for 'APU' is selected.
10:42:59 INFO  : Sourcing of 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl' is done.
10:42:59 INFO  : 'ps7_init' command is executed.
10:42:59 INFO  : 'ps7_post_config' command is executed.
10:42:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:59 INFO  : The application 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:42:59 INFO  : 'configparams force-mem-access 0' command is executed.
10:42:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

10:42:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:59 INFO  : 'con' command is executed.
10:42:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:42:59 INFO  : Launch script is exported to file 'C:\Users\chris\Documents\git-repos\fpga_emb_drone\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_drone_ps_app_system_2_standalone.tcl'
10:56:29 INFO  : Checking for BSP changes to sync application flags for project 'drone_PS_APP'...
10:56:45 INFO  : Disconnected from the channel tcfchan#7.
10:56:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:56:47 INFO  : 'jtag frequency' command is executed.
10:56:47 INFO  : Context for 'APU' is selected.
10:56:47 INFO  : System reset is completed.
10:56:50 INFO  : 'after 3000' command is executed.
10:56:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:56:52 INFO  : FPGA configured successfully with bitstream "C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit"
10:56:52 INFO  : Context for 'APU' is selected.
10:56:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa'.
10:56:52 INFO  : 'configparams force-mem-access 1' command is executed.
10:56:52 INFO  : Context for 'APU' is selected.
10:56:52 INFO  : Sourcing of 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl' is done.
10:56:53 INFO  : 'ps7_init' command is executed.
10:56:53 INFO  : 'ps7_post_config' command is executed.
10:56:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:53 INFO  : The application 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:56:53 INFO  : 'configparams force-mem-access 0' command is executed.
10:56:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

10:56:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:56:53 INFO  : 'con' command is executed.
10:56:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:56:53 INFO  : Launch script is exported to file 'C:\Users\chris\Documents\git-repos\fpga_emb_drone\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_drone_ps_app_system_3_standalone.tcl'
11:00:49 INFO  : Checking for BSP changes to sync application flags for project 'drone_PS_APP'...
11:01:04 INFO  : Disconnected from the channel tcfchan#9.
11:01:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:01:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:01:05 INFO  : 'jtag frequency' command is executed.
11:01:05 INFO  : Context for 'APU' is selected.
11:01:05 INFO  : System reset is completed.
11:01:08 INFO  : 'after 3000' command is executed.
11:01:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:01:11 INFO  : FPGA configured successfully with bitstream "C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit"
11:01:11 INFO  : Context for 'APU' is selected.
11:01:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa'.
11:01:11 INFO  : 'configparams force-mem-access 1' command is executed.
11:01:11 INFO  : Context for 'APU' is selected.
11:01:11 INFO  : Sourcing of 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl' is done.
11:01:11 INFO  : 'ps7_init' command is executed.
11:01:11 INFO  : 'ps7_post_config' command is executed.
11:01:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:12 INFO  : The application 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:01:12 INFO  : 'configparams force-mem-access 0' command is executed.
11:01:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:01:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:12 INFO  : 'con' command is executed.
11:01:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:01:12 INFO  : Launch script is exported to file 'C:\Users\chris\Documents\git-repos\fpga_emb_drone\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_drone_ps_app_system_4_standalone.tcl'
11:07:24 INFO  : Checking for BSP changes to sync application flags for project 'drone_PS_APP'...
11:07:38 INFO  : Disconnected from the channel tcfchan#11.
11:07:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:07:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:07:39 INFO  : 'jtag frequency' command is executed.
11:07:39 INFO  : Context for 'APU' is selected.
11:07:39 INFO  : System reset is completed.
11:07:42 INFO  : 'after 3000' command is executed.
11:07:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:07:45 INFO  : FPGA configured successfully with bitstream "C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit"
11:07:45 INFO  : Context for 'APU' is selected.
11:07:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa'.
11:07:45 INFO  : 'configparams force-mem-access 1' command is executed.
11:07:45 INFO  : Context for 'APU' is selected.
11:07:45 INFO  : Sourcing of 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl' is done.
11:07:45 INFO  : 'ps7_init' command is executed.
11:07:45 INFO  : 'ps7_post_config' command is executed.
11:07:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:45 INFO  : The application 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:07:45 INFO  : 'configparams force-mem-access 0' command is executed.
11:07:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:07:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:46 INFO  : 'con' command is executed.
11:07:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:07:46 INFO  : Launch script is exported to file 'C:\Users\chris\Documents\git-repos\fpga_emb_drone\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_drone_ps_app_system_5_standalone.tcl'
11:15:47 INFO  : Checking for BSP changes to sync application flags for project 'drone_PS_APP'...
11:16:04 INFO  : Disconnected from the channel tcfchan#13.
11:16:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:16:05 INFO  : 'jtag frequency' command is executed.
11:16:05 INFO  : Context for 'APU' is selected.
11:16:05 INFO  : System reset is completed.
11:16:09 INFO  : 'after 3000' command is executed.
11:16:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:16:11 INFO  : FPGA configured successfully with bitstream "C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit"
11:16:11 INFO  : Context for 'APU' is selected.
11:16:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa'.
11:16:11 INFO  : 'configparams force-mem-access 1' command is executed.
11:16:11 INFO  : Context for 'APU' is selected.
11:16:11 INFO  : Sourcing of 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl' is done.
11:16:11 INFO  : 'ps7_init' command is executed.
11:16:11 INFO  : 'ps7_post_config' command is executed.
11:16:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:12 INFO  : The application 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:16:12 INFO  : 'configparams force-mem-access 0' command is executed.
11:16:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:16:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:12 INFO  : 'con' command is executed.
11:16:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:16:12 INFO  : Launch script is exported to file 'C:\Users\chris\Documents\git-repos\fpga_emb_drone\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_drone_ps_app_system_6_standalone.tcl'
11:49:39 INFO  : Checking for BSP changes to sync application flags for project 'drone_PS_APP'...
11:50:00 INFO  : Disconnected from the channel tcfchan#15.
11:50:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:50:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:50:02 INFO  : 'jtag frequency' command is executed.
11:50:02 INFO  : Context for 'APU' is selected.
11:50:02 INFO  : System reset is completed.
11:50:05 INFO  : 'after 3000' command is executed.
11:50:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:50:07 INFO  : FPGA configured successfully with bitstream "C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit"
11:50:07 INFO  : Context for 'APU' is selected.
11:50:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa'.
11:50:08 INFO  : 'configparams force-mem-access 1' command is executed.
11:50:08 INFO  : Context for 'APU' is selected.
11:50:08 INFO  : Sourcing of 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl' is done.
11:50:08 INFO  : 'ps7_init' command is executed.
11:50:08 INFO  : 'ps7_post_config' command is executed.
11:50:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:08 INFO  : The application 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:50:08 INFO  : 'configparams force-mem-access 0' command is executed.
11:50:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:50:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:08 INFO  : 'con' command is executed.
11:50:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:50:08 INFO  : Launch script is exported to file 'C:\Users\chris\Documents\git-repos\fpga_emb_drone\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_drone_ps_app_system_7_standalone.tcl'
12:10:56 INFO  : Checking for BSP changes to sync application flags for project 'drone_PS_APP'...
12:11:15 INFO  : Disconnected from the channel tcfchan#17.
12:11:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:11:16 INFO  : 'jtag frequency' command is executed.
12:11:16 INFO  : Context for 'APU' is selected.
12:11:16 INFO  : System reset is completed.
12:11:19 INFO  : 'after 3000' command is executed.
12:11:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:11:22 INFO  : FPGA configured successfully with bitstream "C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit"
12:11:22 INFO  : Context for 'APU' is selected.
12:11:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa'.
12:11:22 INFO  : 'configparams force-mem-access 1' command is executed.
12:11:22 INFO  : Context for 'APU' is selected.
12:11:22 INFO  : Sourcing of 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl' is done.
12:11:24 INFO  : 'ps7_init' command is executed.
12:11:24 INFO  : 'ps7_post_config' command is executed.
12:11:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:24 INFO  : The application 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:11:24 INFO  : 'configparams force-mem-access 0' command is executed.
12:11:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

12:11:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:25 INFO  : 'con' command is executed.
12:11:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:11:25 INFO  : Launch script is exported to file 'C:\Users\chris\Documents\git-repos\fpga_emb_drone\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_drone_ps_app_system_8_standalone.tcl'
12:48:47 INFO  : Disconnected from the channel tcfchan#19.
08:47:39 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\chris\Documents\git-repos\fpga_emb_drone\Vitis\temp_xsdb_launch_script.tcl
08:47:42 INFO  : XSCT server has started successfully.
08:47:42 INFO  : Successfully done setting XSCT server connection channel  
08:47:42 INFO  : plnx-install-location is set to ''
08:47:42 INFO  : Successfully done setting workspace for the tool. 
08:47:45 INFO  : Platform repository initialization has completed.
08:47:46 INFO  : Registering command handlers for Vitis TCF services
08:47:49 INFO  : Successfully done query RDI_DATADIR 
08:48:47 INFO  : Projects exported to 'C:\Users\chris\Downloads\vitis_export_archive.ide.zip'
08:53:20 INFO  : Checking for BSP changes to sync application flags for project 'drone_PS_APP'...
08:53:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa is already opened

08:53:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:53:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:53:52 INFO  : 'jtag frequency' command is executed.
08:53:52 INFO  : Context for 'APU' is selected.
08:53:52 INFO  : System reset is completed.
08:53:55 INFO  : 'after 3000' command is executed.
08:53:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
08:53:57 INFO  : FPGA configured successfully with bitstream "C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit"
08:53:57 INFO  : Context for 'APU' is selected.
08:53:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa'.
08:53:57 INFO  : 'configparams force-mem-access 1' command is executed.
08:53:57 INFO  : Context for 'APU' is selected.
08:53:57 INFO  : Sourcing of 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl' is done.
08:53:58 INFO  : 'ps7_init' command is executed.
08:53:58 INFO  : 'ps7_post_config' command is executed.
08:53:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:53:58 INFO  : The application 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:53:58 INFO  : 'configparams force-mem-access 0' command is executed.
08:53:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

08:53:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:53:58 INFO  : 'con' command is executed.
08:53:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:53:58 INFO  : Launch script is exported to file 'C:\Users\chris\Documents\git-repos\fpga_emb_drone\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_drone_ps_app_system_9_standalone.tcl'
09:29:23 INFO  : Checking for BSP changes to sync application flags for project 'drone_PS_APP'...
09:29:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa is already opened

09:29:42 INFO  : Disconnected from the channel tcfchan#2.
09:29:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:29:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:29:44 INFO  : 'jtag frequency' command is executed.
09:29:44 INFO  : Context for 'APU' is selected.
09:29:44 INFO  : System reset is completed.
09:29:47 INFO  : 'after 3000' command is executed.
09:29:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:29:49 INFO  : FPGA configured successfully with bitstream "C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit"
09:29:49 INFO  : Context for 'APU' is selected.
09:29:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa'.
09:29:52 INFO  : 'configparams force-mem-access 1' command is executed.
09:29:52 INFO  : Context for 'APU' is selected.
09:29:52 INFO  : Sourcing of 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl' is done.
09:29:53 INFO  : 'ps7_init' command is executed.
09:29:53 INFO  : 'ps7_post_config' command is executed.
09:29:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:29:53 INFO  : The application 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:29:53 INFO  : 'configparams force-mem-access 0' command is executed.
09:29:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

09:29:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:29:53 INFO  : 'con' command is executed.
09:29:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:29:53 INFO  : Launch script is exported to file 'C:\Users\chris\Documents\git-repos\fpga_emb_drone\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_drone_ps_app_system_10_standalone.tcl'
09:37:36 INFO  : Checking for BSP changes to sync application flags for project 'drone_PS_APP'...
09:37:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa is already opened

09:37:55 INFO  : Disconnected from the channel tcfchan#4.
09:37:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:37:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:37:57 INFO  : 'jtag frequency' command is executed.
09:37:57 INFO  : Context for 'APU' is selected.
09:37:57 INFO  : System reset is completed.
09:38:00 INFO  : 'after 3000' command is executed.
09:38:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:38:02 INFO  : FPGA configured successfully with bitstream "C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit"
09:38:02 INFO  : Context for 'APU' is selected.
09:38:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa'.
09:38:05 INFO  : 'configparams force-mem-access 1' command is executed.
09:38:05 INFO  : Context for 'APU' is selected.
09:38:05 INFO  : Sourcing of 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl' is done.
09:38:06 INFO  : 'ps7_init' command is executed.
09:38:06 INFO  : 'ps7_post_config' command is executed.
09:38:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:38:06 INFO  : The application 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:38:06 INFO  : 'configparams force-mem-access 0' command is executed.
09:38:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

09:38:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:38:06 INFO  : 'con' command is executed.
09:38:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:38:06 INFO  : Launch script is exported to file 'C:\Users\chris\Documents\git-repos\fpga_emb_drone\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_drone_ps_app_system_11_standalone.tcl'
09:44:11 INFO  : Checking for BSP changes to sync application flags for project 'drone_PS_APP'...
09:44:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa is already opened

09:44:27 INFO  : Disconnected from the channel tcfchan#6.
09:44:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:44:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:44:28 INFO  : 'jtag frequency' command is executed.
09:44:28 INFO  : Context for 'APU' is selected.
09:44:28 INFO  : System reset is completed.
09:44:31 INFO  : 'after 3000' command is executed.
09:44:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:44:34 INFO  : FPGA configured successfully with bitstream "C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit"
09:44:34 INFO  : Context for 'APU' is selected.
09:44:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa'.
09:44:37 INFO  : 'configparams force-mem-access 1' command is executed.
09:44:37 INFO  : Context for 'APU' is selected.
09:44:37 INFO  : Sourcing of 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl' is done.
09:44:37 INFO  : 'ps7_init' command is executed.
09:44:37 INFO  : 'ps7_post_config' command is executed.
09:44:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:44:38 INFO  : The application 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:44:38 INFO  : 'configparams force-mem-access 0' command is executed.
09:44:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

09:44:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:44:38 INFO  : 'con' command is executed.
09:44:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:44:38 INFO  : Launch script is exported to file 'C:\Users\chris\Documents\git-repos\fpga_emb_drone\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_drone_ps_app_system_12_standalone.tcl'
12:28:16 INFO  : Disconnected from the channel tcfchan#8.
14:02:21 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\chris\Documents\git-repos\fpga_emb_drone\Vitis\temp_xsdb_launch_script.tcl
14:02:24 INFO  : XSCT server has started successfully.
14:02:24 INFO  : plnx-install-location is set to ''
14:02:24 INFO  : Successfully done setting XSCT server connection channel  
14:02:24 INFO  : Successfully done setting workspace for the tool. 
14:02:40 INFO  : Platform repository initialization has completed.
14:02:41 INFO  : Registering command handlers for Vitis TCF services
14:02:47 INFO  : Successfully done query RDI_DATADIR 
14:08:53 INFO  : Checking for BSP changes to sync application flags for project 'drone_PS_APP'...
14:09:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa is already opened

14:09:20 INFO  : Checking for BSP changes to sync application flags for project 'drone_PS_APP'...
14:09:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa is already opened

14:09:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:09:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:09:57 INFO  : 'jtag frequency' command is executed.
14:09:57 INFO  : Context for 'APU' is selected.
14:09:57 INFO  : System reset is completed.
14:10:00 INFO  : 'after 3000' command is executed.
14:10:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:10:03 INFO  : FPGA configured successfully with bitstream "C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit"
14:10:03 INFO  : Context for 'APU' is selected.
14:10:03 INFO  : Hardware design and registers information is loaded from 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa'.
14:10:03 INFO  : 'configparams force-mem-access 1' command is executed.
14:10:03 INFO  : Context for 'APU' is selected.
14:10:03 INFO  : Sourcing of 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl' is done.
14:10:04 INFO  : 'ps7_init' command is executed.
14:10:04 INFO  : 'ps7_post_config' command is executed.
14:10:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:04 INFO  : The application 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:10:04 INFO  : 'configparams force-mem-access 0' command is executed.
14:10:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:10:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:04 INFO  : 'con' command is executed.
14:10:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:10:04 INFO  : Launch script is exported to file 'C:\Users\chris\Documents\git-repos\fpga_emb_drone\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_drone_ps_app_system_13_standalone.tcl'
14:12:43 INFO  : Checking for BSP changes to sync application flags for project 'drone_PS_APP'...
14:12:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa is already opened

14:13:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:13:18 INFO  : 'jtag frequency' command is executed.
14:13:18 INFO  : Context for 'APU' is selected.
14:13:18 INFO  : System reset is completed.
14:13:21 INFO  : 'after 3000' command is executed.
14:13:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:13:23 INFO  : FPGA configured successfully with bitstream "C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit"
14:13:23 INFO  : Context for 'APU' is selected.
14:13:23 INFO  : Hardware design and registers information is loaded from 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa'.
14:13:23 INFO  : 'configparams force-mem-access 1' command is executed.
14:13:23 INFO  : Context for 'APU' is selected.
14:13:23 INFO  : Sourcing of 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl' is done.
14:13:24 INFO  : 'ps7_init' command is executed.
14:13:24 INFO  : 'ps7_post_config' command is executed.
14:13:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:24 INFO  : The application 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:13:24 INFO  : 'configparams force-mem-access 0' command is executed.
14:13:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:13:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:13:24 INFO  : 'con' command is executed.
14:13:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:13:24 INFO  : Launch script is exported to file 'C:\Users\chris\Documents\git-repos\fpga_emb_drone\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_drone_ps_app_system_14_standalone.tcl'
14:13:45 INFO  : Checking for BSP changes to sync application flags for project 'drone_PS_APP'...
14:13:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa is already opened

14:14:09 INFO  : Disconnected from the channel tcfchan#3.
14:14:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:14:11 INFO  : 'jtag frequency' command is executed.
14:14:11 INFO  : Context for 'APU' is selected.
14:14:11 INFO  : System reset is completed.
14:14:14 INFO  : 'after 3000' command is executed.
14:14:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:14:16 INFO  : FPGA configured successfully with bitstream "C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit"
14:14:16 INFO  : Context for 'APU' is selected.
14:14:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa'.
14:14:20 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:20 INFO  : Context for 'APU' is selected.
14:14:20 INFO  : Sourcing of 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl' is done.
14:14:21 INFO  : 'ps7_init' command is executed.
14:14:21 INFO  : 'ps7_post_config' command is executed.
14:14:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:21 INFO  : The application 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:14:21 INFO  : 'configparams force-mem-access 0' command is executed.
14:14:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:14:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:21 INFO  : 'con' command is executed.
14:14:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:14:21 INFO  : Launch script is exported to file 'C:\Users\chris\Documents\git-repos\fpga_emb_drone\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_drone_ps_app_system_15_standalone.tcl'
15:06:14 INFO  : Checking for BSP changes to sync application flags for project 'drone_PS_APP'...
15:06:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa is already opened

15:06:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:06:40 INFO  : 'jtag frequency' command is executed.
15:06:40 INFO  : Context for 'APU' is selected.
15:06:40 INFO  : System reset is completed.
15:06:43 INFO  : 'after 3000' command is executed.
15:06:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:06:45 INFO  : FPGA configured successfully with bitstream "C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit"
15:06:45 INFO  : Context for 'APU' is selected.
15:06:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa'.
15:06:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:06:45 INFO  : Context for 'APU' is selected.
15:06:45 INFO  : Sourcing of 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl' is done.
15:06:46 INFO  : 'ps7_init' command is executed.
15:06:46 INFO  : 'ps7_post_config' command is executed.
15:06:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:46 INFO  : The application 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:06:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:06:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:06:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:46 INFO  : 'con' command is executed.
15:06:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:06:46 INFO  : Launch script is exported to file 'C:\Users\chris\Documents\git-repos\fpga_emb_drone\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_drone_ps_app_system_16_standalone.tcl'
15:09:58 INFO  : Checking for BSP changes to sync application flags for project 'drone_PS_APP'...
15:10:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa is already opened

15:10:20 WARN  : channel "tcfchan#3" closed
15:10:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:10:21 INFO  : 'jtag frequency' command is executed.
15:10:21 INFO  : Context for 'APU' is selected.
15:10:21 INFO  : System reset is completed.
15:10:24 INFO  : 'after 3000' command is executed.
15:10:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:10:27 INFO  : FPGA configured successfully with bitstream "C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit"
15:10:27 INFO  : Context for 'APU' is selected.
15:10:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa'.
15:10:27 INFO  : 'configparams force-mem-access 1' command is executed.
15:10:27 INFO  : Context for 'APU' is selected.
15:10:27 INFO  : Sourcing of 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl' is done.
15:10:27 INFO  : 'ps7_init' command is executed.
15:10:27 INFO  : 'ps7_post_config' command is executed.
15:10:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:27 INFO  : The application 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:10:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:10:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:10:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:27 INFO  : 'con' command is executed.
15:10:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:10:27 INFO  : Launch script is exported to file 'C:\Users\chris\Documents\git-repos\fpga_emb_drone\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_drone_ps_app_system_17_standalone.tcl'
15:11:50 INFO  : Checking for BSP changes to sync application flags for project 'drone_PS_APP'...
15:11:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa is already opened

15:12:44 INFO  : Checking for BSP changes to sync application flags for project 'drone_PS_APP'...
15:12:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa is already opened

15:13:02 INFO  : Disconnected from the channel tcfchan#6.
15:13:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:13:03 INFO  : 'jtag frequency' command is executed.
15:13:03 INFO  : Context for 'APU' is selected.
15:13:04 INFO  : System reset is completed.
15:13:07 INFO  : 'after 3000' command is executed.
15:13:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:13:09 INFO  : FPGA configured successfully with bitstream "C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit"
15:13:09 INFO  : Context for 'APU' is selected.
15:13:13 INFO  : Hardware design and registers information is loaded from 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa'.
15:13:13 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:13 INFO  : Context for 'APU' is selected.
15:13:13 INFO  : Sourcing of 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl' is done.
15:13:13 INFO  : 'ps7_init' command is executed.
15:13:13 INFO  : 'ps7_post_config' command is executed.
15:13:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:13 INFO  : The application 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:13:13 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:14 INFO  : 'con' command is executed.
15:13:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:13:14 INFO  : Launch script is exported to file 'C:\Users\chris\Documents\git-repos\fpga_emb_drone\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_drone_ps_app_system_18_standalone.tcl'
15:16:31 INFO  : Checking for BSP changes to sync application flags for project 'drone_PS_APP'...
15:16:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa is already opened

15:17:28 WARN  : channel "tcfchan#6" closed
15:17:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:17:30 INFO  : 'jtag frequency' command is executed.
15:17:30 INFO  : Context for 'APU' is selected.
15:17:30 INFO  : System reset is completed.
15:17:33 INFO  : 'after 3000' command is executed.
15:17:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:17:35 INFO  : FPGA configured successfully with bitstream "C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit"
15:17:35 INFO  : Context for 'APU' is selected.
15:17:35 INFO  : Hardware design and registers information is loaded from 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa'.
15:17:35 INFO  : 'configparams force-mem-access 1' command is executed.
15:17:35 INFO  : Context for 'APU' is selected.
15:17:35 INFO  : Sourcing of 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl' is done.
15:17:36 INFO  : 'ps7_init' command is executed.
15:17:36 INFO  : 'ps7_post_config' command is executed.
15:17:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:36 INFO  : The application 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:17:36 INFO  : 'configparams force-mem-access 0' command is executed.
15:17:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:17:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:36 INFO  : 'con' command is executed.
15:17:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:17:36 INFO  : Launch script is exported to file 'C:\Users\chris\Documents\git-repos\fpga_emb_drone\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_drone_ps_app_system_standalone.tcl'
15:44:16 INFO  : Checking for BSP changes to sync application flags for project 'drone_PS_APP'...
15:44:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa is already opened

15:44:30 WARN  : channel "tcfchan#6" closed
15:44:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:44:31 INFO  : 'jtag frequency' command is executed.
15:44:31 INFO  : Context for 'APU' is selected.
15:44:31 INFO  : System reset is completed.
15:44:34 INFO  : 'after 3000' command is executed.
15:44:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:44:37 INFO  : FPGA configured successfully with bitstream "C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit"
15:44:37 INFO  : Context for 'APU' is selected.
15:44:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa'.
15:44:37 INFO  : 'configparams force-mem-access 1' command is executed.
15:44:37 INFO  : Context for 'APU' is selected.
15:44:37 INFO  : Sourcing of 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl' is done.
15:44:37 INFO  : 'ps7_init' command is executed.
15:44:37 INFO  : 'ps7_post_config' command is executed.
15:44:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:37 INFO  : The application 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:44:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:44:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:44:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:38 INFO  : 'con' command is executed.
15:44:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:44:38 INFO  : Launch script is exported to file 'C:\Users\chris\Documents\git-repos\fpga_emb_drone\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_drone_ps_app_system_1_standalone.tcl'
15:48:23 INFO  : Checking for BSP changes to sync application flags for project 'drone_PS_APP'...
15:48:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa is already opened

15:48:49 INFO  : Disconnected from the channel tcfchan#11.
15:48:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:48:51 INFO  : 'jtag frequency' command is executed.
15:48:51 INFO  : Context for 'APU' is selected.
15:48:51 INFO  : System reset is completed.
15:48:54 INFO  : 'after 3000' command is executed.
15:48:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:48:56 INFO  : FPGA configured successfully with bitstream "C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit"
15:48:56 INFO  : Context for 'APU' is selected.
15:49:00 INFO  : Hardware design and registers information is loaded from 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa'.
15:49:00 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:00 INFO  : Context for 'APU' is selected.
15:49:00 INFO  : Sourcing of 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl' is done.
15:49:00 INFO  : 'ps7_init' command is executed.
15:49:00 INFO  : 'ps7_post_config' command is executed.
15:49:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:00 INFO  : The application 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:49:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:49:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:49:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:01 INFO  : 'con' command is executed.
15:49:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:49:01 INFO  : Launch script is exported to file 'C:\Users\chris\Documents\git-repos\fpga_emb_drone\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_drone_ps_app_system_2_standalone.tcl'
15:49:44 INFO  : Checking for BSP changes to sync application flags for project 'drone_PS_APP'...
15:49:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa is already opened

15:50:00 WARN  : channel "tcfchan#11" closed
15:50:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:50:02 INFO  : 'jtag frequency' command is executed.
15:50:02 INFO  : Context for 'APU' is selected.
15:50:02 INFO  : System reset is completed.
15:50:05 INFO  : 'after 3000' command is executed.
15:50:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:50:07 INFO  : FPGA configured successfully with bitstream "C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit"
15:50:07 INFO  : Context for 'APU' is selected.
15:50:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa'.
15:50:07 INFO  : 'configparams force-mem-access 1' command is executed.
15:50:07 INFO  : Context for 'APU' is selected.
15:50:07 INFO  : Sourcing of 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl' is done.
15:50:08 INFO  : 'ps7_init' command is executed.
15:50:08 INFO  : 'ps7_post_config' command is executed.
15:50:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:08 INFO  : The application 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:50:08 INFO  : 'configparams force-mem-access 0' command is executed.
15:50:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:50:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:08 INFO  : 'con' command is executed.
15:50:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:50:08 INFO  : Launch script is exported to file 'C:\Users\chris\Documents\git-repos\fpga_emb_drone\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_drone_ps_app_system_3_standalone.tcl'
17:51:01 INFO  : Checking for BSP changes to sync application flags for project 'drone_PS_APP'...
17:51:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa is already opened

17:51:17 WARN  : channel "tcfchan#11" closed
17:51:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:51:18 INFO  : 'jtag frequency' command is executed.
17:51:18 INFO  : Context for 'APU' is selected.
17:51:18 INFO  : System reset is completed.
17:51:21 INFO  : 'after 3000' command is executed.
17:51:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:51:24 INFO  : FPGA configured successfully with bitstream "C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit"
17:51:24 INFO  : Context for 'APU' is selected.
17:51:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa'.
17:51:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:51:24 INFO  : Context for 'APU' is selected.
17:51:24 INFO  : Sourcing of 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl' is done.
17:51:24 INFO  : 'ps7_init' command is executed.
17:51:24 INFO  : 'ps7_post_config' command is executed.
17:51:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:24 INFO  : The application 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:51:24 INFO  : 'configparams force-mem-access 0' command is executed.
17:51:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

17:51:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:24 INFO  : 'con' command is executed.
17:51:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:51:24 INFO  : Launch script is exported to file 'C:\Users\chris\Documents\git-repos\fpga_emb_drone\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_drone_ps_app_system_4_standalone.tcl'
17:53:47 INFO  : Checking for BSP changes to sync application flags for project 'drone_PS_APP'...
17:53:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa is already opened

17:54:00 INFO  : Disconnected from the channel tcfchan#15.
17:54:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:54:01 INFO  : 'jtag frequency' command is executed.
17:54:01 INFO  : Context for 'APU' is selected.
17:54:01 INFO  : System reset is completed.
17:54:04 INFO  : 'after 3000' command is executed.
17:54:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:54:07 INFO  : FPGA configured successfully with bitstream "C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit"
17:54:07 INFO  : Context for 'APU' is selected.
17:54:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa'.
17:54:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:54:10 INFO  : Context for 'APU' is selected.
17:54:10 INFO  : Sourcing of 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl' is done.
17:54:10 INFO  : 'ps7_init' command is executed.
17:54:10 INFO  : 'ps7_post_config' command is executed.
17:54:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:10 INFO  : The application 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:54:10 INFO  : 'configparams force-mem-access 0' command is executed.
17:54:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

17:54:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:10 INFO  : 'con' command is executed.
17:54:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:54:10 INFO  : Launch script is exported to file 'C:\Users\chris\Documents\git-repos\fpga_emb_drone\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_drone_ps_app_system_5_standalone.tcl'
17:56:23 INFO  : Checking for BSP changes to sync application flags for project 'drone_PS_APP'...
17:56:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa is already opened

17:57:03 WARN  : channel "tcfchan#15" closed
17:57:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:57:04 INFO  : 'jtag frequency' command is executed.
17:57:04 INFO  : Context for 'APU' is selected.
17:57:04 INFO  : System reset is completed.
17:57:07 INFO  : 'after 3000' command is executed.
17:57:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:57:10 INFO  : FPGA configured successfully with bitstream "C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit"
17:57:10 INFO  : Context for 'APU' is selected.
17:57:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa'.
17:57:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:57:10 INFO  : Context for 'APU' is selected.
17:57:10 INFO  : Sourcing of 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl' is done.
17:57:10 INFO  : 'ps7_init' command is executed.
17:57:10 INFO  : 'ps7_post_config' command is executed.
17:57:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:10 INFO  : The application 'C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:57:10 INFO  : 'configparams force-mem-access 0' command is executed.
17:57:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS/export/drone_PS/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/chris/Documents/git-repos/fpga_emb_drone/Vitis/drone_PS_APP/Debug/drone_PS_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

17:57:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:11 INFO  : 'con' command is executed.
17:57:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:57:11 INFO  : Launch script is exported to file 'C:\Users\chris\Documents\git-repos\fpga_emb_drone\Vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_drone_ps_app_system_6_standalone.tcl'
18:41:12 WARN  : channel "tcfchan#15" closed
18:41:12 INFO  : Disconnected from the channel tcfchan#19.
18:41:12 WARN  : channel "tcfchan#19" closed
