<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>Design_2_Scrambler_32bits_0_1</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RST.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">rst</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF">S_AXIS:M_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN">Design_2_clk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_PORT</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_PORT"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>data_out</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>data_out_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.TDATA_NUM_BYTES">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.HAS_TREADY">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.HAS_TLAST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.CLK_DOMAIN">Design_2_clk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_AXIS.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M_AXIS.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>data_in_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>data_in</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXIS.NUM_READ_OUTSTANDING"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXIS.NUM_WRITE_OUTSTANDING"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.TDATA_NUM_BYTES">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.HAS_TREADY">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.HAS_TLAST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.CLK_DOMAIN">Design_2_clk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXIS.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S_AXIS.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>Scrambler_32bits</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Nov 24 10:37:19 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:18e896a7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:18e896a7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>Design_2_Scrambler_32bits_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Nov 24 10:37:19 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:18e896a7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>Scrambler_32bits</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Nov 24 10:37:19 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:bc06d8d5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>Design_2_Scrambler_32bits_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Nov 24 10:37:20 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:bc06d8d5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Nov 24 10:37:42 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:18e896a7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">32</spirit:left>
            <spirit:right spirit:format="long">1</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_in_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_in_last</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>seed</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">30</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>control_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">32</spirit:left>
            <spirit:right spirit:format="long">1</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_out_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_out_last</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>POLY_DEG</spirit:name>
        <spirit:displayName>Poly Deg</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.POLY_DEG">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>DATA_DIM</spirit:name>
        <spirit:displayName>Data Dim</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DATA_DIM">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="std_logic_vector(31 downto 0)">
        <spirit:name>poly</spirit:name>
        <spirit:displayName>Poly</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.poly" spirit:bitStringLength="32">0x90000001</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>constrs_1/new/Scrambler_constraints.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/6ba0/sources_1/new/Scrambler_32bits.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/Design_2_Scrambler_32bits_0_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/6ba0/sources_1/new/Scrambler_32bits.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/Design_2_Scrambler_32bits_0_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>Design_2_Scrambler_32bits_0_1.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Design_2_Scrambler_32bits_0_1_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Design_2_Scrambler_32bits_0_1_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Design_2_Scrambler_32bits_0_1_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Design_2_Scrambler_32bits_0_1_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Scrambler_32bits_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>POLY_DEG</spirit:name>
      <spirit:displayName>Poly Deg</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.POLY_DEG">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DATA_DIM</spirit:name>
      <spirit:displayName>Data Dim</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DATA_DIM">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>poly</spirit:name>
      <spirit:displayName>Poly</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.poly" spirit:bitStringLength="32">0x90000001</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">Design_2_Scrambler_32bits_0_1</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>Scrambler</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>20</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@625ff18f_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f7c237b_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3671e37b_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6be025bf_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f9d818f_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5abdde2f_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70f6aaf4_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a875744_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1fa32aa7_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d64aa7a_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a39e504_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39188696_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25485ffc_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47c8d940_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3502fda8_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52f380ed_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31e16295_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c577d89_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5dbbbee4_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6440544f_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e52a4d6_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@771ecc36_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@431335f3_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@686e909a_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@535c5fc0_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a54131c_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ec2325f_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ba34a6a_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c7064bc_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c4f7187_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ff39394_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@537c5d28_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@499f71dc_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@397eacb9_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7cf75c4a_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c9b486f_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d1573d0_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@462c46c8_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2498a853_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28456459_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a138f6_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b7e31ea_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6603465e_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f7fbdaf_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70491579_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30c9c93f_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71ee867c_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12cf909_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@fda7789_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3936f26b_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1bcaf8e3_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@260d5b74_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26557ca2_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69a1b1e9_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23a999c7_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d553aff_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a3b323e_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3565302f_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@798733ac_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@562b668f_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c07ba39_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64511aaa_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e1ccd68_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f43fdc0_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@339113d7_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a654d5e_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@640464ef_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70e7b2fc_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33c79906_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29c6f756_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18bca9b9_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13287737_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65bbc7fa_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a0e4922_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56075a1d_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32c10cd8_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6023c6a0_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7efe76bd_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@436dd71d_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b379679_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@480f6762_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d95152a_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1cc311bf_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b57fe0d_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46c77427_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3acde520_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42b8f45e_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31f01d49_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d0891a0_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59c167f7_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26078ad9_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@187856b6_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26e34b2_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a2d6816_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ebead30_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a630e0b_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1938b8b2_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1752fe25_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b152ad0_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e630c4e_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50cba40c_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a0d4ca6_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c164d6d_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6486e0c5_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4bcc59b3_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19fb8d0c_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e60e500_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8cc26d_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3315d448_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b27e9a1_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18bc0e34_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a7e936e_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@476c54d8_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75ba84db_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6710d149_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d46bab3_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@713efee8_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d950f0c_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21288a13_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64cfbfa3_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@207ab3c8_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3463070f_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@251cfd60_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b428aa_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10294cf8_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17029577_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@fab2d75_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6cf57767_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@255a4f15_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62e5bca0_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d04b5eb_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@131a73cb_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@391024dc_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60c835af_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@271851c6_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45817f83_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4014a753_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5377e995_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45f4e494_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a6a02bf_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f4f970_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39b4a68c_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@86e02fc_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67f3c175_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2bb1eea5_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a809ed4_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24763dcf_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2965bba2_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a77c21a_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21afb20c_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e2a3184_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f5e1dae_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5bb3539e_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c494297_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2653ede7_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a8d88e8_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b3edd84_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@620cbae6_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e266248_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6cc41e4b_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f0dc83c_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15ff716a_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b520869_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2039cc0d_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c82e2ce_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a7715dc_ARCHIVE_LOCATION">/home/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fdddf7d_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5caa0bd9_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2afdd2df_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@bf3f75a_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e066bc4_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@599c97da_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d1fe3ec_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c363593_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71ea6e63_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@bcc3f51_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29950fd9_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22171400_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7347ce6f_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5399497_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5573b947_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61128103_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@188efb5_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@677638b_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1957adbf_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47035f61_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@182fd10a_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f6ae897_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b49d051_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a66a750_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76fd5e9f_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c18e916_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c44a821_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33d692a4_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5df3150a_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@460c7558_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47b7618c_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78a3fc4f_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65940d1c_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31cdd2a1_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49ec1ae5_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ae55d0d_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@147f6e5_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@517c9429_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27c88e46_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ef57a08_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4143ec88_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5955a9c5_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51bda006_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@576b2991_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b4ef335_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@738a000f_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7782eb08_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74b2e253_ARCHIVE_LOCATION">/ihp/departments/D-SYA/work/miglioranza/Scrambler_32bits/Scrambler_32bits.srcs</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_PORT" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.FREQ_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.HAS_TKEEP" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.HAS_TSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.LAYERED_METADATA" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.TDATA_NUM_BYTES" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_AXIS.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RST.POLARITY" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.FREQ_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.HAS_TKEEP" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.HAS_TSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.LAYERED_METADATA" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.NUM_READ_OUTSTANDING" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.NUM_WRITE_OUTSTANDING" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.TDATA_NUM_BYTES" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXIS.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="532fd659"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="2d5eae8f"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="29b1a0da"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="47243c1a"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="702ccbaf"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
