// Seed: 1021077404
module module_0 #(
    parameter id_1 = 32'd64,
    parameter id_1 = 32'd85,
    parameter id_2 = 32'd29,
    parameter id_5 = 32'd43
);
  parameter id_1 = 1;
  wire [id_1 : id_1] _id_2, id_3;
  wire [1 : ~  id_2] id_4;
  logic [1 'b0 : id_1  &  id_1] _id_5;
  wire [id_1 : 1] id_6;
  logic id_7[id_5 : -1];
  ;
  defparam id_1.id_1 = id_1;
  bit  id_8;
  wire id_9;
  wire id_10;
  initial if (1'd0) id_8 <= id_1;
endmodule
module module_1 #(
    parameter id_11 = 32'd11,
    parameter id_5  = 32'd68,
    parameter id_8  = 32'd67
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire _id_11;
  output wire id_10;
  inout wire id_9;
  input wire _id_8;
  input wire id_7;
  input wire id_6;
  xnor primCall (id_1, id_13, id_14, id_15, id_2, id_6, id_7, id_9);
  inout wire _id_5;
  output logic [7:0] id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4[id_11] = 1;
  wire [id_5 : id_8] id_15;
  module_0 modCall_1 ();
  initial assume (id_15);
endmodule
