{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 22 19:37:47 2014 " "Info: Processing started: Tue Apr 22 19:37:47 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Crypto_garage -c Crypto_garage " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Crypto_garage -c Crypto_garage" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pack.vhdl 2 0 " "Info (12021): Found 2 design units, including 0 entities, in source file pack.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONV_PACK_Crypto_garage " "Info (12022): Found design unit 1: CONV_PACK_Crypto_garage" {  } { { "pack.vhdl" "" { Text "/tp/xm1iarc/xm1iarc015/projet_fpga/pack.vhdl" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CONV_PACK_Crypto_garage-body " "Info (12022): Found design unit 2: CONV_PACK_Crypto_garage-body" {  } { { "pack.vhdl" "" { Text "/tp/xm1iarc/xm1iarc015/projet_fpga/pack.vhdl" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crypto_garage.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file crypto_garage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Crypto_garage-Garage " "Info (12022): Found design unit 1: Crypto_garage-Garage" {  } { { "crypto_garage.vhd" "" { Text "/tp/xm1iarc/xm1iarc015/projet_fpga/crypto_garage.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Crypto_garage " "Info (12023): Found entity 1: Crypto_garage" {  } { { "crypto_garage.vhd" "" { Text "/tp/xm1iarc/xm1iarc015/projet_fpga/crypto_garage.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "crypto_garage " "Info (12127): Elaborating entity \"crypto_garage\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG crypto_garage.vhd(20) " "Warning (10541): VHDL Signal Declaration warning at crypto_garage.vhd(20): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "crypto_garage.vhd" "" { Text "/tp/xm1iarc/xm1iarc015/projet_fpga/crypto_garage.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "seg_val_hex1 crypto_garage.vhd(22) " "Warning (10541): VHDL Signal Declaration warning at crypto_garage.vhd(22): used implicit default value for signal \"seg_val_hex1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "crypto_garage.vhd" "" { Text "/tp/xm1iarc/xm1iarc015/projet_fpga/crypto_garage.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "crypto_garage.vhd(98) " "Warning (10037): Verilog HDL or VHDL warning at crypto_garage.vhd(98): conditional expression evaluates to a constant" {  } { { "crypto_garage.vhd" "" { Text "/tp/xm1iarc/xm1iarc015/projet_fpga/crypto_garage.vhd" 98 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..8\] crypto_garage.vhd(18) " "Warning (10873): Using initial value X (don't care) for net \"LEDR\[9..8\]\" at crypto_garage.vhd(18)" {  } { { "crypto_garage.vhd" "" { Text "/tp/xm1iarc/xm1iarc015/projet_fpga/crypto_garage.vhd" 18 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_TOO_FEW_OR_TOO_MANY_PIN_ASSIGNMENTS" "chip_pin LEDR 9 10 " "Warning (10021): Ignored chip_pin synthesis attribute for port \"LEDR\" because the synthesis attribute's pin assignment list contains 9 assignment(s), which does not match port width of 10 bit(s)" {  } { { "crypto_garage.vhd" "" { Text "/tp/xm1iarc/xm1iarc015/projet_fpga/crypto_garage.vhd" 18 0 0 } }  } 0 10021 "Ignored %1!s! synthesis attribute for port \"%2!s!\" because the synthesis attribute's pin assignment list contains %3!d! assignment(s), which does not match port width of %4!d! bit(s)" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Warning (13410): Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "crypto_garage.vhd" "" { Text "/tp/xm1iarc/xm1iarc015/projet_fpga/crypto_garage.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Warning (13410): Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "crypto_garage.vhd" "" { Text "/tp/xm1iarc/xm1iarc015/projet_fpga/crypto_garage.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Warning (13410): Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "crypto_garage.vhd" "" { Text "/tp/xm1iarc/xm1iarc015/projet_fpga/crypto_garage.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Warning (13410): Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "crypto_garage.vhd" "" { Text "/tp/xm1iarc/xm1iarc015/projet_fpga/crypto_garage.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning (13410): Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "crypto_garage.vhd" "" { Text "/tp/xm1iarc/xm1iarc015/projet_fpga/crypto_garage.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "crypto_garage.vhd" "" { Text "/tp/xm1iarc/xm1iarc015/projet_fpga/crypto_garage.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "crypto_garage.vhd" "" { Text "/tp/xm1iarc/xm1iarc015/projet_fpga/crypto_garage.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "crypto_garage.vhd" "" { Text "/tp/xm1iarc/xm1iarc015/projet_fpga/crypto_garage.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "crypto_garage.vhd" "" { Text "/tp/xm1iarc/xm1iarc015/projet_fpga/crypto_garage.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "crypto_garage.vhd" "" { Text "/tp/xm1iarc/xm1iarc015/projet_fpga/crypto_garage.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_val_hex1\[0\] GND " "Warning (13410): Pin \"seg_val_hex1\[0\]\" is stuck at GND" {  } { { "crypto_garage.vhd" "" { Text "/tp/xm1iarc/xm1iarc015/projet_fpga/crypto_garage.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_val_hex1\[1\] GND " "Warning (13410): Pin \"seg_val_hex1\[1\]\" is stuck at GND" {  } { { "crypto_garage.vhd" "" { Text "/tp/xm1iarc/xm1iarc015/projet_fpga/crypto_garage.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_val_hex1\[2\] GND " "Warning (13410): Pin \"seg_val_hex1\[2\]\" is stuck at GND" {  } { { "crypto_garage.vhd" "" { Text "/tp/xm1iarc/xm1iarc015/projet_fpga/crypto_garage.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_val_hex1\[3\] GND " "Warning (13410): Pin \"seg_val_hex1\[3\]\" is stuck at GND" {  } { { "crypto_garage.vhd" "" { Text "/tp/xm1iarc/xm1iarc015/projet_fpga/crypto_garage.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_val_hex1\[4\] GND " "Warning (13410): Pin \"seg_val_hex1\[4\]\" is stuck at GND" {  } { { "crypto_garage.vhd" "" { Text "/tp/xm1iarc/xm1iarc015/projet_fpga/crypto_garage.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_val_hex1\[5\] GND " "Warning (13410): Pin \"seg_val_hex1\[5\]\" is stuck at GND" {  } { { "crypto_garage.vhd" "" { Text "/tp/xm1iarc/xm1iarc015/projet_fpga/crypto_garage.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_val_hex1\[6\] GND " "Warning (13410): Pin \"seg_val_hex1\[6\]\" is stuck at GND" {  } { { "crypto_garage.vhd" "" { Text "/tp/xm1iarc/xm1iarc015/projet_fpga/crypto_garage.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "137 " "Info (21057): Implemented 137 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info (21058): Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Info (21059): Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Info (21061): Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Info: Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 22 19:37:51 2014 " "Info: Processing ended: Tue Apr 22 19:37:51 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
