Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Dec 13 10:14:19 2021
| Host         : Johns-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file asteroids_timing_summary_routed.rpt -pb asteroids_timing_summary_routed.pb -rpx asteroids_timing_summary_routed.rpx -warn_on_violation
| Design       : asteroids
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    106         
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (106)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (253)
5. checking no_input_delay (7)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (106)
--------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: count_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: count_reg[9]/Q (HIGH)

 There are 86 register/latch pins with no clock driven by root clock pin: vga_driver/vsync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (253)
--------------------------------------------------
 There are 253 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.335        0.000                      0                   83        0.193        0.000                      0                   83        3.000        0.000                       0                    66  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 12.469}     24.938          40.099          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 7.335        0.000                      0                   10        0.257        0.000                      0                   10        3.000        0.000                       0                    12  
  clk_out1_clk_wiz_0       10.204        0.000                      0                   73        0.193        0.000                      0                   73       11.969        0.000                       0                    51  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.335ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.766ns (28.258%)  route 1.945ns (71.742%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.723     5.326    clk_in_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  count_reg[0]/Q
                         net (fo=7, routed)           0.906     6.750    count_reg_n_0_[0]
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.124     6.874 r  count[9]_i_2/O
                         net (fo=4, routed)           1.039     7.912    count[9]_i_2_n_0
    SLICE_X2Y89          LUT4 (Prop_lut4_I1_O)        0.124     8.036 r  count[8]_i_1/O
                         net (fo=1, routed)           0.000     8.036    plusOp__1[8]
    SLICE_X2Y89          FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.603    15.026    clk_in_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  count_reg[8]/C
                         clock pessimism              0.300    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X2Y89          FDRE (Setup_fdre_C_D)        0.081    15.371    count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.371    
                         arrival time                          -8.036    
  -------------------------------------------------------------------
                         slack                                  7.335    

Slack (MET) :             7.344ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.794ns (28.992%)  route 1.945ns (71.008%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.723     5.326    clk_in_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  count_reg[0]/Q
                         net (fo=7, routed)           0.906     6.750    count_reg_n_0_[0]
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.124     6.874 r  count[9]_i_2/O
                         net (fo=4, routed)           1.039     7.912    count[9]_i_2_n_0
    SLICE_X2Y89          LUT5 (Prop_lut5_I1_O)        0.152     8.064 r  count[9]_i_1/O
                         net (fo=1, routed)           0.000     8.064    plusOp__1[9]
    SLICE_X2Y89          FDRE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.603    15.026    clk_in_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  count_reg[9]/C
                         clock pessimism              0.300    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X2Y89          FDRE (Setup_fdre_C_D)        0.118    15.408    count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.408    
                         arrival time                          -8.064    
  -------------------------------------------------------------------
                         slack                                  7.344    

Slack (MET) :             7.479ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.563ns  (logic 0.766ns (29.891%)  route 1.797ns (70.109%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.723     5.326    clk_in_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  count_reg[0]/Q
                         net (fo=7, routed)           0.906     6.750    count_reg_n_0_[0]
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.124     6.874 r  count[9]_i_2/O
                         net (fo=4, routed)           0.891     7.764    count[9]_i_2_n_0
    SLICE_X2Y89          LUT2 (Prop_lut2_I0_O)        0.124     7.888 r  count[6]_i_1/O
                         net (fo=1, routed)           0.000     7.888    plusOp__1[6]
    SLICE_X2Y89          FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.603    15.026    clk_in_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  count_reg[6]/C
                         clock pessimism              0.300    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X2Y89          FDRE (Setup_fdre_C_D)        0.077    15.367    count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.367    
                         arrival time                          -7.888    
  -------------------------------------------------------------------
                         slack                                  7.479    

Slack (MET) :             7.498ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 0.788ns (30.488%)  route 1.797ns (69.512%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.723     5.326    clk_in_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  count_reg[0]/Q
                         net (fo=7, routed)           0.906     6.750    count_reg_n_0_[0]
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.124     6.874 r  count[9]_i_2/O
                         net (fo=4, routed)           0.891     7.764    count[9]_i_2_n_0
    SLICE_X2Y89          LUT3 (Prop_lut3_I0_O)        0.146     7.910 r  count[7]_i_1/O
                         net (fo=1, routed)           0.000     7.910    plusOp__1[7]
    SLICE_X2Y89          FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.603    15.026    clk_in_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  count_reg[7]/C
                         clock pessimism              0.300    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X2Y89          FDRE (Setup_fdre_C_D)        0.118    15.408    count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.408    
                         arrival time                          -7.910    
  -------------------------------------------------------------------
                         slack                                  7.498    

Slack (MET) :             8.431ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 0.642ns (41.609%)  route 0.901ns (58.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.723     5.326    clk_in_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  count_reg[0]/Q
                         net (fo=7, routed)           0.901     6.745    count_reg_n_0_[0]
    SLICE_X3Y89          LUT6 (Prop_lut6_I2_O)        0.124     6.869 r  count[5]_i_1/O
                         net (fo=1, routed)           0.000     6.869    plusOp__1[5]
    SLICE_X3Y89          FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.603    15.026    clk_in_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  count_reg[5]/C
                         clock pessimism              0.278    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y89          FDRE (Setup_fdre_C_D)        0.031    15.299    count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -6.869    
  -------------------------------------------------------------------
                         slack                                  8.431    

Slack (MET) :             8.439ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.642ns (41.881%)  route 0.891ns (58.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.723     5.326    clk_in_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  count_reg[0]/Q
                         net (fo=7, routed)           0.891     6.735    count_reg_n_0_[0]
    SLICE_X3Y89          LUT2 (Prop_lut2_I0_O)        0.124     6.859 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     6.859    plusOp__1[1]
    SLICE_X3Y89          FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.603    15.026    clk_in_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.278    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y89          FDRE (Setup_fdre_C_D)        0.029    15.297    count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -6.859    
  -------------------------------------------------------------------
                         slack                                  8.439    

Slack (MET) :             8.457ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.670ns (42.923%)  route 0.891ns (57.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.723     5.326    clk_in_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  count_reg[0]/Q
                         net (fo=7, routed)           0.891     6.735    count_reg_n_0_[0]
    SLICE_X3Y89          LUT3 (Prop_lut3_I0_O)        0.152     6.887 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     6.887    plusOp__1[2]
    SLICE_X3Y89          FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.603    15.026    clk_in_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.278    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y89          FDRE (Setup_fdre_C_D)        0.075    15.343    count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.343    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                  8.457    

Slack (MET) :             8.580ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.580ns (40.981%)  route 0.835ns (59.019%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.723     5.326    clk_in_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  count_reg[1]/Q
                         net (fo=6, routed)           0.835     6.617    count_reg_n_0_[1]
    SLICE_X3Y89          LUT4 (Prop_lut4_I0_O)        0.124     6.741 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     6.741    plusOp__1[3]
    SLICE_X3Y89          FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.603    15.026    clk_in_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.300    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X3Y89          FDRE (Setup_fdre_C_D)        0.031    15.321    count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                  8.580    

Slack (MET) :             8.596ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.608ns (42.126%)  route 0.835ns (57.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.723     5.326    clk_in_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  count_reg[1]/Q
                         net (fo=6, routed)           0.835     6.617    count_reg_n_0_[1]
    SLICE_X3Y89          LUT5 (Prop_lut5_I2_O)        0.152     6.769 r  count[4]_i_1/O
                         net (fo=1, routed)           0.000     6.769    plusOp__1[4]
    SLICE_X3Y89          FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.603    15.026    clk_in_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  count_reg[4]/C
                         clock pessimism              0.300    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X3Y89          FDRE (Setup_fdre_C_D)        0.075    15.365    count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.365    
                         arrival time                          -6.769    
  -------------------------------------------------------------------
                         slack                                  8.596    

Slack (MET) :             8.736ns  (required time - arrival time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.642ns (49.083%)  route 0.666ns (50.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.723     5.326    clk_in_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     5.844 f  count_reg[0]/Q
                         net (fo=7, routed)           0.666     6.510    count_reg_n_0_[0]
    SLICE_X2Y89          LUT1 (Prop_lut1_I0_O)        0.124     6.634 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.634    plusOp__1[0]
    SLICE_X2Y89          FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.603    15.026    clk_in_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.300    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X2Y89          FDRE (Setup_fdre_C_D)        0.079    15.369    count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.369    
                         arrival time                          -6.634    
  -------------------------------------------------------------------
                         slack                                  8.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.252%)  route 0.163ns (46.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.602     1.521    clk_in_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  count_reg[1]/Q
                         net (fo=6, routed)           0.163     1.826    count_reg_n_0_[1]
    SLICE_X3Y89          LUT6 (Prop_lut6_I1_O)        0.045     1.871 r  count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.871    plusOp__1[5]
    SLICE_X3Y89          FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.875     2.040    clk_in_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  count_reg[5]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.092     1.613    count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.249ns (60.591%)  route 0.162ns (39.409%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.602     1.521    clk_in_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.148     1.669 r  count_reg[7]/Q
                         net (fo=3, routed)           0.162     1.831    count_reg_n_0_[7]
    SLICE_X2Y89          LUT3 (Prop_lut3_I2_O)        0.101     1.932 r  count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.932    plusOp__1[7]
    SLICE_X2Y89          FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.875     2.040    clk_in_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.131     1.652    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.213ns (52.995%)  route 0.189ns (47.005%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.602     1.521    clk_in_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  count_reg[0]/Q
                         net (fo=7, routed)           0.189     1.874    count_reg_n_0_[0]
    SLICE_X3Y89          LUT5 (Prop_lut5_I1_O)        0.049     1.923 r  count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.923    plusOp__1[4]
    SLICE_X3Y89          FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.875     2.040    clk_in_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.107     1.641    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.249ns (60.006%)  route 0.166ns (39.993%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.602     1.521    clk_in_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.148     1.669 r  count_reg[7]/Q
                         net (fo=3, routed)           0.166     1.835    count_reg_n_0_[7]
    SLICE_X2Y89          LUT5 (Prop_lut5_I0_O)        0.101     1.936 r  count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.936    plusOp__1[9]
    SLICE_X2Y89          FDRE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.875     2.040    clk_in_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  count_reg[9]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.131     1.652    count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.246ns (59.715%)  route 0.166ns (40.285%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.602     1.521    clk_in_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.148     1.669 r  count_reg[7]/Q
                         net (fo=3, routed)           0.166     1.835    count_reg_n_0_[7]
    SLICE_X2Y89          LUT4 (Prop_lut4_I2_O)        0.098     1.933 r  count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.933    plusOp__1[8]
    SLICE_X2Y89          FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.875     2.040    clk_in_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.121     1.642    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.209ns (52.522%)  route 0.189ns (47.478%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.602     1.521    clk_in_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  count_reg[0]/Q
                         net (fo=7, routed)           0.189     1.874    count_reg_n_0_[0]
    SLICE_X3Y89          LUT4 (Prop_lut4_I1_O)        0.045     1.919 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.919    plusOp__1[3]
    SLICE_X3Y89          FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.875     2.040    clk_in_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.092     1.626    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.392%)  route 0.232ns (52.608%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.602     1.521    clk_in_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     1.685 f  count_reg[0]/Q
                         net (fo=7, routed)           0.232     1.917    count_reg_n_0_[0]
    SLICE_X2Y89          LUT1 (Prop_lut1_I0_O)        0.045     1.962 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.962    plusOp__1[0]
    SLICE_X2Y89          FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.875     2.040    clk_in_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.121     1.642    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.224ns (46.799%)  route 0.255ns (53.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.602     1.521    clk_in_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  count_reg[2]/Q
                         net (fo=5, routed)           0.255     1.904    count_reg_n_0_[2]
    SLICE_X3Y89          LUT3 (Prop_lut3_I2_O)        0.096     2.000 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.000    plusOp__1[2]
    SLICE_X3Y89          FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.875     2.040    clk_in_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.107     1.628    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.093%)  route 0.302ns (61.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.602     1.521    clk_in_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  count_reg[1]/Q
                         net (fo=6, routed)           0.302     1.965    count_reg_n_0_[1]
    SLICE_X3Y89          LUT2 (Prop_lut2_I1_O)        0.045     2.010 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.010    plusOp__1[1]
    SLICE_X3Y89          FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.875     2.040    clk_in_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.091     1.612    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.209ns (30.165%)  route 0.484ns (69.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.602     1.521    clk_in_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  count_reg[6]/Q
                         net (fo=4, routed)           0.484     2.169    count_reg_n_0_[6]
    SLICE_X2Y89          LUT2 (Prop_lut2_I1_O)        0.045     2.214 r  count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.214    plusOp__1[6]
    SLICE_X2Y89          FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.875     2.040    clk_in_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  count_reg[6]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.120     1.641    count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.573    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_in_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y89      count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X3Y89      count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X3Y89      count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X3Y89      count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X3Y89      count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X3Y89      count_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y89      count_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y89      count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y89      count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y89      count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y89      count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y89      count_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y89      count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y89      count_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y89      count_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y89      count_reg[3]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y89      count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y89      count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y89      count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y89      count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y89      count_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y89      count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y89      count_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y89      count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.204ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.969ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.204ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/green_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.574ns  (logic 9.359ns (64.215%)  route 5.215ns (35.785%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 29.883 - 24.938 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.706     5.311    vga_driver/CLK
    SLICE_X2Y77          FDRE                                         r  vga_driver/pixel_col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518     5.829 r  vga_driver/pixel_col_reg[1]/Q
                         net (fo=8, routed)           1.186     7.015    add_sa/leqOp_inferred__4/i__carry__0_0[1]
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.124     7.139 r  add_sa/i__carry_i_8__3/O
                         net (fo=1, routed)           0.000     7.139    add_sa/i__carry_i_8__3_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.671 r  add_sa/leqOp_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.671    add_sa/leqOp_inferred__4/i__carry_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.828 r  add_sa/leqOp_inferred__4/i__carry__0/CO[1]
                         net (fo=10, routed)          1.045     8.873    add_sa/leqOp_inferred__4/i__carry__0_n_2
    SLICE_X8Y76          LUT3 (Prop_lut3_I2_O)        0.355     9.228 r  add_sa/i__carry_i_4__5/O
                         net (fo=1, routed)           0.000     9.228    add_sa/i__carry_i_4__5_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     9.699 r  add_sa/_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.699    add_sa/_inferred__13/i__carry_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.816 r  add_sa/_inferred__13/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.816    add_sa/_inferred__13/i__carry__0_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.139 r  add_sa/_inferred__13/i__carry__1/O[1]
                         net (fo=2, routed)           0.732    10.871    add_sa/_inferred__13/i__carry__1_n_6
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    15.089 r  add_sa/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    15.091    add_sa/multOp_n_106
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    16.609 r  add_sa/plusOp/P[2]
                         net (fo=2, routed)           1.135    17.744    add_sa/plusOp_n_103
    SLICE_X11Y81         LUT4 (Prop_lut4_I1_O)        0.124    17.868 r  add_sa/ltOp_carry_i_7/O
                         net (fo=1, routed)           0.000    17.868    add_sa/ltOp_carry_i_7_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.418 r  add_sa/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000    18.418    add_sa/ltOp_carry_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.532 r  add_sa/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.532    add_sa/ltOp_carry__0_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.646 f  add_sa/ltOp_carry__1/CO[3]
                         net (fo=2, routed)           1.115    19.761    vga_driver/green_out_reg[3]_0[0]
    SLICE_X11Y85         LUT6 (Prop_lut6_I4_O)        0.124    19.885 r  vga_driver/green_out[3]_i_1/O
                         net (fo=1, routed)           0.000    19.885    vga_driver/green_out[3]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  vga_driver/green_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.519    29.883    vga_driver/CLK
    SLICE_X11Y85         FDRE                                         r  vga_driver/green_out_reg[3]/C
                         clock pessimism              0.259    30.142    
                         clock uncertainty           -0.084    30.058    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.031    30.089    vga_driver/green_out_reg[3]
  -------------------------------------------------------------------
                         required time                         30.089    
                         arrival time                         -19.885    
  -------------------------------------------------------------------
                         slack                                 10.204    

Slack (MET) :             10.710ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/red_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.068ns  (logic 9.359ns (66.525%)  route 4.709ns (33.475%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 29.883 - 24.938 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.706     5.311    vga_driver/CLK
    SLICE_X2Y77          FDRE                                         r  vga_driver/pixel_col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518     5.829 r  vga_driver/pixel_col_reg[1]/Q
                         net (fo=8, routed)           1.186     7.015    add_sa/leqOp_inferred__4/i__carry__0_0[1]
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.124     7.139 r  add_sa/i__carry_i_8__3/O
                         net (fo=1, routed)           0.000     7.139    add_sa/i__carry_i_8__3_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.671 r  add_sa/leqOp_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.671    add_sa/leqOp_inferred__4/i__carry_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.828 r  add_sa/leqOp_inferred__4/i__carry__0/CO[1]
                         net (fo=10, routed)          1.045     8.873    add_sa/leqOp_inferred__4/i__carry__0_n_2
    SLICE_X8Y76          LUT3 (Prop_lut3_I2_O)        0.355     9.228 r  add_sa/i__carry_i_4__5/O
                         net (fo=1, routed)           0.000     9.228    add_sa/i__carry_i_4__5_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     9.699 r  add_sa/_inferred__13/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.699    add_sa/_inferred__13/i__carry_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.816 r  add_sa/_inferred__13/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.816    add_sa/_inferred__13/i__carry__0_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.139 r  add_sa/_inferred__13/i__carry__1/O[1]
                         net (fo=2, routed)           0.732    10.871    add_sa/_inferred__13/i__carry__1_n_6
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    15.089 r  add_sa/multOp/PCOUT[47]
                         net (fo=1, routed)           0.002    15.091    add_sa/multOp_n_106
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    16.609 r  add_sa/plusOp/P[2]
                         net (fo=2, routed)           1.135    17.744    add_sa/plusOp_n_103
    SLICE_X11Y81         LUT4 (Prop_lut4_I1_O)        0.124    17.868 r  add_sa/ltOp_carry_i_7/O
                         net (fo=1, routed)           0.000    17.868    add_sa/ltOp_carry_i_7_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.418 r  add_sa/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000    18.418    add_sa/ltOp_carry_n_0
    SLICE_X11Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.532 r  add_sa/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.532    add_sa/ltOp_carry__0_n_0
    SLICE_X11Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.646 r  add_sa/ltOp_carry__1/CO[3]
                         net (fo=2, routed)           0.609    19.255    vga_driver/green_out_reg[3]_0[0]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.124    19.379 r  vga_driver/red_out[3]_i_1/O
                         net (fo=1, routed)           0.000    19.379    vga_driver/red_out[3]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  vga_driver/red_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.519    29.883    vga_driver/CLK
    SLICE_X11Y85         FDRE                                         r  vga_driver/red_out_reg[3]/C
                         clock pessimism              0.259    30.142    
                         clock uncertainty           -0.084    30.058    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.031    30.089    vga_driver/red_out_reg[3]
  -------------------------------------------------------------------
                         required time                         30.089    
                         arrival time                         -19.379    
  -------------------------------------------------------------------
                         slack                                 10.710    

Slack (MET) :             19.364ns  (required time - arrival time)
  Source:                 vga_driver/pixel_col_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/blue_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 1.908ns (35.250%)  route 3.505ns (64.750%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 29.883 - 24.938 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.706     5.311    vga_driver/CLK
    SLICE_X2Y77          FDRE                                         r  vga_driver/pixel_col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.518     5.829 r  vga_driver/pixel_col_reg[0]/Q
                         net (fo=8, routed)           0.954     6.782    vga_driver/Q[0]
    SLICE_X1Y79          LUT4 (Prop_lut4_I0_O)        0.124     6.906 r  vga_driver/geqOp_carry_i_8/O
                         net (fo=1, routed)           0.000     6.906    add_sa/S[0]
    SLICE_X1Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.438 r  add_sa/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.438    add_sa/geqOp_carry_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.595 r  add_sa/geqOp_carry__0/CO[1]
                         net (fo=1, routed)           0.653     8.249    adc/CO[0]
    SLICE_X3Y81          LUT6 (Prop_lut6_I0_O)        0.329     8.578 r  adc/red_out[3]_i_6/O
                         net (fo=1, routed)           1.076     9.654    vga_driver/red4
    SLICE_X9Y85          LUT4 (Prop_lut4_I2_O)        0.124     9.778 r  vga_driver/red_out[3]_i_4/O
                         net (fo=3, routed)           0.822    10.599    vga_driver/blue
    SLICE_X11Y85         LUT5 (Prop_lut5_I4_O)        0.124    10.723 r  vga_driver/blue_out[3]_i_1/O
                         net (fo=1, routed)           0.000    10.723    vga_driver/blue_out[3]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  vga_driver/blue_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.519    29.883    vga_driver/CLK
    SLICE_X11Y85         FDRE                                         r  vga_driver/blue_out_reg[3]/C
                         clock pessimism              0.259    30.142    
                         clock uncertainty           -0.084    30.058    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.029    30.087    vga_driver/blue_out_reg[3]
  -------------------------------------------------------------------
                         required time                         30.087    
                         arrival time                         -10.723    
  -------------------------------------------------------------------
                         slack                                 19.364    

Slack (MET) :             20.069ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 0.966ns (22.780%)  route 3.275ns (77.220%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 29.956 - 24.938 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.709     5.314    vga_driver/CLK
    SLICE_X3Y78          FDRE                                         r  vga_driver/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.419     5.733 f  vga_driver/h_cnt_reg[1]/Q
                         net (fo=11, routed)          0.930     6.662    vga_driver/h_cnt_reg[1]
    SLICE_X3Y78          LUT6 (Prop_lut6_I1_O)        0.299     6.961 r  vga_driver/hsync_i_4/O
                         net (fo=1, routed)           0.961     7.922    vga_driver/hsync_i_4_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I4_O)        0.124     8.046 r  vga_driver/hsync_i_3/O
                         net (fo=1, routed)           0.674     8.720    vga_driver/hsync_i_3_n_0
    SLICE_X4Y78          LUT4 (Prop_lut4_I3_O)        0.124     8.844 r  vga_driver/hsync_i_1/O
                         net (fo=1, routed)           0.710     9.554    vga_driver/hsync0
    SLICE_X2Y81          FDRE                                         r  vga_driver/hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.592    29.956    vga_driver/CLK
    SLICE_X2Y81          FDRE                                         r  vga_driver/hsync_reg/C
                         clock pessimism              0.275    30.231    
                         clock uncertainty           -0.084    30.147    
    SLICE_X2Y81          FDRE (Setup_fdre_C_R)       -0.524    29.623    vga_driver/hsync_reg
  -------------------------------------------------------------------
                         required time                         29.623    
                         arrival time                          -9.554    
  -------------------------------------------------------------------
                         slack                                 20.069    

Slack (MET) :             20.589ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 0.963ns (25.844%)  route 2.763ns (74.155%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 29.883 - 24.938 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.709     5.314    vga_driver/CLK
    SLICE_X3Y78          FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.419     5.733 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=10, routed)          1.046     6.779    vga_driver/h_cnt_reg[4]
    SLICE_X5Y77          LUT6 (Prop_lut6_I3_O)        0.296     7.075 f  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.151     7.226    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.350 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.075     8.425    vga_driver/eqOp
    SLICE_X9Y86          LUT2 (Prop_lut2_I1_O)        0.124     8.549 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=2, routed)           0.491     9.040    vga_driver/v_cnt0
    SLICE_X11Y86         FDRE                                         r  vga_driver/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.519    29.883    vga_driver/CLK
    SLICE_X11Y86         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism              0.259    30.142    
                         clock uncertainty           -0.084    30.058    
    SLICE_X11Y86         FDRE (Setup_fdre_C_R)       -0.429    29.629    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         29.629    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                 20.589    

Slack (MET) :             20.678ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.963ns (26.499%)  route 2.671ns (73.501%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 29.880 - 24.938 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.709     5.314    vga_driver/CLK
    SLICE_X3Y78          FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.419     5.733 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=10, routed)          1.046     6.779    vga_driver/h_cnt_reg[4]
    SLICE_X5Y77          LUT6 (Prop_lut6_I3_O)        0.296     7.075 f  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.151     7.226    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.350 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.075     8.425    vga_driver/eqOp
    SLICE_X9Y86          LUT2 (Prop_lut2_I1_O)        0.124     8.549 r  vga_driver/v_cnt[10]_i_1/O
                         net (fo=2, routed)           0.399     8.948    vga_driver/v_cnt0
    SLICE_X9Y86          FDRE                                         r  vga_driver/v_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.516    29.880    vga_driver/CLK
    SLICE_X9Y86          FDRE                                         r  vga_driver/v_cnt_reg[10]/C
                         clock pessimism              0.259    30.139    
                         clock uncertainty           -0.084    30.055    
    SLICE_X9Y86          FDRE (Setup_fdre_C_R)       -0.429    29.626    vga_driver/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         29.626    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                 20.678    

Slack (MET) :             20.848ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 0.839ns (22.497%)  route 2.890ns (77.503%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 29.885 - 24.938 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.709     5.314    vga_driver/CLK
    SLICE_X3Y78          FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.419     5.733 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=10, routed)          1.046     6.779    vga_driver/h_cnt_reg[4]
    SLICE_X5Y77          LUT6 (Prop_lut6_I3_O)        0.296     7.075 f  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.151     7.226    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.350 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.693     9.043    vga_driver/eqOp
    SLICE_X10Y88         FDRE                                         r  vga_driver/v_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.521    29.885    vga_driver/CLK
    SLICE_X10Y88         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
                         clock pessimism              0.259    30.144    
                         clock uncertainty           -0.084    30.060    
    SLICE_X10Y88         FDRE (Setup_fdre_C_CE)      -0.169    29.891    vga_driver/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         29.891    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                 20.848    

Slack (MET) :             20.848ns  (required time - arrival time)
  Source:                 vga_driver/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 0.839ns (22.497%)  route 2.890ns (77.503%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 29.885 - 24.938 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.709     5.314    vga_driver/CLK
    SLICE_X3Y78          FDRE                                         r  vga_driver/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.419     5.733 r  vga_driver/h_cnt_reg[4]/Q
                         net (fo=10, routed)          1.046     6.779    vga_driver/h_cnt_reg[4]
    SLICE_X5Y77          LUT6 (Prop_lut6_I3_O)        0.296     7.075 f  vga_driver/v_cnt[10]_i_5/O
                         net (fo=1, routed)           0.151     7.226    vga_driver/v_cnt[10]_i_5_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.350 r  vga_driver/v_cnt[10]_i_2/O
                         net (fo=12, routed)          1.693     9.043    vga_driver/eqOp
    SLICE_X10Y88         FDRE                                         r  vga_driver/v_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.521    29.885    vga_driver/CLK
    SLICE_X10Y88         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
                         clock pessimism              0.259    30.144    
                         clock uncertainty           -0.084    30.060    
    SLICE_X10Y88         FDRE (Setup_fdre_C_CE)      -0.169    29.891    vga_driver/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         29.891    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                 20.848    

Slack (MET) :             21.058ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 0.890ns (23.517%)  route 2.895ns (76.483%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 29.882 - 24.938 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.639     5.244    vga_driver/CLK
    SLICE_X8Y86          FDRE                                         r  vga_driver/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.518     5.762 f  vga_driver/v_cnt_reg[1]/Q
                         net (fo=10, routed)          1.291     7.053    vga_driver/v_cnt_reg[1]
    SLICE_X11Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.177 f  vga_driver/v_cnt[10]_i_7/O
                         net (fo=1, routed)           0.667     7.844    vga_driver/v_cnt[10]_i_7_n_0
    SLICE_X11Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.968 f  vga_driver/v_cnt[10]_i_4/O
                         net (fo=10, routed)          0.937     8.904    vga_driver/geqOp1_in
    SLICE_X11Y84         LUT4 (Prop_lut4_I0_O)        0.124     9.028 r  vga_driver/v_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     9.028    vga_driver/v_cnt[2]_i_1_n_0
    SLICE_X11Y84         FDRE                                         r  vga_driver/v_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.518    29.882    vga_driver/CLK
    SLICE_X11Y84         FDRE                                         r  vga_driver/v_cnt_reg[2]/C
                         clock pessimism              0.259    30.141    
                         clock uncertainty           -0.084    30.057    
    SLICE_X11Y84         FDRE (Setup_fdre_C_D)        0.029    30.086    vga_driver/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         30.086    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                 21.058    

Slack (MET) :             21.062ns  (required time - arrival time)
  Source:                 vga_driver/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.938ns  (clk_out1_clk_wiz_0 rise@24.938ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 0.890ns (23.529%)  route 2.893ns (76.471%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 29.882 - 24.938 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.809     5.412    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.490 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.508    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.639     5.244    vga_driver/CLK
    SLICE_X8Y86          FDRE                                         r  vga_driver/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.518     5.762 f  vga_driver/v_cnt_reg[1]/Q
                         net (fo=10, routed)          1.291     7.053    vga_driver/v_cnt_reg[1]
    SLICE_X11Y86         LUT6 (Prop_lut6_I2_O)        0.124     7.177 f  vga_driver/v_cnt[10]_i_7/O
                         net (fo=1, routed)           0.667     7.844    vga_driver/v_cnt[10]_i_7_n_0
    SLICE_X11Y86         LUT6 (Prop_lut6_I3_O)        0.124     7.968 f  vga_driver/v_cnt[10]_i_4/O
                         net (fo=10, routed)          0.935     8.902    vga_driver/geqOp1_in
    SLICE_X11Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.026 r  vga_driver/v_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     9.026    vga_driver/v_cnt[4]_i_1_n_0
    SLICE_X11Y84         FDRE                                         r  vga_driver/v_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     24.938    24.938 r  
    E3                                                0.000    24.938 r  clk_in (IN)
                         net (fo=0)                   0.000    24.938    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.350 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    28.270    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.361 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.683    30.044    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    26.349 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    28.273    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.364 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          1.518    29.882    vga_driver/CLK
    SLICE_X11Y84         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism              0.259    30.141    
                         clock uncertainty           -0.084    30.057    
    SLICE_X11Y84         FDRE (Setup_fdre_C_D)        0.031    30.088    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         30.088    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                 21.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.557%)  route 0.111ns (37.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.591     1.512    vga_driver/CLK
    SLICE_X4Y77          FDRE                                         r  vga_driver/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  vga_driver/h_cnt_reg[6]/Q
                         net (fo=11, routed)          0.111     1.765    vga_driver/h_cnt_reg[6]
    SLICE_X5Y77          LUT6 (Prop_lut6_I1_O)        0.045     1.810 r  vga_driver/h_cnt[10]_i_2/O
                         net (fo=1, routed)           0.000     1.810    vga_driver/plusOp[10]
    SLICE_X5Y77          FDRE                                         r  vga_driver/h_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.859     2.026    vga_driver/CLK
    SLICE_X5Y77          FDRE                                         r  vga_driver/h_cnt_reg[10]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.091     1.616    vga_driver/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.750%)  route 0.154ns (52.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.592     1.513    vga_driver/CLK
    SLICE_X3Y78          FDRE                                         r  vga_driver/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  vga_driver/h_cnt_reg[5]/Q
                         net (fo=10, routed)          0.154     1.809    vga_driver/h_cnt_reg[5]
    SLICE_X3Y77          FDRE                                         r  vga_driver/pixel_col_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.862     2.029    vga_driver/CLK
    SLICE_X3Y77          FDRE                                         r  vga_driver/pixel_col_reg[5]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X3Y77          FDRE (Hold_fdre_C_D)         0.070     1.596    vga_driver/pixel_col_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.398%)  route 0.156ns (52.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.592     1.513    vga_driver/CLK
    SLICE_X3Y78          FDRE                                         r  vga_driver/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  vga_driver/h_cnt_reg[0]/Q
                         net (fo=12, routed)          0.156     1.811    vga_driver/h_cnt_reg[0]
    SLICE_X2Y77          FDRE                                         r  vga_driver/pixel_col_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.862     2.029    vga_driver/CLK
    SLICE_X2Y77          FDRE                                         r  vga_driver/pixel_col_reg[0]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.059     1.585    vga_driver/pixel_col_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.905%)  route 0.180ns (56.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.591     1.512    vga_driver/CLK
    SLICE_X5Y78          FDRE                                         r  vga_driver/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  vga_driver/h_cnt_reg[8]/Q
                         net (fo=9, routed)           0.180     1.833    vga_driver/h_cnt_reg[8]
    SLICE_X4Y78          FDRE                                         r  vga_driver/pixel_col_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.860     2.027    vga_driver/CLK
    SLICE_X4Y78          FDRE                                         r  vga_driver/pixel_col_reg[8]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X4Y78          FDRE (Hold_fdre_C_D)         0.075     1.600    vga_driver/pixel_col_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.692%)  route 0.189ns (57.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.591     1.512    vga_driver/CLK
    SLICE_X4Y77          FDRE                                         r  vga_driver/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  vga_driver/h_cnt_reg[6]/Q
                         net (fo=11, routed)          0.189     1.843    vga_driver/h_cnt_reg[6]
    SLICE_X4Y78          FDRE                                         r  vga_driver/pixel_col_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.860     2.027    vga_driver/CLK
    SLICE_X4Y78          FDRE                                         r  vga_driver/pixel_col_reg[6]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X4Y78          FDRE (Hold_fdre_C_D)         0.070     1.596    vga_driver/pixel_col_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.660%)  route 0.114ns (33.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.569     1.490    vga_driver/CLK
    SLICE_X11Y84         FDRE                                         r  vga_driver/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.128     1.618 r  vga_driver/v_cnt_reg[3]/Q
                         net (fo=9, routed)           0.114     1.732    vga_driver/v_cnt_reg[3]
    SLICE_X11Y84         LUT6 (Prop_lut6_I4_O)        0.099     1.831 r  vga_driver/v_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.831    vga_driver/v_cnt[4]_i_1_n_0
    SLICE_X11Y84         FDRE                                         r  vga_driver/v_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.838     2.005    vga_driver/CLK
    SLICE_X11Y84         FDRE                                         r  vga_driver/v_cnt_reg[4]/C
                         clock pessimism             -0.514     1.490    
    SLICE_X11Y84         FDRE (Hold_fdre_C_D)         0.092     1.582    vga_driver/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.571     1.492    vga_driver/CLK
    SLICE_X10Y88         FDRE                                         r  vga_driver/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDRE (Prop_fdre_C_Q)         0.164     1.656 r  vga_driver/v_cnt_reg[7]/Q
                         net (fo=9, routed)           0.175     1.832    vga_driver/v_cnt_reg[7]
    SLICE_X10Y88         LUT5 (Prop_lut5_I3_O)        0.043     1.875 r  vga_driver/v_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.875    vga_driver/v_cnt[8]_i_1_n_0
    SLICE_X10Y88         FDRE                                         r  vga_driver/v_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.842     2.009    vga_driver/CLK
    SLICE_X10Y88         FDRE                                         r  vga_driver/v_cnt_reg[8]/C
                         clock pessimism             -0.516     1.492    
    SLICE_X10Y88         FDRE (Hold_fdre_C_D)         0.131     1.623    vga_driver/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/pixel_col_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.450%)  route 0.191ns (57.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.591     1.512    vga_driver/CLK
    SLICE_X4Y77          FDRE                                         r  vga_driver/h_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  vga_driver/h_cnt_reg[2]/Q
                         net (fo=10, routed)          0.191     1.844    vga_driver/h_cnt_reg[2]
    SLICE_X4Y78          FDRE                                         r  vga_driver/pixel_col_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.860     2.027    vga_driver/CLK
    SLICE_X4Y78          FDRE                                         r  vga_driver/pixel_col_reg[2]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X4Y78          FDRE (Hold_fdre_C_D)         0.066     1.592    vga_driver/pixel_col_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vga_driver/h_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/h_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.082%)  route 0.193ns (50.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.592     1.513    vga_driver/CLK
    SLICE_X3Y78          FDRE                                         r  vga_driver/h_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  vga_driver/h_cnt_reg[3]/Q
                         net (fo=11, routed)          0.193     1.847    vga_driver/h_cnt_reg[3]
    SLICE_X4Y77          LUT5 (Prop_lut5_I2_O)        0.045     1.892 r  vga_driver/h_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.892    vga_driver/plusOp[6]
    SLICE_X4Y77          FDRE                                         r  vga_driver/h_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.859     2.026    vga_driver/CLK
    SLICE_X4Y77          FDRE                                         r  vga_driver/h_cnt_reg[6]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X4Y77          FDRE (Hold_fdre_C_D)         0.092     1.638    vga_driver/h_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga_driver/v_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Destination:            vga_driver/v_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.469ns period=24.938ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.567%)  route 0.175ns (48.433%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.624     1.544    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.248 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     0.896    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.569     1.490    vga_driver/CLK
    SLICE_X11Y84         FDRE                                         r  vga_driver/v_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  vga_driver/v_cnt_reg[2]/Q
                         net (fo=9, routed)           0.175     1.806    vga_driver/v_cnt_reg[2]
    SLICE_X11Y86         LUT6 (Prop_lut6_I3_O)        0.045     1.851 r  vga_driver/v_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.851    vga_driver/plusOp__0[5]
    SLICE_X11Y86         FDRE                                         r  vga_driver/v_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.898     2.063    clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.438 r  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.138    clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=49, routed)          0.839     2.006    vga_driver/CLK
    SLICE_X11Y86         FDRE                                         r  vga_driver/v_cnt_reg[5]/C
                         clock pessimism             -0.500     1.505    
    SLICE_X11Y86         FDRE (Hold_fdre_C_D)         0.091     1.596    vga_driver/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.469 }
Period(ns):         24.938
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         24.938      22.783     BUFGCTRL_X0Y1    clk_wiz_0_inst/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         24.938      23.689     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X11Y85     vga_driver/blue_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X11Y85     vga_driver/green_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X3Y78      vga_driver/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X5Y77      vga_driver/h_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X3Y78      vga_driver/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X4Y77      vga_driver/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X3Y78      vga_driver/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         24.938      23.938     SLICE_X3Y78      vga_driver/h_cnt_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       24.938      188.422    MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X11Y85     vga_driver/blue_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X11Y85     vga_driver/blue_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X11Y85     vga_driver/green_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X11Y85     vga_driver/green_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X3Y78      vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X3Y78      vga_driver/h_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X5Y77      vga_driver/h_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X5Y77      vga_driver/h_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X3Y78      vga_driver/h_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X3Y78      vga_driver/h_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X11Y85     vga_driver/blue_out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X11Y85     vga_driver/blue_out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X11Y85     vga_driver/green_out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X11Y85     vga_driver/green_out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X3Y78      vga_driver/h_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X3Y78      vga_driver/h_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X5Y77      vga_driver/h_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X5Y77      vga_driver/h_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X3Y78      vga_driver/h_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.469      11.969     SLICE_X3Y78      vga_driver/h_cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_wiz_0_inst/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT



