
    // PXA310

    MFPR_REG_VALUE_SETTING(0x00B4,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_S06mA    |   0),  /* GPIO0 */       /*   - */
    MFPR_REG_VALUE_SETTING(0x00B8,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_S06mA    |   0),  /* GPIO1 */       /*   DF_WP */
    MFPR_REG_VALUE_SETTING(0x00BC,      MFPR_FUNC_PULL_EN_at_RUN   |     MFPR_FUNC_PULL_HI |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_S06mA    |   0),  /* GPIO2 */       /*   ULPI_RESET */
    MFPR_REG_VALUE_SETTING(0x027C,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   4),  /* GPIO3 */       /*   TF_DAT<0> */
    MFPR_REG_VALUE_SETTING(0x0280,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   4),  /* GPIO4 */       /*   TF_DAT<1> */
    MFPR_REG_VALUE_SETTING(0x0284,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   4),  /* GPIO5 */       /*   TF_DAT<2> */
    MFPR_REG_VALUE_SETTING(0x0288,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   4),  /* GPIO6 */       /*   TF_DAT<3> */
    MFPR_REG_VALUE_SETTING(0x028C,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   4),  /* GPIO7 */       /*   TF_CLK */
    MFPR_REG_VALUE_SETTING(0x0290,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   4),  /* GPIO8 */       /*   TF_CMD */
    MFPR_REG_VALUE_SETTING(0x0294,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   0),  /* GPIO9 */       /*   0 */
    MFPR_REG_VALUE_SETTING(0x0298,      MFPR_FUNC_PULL_EN_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),  /* GPIO10 */      /*   CHARGEB_STATUS */
    MFPR_REG_VALUE_SETTING(0x029C,      MFPR_FUNC_PULL_EN_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),  /* GPIO11 */      /*   ACOK */
    MFPR_REG_VALUE_SETTING(0x02A0,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_HI   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),  /* GPIO12 */      /*   0 */
    MFPR_REG_VALUE_SETTING(0x02A4,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   0),  /* GPIO13 */      /*   0 */
    MFPR_REG_VALUE_SETTING(0x02A8,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   0),  /* GPIO14 */      /*   0 */
    MFPR_REG_VALUE_SETTING(0x02AC,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),  /* GPIO15 */      /*   0 */
    MFPR_REG_VALUE_SETTING(0x02B0,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F01mA    |   0),  /* GPIO16 */      /*   0 */
    MFPR_REG_VALUE_SETTING(0x02B4,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F01mA    |   0),  /* GPIO17 */      /*   0 */
    MFPR_REG_VALUE_SETTING(0x02B8,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F01mA    |   0),  /* GPIO18 */      /*   0 */
    MFPR_REG_VALUE_SETTING(0x02BC,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F01mA    |   0),  /* GPIO19 */      /*   0 */
    MFPR_REG_VALUE_SETTING(0x02C0,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F01mA    |   0),  /* GPIO20 */      /*   0 */
    MFPR_REG_VALUE_SETTING(0x02C4,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F01mA    |   1),  /* GPIO21 */      /*   I2C_SCL */
    MFPR_REG_VALUE_SETTING(0x02C8,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F01mA    |   1),  /* GPIO22 */      /*   I2C_SDA */
    MFPR_REG_VALUE_SETTING(0x02CC,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F01mA    |   0),  /* GPIO23 */      /*   CHGB_EN */
    MFPR_REG_VALUE_SETTING(0x02D0,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F01mA    |   0),  /* GPIO24 */      /*   0 */
    MFPR_REG_VALUE_SETTING(0x02D4,     MFPR_FUNC_PULL_DIS_at_RUN   |     MFPR_FUNC_PULL_HI |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   2),  /* GPIO25 */      /*   SSP2_CLK */
    MFPR_REG_VALUE_SETTING(0x02D8,     MFPR_FUNC_PULL_DIS_at_RUN   |     MFPR_FUNC_PULL_HI |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   2),  /* GPIO26 */      /*   SSP2_FRM */
    MFPR_REG_VALUE_SETTING(0x0400,     MFPR_FUNC_PULL_DIS_at_RUN   |     MFPR_FUNC_PULL_HI |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   2),  /* GPIO27 */      /*   SSP2_TXD */
    MFPR_REG_VALUE_SETTING(0x0404,     MFPR_FUNC_PULL_DIS_at_RUN   |     MFPR_FUNC_PULL_LO |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   2),  /* GPIO28 */      /*   SSP2_RXD */
    MFPR_REG_VALUE_SETTING(0x0408,      MFPR_FUNC_PULL_EN_at_RUN   |     MFPR_FUNC_PULL_HI |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),  /* GPIO29 */      /*   TF_CD    */
    MFPR_REG_VALUE_SETTING(0x0418,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   3),  /* GPIO30 */      /*   ULPI_DATA<0> */
    MFPR_REG_VALUE_SETTING(0x041C,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   3),  /* GPIO31 */      /*   ULPI_DATA<1> */
    MFPR_REG_VALUE_SETTING(0x0420,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   3),  /* GPIO32 */      /*   ULPI_DATA<2> */
    MFPR_REG_VALUE_SETTING(0x0424,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   0),  /* GPIO33 */      /*   ULPI_DATA<3> */
    MFPR_REG_VALUE_SETTING(0x0428,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   3),  /* GPIO34 */      /*   ULPI_DATA<4> */
    MFPR_REG_VALUE_SETTING(0x042C,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   3),  /* GPIO35 */      /*   ULPI_DATA<5> */
    MFPR_REG_VALUE_SETTING(0x0430,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   3),  /* GPIO36 */      /*   ULPI_DATA<6> */
    MFPR_REG_VALUE_SETTING(0x0434,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   3),  /* GPIO37 */      /*   ULPI_DATA<7> */
    MFPR_REG_VALUE_SETTING(0x0438,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   1),  /* GPIO38 */      /*   ULPI_CLK     */
    MFPR_REG_VALUE_SETTING(0x043C,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   1),  /* GPIO39 */      /*   CIF_DD<0>    */
    MFPR_REG_VALUE_SETTING(0x0440,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   1),  /* GPIO40 */      /*   CIF_DD<1>    */
    MFPR_REG_VALUE_SETTING(0x0444,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   1),  /* GPIO41 */      /*   CIF_DD<2>    */
    MFPR_REG_VALUE_SETTING(0x0448,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   1),  /* GPIO42 */      /*   CIF_DD<3>    */
    MFPR_REG_VALUE_SETTING(0x044C,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   1),  /* GPIO43 */      /*   CIF_DD<4>    */
    MFPR_REG_VALUE_SETTING(0x0450,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   1),  /* GPIO44 */      /*   CIF_DD<5>    */
    MFPR_REG_VALUE_SETTING(0x0454,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   1),  /* GPIO45 */      /*   CIF_DD<6>    */
    MFPR_REG_VALUE_SETTING(0x0458,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),  /* GPIO46 */      /*   CIF_DD<7>    */
    MFPR_REG_VALUE_SETTING(0x045C,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   1),  /* GPIO47 */      /*   CIF_DD<8>    */
    MFPR_REG_VALUE_SETTING(0x0460,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   1),  /* GPIO48 */      /*   CIF_DD<9>    */
    MFPR_REG_VALUE_SETTING(0x0464,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),  /* GPIO49 */      /*   CIF_MCLK     */
    MFPR_REG_VALUE_SETTING(0x0468,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),  /* GPIO50 */      /*   CIF_PCLK     */
    MFPR_REG_VALUE_SETTING(0x046C,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),  /* GPIO51 */      /*   CIF_LV       */
    MFPR_REG_VALUE_SETTING(0x0470,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),  /* GPIO52 */      /*   CIF_FV       */
    MFPR_REG_VALUE_SETTING(0x0474,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_HI   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),  /* GPIO53 */      /*   CIF_RST      */
    MFPR_REG_VALUE_SETTING(0x0478,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),  /* GPIO54 */      /*   L_DD<0>      */
    MFPR_REG_VALUE_SETTING(0x047C,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),  /* GPIO55 */      /*   L_DD<1>      */
    MFPR_REG_VALUE_SETTING(0x0480,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),  /* GPIO56 */      /*   L_DD<2>      */
    MFPR_REG_VALUE_SETTING(0x0484,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),  /* GPIO57 */      /*   L_DD<3>      */
    MFPR_REG_VALUE_SETTING(0x0488,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),  /* GPIO58 */      /*   L_DD<4>      */
    MFPR_REG_VALUE_SETTING(0x048C,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),  /* GPIO59 */      /*   L_DD<5>      */
    MFPR_REG_VALUE_SETTING(0x0490,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),  /* GPIO60 */      /*   L_DD<6>      */
    MFPR_REG_VALUE_SETTING(0x0494,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),  /* GPIO61 */      /*   L_DD<7>      */
    MFPR_REG_VALUE_SETTING(0x0498,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),  /* GPIO62 */      /*   L_DD<8>      */
    MFPR_REG_VALUE_SETTING(0x049C,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),  /* GPIO63 */      /*   L_DD<9>      */
    MFPR_REG_VALUE_SETTING(0x04A0,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),  /* GPIO64 */      /*   L_DD<10>     */
    MFPR_REG_VALUE_SETTING(0x04A4,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),  /* GPIO65 */      /*   L_DD<11>     */
    MFPR_REG_VALUE_SETTING(0x04A8,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),  /* GPIO66 */      /*   L_DD<12>     */
    MFPR_REG_VALUE_SETTING(0x04AC,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),  /* GPIO67 */      /*   L_DD<13>     */
    MFPR_REG_VALUE_SETTING(0x04B0,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),  /* GPIO68 */      /*   L_DD<14>     */
    MFPR_REG_VALUE_SETTING(0x04B4,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),  /* GPIO69 */      /*   L_DD<15>     */
    MFPR_REG_VALUE_SETTING(0x04B8,      MFPR_FUNC_PULL_EN_at_RUN   |     MFPR_FUNC_PULL_HI |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F01mA    |   0),  /* GPIO70 */      /*   LCM_ID       */
    MFPR_REG_VALUE_SETTING(0x04BC,      MFPR_FUNC_PULL_EN_at_RUN   |     MFPR_FUNC_PULL_HI |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   0),  /* GPIO71 */      /*   LCM_RST      */
    MFPR_REG_VALUE_SETTING(0x04C0,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),  /* GPIO72 */      /*   L_FCLK_RD    */
    MFPR_REG_VALUE_SETTING(0x04C4,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),  /* GPIO73 */      /*   L_LCLK_A0    */
    MFPR_REG_VALUE_SETTING(0x04C8,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),  /* GPIO74 */      /*   L_PCLK_WR    */
    MFPR_REG_VALUE_SETTING(0x04CC,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),  /* GPIO75 */      /*   L_BIAS_DE    */
    MFPR_REG_VALUE_SETTING(0x04D0,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_HI   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),  /* GPIO76 */      /*   CIF_SD       */
    MFPR_REG_VALUE_SETTING(0x04D4,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   1),  /* GPIO77 */      /*   MODEM_RXD    */
    MFPR_REG_VALUE_SETTING(0x04D8,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   1),  /* GPIO78 */      /*   MODEM_TXD    */
    MFPR_REG_VALUE_SETTING(0x04DC,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   1),  /* GPIO79 */      /*   MODEM_CTS    */
    MFPR_REG_VALUE_SETTING(0x04E0,      MFPR_FUNC_PULL_EN_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),  /* GPIO80 */      /*   MODEM_ONKEY  */
    MFPR_REG_VALUE_SETTING(0x04E4,      MFPR_FUNC_PULL_EN_at_RUN   |     MFPR_FUNC_PULL_HI |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_FALL  |   MFPR_DRIVE_F03mA    |   0),  /* GPIO81 */      /*   MODEM_DSR    */
    MFPR_REG_VALUE_SETTING(0x04E8,      MFPR_FUNC_PULL_EN_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_FALL  |   MFPR_DRIVE_F03mA    |   0),  /* GPIO82 */      /*   MODEM_VDD_IO_HIGH */
    MFPR_REG_VALUE_SETTING(0x04EC,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),  /* GPIO83 */      /*   MODEM_DTR    */
    MFPR_REG_VALUE_SETTING(0x04F0,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),  /* GPIO84 */      /*   MODEM_RTS    */
    MFPR_REG_VALUE_SETTING(0x04F4,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   2),  /* GPIO85 */      /*   KP_MKOUT<0>  */
    MFPR_REG_VALUE_SETTING(0x04F8,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   2),  /* GPIO86 */      /*   KP_MKOUT<1>  */
    MFPR_REG_VALUE_SETTING(0x04FC,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   2),  /* GPIO87 */      /*   KP_MKOUT<2>  */
    MFPR_REG_VALUE_SETTING(0x0500,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   2),  /* GPIO88 */      /*   KP_MKOUT<3>  */
    MFPR_REG_VALUE_SETTING(0x0504,      MFPR_FUNC_PULL_EN_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_HI   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F01mA    |   0),  /* GPIO89 */      /*   MODEM_RST    */
    MFPR_REG_VALUE_SETTING(0x0508,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F04mA    |   0),  /* GPIO90 */      /*   MP3_OP_ON    */
    MFPR_REG_VALUE_SETTING(0x050C,     MFPR_FUNC_PULL_DIS_at_RUN   |     MFPR_FUNC_PULL_LO |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   1),  /* GPIO91 */      /*   HIFI_CLK     */
    MFPR_REG_VALUE_SETTING(0x0510,     MFPR_FUNC_PULL_DIS_at_RUN   |     MFPR_FUNC_PULL_LO |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   1),  /* GPIO92 */      /*   HIFI_FRM     */
    MFPR_REG_VALUE_SETTING(0x0514,     MFPR_FUNC_PULL_DIS_at_RUN   |     MFPR_FUNC_PULL_LO |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   1),  /* GPIO93 */      /*   HIFI_TXD     */
    MFPR_REG_VALUE_SETTING(0x0518,     MFPR_FUNC_PULL_DIS_at_RUN   |     MFPR_FUNC_PULL_LO |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   0),  /* GPIO94 */      /*   0            */
    MFPR_REG_VALUE_SETTING(0x051C,     MFPR_FUNC_PULL_DIS_at_RUN   |     MFPR_FUNC_PULL_LO |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   1),  /* GPIO95 */      /*   PCM_CLK      */
    MFPR_REG_VALUE_SETTING(0x0520,     MFPR_FUNC_PULL_DIS_at_RUN   |     MFPR_FUNC_PULL_LO |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   1),  /* GPIO96 */      /*   PCM_FRM      */
    MFPR_REG_VALUE_SETTING(0x0524,     MFPR_FUNC_PULL_DIS_at_RUN   |     MFPR_FUNC_PULL_LO |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   1),  /* GPIO97 */      /*   PCM_TXD      */
    MFPR_REG_VALUE_SETTING(0x0528,     MFPR_FUNC_PULL_DIS_at_RUN   |     MFPR_FUNC_PULL_LO |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   1),  /* GPIO98 */      /*   PCM_RXD      */
    MFPR_REG_VALUE_SETTING(0x0600,      MFPR_FUNC_PULL_EN_at_RUN   |     MFPR_FUNC_PULL_HI |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_HI   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   0),  /* GPIO99 */      /*   FM_RST       */
    MFPR_REG_VALUE_SETTING(0x0604,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   0),  /* GPIO100 */     /*   0            */
    MFPR_REG_VALUE_SETTING(0x0608,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),  /* GPIO101 */     /*   WIFI_SD      */
    MFPR_REG_VALUE_SETTING(0x060C,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),  /* GPIO102 */     /*   WIFI_RST     */
    MFPR_REG_VALUE_SETTING(0x0610,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   2),  /* GPIO103 */     /*   WIFI_CLK     */
    MFPR_REG_VALUE_SETTING(0x0614,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F01mA    |   0),  /* GPIO104 */     /*   BT_INT       */
    MFPR_REG_VALUE_SETTING(0x0618,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   2),  /* GPIO105 */     /*   WIFI_CMD     */
    MFPR_REG_VALUE_SETTING(0x061C,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   0),  /* GPIO106 */     /*   BT_RST       */
    MFPR_REG_VALUE_SETTING(0x0620,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   0),  /* GPIO107 */     /*   0            */
    MFPR_REG_VALUE_SETTING(0x0624,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F01mA    |   0),  /* GPIO108 */     /*   0            */
    MFPR_REG_VALUE_SETTING(0x0628,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),  /* GPIO109 */     /*   TXD3         */
    MFPR_REG_VALUE_SETTING(0x062C,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),  /* GPIO110 */     /*   RXD3         */
    MFPR_REG_VALUE_SETTING(0x0630,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),  /* GPIO111 */     /*   BT_RTS       */
    MFPR_REG_VALUE_SETTING(0x0634,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),  /* GPIO112 */     /*   BT_RXD       */
    MFPR_REG_VALUE_SETTING(0x0638,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |   MFPR_FUNC_LPMIO_OUTPUT_HI   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),  /* GPIO113 */     /*   BT_TXD       */
    MFPR_REG_VALUE_SETTING(0x063C,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),  /* GPIO114 */     /*   BT_CTS       */
    MFPR_REG_VALUE_SETTING(0x0640,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),  /* GPIO115 */     /*   KP_MKIN<0>   */
    MFPR_REG_VALUE_SETTING(0x0644,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),  /* GPIO116 */     /*   KP_MKIN<1>   */
    MFPR_REG_VALUE_SETTING(0x0648,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   1),  /* GPIO117 */     /*   KP_MKIN<2>   */
    MFPR_REG_VALUE_SETTING(0x064C,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   0),  /* GPIO118 */     /*   0            */
    MFPR_REG_VALUE_SETTING(0x0650,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   0),  /* GPIO119 */     /*   0            */
    MFPR_REG_VALUE_SETTING(0x0654,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   0),  /* GPIO120 */     /*   0            */
    MFPR_REG_VALUE_SETTING(0x0658,      MFPR_FUNC_PULL_EN_at_RUN   |     MFPR_FUNC_PULL_LO |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   0),  /* GPIO121 */     /*   0            */
    MFPR_REG_VALUE_SETTING(0x065C,      MFPR_FUNC_PULL_EN_at_RUN   |     MFPR_FUNC_PULL_LO |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   0),  /* GPIO122 */     /*   0            */
    MFPR_REG_VALUE_SETTING(0x0660,      MFPR_FUNC_PULL_EN_at_RUN   |     MFPR_FUNC_PULL_LO |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   0),  /* GPIO123 */     /*   0            */
    MFPR_REG_VALUE_SETTING(0x0664,      MFPR_FUNC_PULL_EN_at_RUN   |     MFPR_FUNC_PULL_LO |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   0),  /* GPIO124 */     /*   0            */
    MFPR_REG_VALUE_SETTING(0x0668,      MFPR_FUNC_PULL_EN_at_RUN   |     MFPR_FUNC_PULL_LO |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   0),  /* GPIO125 */     /*   0            */
    MFPR_REG_VALUE_SETTING(0x066C,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   3),  /* GPIO126 */     /*   EXT_CLK      */
    MFPR_REG_VALUE_SETTING(0x0670,      MFPR_FUNC_PULL_EN_at_RUN   |     MFPR_FUNC_PULL_HI |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_FALL  |   MFPR_DRIVE_F04mA    |   0),  /* GPIO127 */     /*   PMIC_INT     */

    MFPR_REG_VALUE_SETTING(0x0674,      MFPR_FUNC_PULL_EN_at_RUN   |     MFPR_FUNC_PULL_LO |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F01mA    |   0),  /* GPIO0_2 */     /*   0            */
    MFPR_REG_VALUE_SETTING(0x0678,      MFPR_FUNC_PULL_EN_at_RUN   |     MFPR_FUNC_PULL_LO |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F01mA    |   0),  /* GPIO1_2 */     /*   0            */
    MFPR_REG_VALUE_SETTING(0x02DC,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   0),  /* GPIO2_2 */     /*   0            */
    MFPR_REG_VALUE_SETTING(0x02E0,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   0),  /* GPIO3_2 */     /*   0            */
    MFPR_REG_VALUE_SETTING(0x02E4,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   0),  /* GPIO4_2 */     /*   0            */
    MFPR_REG_VALUE_SETTING(0x02E8,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   0),  /* GPIO5_2 */     /*   0            */
    MFPR_REG_VALUE_SETTING(0x02EC,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F02mA    |   0),  /* GPIO6_2 */     /*   0            */
    MFPR_REG_VALUE_SETTING(0x052C,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   1),  /* GPIO7_2 */     /*   WIFI_DAT<0>  */
    MFPR_REG_VALUE_SETTING(0x0530,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   1),  /* GPIO8_2 */     /*   WIFI_DAT<1>  */
    MFPR_REG_VALUE_SETTING(0x0534,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   1),  /* GPIO9_2 */     /*   WIFI_DAT<2>  */
    MFPR_REG_VALUE_SETTING(0x0538,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |          MFPR_FUNC_D3_to_D0_LOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F03mA    |   1),  /* GPIO10_2 */    /*   WIFI_DAT<3>  */

    MFPR_REG_VALUE_SETTING(0x0414,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F01mA    |   0),  /* ULPI_DIR */    /*   ULPI_DIR     */
    MFPR_REG_VALUE_SETTING(0x0410,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F01mA    |   0),  /* ULPI_NXT */    /*   ULPI_NXT     */
    MFPR_REG_VALUE_SETTING(0x040C,      MFPR_FUNC_PULL_EN_at_RUN   |     MFPR_FUNC_PULL_LO |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F01mA    |   6),  /* ULPI_STP */    /*   ULPI_STP     */

    MFPR_REG_VALUE_SETTING(0x0220,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   1),  /* DF_IO0 */      /*   DF_IO0 */
    MFPR_REG_VALUE_SETTING(0x0228,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   1),  /* DF_IO1 */      /*   DF_IO1 */
    MFPR_REG_VALUE_SETTING(0x0230,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   1),  /* DF_IO2 */      /*   DF_IO2 */
    MFPR_REG_VALUE_SETTING(0x0238,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   1),  /* DF_IO3 */      /*   DF_IO3 */
    MFPR_REG_VALUE_SETTING(0x0258,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   1),  /* DF_IO4 */      /*   DF_IO4 */
    MFPR_REG_VALUE_SETTING(0x0260,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   1),  /* DF_IO5 */      /*   DF_IO5 */
    MFPR_REG_VALUE_SETTING(0x0268,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   1),  /* DF_IO6 */      /*   DF_IO6 */
    MFPR_REG_VALUE_SETTING(0x0270,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   1),  /* DF_IO7 */      /*   DF_IO7 */
    MFPR_REG_VALUE_SETTING(0x0224,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   1),  /* DF_IO8 */      /*   DF_IO8 */
    MFPR_REG_VALUE_SETTING(0x022C,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   1),  /* DF_IO9 */      /*   DF_IO9 */
    MFPR_REG_VALUE_SETTING(0x0234,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   1),  /* DF_IO10 */     /*   DF_IO10 */
    MFPR_REG_VALUE_SETTING(0x023C,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   1),  /* DF_IO11 */     /*   DF_IO11 */
    MFPR_REG_VALUE_SETTING(0x025C,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   1),  /* DF_IO12 */     /*   DF_IO12 */
    MFPR_REG_VALUE_SETTING(0x0264,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   1),  /* DF_IO13 */     /*   DF_IO13 */
    MFPR_REG_VALUE_SETTING(0x026C,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   1),  /* DF_IO14 */     /*   DF_IO14 */
    MFPR_REG_VALUE_SETTING(0x0274,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F06mA    |   1),  /* DF_IO15 */     /*   DF_IO15 */
    MFPR_REG_VALUE_SETTING(0x0240,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_HI   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_S06mA    |   0),  /* DF_CLE_nOE */  /*   DF_CLE_nOE */
    MFPR_REG_VALUE_SETTING(0x020C,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_HI   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_S06mA    |   1),  /* DF_ALE_nWE */  /*   DF_ALE_nWE */
    MFPR_REG_VALUE_SETTING(0x0204,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_S06mA    |   0),  /* nBE0 */        /*   0 */
    MFPR_REG_VALUE_SETTING(0x0208,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_S06mA    |   0),  /* nBE1 */        /*   0 */
    MFPR_REG_VALUE_SETTING(0x0244,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_HI   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_S06mA    |   0),  /* nLUA */        /*   0 */
    MFPR_REG_VALUE_SETTING(0x0254,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_HI   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_S06mA    |   0),  /* nLLA */        /*   0 */
    MFPR_REG_VALUE_SETTING(0x0210,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_S06mA    |   0),  /* DF_ADDR0 */    /*   0 */
    MFPR_REG_VALUE_SETTING(0x0214,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_S06mA    |   0),  /* DF_ADDR1 */    /*   0 */
    MFPR_REG_VALUE_SETTING(0x0218,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_S06mA    |   0),  /* DF_ADDR2 */    /*   0 */
    MFPR_REG_VALUE_SETTING(0x021C,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_S06mA    |   0),  /* DF_ADDR3 */    /*   0 */
    MFPR_REG_VALUE_SETTING(0x00C8,      MFPR_FUNC_PULL_EN_at_RUN   |     MFPR_FUNC_PULL_HI |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_S06mA    |   0),  /* DF_INT_RnB */  /*   DF_INT_RnB */
    MFPR_REG_VALUE_SETTING(0x0248,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F01mA    |   1),  /* DF_NCS0 */     /*   DF_NCS0 */
    MFPR_REG_VALUE_SETTING(0x0278,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |   MFPR_FUNC_LPMIO_OUTPUT_LO   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_F01mA    |   1),  /* DF_NCS1 */     /*   0 */
    MFPR_REG_VALUE_SETTING(0x00CC,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_S06mA    |   1),  /* DF_nWE */      /*   DF_nWE */
    MFPR_REG_VALUE_SETTING(0x0200,     MFPR_FUNC_PULL_DIS_at_RUN   |   MFPR_FUNC_PULL_NONE |   MFPR_FUNC_D3_to_D0_AUTO_UNLOCK  |       MFPR_FUNC_LPMIO_INPUT   |   MFPR_FUNC_EDGE_DETECT_NONE  |   MFPR_DRIVE_S06mA    |   1),  /* DF_nRE */      /*   DF_nRE */

    MFPR_REG_VALUE_SETTING(0,0)        /* End Flag */
