
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.1;
1.1
set RST_NAME "reset";
reset
set TOP_MOD_NAME "network_4_8_12_16_30_16";
network_4_8_12_16_30_16
set SRC_FILE "network_4_8_12_16_30_16.sv";
network_4_8_12_16_30_16.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./network_4_8_12_16_30_16.sv
Compiling source file ./network_4_8_12_16_30_16.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'network_4_8_12_16_30_16'.
Information: Building the design 'layer1_8_4_8_16' instantiated from design 'network_4_8_12_16_30_16' with
	the parameters "M=8,N=4,P=8,T=16". (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:137: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:444: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:463: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:483: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:478: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:506: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:501: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:529: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:524: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:552: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:547: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:575: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:570: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:598: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:593: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:621: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:616: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:644: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:639: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:942: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:959: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:133: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 440 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           442            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_M8_N4_P8_T16 line 432 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_M8_N4_P8_T16 line 458 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_wr_addr_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_M8_N4_P8_T16 line 471 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_M8_N4_P8_T16 line 494 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_M8_N4_P8_T16 line 517 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_M8_N4_P8_T16 line 540 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_M8_N4_P8_T16 line 563 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_M8_N4_P8_T16 line 586 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_M8_N4_P8_T16 line 609 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_M8_N4_P8_T16 line 632 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_M8_N4_P8_T16 line 655 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  compute_done_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   output_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_M8_N4_P8_T16 line 673 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_M8_N4_P8_T16 line 706 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_M8_N4_P8_T16 line 739 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_M8_N4_P8_T16 line 772 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_M8_N4_P8_T16 line 805 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_M8_N4_P8_T16 line 838 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_M8_N4_P8_T16 line 871 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_M8_N4_P8_T16 line 904 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_M8_N4_P8_T16 line 937 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_out_cnt_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_M8_N4_P8_T16 line 950 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    valid_int_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16' instantiated from design 'network_4_8_12_16_30_16' with
	the parameters "M=12,N=8,P=6,T=16". (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1227: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1462: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1481: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1501: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1496: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1524: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1519: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1547: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1542: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1570: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1565: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1593: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1588: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1616: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1611: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1848: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1865: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1223: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1458 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1460           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_M12_N8_P6_T16 line 1450 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_M12_N8_P6_T16 line 1476 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_wr_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_M12_N8_P6_T16 line 1489 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_M12_N8_P6_T16 line 1512 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_M12_N8_P6_T16 line 1535 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_M12_N8_P6_T16 line 1558 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_M12_N8_P6_T16 line 1581 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_M12_N8_P6_T16 line 1604 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_M12_N8_P6_T16 line 1627 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  compute_done_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   output_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_M12_N8_P6_T16 line 1645 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_M12_N8_P6_T16 line 1678 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_M12_N8_P6_T16 line 1711 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_M12_N8_P6_T16 line 1744 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_M12_N8_P6_T16 line 1777 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_M12_N8_P6_T16 line 1810 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_M12_N8_P6_T16 line 1843 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_out_cnt_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_M12_N8_P6_T16 line 1856 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    valid_int_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16' instantiated from design 'network_4_8_12_16_30_16' with
	the parameters "M=16,N=12,P=16,T=16". (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:2161: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2756: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2775: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2795: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2790: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2818: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2813: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2841: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2836: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2864: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2859: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2887: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2882: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2910: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2905: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2933: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2928: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2956: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2951: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2979: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2974: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3002: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2997: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3025: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3020: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3048: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3043: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3071: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3066: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3094: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3089: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3117: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3112: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3140: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3135: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3702: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3719: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2157: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2752 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2754           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 2744 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 2770 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_wr_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 2783 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 2806 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 2829 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 2852 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 2875 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 2898 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 2921 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 2944 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 2967 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 2990 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3013 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3036 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3059 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3082 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3105 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3128 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ram_x_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_w_rd_addr_reg  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  rom_b_rd_addr_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3151 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  compute_done_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   output_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3169 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3202 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3235 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3268 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3301 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3334 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3367 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3400 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3433 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3466 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3499 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3532 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3565 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3598 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3631 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3664 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_in_cnt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    next_req_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  mac_valid_in_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3697 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   vld_out_cnt_reg   | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_M16_N12_P16_T16 line 3710 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    valid_int_reg    | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer1_8_4_8_16_M8_N4_P8_T16' with
	the parameters "WIDTH=16,SIZE=4,LOGSIZE=3". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE4_LOGSIZE3 line 4408 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=============================================================================
|          block name/line           | Inputs | Outputs | # sel inputs | MB |
=============================================================================
| memory_WIDTH16_SIZE4_LOGSIZE3/4409 |   4    |   16    |      2       | N  |
=============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W_rom_0'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:978: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:980: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:981: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 976 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           977            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W_rom_0 line 976 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B_rom_0'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:992: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 990 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           991            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B_rom_0 line 990 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'part3_mac' instantiated from design 'layer1_8_4_8_16_M8_N4_P8_T16' with
	the parameters "T=16,NUM_S=1,VEC_S=4". (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:4379: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4380: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4299: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine part3_mac_T16_NUM_S1_VEC_S4 line 4334 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    enable_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_int_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_int_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      x_int_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine part3_mac_T16_NUM_S1_VEC_S4 line 4355 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      d_int_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine part3_mac_T16_NUM_S1_VEC_S4 line 4371 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     vec_cnt_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine part3_mac_T16_NUM_S1_VEC_S4 line 4389 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    overflow_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W_rom_1'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1004: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1001 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1002           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W_rom_1 line 1001 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B_rom_1'. (HDL-193)

Statistics for case statements in always block at line 1015 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1016           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B_rom_1 line 1015 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W_rom_2'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1029: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1031: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1026 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1027           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W_rom_2 line 1026 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B_rom_2'. (HDL-193)

Statistics for case statements in always block at line 1040 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1041           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B_rom_2 line 1040 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W_rom_3'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1055: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1056: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1051 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1052           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W_rom_3 line 1051 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B_rom_3'. (HDL-193)

Statistics for case statements in always block at line 1065 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1066           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B_rom_3 line 1065 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W_rom_4'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1078: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1076 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1077           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W_rom_4 line 1076 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B_rom_4'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1092: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1090 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1091           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B_rom_4 line 1090 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W_rom_5'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1104: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1101 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1102           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W_rom_5 line 1101 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B_rom_5'. (HDL-193)

Statistics for case statements in always block at line 1115 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1116           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B_rom_5 line 1115 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W_rom_6'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1128: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1129: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1131: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1126 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1127           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W_rom_6 line 1126 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B_rom_6'. (HDL-193)

Statistics for case statements in always block at line 1140 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1141           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B_rom_6 line 1140 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_W_rom_7'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1154: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1151 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1152           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_W_rom_7 line 1151 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer1_8_4_8_16_B_rom_7'. (HDL-193)

Statistics for case statements in always block at line 1165 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1166           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer1_8_4_8_16_B_rom_7 line 1165 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer2_12_8_6_16_M12_N8_P6_T16' with
	the parameters "WIDTH=16,SIZE=8,LOGSIZE=4". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE8_LOGSIZE4 line 4408 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=============================================================================
|          block name/line           | Inputs | Outputs | # sel inputs | MB |
=============================================================================
| memory_WIDTH16_SIZE8_LOGSIZE4/4409 |   8    |   16    |      3       | N  |
=============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_W_rom_0'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1885: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1886: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1887: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1889: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1891: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1892: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1893: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1894: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1895: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1896: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1898: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1899: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1882 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1883           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_W_rom_0 line 1882 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_B_rom_0'. (HDL-193)

Statistics for case statements in always block at line 1908 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1909           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_B_rom_0 line 1908 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'part3_mac' instantiated from design 'layer2_12_8_6_16_M12_N8_P6_T16' with
	the parameters "T=16,NUM_S=1,VEC_S=8". (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:4379: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4380: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4299: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine part3_mac_T16_NUM_S1_VEC_S8 line 4334 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    enable_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_int_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_int_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      x_int_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine part3_mac_T16_NUM_S1_VEC_S8 line 4355 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      d_int_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine part3_mac_T16_NUM_S1_VEC_S8 line 4371 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine part3_mac_T16_NUM_S1_VEC_S8 line 4389 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    overflow_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_W_rom_1'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1922: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1923: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1924: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1926: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1928: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1933: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1936: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1937: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1920 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1921           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_W_rom_1 line 1920 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_B_rom_1'. (HDL-193)

Statistics for case statements in always block at line 1946 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1947           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_B_rom_1 line 1946 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_W_rom_2'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1960: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1961: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1962: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1963: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1966: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1968: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1969: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1971: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:1973: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1958 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1959           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_W_rom_2 line 1958 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_B_rom_2'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1987: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1984 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1985           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_B_rom_2 line 1984 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_W_rom_3'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:1999: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2001: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2003: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2004: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2006: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2008: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2009: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2013: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1996 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1997           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_W_rom_3 line 1996 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_B_rom_3'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:2025: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2022 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2023           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_B_rom_3 line 2022 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_W_rom_4'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:2036: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2037: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2038: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2042: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2044: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2045: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2046: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2051: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2034 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2035           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_W_rom_4 line 2034 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_B_rom_4'. (HDL-193)

Statistics for case statements in always block at line 2060 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2061           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_B_rom_4 line 2060 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_W_rom_5'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:2075: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2077: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2078: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2079: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2080: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2081: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2085: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:2086: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2072 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2073           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_W_rom_5 line 2072 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer2_12_8_6_16_B_rom_5'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:2101: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2098 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2099           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine layer2_12_8_6_16_B_rom_5 line 2098 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'layer3_16_12_16_16_M16_N12_P16_T16' with
	the parameters "WIDTH=16,SIZE=12,LOGSIZE=4". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE12_LOGSIZE4 line 4408 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_0'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:3739: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3740: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3742: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3744: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3745: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3747: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3748: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3749: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 3736 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3737           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_0 line 3736 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_0'. (HDL-193)

Statistics for case statements in always block at line 3758 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3759           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_0 line 3758 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'part3_mac' instantiated from design 'layer3_16_12_16_16_M16_N12_P16_T16' with
	the parameters "T=16,NUM_S=1,VEC_S=12". (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:4379: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4380: signed to unsigned conversion occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4299: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine part3_mac_T16_NUM_S1_VEC_S12 line 4334 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    enable_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_int_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      b_int_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      x_int_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine part3_mac_T16_NUM_S1_VEC_S12 line 4355 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    enable_f_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      d_int_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine part3_mac_T16_NUM_S1_VEC_S12 line 4371 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     vec_cnt_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|        f_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine part3_mac_T16_NUM_S1_VEC_S12 line 4389 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    overflow_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_1'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:3772: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3773: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3774: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3776: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3777: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3780: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3782: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 3769 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3770           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_1 line 3769 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_1'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:3793: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 3791 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3792           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_1 line 3791 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_2'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:3805: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3807: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3808: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3811: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3812: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 3802 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3803           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_2 line 3802 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_2'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:3826: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 3824 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3825           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_2 line 3824 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_3'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:3838: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3840: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3842: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3843: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3845: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3847: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3848: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 3835 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3836           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_3 line 3835 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_3'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:3859: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 3857 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3858           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_3 line 3857 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_4'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:3871: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3873: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3874: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3877: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3881: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 3868 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3869           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_4 line 3868 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_4'. (HDL-193)

Statistics for case statements in always block at line 3890 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3891           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_4 line 3890 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_5'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:3903: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3904: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3905: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3907: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3908: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3909: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3910: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3911: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3912: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3913: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 3901 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3902           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_5 line 3901 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_5'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:3925: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 3923 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3924           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_5 line 3923 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_6'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:3940: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3942: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3943: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3945: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3946: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3947: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 3934 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3935           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_6 line 3934 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_6'. (HDL-193)

Statistics for case statements in always block at line 3956 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3957           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_6 line 3956 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_7'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:3970: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3972: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3974: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3975: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:3976: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 3967 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3968           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_7 line 3967 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_7'. (HDL-193)

Statistics for case statements in always block at line 3989 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3990           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_7 line 3989 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_8'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:4003: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4004: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4007: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4009: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4011: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4012: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4013: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 4000 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4001           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_8 line 4000 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_8'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:4024: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 4022 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4023           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_8 line 4022 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_9'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:4035: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4036: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4037: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4039: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4041: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4045: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4046: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 4033 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4034           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_9 line 4033 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_9'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:4057: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 4055 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4056           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_9 line 4055 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_10'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:4068: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4070: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4072: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4073: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4075: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4078: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4079: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 4066 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4067           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_10 line 4066 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_10'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:4090: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 4088 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4089           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_10 line 4088 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_11'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:4101: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4103: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4104: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4105: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4106: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4107: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4108: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4109: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4110: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4111: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 4099 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4100           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_11 line 4099 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_11'. (HDL-193)

Statistics for case statements in always block at line 4121 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4122           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_11 line 4121 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_12'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:4138: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4139: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4140: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4145: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 4132 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4133           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_12 line 4132 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_12'. (HDL-193)

Statistics for case statements in always block at line 4154 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4155           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_12 line 4154 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_13'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:4169: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4170: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4172: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4173: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4175: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 4165 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4166           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_13 line 4165 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_13'. (HDL-193)

Statistics for case statements in always block at line 4187 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4188           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_13 line 4187 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_14'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:4201: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4202: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4203: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4206: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4207: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4208: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4210: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 4198 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4199           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_14 line 4198 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_14'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:4222: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 4220 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4221           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_14 line 4220 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_W_rom_15'. (HDL-193)
Warning:  ./network_4_8_12_16_30_16.sv:4234: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4235: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4238: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4239: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4240: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4242: unsigned to signed assignment occurs. (VER-318)
Warning:  ./network_4_8_12_16_30_16.sv:4244: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 4231 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4232           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_W_rom_15 line 4231 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'layer3_16_12_16_16_B_rom_15'. (HDL-193)

Statistics for case statements in always block at line 4253 in file
	'./network_4_8_12_16_30_16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4254           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine layer3_16_12_16_16_B_rom_15 line 4253 in file
		'./network_4_8_12_16_30_16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset s_valid m_ready data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{s_valid m_ready data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 168 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy u_layer1_8_4_8_16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_vec_x_mem_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_w_rom_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_b_rom_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_mac_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_vec_x_mem_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_w_rom_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_b_rom_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_mac_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_vec_x_mem_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_w_rom_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_b_rom_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_mac_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_vec_x_mem_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_w_rom_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_b_rom_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_mac_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_vec_x_mem_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_w_rom_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_b_rom_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_mac_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_vec_x_mem_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_w_rom_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_b_rom_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_mac_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_vec_x_mem_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_w_rom_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_b_rom_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_mac_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_vec_x_mem_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_w_rom_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_b_rom_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer1_8_4_8_16/u_mac_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_vec_x_mem_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_w_rom_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_b_rom_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_mac_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_vec_x_mem_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_w_rom_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_b_rom_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_mac_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_vec_x_mem_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_w_rom_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_b_rom_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_mac_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_vec_x_mem_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_w_rom_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_b_rom_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_mac_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_vec_x_mem_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_w_rom_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_b_rom_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_mac_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_vec_x_mem_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_w_rom_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_b_rom_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer2_12_8_6_16/u_mac_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_vec_x_mem_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_w_rom_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_b_rom_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_mac_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_vec_x_mem_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_w_rom_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_b_rom_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_mac_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_vec_x_mem_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_w_rom_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_b_rom_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_mac_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_vec_x_mem_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_w_rom_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_b_rom_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_mac_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_vec_x_mem_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_w_rom_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_b_rom_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_mac_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_vec_x_mem_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_w_rom_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_b_rom_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_mac_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_vec_x_mem_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_w_rom_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_b_rom_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_mac_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_vec_x_mem_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_w_rom_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_b_rom_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_mac_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_vec_x_mem_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_w_rom_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_b_rom_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_mac_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_vec_x_mem_9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_w_rom_9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_b_rom_9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_mac_9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_vec_x_mem_10 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_w_rom_10 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_b_rom_10 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_mac_10 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_vec_x_mem_11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_w_rom_11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_b_rom_11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_mac_11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_vec_x_mem_12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_w_rom_12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_b_rom_12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_mac_12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_vec_x_mem_13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_w_rom_13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_b_rom_13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_mac_13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_vec_x_mem_14 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_w_rom_14 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_b_rom_14 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_mac_14 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_vec_x_mem_15 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_w_rom_15 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_b_rom_15 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_layer3_16_12_16_16/u_mac_15 before Pass 1 (OPT-776)
Information: Ungrouping 122 of 124 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'layer3_16_12_16_16_M16_N12_P16_T16'
Information: Added key list 'DesignWare' to design 'layer3_16_12_16_16_M16_N12_P16_T16'. (DDB-72)
Information: The register 'state_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_14/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_14/z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_14/z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_14/z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_14/z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_14/z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_14/z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_14/z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_14/z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_14/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_14/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_14/z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_14/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_13/z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_13/z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_13/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_13/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_12/z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_12/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_12/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_11/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_11/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_11/z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_11/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_11/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_10/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_10/z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_10/z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_10/z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_10/z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_10/z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_10/z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_10/z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_10/z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_10/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_10/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_10/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_9/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_9/z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_9/z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_9/z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_9/z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_9/z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_9/z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_9/z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_9/z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_9/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_9/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_8/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_8/z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_8/z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_8/z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_8/z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_8/z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_8/z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_8/z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_8/z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_8/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_8/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_8/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_7/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_7/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_7/z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_7/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_6/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_6/z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_6/z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_6/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_6/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_5/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_5/z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_5/z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_5/z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_5/z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_5/z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_5/z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_5/z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_5/z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_5/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_5/z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_5/z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_4/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_4/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_4/z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_4/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_4/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_3/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_3/z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_3/z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_3/z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_3/z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_3/z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_3/z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_3/z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_3/z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_3/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_3/z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_3/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_2/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_2/z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_2/z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_2/z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_2/z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_2/z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_2/z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_2/z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_2/z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_2/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_2/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_1/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_1/z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_1/z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_1/z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_1/z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_1/z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_1/z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_1/z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_1/z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_1/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_1/z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_1/z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_1/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_1/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_0/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_0/z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_0/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_0/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_0/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_15/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_15/z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_15/z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_15/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_15/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_b_rom_15/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_14/z_reg[14]' is removed because it is merged to 'u_w_rom_14/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_14/z_reg[13]' is removed because it is merged to 'u_w_rom_14/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_14/z_reg[12]' is removed because it is merged to 'u_w_rom_14/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_14/z_reg[11]' is removed because it is merged to 'u_w_rom_14/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_14/z_reg[10]' is removed because it is merged to 'u_w_rom_14/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_14/z_reg[9]' is removed because it is merged to 'u_w_rom_14/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_14/z_reg[8]' is removed because it is merged to 'u_w_rom_14/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_14/z_reg[7]' is removed because it is merged to 'u_w_rom_14/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_14/z_reg[2]' is removed because it is merged to 'u_b_rom_14/z_reg[4]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_14/z_reg[1]' is removed because it is merged to 'u_b_rom_14/z_reg[4]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_13/z_reg[14]' is removed because it is merged to 'u_w_rom_13/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_13/z_reg[13]' is removed because it is merged to 'u_w_rom_13/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_13/z_reg[12]' is removed because it is merged to 'u_w_rom_13/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_13/z_reg[11]' is removed because it is merged to 'u_w_rom_13/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_13/z_reg[10]' is removed because it is merged to 'u_w_rom_13/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_13/z_reg[9]' is removed because it is merged to 'u_w_rom_13/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_13/z_reg[8]' is removed because it is merged to 'u_w_rom_13/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_13/z_reg[7]' is removed because it is merged to 'u_w_rom_13/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_13/z_reg[14]' is removed because it is merged to 'u_b_rom_13/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_13/z_reg[13]' is removed because it is merged to 'u_b_rom_13/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_13/z_reg[12]' is removed because it is merged to 'u_b_rom_13/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_13/z_reg[11]' is removed because it is merged to 'u_b_rom_13/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_13/z_reg[10]' is removed because it is merged to 'u_b_rom_13/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_13/z_reg[9]' is removed because it is merged to 'u_b_rom_13/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_13/z_reg[8]' is removed because it is merged to 'u_b_rom_13/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_13/z_reg[7]' is removed because it is merged to 'u_b_rom_13/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_13/z_reg[6]' is removed because it is merged to 'u_b_rom_13/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_13/z_reg[5]' is removed because it is merged to 'u_b_rom_13/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_13/z_reg[0]' is removed because it is merged to 'u_b_rom_13/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_12/z_reg[14]' is removed because it is merged to 'u_w_rom_12/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_12/z_reg[13]' is removed because it is merged to 'u_w_rom_12/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_12/z_reg[12]' is removed because it is merged to 'u_w_rom_12/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_12/z_reg[11]' is removed because it is merged to 'u_w_rom_12/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_12/z_reg[10]' is removed because it is merged to 'u_w_rom_12/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_12/z_reg[9]' is removed because it is merged to 'u_w_rom_12/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_12/z_reg[8]' is removed because it is merged to 'u_w_rom_12/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_12/z_reg[7]' is removed because it is merged to 'u_w_rom_12/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_12/z_reg[14]' is removed because it is merged to 'u_b_rom_12/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_12/z_reg[13]' is removed because it is merged to 'u_b_rom_12/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_12/z_reg[12]' is removed because it is merged to 'u_b_rom_12/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_12/z_reg[11]' is removed because it is merged to 'u_b_rom_12/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_12/z_reg[10]' is removed because it is merged to 'u_b_rom_12/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_12/z_reg[9]' is removed because it is merged to 'u_b_rom_12/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_12/z_reg[8]' is removed because it is merged to 'u_b_rom_12/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_12/z_reg[7]' is removed because it is merged to 'u_b_rom_12/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_12/z_reg[6]' is removed because it is merged to 'u_b_rom_12/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_12/z_reg[5]' is removed because it is merged to 'u_b_rom_12/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_12/z_reg[3]' is removed because it is merged to 'u_b_rom_12/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_12/z_reg[2]' is removed because it is merged to 'u_b_rom_12/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_11/z_reg[14]' is removed because it is merged to 'u_w_rom_11/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_11/z_reg[13]' is removed because it is merged to 'u_w_rom_11/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_11/z_reg[12]' is removed because it is merged to 'u_w_rom_11/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_11/z_reg[11]' is removed because it is merged to 'u_w_rom_11/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_11/z_reg[10]' is removed because it is merged to 'u_w_rom_11/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_11/z_reg[9]' is removed because it is merged to 'u_w_rom_11/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_11/z_reg[8]' is removed because it is merged to 'u_w_rom_11/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_11/z_reg[7]' is removed because it is merged to 'u_w_rom_11/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_11/z_reg[14]' is removed because it is merged to 'u_b_rom_11/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_11/z_reg[13]' is removed because it is merged to 'u_b_rom_11/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_11/z_reg[12]' is removed because it is merged to 'u_b_rom_11/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_11/z_reg[11]' is removed because it is merged to 'u_b_rom_11/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_11/z_reg[10]' is removed because it is merged to 'u_b_rom_11/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_11/z_reg[9]' is removed because it is merged to 'u_b_rom_11/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_11/z_reg[8]' is removed because it is merged to 'u_b_rom_11/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_11/z_reg[7]' is removed because it is merged to 'u_b_rom_11/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_11/z_reg[4]' is removed because it is merged to 'u_b_rom_11/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_11/z_reg[2]' is removed because it is merged to 'u_b_rom_11/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_10/z_reg[14]' is removed because it is merged to 'u_w_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_10/z_reg[13]' is removed because it is merged to 'u_w_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_10/z_reg[12]' is removed because it is merged to 'u_w_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_10/z_reg[11]' is removed because it is merged to 'u_w_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_10/z_reg[10]' is removed because it is merged to 'u_w_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_10/z_reg[9]' is removed because it is merged to 'u_w_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_10/z_reg[8]' is removed because it is merged to 'u_w_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_10/z_reg[7]' is removed because it is merged to 'u_w_rom_10/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_10/z_reg[3]' is removed because it is merged to 'u_b_rom_10/z_reg[4]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_10/z_reg[2]' is removed because it is merged to 'u_b_rom_10/z_reg[4]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_10/z_reg[0]' is removed because it is merged to 'u_b_rom_10/z_reg[4]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_9/z_reg[14]' is removed because it is merged to 'u_w_rom_9/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_9/z_reg[13]' is removed because it is merged to 'u_w_rom_9/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_9/z_reg[12]' is removed because it is merged to 'u_w_rom_9/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_9/z_reg[11]' is removed because it is merged to 'u_w_rom_9/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_9/z_reg[10]' is removed because it is merged to 'u_w_rom_9/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_9/z_reg[9]' is removed because it is merged to 'u_w_rom_9/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_9/z_reg[8]' is removed because it is merged to 'u_w_rom_9/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_9/z_reg[7]' is removed because it is merged to 'u_w_rom_9/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_9/z_reg[5]' is removed because it is merged to 'u_b_rom_9/z_reg[6]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_9/z_reg[4]' is removed because it is merged to 'u_b_rom_9/z_reg[6]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_9/z_reg[3]' is removed because it is merged to 'u_b_rom_9/z_reg[6]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_9/z_reg[0]' is removed because it is merged to 'u_b_rom_9/z_reg[6]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_8/z_reg[14]' is removed because it is merged to 'u_w_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_8/z_reg[13]' is removed because it is merged to 'u_w_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_8/z_reg[12]' is removed because it is merged to 'u_w_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_8/z_reg[11]' is removed because it is merged to 'u_w_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_8/z_reg[10]' is removed because it is merged to 'u_w_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_8/z_reg[9]' is removed because it is merged to 'u_w_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_8/z_reg[8]' is removed because it is merged to 'u_w_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_8/z_reg[7]' is removed because it is merged to 'u_w_rom_8/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_8/z_reg[3]' is removed because it is merged to 'u_b_rom_8/z_reg[4]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_8/z_reg[1]' is removed because it is merged to 'u_b_rom_8/z_reg[4]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_8/z_reg[0]' is removed because it is merged to 'u_b_rom_8/z_reg[4]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_7/z_reg[14]' is removed because it is merged to 'u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_7/z_reg[13]' is removed because it is merged to 'u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_7/z_reg[12]' is removed because it is merged to 'u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_7/z_reg[11]' is removed because it is merged to 'u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_7/z_reg[10]' is removed because it is merged to 'u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_7/z_reg[9]' is removed because it is merged to 'u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_7/z_reg[8]' is removed because it is merged to 'u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_7/z_reg[7]' is removed because it is merged to 'u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_7/z_reg[14]' is removed because it is merged to 'u_b_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_7/z_reg[13]' is removed because it is merged to 'u_b_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_7/z_reg[12]' is removed because it is merged to 'u_b_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_7/z_reg[11]' is removed because it is merged to 'u_b_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_7/z_reg[10]' is removed because it is merged to 'u_b_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_7/z_reg[9]' is removed because it is merged to 'u_b_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_7/z_reg[8]' is removed because it is merged to 'u_b_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_7/z_reg[7]' is removed because it is merged to 'u_b_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_7/z_reg[4]' is removed because it is merged to 'u_b_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_7/z_reg[2]' is removed because it is merged to 'u_b_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_7/z_reg[0]' is removed because it is merged to 'u_b_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_6/z_reg[14]' is removed because it is merged to 'u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_6/z_reg[13]' is removed because it is merged to 'u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_6/z_reg[12]' is removed because it is merged to 'u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_6/z_reg[11]' is removed because it is merged to 'u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_6/z_reg[10]' is removed because it is merged to 'u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_6/z_reg[9]' is removed because it is merged to 'u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_6/z_reg[8]' is removed because it is merged to 'u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_6/z_reg[7]' is removed because it is merged to 'u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_6/z_reg[14]' is removed because it is merged to 'u_b_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_6/z_reg[13]' is removed because it is merged to 'u_b_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_6/z_reg[12]' is removed because it is merged to 'u_b_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_6/z_reg[11]' is removed because it is merged to 'u_b_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_6/z_reg[10]' is removed because it is merged to 'u_b_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_6/z_reg[9]' is removed because it is merged to 'u_b_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_6/z_reg[8]' is removed because it is merged to 'u_b_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_6/z_reg[7]' is removed because it is merged to 'u_b_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_6/z_reg[5]' is removed because it is merged to 'u_b_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_6/z_reg[0]' is removed because it is merged to 'u_b_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_5/z_reg[14]' is removed because it is merged to 'u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_5/z_reg[13]' is removed because it is merged to 'u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_5/z_reg[12]' is removed because it is merged to 'u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_5/z_reg[11]' is removed because it is merged to 'u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_5/z_reg[10]' is removed because it is merged to 'u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_5/z_reg[9]' is removed because it is merged to 'u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_5/z_reg[8]' is removed because it is merged to 'u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_5/z_reg[7]' is removed because it is merged to 'u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_5/z_reg[2]' is removed because it is merged to 'u_b_rom_5/z_reg[6]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_5/z_reg[1]' is removed because it is merged to 'u_b_rom_5/z_reg[6]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_5/z_reg[0]' is removed because it is merged to 'u_b_rom_5/z_reg[6]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_4/z_reg[14]' is removed because it is merged to 'u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_4/z_reg[13]' is removed because it is merged to 'u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_4/z_reg[12]' is removed because it is merged to 'u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_4/z_reg[11]' is removed because it is merged to 'u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_4/z_reg[10]' is removed because it is merged to 'u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_4/z_reg[9]' is removed because it is merged to 'u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_4/z_reg[8]' is removed because it is merged to 'u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_4/z_reg[7]' is removed because it is merged to 'u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_4/z_reg[14]' is removed because it is merged to 'u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_4/z_reg[13]' is removed because it is merged to 'u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_4/z_reg[12]' is removed because it is merged to 'u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_4/z_reg[11]' is removed because it is merged to 'u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_4/z_reg[10]' is removed because it is merged to 'u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_4/z_reg[9]' is removed because it is merged to 'u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_4/z_reg[8]' is removed because it is merged to 'u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_4/z_reg[7]' is removed because it is merged to 'u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_4/z_reg[4]' is removed because it is merged to 'u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_4/z_reg[0]' is removed because it is merged to 'u_b_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_3/z_reg[14]' is removed because it is merged to 'u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_3/z_reg[13]' is removed because it is merged to 'u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_3/z_reg[12]' is removed because it is merged to 'u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_3/z_reg[11]' is removed because it is merged to 'u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_3/z_reg[10]' is removed because it is merged to 'u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_3/z_reg[9]' is removed because it is merged to 'u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_3/z_reg[8]' is removed because it is merged to 'u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_3/z_reg[7]' is removed because it is merged to 'u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_3/z_reg[4]' is removed because it is merged to 'u_b_rom_3/z_reg[6]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_3/z_reg[2]' is removed because it is merged to 'u_b_rom_3/z_reg[6]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_3/z_reg[0]' is removed because it is merged to 'u_b_rom_3/z_reg[6]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_2/z_reg[14]' is removed because it is merged to 'u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_2/z_reg[13]' is removed because it is merged to 'u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_2/z_reg[12]' is removed because it is merged to 'u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_2/z_reg[11]' is removed because it is merged to 'u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_2/z_reg[10]' is removed because it is merged to 'u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_2/z_reg[9]' is removed because it is merged to 'u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_2/z_reg[8]' is removed because it is merged to 'u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_2/z_reg[7]' is removed because it is merged to 'u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_2/z_reg[4]' is removed because it is merged to 'u_b_rom_2/z_reg[5]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_2/z_reg[3]' is removed because it is merged to 'u_b_rom_2/z_reg[5]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_2/z_reg[2]' is removed because it is merged to 'u_b_rom_2/z_reg[5]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_2/z_reg[1]' is removed because it is merged to 'u_b_rom_2/z_reg[5]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_1/z_reg[14]' is removed because it is merged to 'u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_1/z_reg[13]' is removed because it is merged to 'u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_1/z_reg[12]' is removed because it is merged to 'u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_1/z_reg[11]' is removed because it is merged to 'u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_1/z_reg[10]' is removed because it is merged to 'u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_1/z_reg[9]' is removed because it is merged to 'u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_1/z_reg[8]' is removed because it is merged to 'u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_1/z_reg[7]' is removed because it is merged to 'u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_1/z_reg[1]' is removed because it is merged to 'u_b_rom_1/z_reg[6]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_0/z_reg[14]' is removed because it is merged to 'u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_0/z_reg[13]' is removed because it is merged to 'u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_0/z_reg[12]' is removed because it is merged to 'u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_0/z_reg[11]' is removed because it is merged to 'u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_0/z_reg[10]' is removed because it is merged to 'u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_0/z_reg[9]' is removed because it is merged to 'u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_0/z_reg[8]' is removed because it is merged to 'u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_0/z_reg[7]' is removed because it is merged to 'u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_0/z_reg[14]' is removed because it is merged to 'u_b_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_0/z_reg[13]' is removed because it is merged to 'u_b_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_0/z_reg[12]' is removed because it is merged to 'u_b_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_0/z_reg[11]' is removed because it is merged to 'u_b_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_0/z_reg[10]' is removed because it is merged to 'u_b_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_0/z_reg[9]' is removed because it is merged to 'u_b_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_0/z_reg[8]' is removed because it is merged to 'u_b_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_0/z_reg[7]' is removed because it is merged to 'u_b_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_0/z_reg[5]' is removed because it is merged to 'u_b_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_0/z_reg[3]' is removed because it is merged to 'u_b_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_15/z_reg[14]' is removed because it is merged to 'u_w_rom_15/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_15/z_reg[13]' is removed because it is merged to 'u_w_rom_15/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_15/z_reg[12]' is removed because it is merged to 'u_w_rom_15/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_15/z_reg[11]' is removed because it is merged to 'u_w_rom_15/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_15/z_reg[10]' is removed because it is merged to 'u_w_rom_15/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_15/z_reg[9]' is removed because it is merged to 'u_w_rom_15/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_15/z_reg[8]' is removed because it is merged to 'u_w_rom_15/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_w_rom_15/z_reg[7]' is removed because it is merged to 'u_w_rom_15/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_15/z_reg[14]' is removed because it is merged to 'u_b_rom_15/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_15/z_reg[13]' is removed because it is merged to 'u_b_rom_15/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_15/z_reg[12]' is removed because it is merged to 'u_b_rom_15/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_15/z_reg[11]' is removed because it is merged to 'u_b_rom_15/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_15/z_reg[10]' is removed because it is merged to 'u_b_rom_15/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_15/z_reg[9]' is removed because it is merged to 'u_b_rom_15/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_15/z_reg[8]' is removed because it is merged to 'u_b_rom_15/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_15/z_reg[7]' is removed because it is merged to 'u_b_rom_15/z_reg[15]'. (OPT-1215)
Information: In design 'layer3_16_12_16_16_M16_N12_P16_T16', the register 'u_b_rom_15/z_reg[6]' is removed because it is merged to 'u_b_rom_15/z_reg[15]'. (OPT-1215)
 Implement Synthetic for 'layer3_16_12_16_16_M16_N12_P16_T16'.
  Processing 'network_4_8_12_16_30_16'
Information: Added key list 'DesignWare' to design 'network_4_8_12_16_30_16'. (DDB-72)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_5/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_4/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_4/z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_4/z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_4/z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_4/z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_4/z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_4/z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_4/z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_4/z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_4/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_1/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_1/z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_1/z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_1/z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_1/z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_1/z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_1/z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_1/z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_1/z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_1/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_1/z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_1/z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_1/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_1/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_1/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_0/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_0/z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_0/z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_0/z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_0/z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_0/z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_0/z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_0/z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_0/z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_0/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_0/z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_b_rom_0/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_w_rom_7/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_w_rom_6/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_w_rom_6/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_w_rom_6/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_w_rom_5/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_w_rom_5/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_w_rom_3/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_w_rom_3/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_w_rom_2/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_w_rom_0/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/state_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/state_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_2/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_2/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_2/z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_2/z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_2/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[4]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[6]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[2]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[6]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_0/z_reg[14]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_0/z_reg[13]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_0/z_reg[12]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_0/z_reg[11]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_0/z_reg[10]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_0/z_reg[9]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_0/z_reg[8]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_0/z_reg[7]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_0/z_reg[2]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_0/z_reg[6]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_0/z_reg[1]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_0/z_reg[3]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_2/z_reg[14]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_2/z_reg[13]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_2/z_reg[12]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_2/z_reg[11]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_2/z_reg[10]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_2/z_reg[9]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_2/z_reg[8]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_2/z_reg[7]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_2/z_reg[0]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_2/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_2/z_reg[14]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_2/z_reg[13]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_2/z_reg[12]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_2/z_reg[11]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_2/z_reg[10]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_2/z_reg[9]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_2/z_reg[8]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_2/z_reg[7]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_2/z_reg[2]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_2/z_reg[0]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_3/z_reg[14]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_3/z_reg[13]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_3/z_reg[12]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_3/z_reg[11]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_3/z_reg[10]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_3/z_reg[9]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_3/z_reg[8]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_3/z_reg[7]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_3/z_reg[3]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[14]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[13]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[12]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[11]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[10]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[9]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[8]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[7]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[6]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[4]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[1]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_6/z_reg[14]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_6/z_reg[13]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_6/z_reg[12]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_6/z_reg[11]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_6/z_reg[10]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_6/z_reg[9]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_6/z_reg[8]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_6/z_reg[7]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_6/z_reg[3]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[14]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[13]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[12]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[11]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[10]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[9]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[8]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[7]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[6]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[5]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[4]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[3]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[2]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[1]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_7/z_reg[14]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_7/z_reg[13]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_7/z_reg[12]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_7/z_reg[11]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_7/z_reg[10]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_7/z_reg[9]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_7/z_reg[8]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_7/z_reg[7]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_7/z_reg[0]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[14]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[13]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[12]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[11]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[10]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[9]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[8]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[7]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[4]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[2]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_5/z_reg[0]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_5/z_reg[3]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_5/z_reg[14]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_5/z_reg[13]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_5/z_reg[12]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_5/z_reg[11]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_5/z_reg[10]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_5/z_reg[9]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_5/z_reg[8]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_5/z_reg[7]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_5/z_reg[2]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_5/z_reg[6]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[14]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[13]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[12]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[11]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[10]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[9]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[8]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[7]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[6]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[2]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[1]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[0]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_4/z_reg[14]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_4/z_reg[13]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_4/z_reg[12]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_4/z_reg[11]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_4/z_reg[10]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_4/z_reg[9]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_4/z_reg[8]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_4/z_reg[7]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_4/z_reg[4]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_4/z_reg[3]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_4/z_reg[6]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[3]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[4]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[1]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[4]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[0]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[4]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_1/z_reg[14]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_1/z_reg[13]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_1/z_reg[12]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_1/z_reg[11]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_1/z_reg[10]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_1/z_reg[9]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_1/z_reg[8]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_1/z_reg[7]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_1/z_reg[1]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_w_rom_1/z_reg[2]' is removed because it is merged to 'u_layer1_8_4_8_16/u_w_rom_1/z_reg[4]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[14]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[13]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[12]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[11]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[10]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[9]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[8]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[7]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[4]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[0]' is removed because it is merged to 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_3/z_reg[14]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_3/z_reg[13]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_3/z_reg[12]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_3/z_reg[11]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_3/z_reg[10]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_3/z_reg[9]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_3/z_reg[8]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_3/z_reg[7]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_3/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[3]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[2]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[6]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[2]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[4]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[7]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[8]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[9]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[10]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[11]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[12]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[13]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[14]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[15]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_3/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_5/z_reg[14]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_5/z_reg[13]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_5/z_reg[12]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_5/z_reg[11]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_5/z_reg[10]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_5/z_reg[9]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_5/z_reg[8]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_5/z_reg[7]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_5/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_b_rom_5/z_reg[4]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_5/z_reg[2]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_b_rom_5/z_reg[6]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_5/z_reg[2]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_b_rom_5/z_reg[3]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_5/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_b_rom_5/z_reg[5]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_5/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_b_rom_5/z_reg[7]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_5/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_b_rom_5/z_reg[8]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_5/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_b_rom_5/z_reg[9]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_5/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_b_rom_5/z_reg[10]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_5/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_b_rom_5/z_reg[11]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_5/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_b_rom_5/z_reg[12]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_5/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_b_rom_5/z_reg[13]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_5/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_b_rom_5/z_reg[14]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_5/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_b_rom_5/z_reg[15]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_5/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_1/z_reg[14]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_1/z_reg[13]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_1/z_reg[12]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_1/z_reg[11]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_1/z_reg[10]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_1/z_reg[9]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_1/z_reg[8]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_1/z_reg[7]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_1/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_4/z_reg[14]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_4/z_reg[13]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_4/z_reg[12]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_4/z_reg[11]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_4/z_reg[10]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_4/z_reg[9]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_4/z_reg[8]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_4/z_reg[7]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_4/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_b_rom_4/z_reg[3]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_4/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_b_rom_4/z_reg[4]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_4/z_reg[0]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_b_rom_4/z_reg[5]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_4/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_b_rom_4/z_reg[6]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_4/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_2/z_reg[14]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_2/z_reg[13]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_2/z_reg[12]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_2/z_reg[11]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_2/z_reg[10]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_2/z_reg[9]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_2/z_reg[8]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_2/z_reg[7]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_2/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[2]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[1]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[7]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[4]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[8]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[4]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[9]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[4]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[10]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[4]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[11]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[4]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[12]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[4]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[13]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[4]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[14]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[4]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[15]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_2/z_reg[4]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_0/z_reg[14]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_0/z_reg[13]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_0/z_reg[12]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_0/z_reg[11]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_0/z_reg[10]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_0/z_reg[9]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_0/z_reg[8]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_w_rom_0/z_reg[7]' is removed because it is merged to 'u_layer2_12_8_6_16/u_w_rom_0/z_reg[15]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_b_rom_0/z_reg[6]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_0/z_reg[2]'. (OPT-1215)
Information: In design 'network_4_8_12_16_30_16', the register 'u_layer2_12_8_6_16/u_b_rom_0/z_reg[4]' is removed because it is merged to 'u_layer2_12_8_6_16/u_b_rom_0/z_reg[1]'. (OPT-1215)
 Implement Synthetic for 'network_4_8_12_16_30_16'.
Information: The register 'u_layer1_8_4_8_16/u_mac_6/a_int_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_5/a_int_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_3/a_int_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_2/a_int_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_0/a_int_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_5/b_int_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_4/b_int_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_4/b_int_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_4/b_int_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_4/b_int_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_4/b_int_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_4/b_int_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_4/b_int_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_4/b_int_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_4/b_int_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_4/b_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_3/b_int_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_3/b_int_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_2/b_int_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_1/b_int_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_1/b_int_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_1/b_int_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_1/b_int_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_1/b_int_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_1/b_int_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_1/b_int_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_1/b_int_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_1/b_int_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_1/b_int_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_1/b_int_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_1/b_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_0/b_int_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_0/b_int_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_0/b_int_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_0/b_int_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_0/b_int_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_0/b_int_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_0/b_int_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_0/b_int_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_0/b_int_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_0/b_int_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_0/b_int_reg[15]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)
Information: Complementing port 's_ready' in design 'layer3_16_12_16_16_M16_N12_P16_T16'.
	 The new name of the port is 's_ready_BAR'. (OPT-319)
Information: The register 'u_layer2_12_8_6_16/u_mac_5/vec_cnt_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_0/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_0/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_0/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_0/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_0/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_0/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_0/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_0/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_0/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_0/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_0/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_0/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_0/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_b_rom_0/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_15/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_15/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_15/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_15/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_15/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_15/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_15/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_15/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_15/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_15/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_15/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_15/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_15/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_b_rom_15/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_15/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_15/b_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_15/b_int_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_15/b_int_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_15/b_int_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_15/b_int_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_15/b_int_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_15/b_int_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_15/b_int_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_15/b_int_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_15/b_int_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_13/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_13/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_13/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_13/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_13/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_13/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_13/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_13/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_13/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_13/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_13/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_13/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_13/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_b_rom_13/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_13/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_13/b_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_13/b_int_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_13/b_int_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_13/b_int_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_13/b_int_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_13/b_int_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_13/b_int_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_13/b_int_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_13/b_int_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_13/b_int_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_13/b_int_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_13/b_int_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_11/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_11/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_11/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_11/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_11/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_11/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_11/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_11/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_11/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_11/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_11/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_11/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_11/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_b_rom_11/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_11/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_11/b_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_11/b_int_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_11/b_int_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_11/b_int_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_11/b_int_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_11/b_int_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_11/b_int_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_11/b_int_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_11/b_int_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_11/b_int_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_11/b_int_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_9/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_9/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_9/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_9/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_9/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_9/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_9/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_9/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_9/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_9/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_9/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_9/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_9/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_b_rom_9/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_9/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_9/b_int_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_9/b_int_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_9/b_int_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_9/b_int_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_9/b_int_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_7/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_7/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_7/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_7/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_7/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_7/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_7/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_7/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_7/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_7/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_7/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_7/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_7/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_b_rom_7/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_7/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_7/b_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_7/b_int_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_7/b_int_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_7/b_int_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_7/b_int_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_7/b_int_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_7/b_int_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_7/b_int_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_7/b_int_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_7/b_int_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_7/b_int_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_7/b_int_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_5/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_5/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_5/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_5/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_5/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_5/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_5/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_5/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_5/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_5/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_5/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_5/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_5/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_b_rom_5/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_5/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_5/b_int_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_5/b_int_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_5/b_int_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_5/b_int_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_3/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_3/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_3/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_3/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_3/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_3/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_3/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_3/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_3/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_3/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_3/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_3/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_3/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_b_rom_3/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_3/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_3/b_int_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_3/b_int_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_3/b_int_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_3/b_int_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_1/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_1/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_1/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_1/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_1/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_1/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_1/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_1/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_1/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_1/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_1/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_1/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_1/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_b_rom_1/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_1/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_1/b_int_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_1/b_int_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_4/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_4/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_4/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_4/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_4/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_4/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_4/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_4/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_4/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_4/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_4/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_4/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_4/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_b_rom_4/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_4/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_4/b_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_4/b_int_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_4/b_int_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_4/b_int_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_4/b_int_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_4/b_int_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_4/b_int_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_4/b_int_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_4/b_int_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_4/b_int_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_4/b_int_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_2/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_2/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_2/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_2/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_2/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_2/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_2/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_2/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_2/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_2/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_2/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_2/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_2/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_b_rom_2/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_2/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_2/b_int_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_2/b_int_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_2/b_int_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_2/b_int_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_2/b_int_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_6/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_6/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_6/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_6/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_6/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_6/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_6/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_6/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_6/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_6/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_6/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_6/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_6/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_b_rom_6/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_6/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_6/b_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_6/b_int_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_6/b_int_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_6/b_int_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_6/b_int_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_6/b_int_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_6/b_int_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_6/b_int_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_6/b_int_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_6/b_int_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_6/b_int_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_12/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_12/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_12/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_12/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_12/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_12/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_12/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_12/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_12/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_12/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_12/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_12/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_12/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_b_rom_12/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_12/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_12/b_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_12/b_int_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_12/b_int_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_12/b_int_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_12/b_int_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_12/b_int_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_12/b_int_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_12/b_int_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_12/b_int_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_12/b_int_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_12/b_int_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_12/b_int_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_12/b_int_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_14/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_14/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_14/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_14/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_14/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_14/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_14/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_14/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_14/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_14/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_14/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_14/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_14/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_b_rom_14/z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_14/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_14/b_int_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_14/b_int_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_14/b_int_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_10/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_10/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_10/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_10/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_10/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_10/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_10/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_10/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_10/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_10/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_10/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_10/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_10/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_b_rom_10/z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_10/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_10/b_int_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_10/b_int_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_10/b_int_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_10/b_int_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_8/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_8/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_8/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_8/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_8/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_8/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_8/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_8/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_8/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_8/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_8/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_8/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_vec_x_mem_8/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_b_rom_8/z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_8/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_8/b_int_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_8/b_int_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_8/b_int_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_8/b_int_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_0/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_0/b_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_0/b_int_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_0/b_int_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_0/b_int_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_0/b_int_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_0/b_int_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_0/b_int_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_0/b_int_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_0/b_int_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_0/b_int_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/u_mac_0/b_int_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/ram_x_wr_addr_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_0/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_0/b_int_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_0/b_int_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_0/b_int_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_0/d_int_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_0/vec_cnt_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_1/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_1/b_int_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_1/b_int_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_1/b_int_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_1/b_int_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_1/b_int_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_1/b_int_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_1/b_int_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_1/b_int_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_1/b_int_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_1/b_int_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_1/b_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_1/vec_cnt_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_2/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_2/b_int_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_2/b_int_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_2/b_int_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_2/b_int_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_2/b_int_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_2/b_int_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_2/b_int_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_2/b_int_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_2/b_int_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_2/b_int_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_2/b_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_2/vec_cnt_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_3/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_3/b_int_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_3/b_int_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_3/b_int_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_3/b_int_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_3/b_int_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_3/b_int_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_3/b_int_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_3/b_int_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_3/b_int_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_3/b_int_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_3/b_int_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_3/b_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_3/vec_cnt_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_4/z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_4/b_int_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_4/b_int_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_4/b_int_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_4/b_int_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_4/vec_cnt_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_5/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_5/b_int_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_5/b_int_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_5/b_int_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_5/b_int_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_5/b_int_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_5/b_int_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_5/b_int_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_5/b_int_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_5/b_int_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_5/b_int_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_5/b_int_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_5/b_int_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_5/b_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_5/vec_cnt_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_6/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_6/b_int_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_6/b_int_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_6/b_int_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_6/b_int_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_6/b_int_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_6/b_int_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_6/b_int_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_6/b_int_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_6/b_int_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_6/b_int_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_6/b_int_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_6/b_int_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_6/b_int_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_6/b_int_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_6/b_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_6/vec_cnt_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_7/vec_cnt_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_b_rom_7/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_7/b_int_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_7/b_int_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_7/b_int_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_7/b_int_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_7/b_int_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_7/b_int_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_7/b_int_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_7/b_int_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_7/b_int_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_7/b_int_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/u_mac_7/b_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_4/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_4/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_4/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_4/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_4/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_4/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_4/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_4/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_4/vec_cnt_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_5/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_5/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_5/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_5/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_5/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_5/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_5/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_5/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_2/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_2/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_2/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_2/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_2/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_2/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_2/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_2/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_2/vec_cnt_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_3/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_3/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_3/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_3/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_3/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_3/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_3/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_3/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_3/vec_cnt_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_1/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_1/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_1/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_1/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_1/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_1/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_1/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_1/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_1/vec_cnt_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_0/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_0/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_0/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_0/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_0/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_0/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_0/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_0/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_0/vec_cnt_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_5/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_5/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_4/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_4/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_3/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_3/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_2/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_2/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_1/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_1/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_vec_x_mem_0/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/u_mac_0/x_int_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/rom_b_rd_addr_reg[7][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer1_8_4_8_16/rom_b_rd_addr_reg[7][0]' will be removed. (OPT-1207)
Information: The register 'u_layer1_8_4_8_16/rom_b_rd_addr_reg[6][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer1_8_4_8_16/rom_b_rd_addr_reg[6][0]' will be removed. (OPT-1207)
Information: The register 'u_layer1_8_4_8_16/rom_b_rd_addr_reg[5][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer1_8_4_8_16/rom_b_rd_addr_reg[5][0]' will be removed. (OPT-1207)
Information: The register 'u_layer1_8_4_8_16/rom_b_rd_addr_reg[4][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer1_8_4_8_16/rom_b_rd_addr_reg[4][0]' will be removed. (OPT-1207)
Information: The register 'u_layer1_8_4_8_16/rom_b_rd_addr_reg[3][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer1_8_4_8_16/rom_b_rd_addr_reg[3][0]' will be removed. (OPT-1207)
Information: The register 'u_layer1_8_4_8_16/rom_b_rd_addr_reg[2][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer1_8_4_8_16/rom_b_rd_addr_reg[2][0]' will be removed. (OPT-1207)
Information: The register 'u_layer1_8_4_8_16/rom_b_rd_addr_reg[1][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer1_8_4_8_16/rom_b_rd_addr_reg[1][0]' will be removed. (OPT-1207)
Information: The register 'u_layer1_8_4_8_16/rom_b_rd_addr_reg[0][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer1_8_4_8_16/rom_b_rd_addr_reg[0][0]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[0][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[0][0]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[1][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[1][0]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[2][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[2][0]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[3][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[3][0]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[4][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[4][0]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[5][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[5][0]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[6][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[6][0]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[7][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[7][0]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[8][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[8][0]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[9][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[9][0]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[10][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[10][0]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[11][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[11][0]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[12][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[12][0]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[13][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[13][0]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[14][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[14][0]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[15][-1]' will be removed. (OPT-1207)
Information: The register 'u_layer3_16_12_16_16/rom_b_rd_addr_reg[15][0]' will be removed. (OPT-1207)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[14][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[14][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[14][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[14][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_out_cnt_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[3][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[3][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[3][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[7][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[7][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[7][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[7][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[4][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[4][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[4][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[2][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[2][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[2][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[6][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[6][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[6][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[6][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[0][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[0][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[15][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[15][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[15][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[15][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[10][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[10][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[10][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[10][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[5][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[5][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[5][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[5][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[8][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[8][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[8][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[8][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[9][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[9][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[9][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[9][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[11][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[11][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[11][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[11][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[12][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[12][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[12][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[12][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[13][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[13][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[13][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer3_16_12_16_16/vld_in_cnt_reg[13][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/vld_in_cnt_reg[6][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/vld_in_cnt_reg[6][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/vld_in_cnt_reg[6][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/ram_x_rd_addr_reg[6][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/vld_out_cnt_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/vld_in_cnt_reg[3][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/vld_in_cnt_reg[3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/vld_in_cnt_reg[3][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/ram_x_rd_addr_reg[3][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/vld_in_cnt_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/vld_in_cnt_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/vld_in_cnt_reg[0][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/ram_x_rd_addr_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/vld_in_cnt_reg[5][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/vld_in_cnt_reg[5][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/vld_in_cnt_reg[5][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/ram_x_rd_addr_reg[5][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/vld_in_cnt_reg[4][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/vld_in_cnt_reg[4][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/vld_in_cnt_reg[4][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/ram_x_rd_addr_reg[4][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/vld_in_cnt_reg[2][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/vld_in_cnt_reg[2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/vld_in_cnt_reg[2][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/ram_x_rd_addr_reg[2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/vld_in_cnt_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/vld_in_cnt_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/vld_in_cnt_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/ram_x_rd_addr_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/ram_x_wr_addr_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer1_8_4_8_16/ram_x_rd_addr_reg[7][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/ram_x_rd_addr_reg[5][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/ram_x_rd_addr_reg[0][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/ram_x_rd_addr_reg[3][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/ram_x_rd_addr_reg[2][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/ram_x_rd_addr_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'u_layer2_12_8_6_16/ram_x_rd_addr_reg[4][3]' is a constant and will be removed. (OPT-1206)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:16   90650.1      0.79     892.7    1229.6                           2081208.0000
    0:01:16   90266.0      0.75     863.7    1230.0                           2070845.0000
    0:01:16   90266.0      0.75     863.7    1230.0                           2070845.0000
    0:01:16   90266.0      0.75     863.7    1230.0                           2070845.0000
  Re-synthesis Optimization (Phase 1)
  Re-synthesis Optimization (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Selecting critical implementations
  Mapping 'layer3_16_12_16_16_M16_N12_P16_T16_DW01_add_22'
  Mapping 'layer3_16_12_16_16_M16_N12_P16_T16_DW01_add_23'
    0:01:54   78628.5      0.13      63.8      64.0                           1619583.2500



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:54   78628.5      0.13      63.8      64.0                           1619583.2500
    0:01:55   78628.5      0.13      63.8      64.0                           1619583.2500
    0:01:58   78470.0      0.13      65.0      64.0                           1609209.0000
    0:01:58   78470.0      0.13      65.0      64.0                           1609209.0000
    0:01:59   78785.2      0.11      61.6      64.0                           1619636.7500
    0:01:59   78785.2      0.11      61.6      64.0                           1619636.7500
    0:01:59   78785.2      0.11      61.6      64.0                           1619636.7500
    0:01:59   78785.2      0.11      61.6      64.0                           1619636.7500
    0:01:59   78785.2      0.11      61.6      64.0                           1619636.7500
    0:01:59   78785.2      0.11      61.6      64.0                           1619636.7500
    0:02:09   81135.3      0.01       0.4      67.1                           1702699.6250
    0:02:09   81135.3      0.01       0.4      67.1                           1702699.6250
    0:02:13   81249.4      0.00       0.0      52.2                           1706560.1250

  Beginning Delay Optimization
  ----------------------------
    0:02:13   81249.4      0.00       0.0      52.2                           1706560.1250
    0:02:13   81249.4      0.00       0.0      52.2                           1706560.1250
    0:02:13   81249.4      0.00       0.0      52.2                           1706560.1250
    0:02:13   81249.4      0.00       0.0      52.2                           1706560.1250
    0:02:13   81249.4      0.00       0.0      52.2                           1706560.1250
    0:02:13   81249.4      0.00       0.0      52.2                           1706560.1250
    0:02:13   81249.4      0.00       0.0      52.2                           1706560.1250
    0:02:13   81249.4      0.00       0.0      52.2                           1706560.1250


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:13   81249.4      0.00       0.0      52.2                           1706560.1250
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
Information: The register 'u_layer1_8_4_8_16/u_vec_x_mem_0/data_out_reg[15]' will be removed. (OPT-1207)
Information: The register 'u_layer1_8_4_8_16/u_vec_x_mem_0/mem_reg[0][15]' will be removed. (OPT-1207)
Information: The register 'u_layer1_8_4_8_16/u_mac_0/x_int_reg[15]' will be removed. (OPT-1207)
Information: The register 'u_layer1_8_4_8_16/u_vec_x_mem_0/mem_reg[1][15]' will be removed. (OPT-1207)
Information: The register 'u_layer1_8_4_8_16/u_vec_x_mem_0/mem_reg[2][15]' will be removed. (OPT-1207)
Information: The register 'u_layer1_8_4_8_16/u_vec_x_mem_0/mem_reg[3][15]' will be removed. (OPT-1207)
    0:02:15   81195.2      0.00       0.0       0.0                           1705182.1250
    0:02:15   81195.2      0.00       0.0       0.0                           1705182.1250

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:15   81195.2      0.00       0.0       0.0                           1705182.1250
    0:02:16   81194.6      0.00       0.0       0.0                           1705167.7500


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:21   81129.7      0.00       0.0       0.0                           1703735.1250
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
    0:02:27   78281.1      0.00       0.0       0.0                           1602633.3750
    0:02:27   78281.1      0.00       0.0       0.0                           1602633.3750
    0:02:27   78281.1      0.00       0.0       0.0                           1602633.3750
    0:02:30   78270.5      0.00       0.0       0.0                           1602039.8750
    0:02:30   78270.5      0.00       0.0       0.0                           1602039.8750
    0:02:30   78270.5      0.00       0.0       0.0                           1602039.8750
    0:02:30   78270.5      0.00       0.0       0.0                           1602039.8750
    0:02:30   78270.5      0.00       0.0       0.0                           1602039.8750
    0:02:30   78270.5      0.00       0.0       0.0                           1602039.8750
    0:02:30   78270.5      0.00       0.0       0.0                           1602039.8750
    0:02:30   78270.5      0.00       0.0       0.0                           1602039.8750
    0:02:30   78270.5      0.00       0.0       0.0                           1602039.8750
    0:02:30   78270.5      0.00       0.0       0.0                           1602039.8750
    0:02:30   78270.5      0.00       0.0       0.0                           1602039.8750
    0:02:30   78270.5      0.00       0.0       0.0                           1602039.8750
    0:02:30   78270.5      0.00       0.0       0.0                           1602039.8750
    0:02:30   78270.5      0.00       0.0       0.0                           1602039.8750
    0:02:30   78270.5      0.00       0.0       0.0                           1602039.8750
    0:02:30   78270.5      0.00       0.0       0.0                           1602039.8750
    0:02:30   78270.5      0.00       0.0       0.0                           1602039.8750
    0:02:30   78270.5      0.00       0.0       0.0                           1602039.8750
    0:02:30   78270.5      0.00       0.0       0.0                           1602039.8750

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:02:32   78270.5      0.00       0.0       0.0                           1602039.8750
    0:02:34   78106.6      0.00       0.0       0.0                           1594657.0000
    0:02:34   78106.6      0.00       0.0       0.0                           1594657.0000
    0:02:34   78106.6      0.00       0.0       0.0                           1594657.0000
    0:02:36   78106.6      0.00       0.0       0.0                           1594657.0000
    0:02:38   78089.6      0.00       0.0       0.0                           1594192.7500
    0:02:38   78085.6      0.00       0.0       0.0                           1594028.5000
    0:02:38   78085.6      0.00       0.0       0.0                           1594028.5000
    0:02:39   78082.7      0.00       0.0       0.0                           1593892.5000
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'network_4_8_12_16_30_16' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'clk': 7614 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : network_4_8_12_16_30_16
Version: J-2014.09-SP5-2
Date   : Tue Dec  5 04:20:14 2017
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'network_4_8_12_16_30_16' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                         18946
Number of cells:                        16363
Number of combinational cells:          13521
Number of sequential cells:              2841
Number of macros/black boxes:               0
Number of buf/inv:                       1689
Number of references:                      41

Combinational area:              43651.132191
Buf/Inv area:                     3444.700033
Noncombinational area:           34431.570751
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 78082.702942
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : network_4_8_12_16_30_16
Version: J-2014.09-SP5-2
Date   : Tue Dec  5 04:20:15 2017
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
network_4_8_12_16_30_16
                       5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  42.0047 mW   (96%)
  Net Switching Power  =   1.6122 mW    (4%)
                         ---------
Total Dynamic Power    =  43.6169 mW  (100%)

Cell Leakage Power     =   1.4838 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       4.1202e+04          306.6343        5.8895e+05        4.2098e+04  (  93.34%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    802.3094        1.3056e+03        8.9485e+05        3.0027e+03  (   6.66%)
--------------------------------------------------------------------------------------------------
Total          4.2004e+04 uW     1.6122e+03 uW     1.4838e+06 nW     4.5101e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : network_4_8_12_16_30_16
Version: J-2014.09-SP5-2
Date   : Tue Dec  5 04:20:15 2017
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: u_layer2_12_8_6_16/vld_out_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_layer3_16_12_16_16/u_vec_x_mem_14/mem_reg[6][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  network_4_8_12_16_30_16
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_layer2_12_8_6_16/vld_out_cnt_reg[2]/CK (DFF_X1)       0.00 #     0.00 r
  u_layer2_12_8_6_16/vld_out_cnt_reg[2]/Q (DFF_X1)        0.08       0.08 f
  U14510/ZN (NOR2_X1)                                     0.04       0.13 r
  U14511/ZN (AND2_X1)                                     0.05       0.18 r
  U8462/ZN (AND2_X1)                                      0.07       0.24 r
  U8839/ZN (OR2_X1)                                       0.04       0.29 r
  U14514/ZN (NAND3_X1)                                    0.03       0.31 f
  U14517/ZN (NAND3_X1)                                    0.05       0.36 r
  u_layer3_16_12_16_16/s_valid (layer3_16_12_16_16_M16_N12_P16_T16)
                                                          0.00       0.36 r
  u_layer3_16_12_16_16/U9899/ZN (NAND2_X1)                0.04       0.40 f
  u_layer3_16_12_16_16/U4/ZN (OR2_X1)                     0.11       0.52 f
  u_layer3_16_12_16_16/U11601/ZN (INV_X2)                 0.11       0.62 r
  u_layer3_16_12_16_16/U18015/ZN (NAND2_X1)               0.08       0.70 f
  u_layer3_16_12_16_16/U18078/ZN (NOR2_X2)                0.15       0.86 r
  u_layer3_16_12_16_16/U102/ZN (INV_X1)                   0.10       0.96 f
  u_layer3_16_12_16_16/U18079/ZN (OAI22_X1)               0.07       1.03 r
  u_layer3_16_12_16_16/U18080/ZN (INV_X1)                 0.02       1.05 f
  u_layer3_16_12_16_16/u_vec_x_mem_14/mem_reg[6][0]/D (DFF_X1)
                                                          0.01       1.06 f
  data arrival time                                                  1.06

  clock clk (rise edge)                                   1.10       1.10
  clock network delay (ideal)                             0.00       1.10
  u_layer3_16_12_16_16/u_vec_x_mem_14/mem_reg[6][0]/CK (DFF_X1)
                                                          0.00       1.10 r
  library setup time                                     -0.04       1.06
  data required time                                                 1.06
  --------------------------------------------------------------------------
  data required time                                                 1.06
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/aahangar/proj3/part3/gates.v'.
Warning: Verilog writer has added 1 nets to module network_4_8_12_16_30_16 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Thank you...
