Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Tue Dec  2 17:16:50 2025
| Host         : DESKTOP-VHT69T7 running 64-bit major release  (build 9200)
| Command      : report_methodology -file basketball_methodology_drc_routed.rpt -pb basketball_methodology_drc_routed.pb -rpx basketball_methodology_drc_routed.rpx
| Design       : basketball
| Device       : xc7a75tfgg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 98
+-----------+----------+-------------------------------+--------+
| Rule      | Severity | Description                   | Checks |
+-----------+----------+-------------------------------+--------+
| DPIR-1    | Warning  | Asynchronous driver check     | 36     |
| SYNTH-10  | Warning  | Wide multiplier               | 6      |
| TIMING-16 | Warning  | Large setup violation         | 20     |
| TIMING-18 | Warning  | Missing input or output delay | 36     |
+-----------+----------+-------------------------------+--------+

2. REPORT DETAILS
-----------------
DPIR-1#1 Warning
Asynchronous driver check  
DSP game_/collide_dot0_return0 input pin game_/collide_dot0_return0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#2 Warning
Asynchronous driver check  
DSP game_/collide_dot0_return0 input pin game_/collide_dot0_return0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#3 Warning
Asynchronous driver check  
DSP game_/collide_dot0_return0 input pin game_/collide_dot0_return0/D[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#4 Warning
Asynchronous driver check  
DSP game_/collide_dot0_return0 input pin game_/collide_dot0_return0/D[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#5 Warning
Asynchronous driver check  
DSP game_/collide_dot0_return0 input pin game_/collide_dot0_return0/D[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#6 Warning
Asynchronous driver check  
DSP game_/collide_dot0_return0 input pin game_/collide_dot0_return0/D[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#7 Warning
Asynchronous driver check  
DSP game_/collide_dot0_return0 input pin game_/collide_dot0_return0/D[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#8 Warning
Asynchronous driver check  
DSP game_/collide_dot0_return0 input pin game_/collide_dot0_return0/D[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#9 Warning
Asynchronous driver check  
DSP game_/collide_dot0_return0 input pin game_/collide_dot0_return0/D[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#10 Warning
Asynchronous driver check  
DSP game_/collide_dot0_return0 input pin game_/collide_dot0_return0/D[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#11 Warning
Asynchronous driver check  
DSP game_/collide_dot0_return0 input pin game_/collide_dot0_return0/D[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#12 Warning
Asynchronous driver check  
DSP game_/collide_dot0_return0 input pin game_/collide_dot0_return0/D[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#13 Warning
Asynchronous driver check  
DSP game_/collide_dot_return0 input pin game_/collide_dot_return0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#14 Warning
Asynchronous driver check  
DSP game_/collide_dot_return0 input pin game_/collide_dot_return0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#15 Warning
Asynchronous driver check  
DSP game_/collide_dot_return0 input pin game_/collide_dot_return0/D[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#16 Warning
Asynchronous driver check  
DSP game_/collide_dot_return0 input pin game_/collide_dot_return0/D[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#17 Warning
Asynchronous driver check  
DSP game_/collide_dot_return0 input pin game_/collide_dot_return0/D[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#18 Warning
Asynchronous driver check  
DSP game_/collide_dot_return0 input pin game_/collide_dot_return0/D[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#19 Warning
Asynchronous driver check  
DSP game_/collide_dot_return0 input pin game_/collide_dot_return0/D[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#20 Warning
Asynchronous driver check  
DSP game_/collide_dot_return0 input pin game_/collide_dot_return0/D[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#21 Warning
Asynchronous driver check  
DSP game_/collide_dot_return0 input pin game_/collide_dot_return0/D[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#22 Warning
Asynchronous driver check  
DSP game_/collide_dot_return0 input pin game_/collide_dot_return0/D[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#23 Warning
Asynchronous driver check  
DSP game_/collide_dot_return0 input pin game_/collide_dot_return0/D[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#24 Warning
Asynchronous driver check  
DSP game_/collide_dot_return0 input pin game_/collide_dot_return0/D[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#25 Warning
Asynchronous driver check  
DSP game_/collide_dot_return1 input pin game_/collide_dot_return1/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#26 Warning
Asynchronous driver check  
DSP game_/collide_dot_return1 input pin game_/collide_dot_return1/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#27 Warning
Asynchronous driver check  
DSP game_/collide_dot_return1 input pin game_/collide_dot_return1/D[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#28 Warning
Asynchronous driver check  
DSP game_/collide_dot_return1 input pin game_/collide_dot_return1/D[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#29 Warning
Asynchronous driver check  
DSP game_/collide_dot_return1 input pin game_/collide_dot_return1/D[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#30 Warning
Asynchronous driver check  
DSP game_/collide_dot_return1 input pin game_/collide_dot_return1/D[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#31 Warning
Asynchronous driver check  
DSP game_/collide_dot_return1 input pin game_/collide_dot_return1/D[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#32 Warning
Asynchronous driver check  
DSP game_/collide_dot_return1 input pin game_/collide_dot_return1/D[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#33 Warning
Asynchronous driver check  
DSP game_/collide_dot_return1 input pin game_/collide_dot_return1/D[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#34 Warning
Asynchronous driver check  
DSP game_/collide_dot_return1 input pin game_/collide_dot_return1/D[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#35 Warning
Asynchronous driver check  
DSP game_/collide_dot_return1 input pin game_/collide_dot_return1/D[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#36 Warning
Asynchronous driver check  
DSP game_/collide_dot_return1 input pin game_/collide_dot_return1/D[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

SYNTH-10#1 Warning
Wide multiplier  
Detected multiplier at drawer_/red3 of size 16x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#2 Warning
Wide multiplier  
Detected multiplier at drawer_/red3__0 of size 18x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#3 Warning
Wide multiplier  
Detected multiplier at drawer_/red3__1 of size 18x16, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#4 Warning
Wide multiplier  
Detected multiplier at drawer_/red3__2 of size 16x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#5 Warning
Wide multiplier  
Detected multiplier at drawer_/red3__3 of size 18x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#6 Warning
Wide multiplier  
Detected multiplier at drawer_/red3__4 of size 18x16, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.903 ns between game_/ball_y_reg[0]_replica/C (clocked by clk) and game_/velocity_x_reg[2]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.904 ns between game_/ball_y_reg[0]_replica/C (clocked by clk) and game_/velocity_x_reg[3]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.910 ns between game_/ball_y_reg[0]_replica/C (clocked by clk) and game_/velocity_x_reg[7]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -2.035 ns between game_/ball_y_reg[0]_replica/C (clocked by clk) and game_/velocity_x_reg[5]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -2.113 ns between game_/ball_y_reg[0]_replica/C (clocked by clk) and game_/velocity_x_reg[0]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -2.113 ns between game_/ball_y_reg[0]_replica/C (clocked by clk) and game_/velocity_x_reg[1]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -2.113 ns between game_/ball_y_reg[0]_replica/C (clocked by clk) and game_/velocity_x_reg[4]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -2.113 ns between game_/ball_y_reg[0]_replica/C (clocked by clk) and game_/velocity_x_reg[5]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -2.121 ns between game_/ball_y_reg[0]_replica/C (clocked by clk) and game_/velocity_x_reg[2]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -2.121 ns between game_/ball_y_reg[0]_replica/C (clocked by clk) and game_/velocity_x_reg[3]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -2.121 ns between game_/ball_y_reg[0]_replica/C (clocked by clk) and game_/velocity_x_reg[7]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -2.121 ns between game_/ball_y_reg[0]_replica/C (clocked by clk) and game_/velocity_x_reg[9]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -2.144 ns between game_/ball_y_reg[0]_replica/C (clocked by clk) and game_/velocity_x_reg[1]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -2.149 ns between game_/ball_y_reg[0]_replica/C (clocked by clk) and game_/velocity_x_reg[8]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -2.161 ns between game_/ball_y_reg[0]_replica/C (clocked by clk) and game_/velocity_x_reg[6]/CE (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -2.262 ns between game_/ball_y_reg[0]_replica/C (clocked by clk) and game_/velocity_x_reg[6]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -2.281 ns between game_/ball_y_reg[0]_replica/C (clocked by clk) and game_/velocity_x_reg[8]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -2.287 ns between game_/ball_y_reg[0]_replica/C (clocked by clk) and game_/velocity_x_reg[9]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -2.295 ns between game_/ball_y_reg[0]_replica/C (clocked by clk) and game_/velocity_x_reg[4]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -2.299 ns between game_/ball_y_reg[0]_replica/C (clocked by clk) and game_/velocity_x_reg[0]/D (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btn_throw relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on resetn relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on sw_speed_x[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on sw_speed_x[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on sw_speed_x[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on sw_speed_x[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on blue[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on blue[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on blue[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on blue[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on digit[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on digit[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on digit[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on digit[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on digit[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on digit[5] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on digit[6] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on digit[7] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on green[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on green[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on green[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on green[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on hsync relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on red[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on red[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on red[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on red[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on seg_data[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on seg_data[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on seg_data[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on seg_data[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on seg_data[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on seg_data[5] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on seg_data[6] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on seg_data[7] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on vsync relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>


