module signext(input wire [15:0] in, output wire [31:0] out);

//always @ in
begin
	out[15:0] = in[15:0];
	out[16] = in[15];
	out[17] = in[15];
	out[18] = in[15];
	out[19] = in[15];
	out[20] = in[15];
	out[21] = in[15];
	out[22] = in[15];
	out[23] = in[15];
	out[24] = in[15];
	out[25] = in[15];
	out[26] = in[15];
	out[27] = in[15];
	out[28] = in[15];
	out[29] = in[15];
	out[30] = in[15];
	out[31] = in[15];
end
endmodule
