# Digital_System_Design
EEEN40020 Digital System Design. Stopwatch project using RTL design and implemented on FPGA with Verilog code 
