Analysis & Synthesis report for mp0
Tue Jan 23 03:01:36 2018
Quartus II 32-bit Version 13.1.4 Build 182 03/12/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |mp0|control:control0|state
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: datapath:d0|mux2:pcmux
 13. Parameter Settings for User Entity Instance: datapath:d0|mux2:storemux
 14. Parameter Settings for User Entity Instance: datapath:d0|mux2:alumux
 15. Parameter Settings for User Entity Instance: datapath:d0|mux2:marmux
 16. Parameter Settings for User Entity Instance: datapath:d0|mux2:mdrmux
 17. Parameter Settings for User Entity Instance: datapath:d0|mux2:regfilemux
 18. Parameter Settings for User Entity Instance: datapath:d0|register:MAR
 19. Parameter Settings for User Entity Instance: datapath:d0|register:MDR
 20. Parameter Settings for User Entity Instance: datapath:d0|register:CC
 21. Parameter Settings for User Entity Instance: datapath:d0|plus2:pc_plus2
 22. Parameter Settings for User Entity Instance: datapath:d0|adj:adj6
 23. Parameter Settings for User Entity Instance: datapath:d0|adj:adj9
 24. Parameter Settings for User Entity Instance: datapath:d0|register:pc
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                ;
+-------------------------------+---------------------------------------------+
; Analysis & Synthesis Status   ; Successful - Tue Jan 23 03:01:36 2018       ;
; Quartus II 32-bit Version     ; 13.1.4 Build 182 03/12/2014 SJ Full Version ;
; Revision Name                 ; mp0                                         ;
; Top-level Entity Name         ; mp0                                         ;
; Family                        ; Stratix III                                 ;
; Logic utilization             ; N/A                                         ;
;     Combinational ALUTs       ; 186                                         ;
;     Memory ALUTs              ; 0                                           ;
;     Dedicated logic registers ; 209                                         ;
; Total registers               ; 209                                         ;
; Total pins                    ; 54                                          ;
; Total virtual pins            ; 0                                           ;
; Total block memory bits       ; 0                                           ;
; DSP block 18-bit elements     ; 0                                           ;
; Total PLLs                    ; 0                                           ;
; Total DLLs                    ; 0                                           ;
+-------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; EP3SE50F780C2      ;                    ;
; Top-level entity name                                                           ; mp0                ; mp0                ;
; Family name                                                                     ; Stratix III        ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto RAM Block Balancing                                                        ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                               ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                              ;
+----------------------------------+-----------------+------------------------------+---------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path          ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------+---------+
; lc3b_types.sv                    ; yes             ; User SystemVerilog HDL File  ; /home/rding4/ece411/mp0/lc3b_types.sv ;         ;
; adj.sv                           ; yes             ; User SystemVerilog HDL File  ; /home/rding4/ece411/mp0/adj.sv        ;         ;
; alu.sv                           ; yes             ; User SystemVerilog HDL File  ; /home/rding4/ece411/mp0/alu.sv        ;         ;
; control.sv                       ; yes             ; User SystemVerilog HDL File  ; /home/rding4/ece411/mp0/control.sv    ;         ;
; datapath.sv                      ; yes             ; User SystemVerilog HDL File  ; /home/rding4/ece411/mp0/datapath.sv   ;         ;
; gencc.sv                         ; yes             ; User SystemVerilog HDL File  ; /home/rding4/ece411/mp0/gencc.sv      ;         ;
; ir.sv                            ; yes             ; User SystemVerilog HDL File  ; /home/rding4/ece411/mp0/ir.sv         ;         ;
; mp0.sv                           ; yes             ; User SystemVerilog HDL File  ; /home/rding4/ece411/mp0/mp0.sv        ;         ;
; plus2.sv                         ; yes             ; User SystemVerilog HDL File  ; /home/rding4/ece411/mp0/plus2.sv      ;         ;
; regfile.sv                       ; yes             ; User SystemVerilog HDL File  ; /home/rding4/ece411/mp0/regfile.sv    ;         ;
; register.sv                      ; yes             ; User SystemVerilog HDL File  ; /home/rding4/ece411/mp0/register.sv   ;         ;
; mux2.sv                          ; yes             ; User SystemVerilog HDL File  ; /home/rding4/ece411/mp0/mux2.sv       ;         ;
; add.sv                           ; yes             ; User SystemVerilog HDL File  ; /home/rding4/ece411/mp0/add.sv        ;         ;
; cccomp.sv                        ; yes             ; User SystemVerilog HDL File  ; /home/rding4/ece411/mp0/cccomp.sv     ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+-----------------------------------------------+-----------+
; Resource                                      ; Usage     ;
+-----------------------------------------------+-----------+
; Estimated ALUTs Used                          ; 186       ;
;     -- Combinational ALUTs                    ; 186       ;
;     -- Memory ALUTs                           ; 0         ;
;     -- LUT_REGs                               ; 0         ;
; Dedicated logic registers                     ; 209       ;
;                                               ;           ;
; Estimated ALUTs Unavailable                   ; 64        ;
;     -- Due to unpartnered combinational logic ; 64        ;
;     -- Due to Memory ALUTs                    ; 0         ;
;                                               ;           ;
; Total combinational functions                 ; 186       ;
; Combinational ALUT usage by number of inputs  ;           ;
;     -- 7 input functions                      ; 64        ;
;     -- 6 input functions                      ; 21        ;
;     -- 5 input functions                      ; 22        ;
;     -- 4 input functions                      ; 28        ;
;     -- <=3 input functions                    ; 51        ;
;                                               ;           ;
; Combinational ALUTs by mode                   ;           ;
;     -- normal mode                            ; 91        ;
;     -- extended LUT mode                      ; 64        ;
;     -- arithmetic mode                        ; 31        ;
;     -- shared arithmetic mode                 ; 0         ;
;                                               ;           ;
; Estimated ALUT/register pairs used            ; 371       ;
;                                               ;           ;
; Total registers                               ; 209       ;
;     -- Dedicated logic registers              ; 209       ;
;     -- I/O registers                          ; 0         ;
;     -- LUT_REGs                               ; 0         ;
;                                               ;           ;
;                                               ;           ;
; I/O pins                                      ; 54        ;
; DSP block 18-bit elements                     ; 0         ;
; Maximum fan-out node                          ; clk~input ;
; Maximum fan-out                               ; 209       ;
; Total fan-out                                 ; 1725      ;
; Average fan-out                               ; 3.43      ;
+-----------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                     ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+-----------------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 12x12 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name               ; Library Name ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+-----------------------------------+--------------+
; |mp0                       ; 186 (0)           ; 209 (0)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 54   ; 0            ; |mp0                              ; work         ;
;    |control:control0|      ; 24 (24)           ; 15 (15)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp0|control:control0             ; work         ;
;    |datapath:d0|           ; 162 (0)           ; 194 (0)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp0|datapath:d0                  ; work         ;
;       |alu:alu0|           ; 49 (49)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp0|datapath:d0|alu:alu0         ; work         ;
;       |cccomp:cccomp|      ; 1 (1)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp0|datapath:d0|cccomp:cccomp    ; work         ;
;       |gencc:gencc|        ; 5 (5)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp0|datapath:d0|gencc:gencc      ; work         ;
;       |ir:ir0|             ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp0|datapath:d0|ir:ir0           ; work         ;
;       |mux2:regfilemux|    ; 16 (16)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp0|datapath:d0|mux2:regfilemux  ; work         ;
;       |mux2:storemux|      ; 3 (3)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp0|datapath:d0|mux2:storemux    ; work         ;
;       |plus2:pc_plus2|     ; 15 (15)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp0|datapath:d0|plus2:pc_plus2   ; work         ;
;       |regfile:regfile0|   ; 72 (72)           ; 128 (128)    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp0|datapath:d0|regfile:regfile0 ; work         ;
;       |register:CC|        ; 0 (0)             ; 3 (3)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp0|datapath:d0|register:CC      ; work         ;
;       |register:MAR|       ; 1 (1)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp0|datapath:d0|register:MAR     ; work         ;
;       |register:MDR|       ; 0 (0)             ; 16 (16)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp0|datapath:d0|register:MDR     ; work         ;
;       |register:pc|        ; 0 (0)             ; 15 (15)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp0|datapath:d0|register:pc      ; work         ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |mp0|control:control0|state                                                                                                                                                                                          ;
+-----------------+------------+------------+------------+------------+-----------------+----------------+----------+-------------+-------------+-------------+--------------+--------------+--------------+--------------+------------+
; Name            ; state.str2 ; state.str1 ; state.ldr2 ; state.ldr1 ; state.calc_addr ; state.br_taken ; state.br ; state.s_not ; state.s_and ; state.s_add ; state.decode ; state.fetch3 ; state.fetch2 ; state.fetch1 ; state.halt ;
+-----------------+------------+------------+------------+------------+-----------------+----------------+----------+-------------+-------------+-------------+--------------+--------------+--------------+--------------+------------+
; state.halt      ; 0          ; 0          ; 0          ; 0          ; 0               ; 0              ; 0        ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0          ;
; state.fetch1    ; 0          ; 0          ; 0          ; 0          ; 0               ; 0              ; 0        ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1            ; 1          ;
; state.fetch2    ; 0          ; 0          ; 0          ; 0          ; 0               ; 0              ; 0        ; 0           ; 0           ; 0           ; 0            ; 0            ; 1            ; 0            ; 1          ;
; state.fetch3    ; 0          ; 0          ; 0          ; 0          ; 0               ; 0              ; 0        ; 0           ; 0           ; 0           ; 0            ; 1            ; 0            ; 0            ; 1          ;
; state.decode    ; 0          ; 0          ; 0          ; 0          ; 0               ; 0              ; 0        ; 0           ; 0           ; 0           ; 1            ; 0            ; 0            ; 0            ; 1          ;
; state.s_add     ; 0          ; 0          ; 0          ; 0          ; 0               ; 0              ; 0        ; 0           ; 0           ; 1           ; 0            ; 0            ; 0            ; 0            ; 1          ;
; state.s_and     ; 0          ; 0          ; 0          ; 0          ; 0               ; 0              ; 0        ; 0           ; 1           ; 0           ; 0            ; 0            ; 0            ; 0            ; 1          ;
; state.s_not     ; 0          ; 0          ; 0          ; 0          ; 0               ; 0              ; 0        ; 1           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 1          ;
; state.br        ; 0          ; 0          ; 0          ; 0          ; 0               ; 0              ; 1        ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 1          ;
; state.br_taken  ; 0          ; 0          ; 0          ; 0          ; 0               ; 1              ; 0        ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 1          ;
; state.calc_addr ; 0          ; 0          ; 0          ; 0          ; 1               ; 0              ; 0        ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 1          ;
; state.ldr1      ; 0          ; 0          ; 0          ; 1          ; 0               ; 0              ; 0        ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 1          ;
; state.ldr2      ; 0          ; 0          ; 1          ; 0          ; 0               ; 0              ; 0        ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 1          ;
; state.str1      ; 0          ; 1          ; 0          ; 0          ; 0               ; 0              ; 0        ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 1          ;
; state.str2      ; 1          ; 0          ; 0          ; 0          ; 0               ; 0              ; 0        ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 1          ;
+-----------------+------------+------------+------------+------------+-----------------+----------------+----------+-------------+-------------+-------------+--------------+--------------+--------------+--------------+------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; datapath:d0|register:pc|data[0]        ; Stuck at GND due to stuck port data_in ;
; control:control0|state~2               ; Lost fanout                            ;
; control:control0|state~3               ; Lost fanout                            ;
; control:control0|state~4               ; Lost fanout                            ;
; control:control0|state~5               ; Lost fanout                            ;
; control:control0|state~6               ; Lost fanout                            ;
; control:control0|state~7               ; Lost fanout                            ;
; control:control0|state~8               ; Lost fanout                            ;
; control:control0|state~9               ; Lost fanout                            ;
; control:control0|state~10              ; Lost fanout                            ;
; control:control0|state~11              ; Lost fanout                            ;
; control:control0|state~12              ; Lost fanout                            ;
; control:control0|state~13              ; Lost fanout                            ;
; control:control0|state~14              ; Lost fanout                            ;
; control:control0|state~15              ; Lost fanout                            ;
; control:control0|state~16              ; Lost fanout                            ;
; control:control0|state~17              ; Lost fanout                            ;
; control:control0|state~18              ; Lost fanout                            ;
; control:control0|state~19              ; Lost fanout                            ;
; control:control0|state~20              ; Lost fanout                            ;
; control:control0|state~21              ; Lost fanout                            ;
; control:control0|state~22              ; Lost fanout                            ;
; control:control0|state~23              ; Lost fanout                            ;
; control:control0|state~24              ; Lost fanout                            ;
; control:control0|state~25              ; Lost fanout                            ;
; control:control0|state~26              ; Lost fanout                            ;
; control:control0|state~27              ; Lost fanout                            ;
; control:control0|state~28              ; Lost fanout                            ;
; control:control0|state~29              ; Lost fanout                            ;
; control:control0|state~30              ; Lost fanout                            ;
; control:control0|state~31              ; Lost fanout                            ;
; control:control0|state~32              ; Lost fanout                            ;
; control:control0|state~33              ; Lost fanout                            ;
; Total Number of Removed Registers = 33 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 209   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 31    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 193   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; 4:1                ; 16 bits   ; 32 ALUTs      ; 32 ALUTs             ; 0 ALUTs                ; No         ; |mp0|datapath:d0|alu:alu0|Selector15 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|mux2:pcmux ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; width          ; 16    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|mux2:storemux ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; width          ; 3     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|mux2:alumux ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; width          ; 16    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|mux2:marmux ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; width          ; 16    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|mux2:mdrmux ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; width          ; 16    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|mux2:regfilemux ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; width          ; 16    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|register:MAR ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; width          ; 16    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|register:MDR ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; width          ; 16    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|register:CC ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; width          ; 3     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|plus2:pc_plus2 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; width          ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|adj:adj6 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; width          ; 6     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|adj:adj9 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; width          ; 9     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:d0|register:pc ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; width          ; 16    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.1.4 Build 182 03/12/2014 SJ Full Version
    Info: Processing started: Tue Jan 23 03:01:33 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mp0 -c mp0
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file magic_memory.sv
    Info (12023): Found entity 1: magic_memory
Info (12021): Found 1 design units, including 0 entities, in source file lc3b_types.sv
    Info (12022): Found design unit 1: lc3b_types (SystemVerilog)
Info (12021): Found 1 design units, including 1 entities, in source file adj.sv
    Info (12023): Found entity 1: adj
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file control.sv
    Info (12023): Found entity 1: control
Info (12021): Found 1 design units, including 1 entities, in source file datapath.sv
    Info (12023): Found entity 1: datapath
Info (12021): Found 1 design units, including 1 entities, in source file gencc.sv
    Info (12023): Found entity 1: gencc
Info (12021): Found 1 design units, including 1 entities, in source file ir.sv
    Info (12023): Found entity 1: ir
Info (12021): Found 1 design units, including 1 entities, in source file mp0.sv
    Info (12023): Found entity 1: mp0
Info (12021): Found 1 design units, including 1 entities, in source file plus2.sv
    Info (12023): Found entity 1: plus2
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile
Info (12021): Found 1 design units, including 1 entities, in source file register.sv
    Info (12023): Found entity 1: register
Info (12021): Found 1 design units, including 1 entities, in source file mux2.sv
    Info (12023): Found entity 1: mux2
Info (12021): Found 1 design units, including 1 entities, in source file add.sv
    Info (12023): Found entity 1: add
Info (12021): Found 1 design units, including 1 entities, in source file cccomp.sv
    Info (12023): Found entity 1: cccomp
Info (12127): Elaborating entity "mp0" for the top level hierarchy
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:d0"
Info (12128): Elaborating entity "mux2" for hierarchy "datapath:d0|mux2:pcmux"
Info (12128): Elaborating entity "mux2" for hierarchy "datapath:d0|mux2:storemux"
Info (12128): Elaborating entity "register" for hierarchy "datapath:d0|register:MAR"
Info (12128): Elaborating entity "register" for hierarchy "datapath:d0|register:CC"
Info (12128): Elaborating entity "cccomp" for hierarchy "datapath:d0|cccomp:cccomp"
Info (12128): Elaborating entity "gencc" for hierarchy "datapath:d0|gencc:gencc"
Info (12128): Elaborating entity "plus2" for hierarchy "datapath:d0|plus2:pc_plus2"
Info (12128): Elaborating entity "ir" for hierarchy "datapath:d0|ir:ir0"
Info (12128): Elaborating entity "add" for hierarchy "datapath:d0|add:add0"
Info (12128): Elaborating entity "alu" for hierarchy "datapath:d0|alu:alu0"
Info (12128): Elaborating entity "adj" for hierarchy "datapath:d0|adj:adj6"
Info (12128): Elaborating entity "adj" for hierarchy "datapath:d0|adj:adj9"
Info (12128): Elaborating entity "regfile" for hierarchy "datapath:d0|regfile:regfile0"
Info (12128): Elaborating entity "control" for hierarchy "control:control0"
Info (10264): Verilog HDL Case Statement information at control.sv(77): all case item expressions in this case statement are onehot
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276006): RAM logic "datapath:d0|regfile:regfile0|data" is uninferred due to "logic" being set as ramstyle synthesis attribute
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "mem_byte_enable[0]" is stuck at VCC
    Warning (13410): Pin "mem_byte_enable[1]" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 32 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 432 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 36 output pins
    Info (21061): Implemented 378 logic cells
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 444 megabytes
    Info: Processing ended: Tue Jan 23 03:01:36 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


