Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: conv.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "conv.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "conv"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : conv
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\.Xilinx\convolution\conv.v" into library work
Parsing module <conv>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <conv>.
WARNING:HDLCompiler:413 - "C:\.Xilinx\convolution\conv.v" Line 48: Result of 21-bit expression is truncated to fit in 8-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <conv>.
    Related source file is "C:\.Xilinx\convolution\conv.v".
WARNING:Xst:2999 - Signal 'kernel_0', unconnected in block 'conv', is tied to its initial value.
WARNING:Xst:2999 - Signal 'kernel_2', unconnected in block 'conv', is tied to its initial value.
WARNING:Xst:2999 - Signal 'kernel_1', unconnected in block 'conv', is tied to its initial value.
    Found 8-bit register for signal <out>.
    Found 32-bit register for signal <sum>.
    Found 13-bit adder for signal <n0238[12:0]> created at line 45.
    Found 14-bit adder for signal <n0241[13:0]> created at line 45.
    Found 15-bit adder for signal <n0244[14:0]> created at line 45.
    Found 16-bit adder for signal <n0247[15:0]> created at line 45.
    Found 17-bit adder for signal <n0250[16:0]> created at line 45.
    Found 18-bit adder for signal <n0253[17:0]> created at line 45.
    Found 19-bit adder for signal <n0256[18:0]> created at line 45.
    Found 20-bit adder for signal <n0259[19:0]> created at line 45.
    Found 8x4-bit multiplier for signal <GND_1_o_PWR_1_o_MuLt_6_OUT> created at line 45.
    Found 8x4-bit multiplier for signal <GND_1_o_PWR_1_o_MuLt_9_OUT> created at line 45.
    Found 8x4-bit multiplier for signal <GND_1_o_PWR_1_o_MuLt_13_OUT> created at line 45.
    Found 8x4-bit multiplier for signal <GND_1_o_GND_1_o_MuLt_17_OUT> created at line 45.
    Found 8x4-bit multiplier for signal <GND_1_o_GND_1_o_MuLt_21_OUT> created at line 45.
    Found 8x4-bit multiplier for signal <GND_1_o_GND_1_o_MuLt_25_OUT> created at line 45.
    Found 8x4-bit multiplier for signal <PWR_1_o_GND_1_o_MuLt_29_OUT> created at line 45.
    Found 8x4-bit multiplier for signal <PWR_1_o_GND_1_o_MuLt_33_OUT> created at line 45.
    Found 8x4-bit multiplier for signal <PWR_1_o_GND_1_o_MuLt_37_OUT> created at line 45.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <x_0>, simulation mismatch.
    Found 3x8-bit dual-port RAM <Mram_x_0> for signal <x_0>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <x_1>, simulation mismatch.
    Found 3x8-bit dual-port RAM <Mram_x_1> for signal <x_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <x_2>, simulation mismatch.
    Found 3x8-bit dual-port RAM <Mram_x_2> for signal <x_2>.
    Found 32-bit comparator greater for signal <sum[31]_GND_1_o_LessThan_44_o> created at line 50
    Found 32-bit comparator greater for signal <GND_1_o_sum[31]_LessThan_46_o> created at line 53
    Summary:
	inferred   9 RAM(s).
	inferred   9 Multiplier(s).
	inferred   8 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <conv> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 9
 3x8-bit dual-port RAM                                 : 9
# Multipliers                                          : 9
 8x4-bit multiplier                                    : 9
# Adders/Subtractors                                   : 8
 13-bit adder                                          : 1
 14-bit adder                                          : 1
 15-bit adder                                          : 1
 16-bit adder                                          : 1
 17-bit adder                                          : 1
 18-bit adder                                          : 1
 19-bit adder                                          : 1
 20-bit adder                                          : 1
# Registers                                            : 2
 32-bit register                                       : 1
 8-bit register                                        : 1
# Comparators                                          : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 2
 32-bit 2-to-1 multiplexer                             : 2
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <conv>.
	The following adders/subtractors are grouped into adder tree <Madd_n0259[19:0]1> :
 	<Madd_n0238[12:0]> in block <conv>, 	<Madd_n0241[13:0]> in block <conv>, 	<Madd_n0244[14:0]> in block <conv>, 	<Madd_n0247[15:0]> in block <conv>, 	<Madd_n0250[16:0]> in block <conv>, 	<Madd_n0253[17:0]> in block <conv>, 	<Madd_n0256[18:0]> in block <conv>, 	<Madd_n0259[19:0]> in block <conv>.
	Multiplier <Mmult_GND_1_o_PWR_1_o_MuLt_13_OUT> in block <conv> and adder/subtractor <ADDER_FOR_MULTADD_Madd1> in block <conv> are combined into a MAC<Maddsub_GND_1_o_PWR_1_o_MuLt_13_OUT>.
	Multiplier <Mmult_GND_1_o_PWR_1_o_MuLt_6_OUT> in block <conv> and adder/subtractor <ADDER_FOR_MULTADD_Madd> in block <conv> are combined into a MAC<Maddsub_GND_1_o_PWR_1_o_MuLt_6_OUT>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_x_0> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 3-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <col_in>        |          |
    |     diA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 3-word x 8-bit                      |          |
    |     addrB          | connected to signal <GND>           |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_x_01> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 3-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <col_in>        |          |
    |     diA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 3-word x 8-bit                      |          |
    |     addrB          | connected to signal <"01">          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_x_02> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 3-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <col_in>        |          |
    |     diA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 3-word x 8-bit                      |          |
    |     addrB          | connected to signal <"10">          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_x_1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 3-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <col_in>        |          |
    |     diA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 3-word x 8-bit                      |          |
    |     addrB          | connected to signal <GND>           |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_x_11> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 3-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <col_in>        |          |
    |     diA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 3-word x 8-bit                      |          |
    |     addrB          | connected to signal <"01">          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_x_12> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 3-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <col_in>        |          |
    |     diA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 3-word x 8-bit                      |          |
    |     addrB          | connected to signal <"10">          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_x_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 3-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <col_in>        |          |
    |     diA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 3-word x 8-bit                      |          |
    |     addrB          | connected to signal <GND>           |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_x_21> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 3-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <col_in>        |          |
    |     diA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 3-word x 8-bit                      |          |
    |     addrB          | connected to signal <"01">          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_x_22> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 3-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <col_in>        |          |
    |     diA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 3-word x 8-bit                      |          |
    |     addrB          | connected to signal <"10">          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <conv> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 9
 3x8-bit dual-port distributed RAM                     : 9
# MACs                                                 : 2
 8x4-to-20-bit MAC                                     : 2
# Multipliers                                          : 7
 8x2-bit multiplier                                    : 5
 8x3-bit multiplier                                    : 1
 8x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 6
 20-bit adder                                          : 6
# Registers                                            : 40
 Flip-Flops                                            : 40
# Comparators                                          : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 33
 1-bit 2-to-1 multiplexer                              : 32
 32-bit 2-to-1 multiplexer                             : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <Mram_x_13> of sequential type is unconnected in block <conv>.
WARNING:Xst:2677 - Node <Mram_x_111> of sequential type is unconnected in block <conv>.
WARNING:Xst:2677 - Node <Mram_x_121> of sequential type is unconnected in block <conv>.
WARNING:Xst:2677 - Node <Mram_x_141> of sequential type is unconnected in block <conv>.
WARNING:Xst:2677 - Node <Mram_x_142> of sequential type is unconnected in block <conv>.
WARNING:Xst:2677 - Node <Mram_x_1121> of sequential type is unconnected in block <conv>.
WARNING:Xst:2677 - Node <Mram_x_1122> of sequential type is unconnected in block <conv>.
WARNING:Xst:2677 - Node <Mram_x_1221> of sequential type is unconnected in block <conv>.
WARNING:Xst:2677 - Node <Mram_x_1222> of sequential type is unconnected in block <conv>.
WARNING:Xst:1710 - FF/Latch <sum_20> (without init value) has a constant value of 0 in block <conv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sum_21> (without init value) has a constant value of 0 in block <conv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sum_22> (without init value) has a constant value of 0 in block <conv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sum_23> (without init value) has a constant value of 0 in block <conv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sum_24> (without init value) has a constant value of 0 in block <conv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sum_25> (without init value) has a constant value of 0 in block <conv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sum_26> (without init value) has a constant value of 0 in block <conv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sum_27> (without init value) has a constant value of 0 in block <conv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sum_28> (without init value) has a constant value of 0 in block <conv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sum_29> (without init value) has a constant value of 0 in block <conv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sum_30> (without init value) has a constant value of 0 in block <conv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sum_31> (without init value) has a constant value of 0 in block <conv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <sum_0> of sequential type is unconnected in block <conv>.
WARNING:Xst:2677 - Node <sum_1> of sequential type is unconnected in block <conv>.
WARNING:Xst:2677 - Node <sum_2> of sequential type is unconnected in block <conv>.
WARNING:Xst:2677 - Node <sum_3> of sequential type is unconnected in block <conv>.
WARNING:Xst:2677 - Node <sum_4> of sequential type is unconnected in block <conv>.
WARNING:Xst:2677 - Node <sum_5> of sequential type is unconnected in block <conv>.
WARNING:Xst:2677 - Node <sum_6> of sequential type is unconnected in block <conv>.
WARNING:Xst:2677 - Node <sum_7> of sequential type is unconnected in block <conv>.

Optimizing unit <conv> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block conv, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 20
 Flip-Flops                                            : 20

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : conv.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 61
#      GND                         : 1
#      LUT2                        : 1
#      LUT3                        : 17
#      LUT4                        : 9
#      LUT5                        : 7
#      LUT6                        : 1
#      MUXCY                       : 15
#      VCC                         : 1
#      XORCY                       : 9
# FlipFlops/Latches                : 20
#      FD                          : 20
# RAMS                             : 18
#      RAM16X1D                    : 12
#      RAM32M                      : 6
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 13
#      OBUF                        : 8
# DSPs                             : 7
#      DSP48A1                     : 7

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              20  out of  11440     0%  
 Number of Slice LUTs:                   83  out of   5720     1%  
    Number used as Logic:                35  out of   5720     0%  
    Number used as Memory:               48  out of   1440     3%  
       Number used as RAM:               48

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     84
   Number with an unused Flip Flop:      64  out of     84    76%  
   Number with an unused LUT:             1  out of     84     1%  
   Number of fully used LUT-FF pairs:    19  out of     84    22%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    102    21%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      7  out of     16    43%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)         | Load  |
-----------------------------------+-------------------------------+-------+
clk                                | BUFGP                         | 38    |
kernel_1<1>                        | NONE(ADDER_FOR_MULTADD_Madd21)| 5     |
-----------------------------------+-------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 24.523ns (Maximum Frequency: 40.777MHz)
   Minimum input arrival time before clock: 5.331ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 24.523ns (frequency: 40.777MHz)
  Total number of paths / destination ports: 168574910026260 / 20
-------------------------------------------------------------------------
Delay:               24.523ns (Levels of Logic = 20)
  Source:            Mram_x_011 (RAM)
  Destination:       out_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Mram_x_011 to out_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM32M:WCLK->DOB0     6   0.920   0.973  Mram_x_011 (GND_4_o_read_port_93_OUT<2>)
     LUT4:I1->O            3   0.205   0.651  Mmult_GND_1_o_PWR_1_o_MuLt_9_OUT_Madd_cy<5>11 (Mmult_GND_1_o_PWR_1_o_MuLt_9_OUT_Madd_cy<5>)
     LUT5:I4->O            1   0.205   0.000  Mmult_GND_1_o_PWR_1_o_MuLt_9_OUT_Madd1_lut<8> (Mmult_GND_1_o_PWR_1_o_MuLt_9_OUT_Madd1_lut<8>)
     MUXCY:S->O            1   0.172   0.000  Mmult_GND_1_o_PWR_1_o_MuLt_9_OUT_Madd1_cy<8> (Mmult_GND_1_o_PWR_1_o_MuLt_9_OUT_Madd1_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mmult_GND_1_o_PWR_1_o_MuLt_9_OUT_Madd1_cy<9> (Mmult_GND_1_o_PWR_1_o_MuLt_9_OUT_Madd1_cy<9>)
     MUXCY:CI->O           1   0.213   0.579  Mmult_GND_1_o_PWR_1_o_MuLt_9_OUT_Madd1_cy<10> (Mmult_GND_1_o_PWR_1_o_MuLt_9_OUT_Madd1_cy<10>)
     DSP48A1:C11->PCOUT47    1   2.689   0.000  Maddsub_GND_1_o_PWR_1_o_MuLt_6_OUT (Maddsub_GND_1_o_PWR_1_o_MuLt_6_OUT_PCOUT_to_Maddsub_GND_1_o_PWR_1_o_MuLt_13_OUT_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.265   0.000  Maddsub_GND_1_o_PWR_1_o_MuLt_13_OUT (Maddsub_GND_1_o_PWR_1_o_MuLt_13_OUT_PCOUT_to_ADDER_FOR_MULTADD_Madd21_PCIN_47)
     DSP48A1:PCIN47->P19    1   2.264   0.579  ADDER_FOR_MULTADD_Madd21 (ADDER_FOR_MULTADD_Madd_193)
     DSP48A1:C19->PCOUT47    1   2.689   0.000  ADDER_FOR_MULTADD_Madd41 (ADDER_FOR_MULTADD_Madd41_PCOUT_to_ADDER_FOR_MULTADD_Madd51_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.265   0.000  ADDER_FOR_MULTADD_Madd51 (ADDER_FOR_MULTADD_Madd51_PCOUT_to_ADDER_FOR_MULTADD_Madd61_PCIN_47)
     DSP48A1:PCIN47->PCOUT47    1   2.265   0.000  ADDER_FOR_MULTADD_Madd61 (ADDER_FOR_MULTADD_Madd61_PCOUT_to_ADDER_FOR_MULTADD_Madd71_PCIN_47)
     DSP48A1:PCIN47->P8    1   2.264   0.580  ADDER_FOR_MULTADD_Madd71 (ADDER_FOR_MULTADD_Madd_87)
     LUT3:I2->O            2   0.205   0.961  mux101201 (sum[31]_sum[31]_mux_41_OUT<8>)
     LUT5:I0->O            1   0.203   0.000  Mcompar_sum[31]_GND_1_o_LessThan_44_o_lut<0> (Mcompar_sum[31]_GND_1_o_LessThan_44_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_sum[31]_GND_1_o_LessThan_44_o_cy<0> (Mcompar_sum[31]_GND_1_o_LessThan_44_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_sum[31]_GND_1_o_LessThan_44_o_cy<1> (Mcompar_sum[31]_GND_1_o_LessThan_44_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_sum[31]_GND_1_o_LessThan_44_o_cy<2> (Mcompar_sum[31]_GND_1_o_LessThan_44_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_sum[31]_GND_1_o_LessThan_44_o_cy<3> (Mcompar_sum[31]_GND_1_o_LessThan_44_o_cy<3>)
     MUXCY:CI->O           8   0.019   0.803  Mcompar_sum[31]_GND_1_o_LessThan_44_o_cy<4> (Mcompar_sum[31]_GND_1_o_LessThan_44_o_cy<4>)
     LUT4:I3->O            1   0.205   0.000  out_1_glue_set (out_1_glue_set)
     FD:D                      0.102          out_1
    ----------------------------------------
    Total                     24.523ns (19.398ns logic, 5.125ns route)
                                       (79.1% logic, 20.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 246 / 122
-------------------------------------------------------------------------
Offset:              5.331ns (Levels of Logic = 9)
  Source:            data_in (PAD)
  Destination:       out_1 (FF)
  Destination Clock: clk rising

  Data Path: data_in to out_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   1.222   1.382  data_in_IBUF (data_in_IBUF)
     LUT3:I0->O            2   0.205   0.961  mux101201 (sum[31]_sum[31]_mux_41_OUT<8>)
     LUT5:I0->O            1   0.203   0.000  Mcompar_sum[31]_GND_1_o_LessThan_44_o_lut<0> (Mcompar_sum[31]_GND_1_o_LessThan_44_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_sum[31]_GND_1_o_LessThan_44_o_cy<0> (Mcompar_sum[31]_GND_1_o_LessThan_44_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_sum[31]_GND_1_o_LessThan_44_o_cy<1> (Mcompar_sum[31]_GND_1_o_LessThan_44_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_sum[31]_GND_1_o_LessThan_44_o_cy<2> (Mcompar_sum[31]_GND_1_o_LessThan_44_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_sum[31]_GND_1_o_LessThan_44_o_cy<3> (Mcompar_sum[31]_GND_1_o_LessThan_44_o_cy<3>)
     MUXCY:CI->O           8   0.019   0.803  Mcompar_sum[31]_GND_1_o_LessThan_44_o_cy<4> (Mcompar_sum[31]_GND_1_o_LessThan_44_o_cy<4>)
     LUT4:I3->O            1   0.205   0.000  out_1_glue_set (out_1_glue_set)
     FD:D                      0.102          out_1
    ----------------------------------------
    Total                      5.331ns (2.185ns logic, 3.146ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            out_7 (FF)
  Destination:       out<7> (PAD)
  Source Clock:      clk rising

  Data Path: out_7 to out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  out_7 (out_7)
     OBUF:I->O                 2.571          out_7_OBUF (out<7>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   24.523|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock kernel_1<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   20.400|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.93 secs
 
--> 

Total memory usage is 4512252 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   36 (   0 filtered)
Number of infos    :   10 (   0 filtered)

