
TP_FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005824  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  080059f4  080059f4  000159f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005a4c  08005a4c  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  08005a4c  08005a4c  00015a4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005a54  08005a54  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005a54  08005a54  00015a54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005a58  08005a58  00015a58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  08005a5c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000041ec  2000006c  08005ac8  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004258  08005ac8  00024258  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001450b  00000000  00000000  000200df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000315d  00000000  00000000  000345ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001258  00000000  00000000  00037748  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e2b  00000000  00000000  000389a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002944a  00000000  00000000  000397cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016f15  00000000  00000000  00062c15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000fbebd  00000000  00000000  00079b2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005164  00000000  00000000  001759e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  0017ab4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080059dc 	.word	0x080059dc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000070 	.word	0x20000070
 800020c:	080059dc 	.word	0x080059dc

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295
 8000220:	f04f 30ff 	movne.w	r0, #4294967295
 8000224:	f000 b970 	b.w	8000508 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9e08      	ldr	r6, [sp, #32]
 8000246:	460d      	mov	r5, r1
 8000248:	4604      	mov	r4, r0
 800024a:	460f      	mov	r7, r1
 800024c:	2b00      	cmp	r3, #0
 800024e:	d14a      	bne.n	80002e6 <__udivmoddi4+0xa6>
 8000250:	428a      	cmp	r2, r1
 8000252:	4694      	mov	ip, r2
 8000254:	d965      	bls.n	8000322 <__udivmoddi4+0xe2>
 8000256:	fab2 f382 	clz	r3, r2
 800025a:	b143      	cbz	r3, 800026e <__udivmoddi4+0x2e>
 800025c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000260:	f1c3 0220 	rsb	r2, r3, #32
 8000264:	409f      	lsls	r7, r3
 8000266:	fa20 f202 	lsr.w	r2, r0, r2
 800026a:	4317      	orrs	r7, r2
 800026c:	409c      	lsls	r4, r3
 800026e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000272:	fa1f f58c 	uxth.w	r5, ip
 8000276:	fbb7 f1fe 	udiv	r1, r7, lr
 800027a:	0c22      	lsrs	r2, r4, #16
 800027c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000280:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000284:	fb01 f005 	mul.w	r0, r1, r5
 8000288:	4290      	cmp	r0, r2
 800028a:	d90a      	bls.n	80002a2 <__udivmoddi4+0x62>
 800028c:	eb1c 0202 	adds.w	r2, ip, r2
 8000290:	f101 37ff 	add.w	r7, r1, #4294967295
 8000294:	f080 811c 	bcs.w	80004d0 <__udivmoddi4+0x290>
 8000298:	4290      	cmp	r0, r2
 800029a:	f240 8119 	bls.w	80004d0 <__udivmoddi4+0x290>
 800029e:	3902      	subs	r1, #2
 80002a0:	4462      	add	r2, ip
 80002a2:	1a12      	subs	r2, r2, r0
 80002a4:	b2a4      	uxth	r4, r4
 80002a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ae:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002b2:	fb00 f505 	mul.w	r5, r0, r5
 80002b6:	42a5      	cmp	r5, r4
 80002b8:	d90a      	bls.n	80002d0 <__udivmoddi4+0x90>
 80002ba:	eb1c 0404 	adds.w	r4, ip, r4
 80002be:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c2:	f080 8107 	bcs.w	80004d4 <__udivmoddi4+0x294>
 80002c6:	42a5      	cmp	r5, r4
 80002c8:	f240 8104 	bls.w	80004d4 <__udivmoddi4+0x294>
 80002cc:	4464      	add	r4, ip
 80002ce:	3802      	subs	r0, #2
 80002d0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002d4:	1b64      	subs	r4, r4, r5
 80002d6:	2100      	movs	r1, #0
 80002d8:	b11e      	cbz	r6, 80002e2 <__udivmoddi4+0xa2>
 80002da:	40dc      	lsrs	r4, r3
 80002dc:	2300      	movs	r3, #0
 80002de:	e9c6 4300 	strd	r4, r3, [r6]
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d908      	bls.n	80002fc <__udivmoddi4+0xbc>
 80002ea:	2e00      	cmp	r6, #0
 80002ec:	f000 80ed 	beq.w	80004ca <__udivmoddi4+0x28a>
 80002f0:	2100      	movs	r1, #0
 80002f2:	e9c6 0500 	strd	r0, r5, [r6]
 80002f6:	4608      	mov	r0, r1
 80002f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002fc:	fab3 f183 	clz	r1, r3
 8000300:	2900      	cmp	r1, #0
 8000302:	d149      	bne.n	8000398 <__udivmoddi4+0x158>
 8000304:	42ab      	cmp	r3, r5
 8000306:	d302      	bcc.n	800030e <__udivmoddi4+0xce>
 8000308:	4282      	cmp	r2, r0
 800030a:	f200 80f8 	bhi.w	80004fe <__udivmoddi4+0x2be>
 800030e:	1a84      	subs	r4, r0, r2
 8000310:	eb65 0203 	sbc.w	r2, r5, r3
 8000314:	2001      	movs	r0, #1
 8000316:	4617      	mov	r7, r2
 8000318:	2e00      	cmp	r6, #0
 800031a:	d0e2      	beq.n	80002e2 <__udivmoddi4+0xa2>
 800031c:	e9c6 4700 	strd	r4, r7, [r6]
 8000320:	e7df      	b.n	80002e2 <__udivmoddi4+0xa2>
 8000322:	b902      	cbnz	r2, 8000326 <__udivmoddi4+0xe6>
 8000324:	deff      	udf	#255	; 0xff
 8000326:	fab2 f382 	clz	r3, r2
 800032a:	2b00      	cmp	r3, #0
 800032c:	f040 8090 	bne.w	8000450 <__udivmoddi4+0x210>
 8000330:	1a8a      	subs	r2, r1, r2
 8000332:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000336:	fa1f fe8c 	uxth.w	lr, ip
 800033a:	2101      	movs	r1, #1
 800033c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000340:	fb07 2015 	mls	r0, r7, r5, r2
 8000344:	0c22      	lsrs	r2, r4, #16
 8000346:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800034a:	fb0e f005 	mul.w	r0, lr, r5
 800034e:	4290      	cmp	r0, r2
 8000350:	d908      	bls.n	8000364 <__udivmoddi4+0x124>
 8000352:	eb1c 0202 	adds.w	r2, ip, r2
 8000356:	f105 38ff 	add.w	r8, r5, #4294967295
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x122>
 800035c:	4290      	cmp	r0, r2
 800035e:	f200 80cb 	bhi.w	80004f8 <__udivmoddi4+0x2b8>
 8000362:	4645      	mov	r5, r8
 8000364:	1a12      	subs	r2, r2, r0
 8000366:	b2a4      	uxth	r4, r4
 8000368:	fbb2 f0f7 	udiv	r0, r2, r7
 800036c:	fb07 2210 	mls	r2, r7, r0, r2
 8000370:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000374:	fb0e fe00 	mul.w	lr, lr, r0
 8000378:	45a6      	cmp	lr, r4
 800037a:	d908      	bls.n	800038e <__udivmoddi4+0x14e>
 800037c:	eb1c 0404 	adds.w	r4, ip, r4
 8000380:	f100 32ff 	add.w	r2, r0, #4294967295
 8000384:	d202      	bcs.n	800038c <__udivmoddi4+0x14c>
 8000386:	45a6      	cmp	lr, r4
 8000388:	f200 80bb 	bhi.w	8000502 <__udivmoddi4+0x2c2>
 800038c:	4610      	mov	r0, r2
 800038e:	eba4 040e 	sub.w	r4, r4, lr
 8000392:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000396:	e79f      	b.n	80002d8 <__udivmoddi4+0x98>
 8000398:	f1c1 0720 	rsb	r7, r1, #32
 800039c:	408b      	lsls	r3, r1
 800039e:	fa22 fc07 	lsr.w	ip, r2, r7
 80003a2:	ea4c 0c03 	orr.w	ip, ip, r3
 80003a6:	fa05 f401 	lsl.w	r4, r5, r1
 80003aa:	fa20 f307 	lsr.w	r3, r0, r7
 80003ae:	40fd      	lsrs	r5, r7
 80003b0:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003b4:	4323      	orrs	r3, r4
 80003b6:	fbb5 f8f9 	udiv	r8, r5, r9
 80003ba:	fa1f fe8c 	uxth.w	lr, ip
 80003be:	fb09 5518 	mls	r5, r9, r8, r5
 80003c2:	0c1c      	lsrs	r4, r3, #16
 80003c4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003c8:	fb08 f50e 	mul.w	r5, r8, lr
 80003cc:	42a5      	cmp	r5, r4
 80003ce:	fa02 f201 	lsl.w	r2, r2, r1
 80003d2:	fa00 f001 	lsl.w	r0, r0, r1
 80003d6:	d90b      	bls.n	80003f0 <__udivmoddi4+0x1b0>
 80003d8:	eb1c 0404 	adds.w	r4, ip, r4
 80003dc:	f108 3aff 	add.w	sl, r8, #4294967295
 80003e0:	f080 8088 	bcs.w	80004f4 <__udivmoddi4+0x2b4>
 80003e4:	42a5      	cmp	r5, r4
 80003e6:	f240 8085 	bls.w	80004f4 <__udivmoddi4+0x2b4>
 80003ea:	f1a8 0802 	sub.w	r8, r8, #2
 80003ee:	4464      	add	r4, ip
 80003f0:	1b64      	subs	r4, r4, r5
 80003f2:	b29d      	uxth	r5, r3
 80003f4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003f8:	fb09 4413 	mls	r4, r9, r3, r4
 80003fc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000400:	fb03 fe0e 	mul.w	lr, r3, lr
 8000404:	45a6      	cmp	lr, r4
 8000406:	d908      	bls.n	800041a <__udivmoddi4+0x1da>
 8000408:	eb1c 0404 	adds.w	r4, ip, r4
 800040c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000410:	d26c      	bcs.n	80004ec <__udivmoddi4+0x2ac>
 8000412:	45a6      	cmp	lr, r4
 8000414:	d96a      	bls.n	80004ec <__udivmoddi4+0x2ac>
 8000416:	3b02      	subs	r3, #2
 8000418:	4464      	add	r4, ip
 800041a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800041e:	fba3 9502 	umull	r9, r5, r3, r2
 8000422:	eba4 040e 	sub.w	r4, r4, lr
 8000426:	42ac      	cmp	r4, r5
 8000428:	46c8      	mov	r8, r9
 800042a:	46ae      	mov	lr, r5
 800042c:	d356      	bcc.n	80004dc <__udivmoddi4+0x29c>
 800042e:	d053      	beq.n	80004d8 <__udivmoddi4+0x298>
 8000430:	b156      	cbz	r6, 8000448 <__udivmoddi4+0x208>
 8000432:	ebb0 0208 	subs.w	r2, r0, r8
 8000436:	eb64 040e 	sbc.w	r4, r4, lr
 800043a:	fa04 f707 	lsl.w	r7, r4, r7
 800043e:	40ca      	lsrs	r2, r1
 8000440:	40cc      	lsrs	r4, r1
 8000442:	4317      	orrs	r7, r2
 8000444:	e9c6 7400 	strd	r7, r4, [r6]
 8000448:	4618      	mov	r0, r3
 800044a:	2100      	movs	r1, #0
 800044c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000450:	f1c3 0120 	rsb	r1, r3, #32
 8000454:	fa02 fc03 	lsl.w	ip, r2, r3
 8000458:	fa20 f201 	lsr.w	r2, r0, r1
 800045c:	fa25 f101 	lsr.w	r1, r5, r1
 8000460:	409d      	lsls	r5, r3
 8000462:	432a      	orrs	r2, r5
 8000464:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000468:	fa1f fe8c 	uxth.w	lr, ip
 800046c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000470:	fb07 1510 	mls	r5, r7, r0, r1
 8000474:	0c11      	lsrs	r1, r2, #16
 8000476:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800047a:	fb00 f50e 	mul.w	r5, r0, lr
 800047e:	428d      	cmp	r5, r1
 8000480:	fa04 f403 	lsl.w	r4, r4, r3
 8000484:	d908      	bls.n	8000498 <__udivmoddi4+0x258>
 8000486:	eb1c 0101 	adds.w	r1, ip, r1
 800048a:	f100 38ff 	add.w	r8, r0, #4294967295
 800048e:	d22f      	bcs.n	80004f0 <__udivmoddi4+0x2b0>
 8000490:	428d      	cmp	r5, r1
 8000492:	d92d      	bls.n	80004f0 <__udivmoddi4+0x2b0>
 8000494:	3802      	subs	r0, #2
 8000496:	4461      	add	r1, ip
 8000498:	1b49      	subs	r1, r1, r5
 800049a:	b292      	uxth	r2, r2
 800049c:	fbb1 f5f7 	udiv	r5, r1, r7
 80004a0:	fb07 1115 	mls	r1, r7, r5, r1
 80004a4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004a8:	fb05 f10e 	mul.w	r1, r5, lr
 80004ac:	4291      	cmp	r1, r2
 80004ae:	d908      	bls.n	80004c2 <__udivmoddi4+0x282>
 80004b0:	eb1c 0202 	adds.w	r2, ip, r2
 80004b4:	f105 38ff 	add.w	r8, r5, #4294967295
 80004b8:	d216      	bcs.n	80004e8 <__udivmoddi4+0x2a8>
 80004ba:	4291      	cmp	r1, r2
 80004bc:	d914      	bls.n	80004e8 <__udivmoddi4+0x2a8>
 80004be:	3d02      	subs	r5, #2
 80004c0:	4462      	add	r2, ip
 80004c2:	1a52      	subs	r2, r2, r1
 80004c4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80004c8:	e738      	b.n	800033c <__udivmoddi4+0xfc>
 80004ca:	4631      	mov	r1, r6
 80004cc:	4630      	mov	r0, r6
 80004ce:	e708      	b.n	80002e2 <__udivmoddi4+0xa2>
 80004d0:	4639      	mov	r1, r7
 80004d2:	e6e6      	b.n	80002a2 <__udivmoddi4+0x62>
 80004d4:	4610      	mov	r0, r2
 80004d6:	e6fb      	b.n	80002d0 <__udivmoddi4+0x90>
 80004d8:	4548      	cmp	r0, r9
 80004da:	d2a9      	bcs.n	8000430 <__udivmoddi4+0x1f0>
 80004dc:	ebb9 0802 	subs.w	r8, r9, r2
 80004e0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004e4:	3b01      	subs	r3, #1
 80004e6:	e7a3      	b.n	8000430 <__udivmoddi4+0x1f0>
 80004e8:	4645      	mov	r5, r8
 80004ea:	e7ea      	b.n	80004c2 <__udivmoddi4+0x282>
 80004ec:	462b      	mov	r3, r5
 80004ee:	e794      	b.n	800041a <__udivmoddi4+0x1da>
 80004f0:	4640      	mov	r0, r8
 80004f2:	e7d1      	b.n	8000498 <__udivmoddi4+0x258>
 80004f4:	46d0      	mov	r8, sl
 80004f6:	e77b      	b.n	80003f0 <__udivmoddi4+0x1b0>
 80004f8:	3d02      	subs	r5, #2
 80004fa:	4462      	add	r2, ip
 80004fc:	e732      	b.n	8000364 <__udivmoddi4+0x124>
 80004fe:	4608      	mov	r0, r1
 8000500:	e70a      	b.n	8000318 <__udivmoddi4+0xd8>
 8000502:	4464      	add	r4, ip
 8000504:	3802      	subs	r0, #2
 8000506:	e742      	b.n	800038e <__udivmoddi4+0x14e>

08000508 <__aeabi_idiv0>:
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop

0800050c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800050c:	b480      	push	{r7}
 800050e:	b085      	sub	sp, #20
 8000510:	af00      	add	r7, sp, #0
 8000512:	60f8      	str	r0, [r7, #12]
 8000514:	60b9      	str	r1, [r7, #8]
 8000516:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000518:	68fb      	ldr	r3, [r7, #12]
 800051a:	4a07      	ldr	r2, [pc, #28]	; (8000538 <vApplicationGetIdleTaskMemory+0x2c>)
 800051c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800051e:	68bb      	ldr	r3, [r7, #8]
 8000520:	4a06      	ldr	r2, [pc, #24]	; (800053c <vApplicationGetIdleTaskMemory+0x30>)
 8000522:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	2280      	movs	r2, #128	; 0x80
 8000528:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800052a:	bf00      	nop
 800052c:	3714      	adds	r7, #20
 800052e:	46bd      	mov	sp, r7
 8000530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000534:	4770      	bx	lr
 8000536:	bf00      	nop
 8000538:	2000008c 	.word	0x2000008c
 800053c:	200000e0 	.word	0x200000e0

08000540 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000540:	b5b0      	push	{r4, r5, r7, lr}
 8000542:	b088      	sub	sp, #32
 8000544:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000546:	4b0a      	ldr	r3, [pc, #40]	; (8000570 <MX_FREERTOS_Init+0x30>)
 8000548:	1d3c      	adds	r4, r7, #4
 800054a:	461d      	mov	r5, r3
 800054c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800054e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000550:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000554:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000558:	1d3b      	adds	r3, r7, #4
 800055a:	2100      	movs	r1, #0
 800055c:	4618      	mov	r0, r3
 800055e:	f003 fb69 	bl	8003c34 <osThreadCreate>
 8000562:	4603      	mov	r3, r0
 8000564:	4a03      	ldr	r2, [pc, #12]	; (8000574 <MX_FREERTOS_Init+0x34>)
 8000566:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000568:	bf00      	nop
 800056a:	3720      	adds	r7, #32
 800056c:	46bd      	mov	sp, r7
 800056e:	bdb0      	pop	{r4, r5, r7, pc}
 8000570:	08005a00 	.word	0x08005a00
 8000574:	20000088 	.word	0x20000088

08000578 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b082      	sub	sp, #8
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000580:	2001      	movs	r0, #1
 8000582:	f003 fba3 	bl	8003ccc <osDelay>
 8000586:	e7fb      	b.n	8000580 <StartDefaultTask+0x8>

08000588 <MX_GPIO_Init>:
     PB11   ------> USB_OTG_HS_ULPI_D4
     PB14   ------> SPI2_MISO
     PB15   ------> SPI2_MOSI
*/
void MX_GPIO_Init(void)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b090      	sub	sp, #64	; 0x40
 800058c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800058e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000592:	2200      	movs	r2, #0
 8000594:	601a      	str	r2, [r3, #0]
 8000596:	605a      	str	r2, [r3, #4]
 8000598:	609a      	str	r2, [r3, #8]
 800059a:	60da      	str	r2, [r3, #12]
 800059c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800059e:	4bad      	ldr	r3, [pc, #692]	; (8000854 <MX_GPIO_Init+0x2cc>)
 80005a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005a2:	4aac      	ldr	r2, [pc, #688]	; (8000854 <MX_GPIO_Init+0x2cc>)
 80005a4:	f043 0310 	orr.w	r3, r3, #16
 80005a8:	6313      	str	r3, [r2, #48]	; 0x30
 80005aa:	4baa      	ldr	r3, [pc, #680]	; (8000854 <MX_GPIO_Init+0x2cc>)
 80005ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ae:	f003 0310 	and.w	r3, r3, #16
 80005b2:	62bb      	str	r3, [r7, #40]	; 0x28
 80005b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80005b6:	4ba7      	ldr	r3, [pc, #668]	; (8000854 <MX_GPIO_Init+0x2cc>)
 80005b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ba:	4aa6      	ldr	r2, [pc, #664]	; (8000854 <MX_GPIO_Init+0x2cc>)
 80005bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80005c0:	6313      	str	r3, [r2, #48]	; 0x30
 80005c2:	4ba4      	ldr	r3, [pc, #656]	; (8000854 <MX_GPIO_Init+0x2cc>)
 80005c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80005ca:	627b      	str	r3, [r7, #36]	; 0x24
 80005cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005ce:	4ba1      	ldr	r3, [pc, #644]	; (8000854 <MX_GPIO_Init+0x2cc>)
 80005d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005d2:	4aa0      	ldr	r2, [pc, #640]	; (8000854 <MX_GPIO_Init+0x2cc>)
 80005d4:	f043 0302 	orr.w	r3, r3, #2
 80005d8:	6313      	str	r3, [r2, #48]	; 0x30
 80005da:	4b9e      	ldr	r3, [pc, #632]	; (8000854 <MX_GPIO_Init+0x2cc>)
 80005dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005de:	f003 0302 	and.w	r3, r3, #2
 80005e2:	623b      	str	r3, [r7, #32]
 80005e4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80005e6:	4b9b      	ldr	r3, [pc, #620]	; (8000854 <MX_GPIO_Init+0x2cc>)
 80005e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ea:	4a9a      	ldr	r2, [pc, #616]	; (8000854 <MX_GPIO_Init+0x2cc>)
 80005ec:	f043 0308 	orr.w	r3, r3, #8
 80005f0:	6313      	str	r3, [r2, #48]	; 0x30
 80005f2:	4b98      	ldr	r3, [pc, #608]	; (8000854 <MX_GPIO_Init+0x2cc>)
 80005f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005f6:	f003 0308 	and.w	r3, r3, #8
 80005fa:	61fb      	str	r3, [r7, #28]
 80005fc:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005fe:	4b95      	ldr	r3, [pc, #596]	; (8000854 <MX_GPIO_Init+0x2cc>)
 8000600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000602:	4a94      	ldr	r2, [pc, #592]	; (8000854 <MX_GPIO_Init+0x2cc>)
 8000604:	f043 0304 	orr.w	r3, r3, #4
 8000608:	6313      	str	r3, [r2, #48]	; 0x30
 800060a:	4b92      	ldr	r3, [pc, #584]	; (8000854 <MX_GPIO_Init+0x2cc>)
 800060c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800060e:	f003 0304 	and.w	r3, r3, #4
 8000612:	61bb      	str	r3, [r7, #24]
 8000614:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000616:	4b8f      	ldr	r3, [pc, #572]	; (8000854 <MX_GPIO_Init+0x2cc>)
 8000618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800061a:	4a8e      	ldr	r2, [pc, #568]	; (8000854 <MX_GPIO_Init+0x2cc>)
 800061c:	f043 0301 	orr.w	r3, r3, #1
 8000620:	6313      	str	r3, [r2, #48]	; 0x30
 8000622:	4b8c      	ldr	r3, [pc, #560]	; (8000854 <MX_GPIO_Init+0x2cc>)
 8000624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000626:	f003 0301 	and.w	r3, r3, #1
 800062a:	617b      	str	r3, [r7, #20]
 800062c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 800062e:	4b89      	ldr	r3, [pc, #548]	; (8000854 <MX_GPIO_Init+0x2cc>)
 8000630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000632:	4a88      	ldr	r2, [pc, #544]	; (8000854 <MX_GPIO_Init+0x2cc>)
 8000634:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000638:	6313      	str	r3, [r2, #48]	; 0x30
 800063a:	4b86      	ldr	r3, [pc, #536]	; (8000854 <MX_GPIO_Init+0x2cc>)
 800063c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800063e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000642:	613b      	str	r3, [r7, #16]
 8000644:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000646:	4b83      	ldr	r3, [pc, #524]	; (8000854 <MX_GPIO_Init+0x2cc>)
 8000648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800064a:	4a82      	ldr	r2, [pc, #520]	; (8000854 <MX_GPIO_Init+0x2cc>)
 800064c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000650:	6313      	str	r3, [r2, #48]	; 0x30
 8000652:	4b80      	ldr	r3, [pc, #512]	; (8000854 <MX_GPIO_Init+0x2cc>)
 8000654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000656:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800065a:	60fb      	str	r3, [r7, #12]
 800065c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 800065e:	4b7d      	ldr	r3, [pc, #500]	; (8000854 <MX_GPIO_Init+0x2cc>)
 8000660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000662:	4a7c      	ldr	r2, [pc, #496]	; (8000854 <MX_GPIO_Init+0x2cc>)
 8000664:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000668:	6313      	str	r3, [r2, #48]	; 0x30
 800066a:	4b7a      	ldr	r3, [pc, #488]	; (8000854 <MX_GPIO_Init+0x2cc>)
 800066c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800066e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000672:	60bb      	str	r3, [r7, #8]
 8000674:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000676:	4b77      	ldr	r3, [pc, #476]	; (8000854 <MX_GPIO_Init+0x2cc>)
 8000678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800067a:	4a76      	ldr	r2, [pc, #472]	; (8000854 <MX_GPIO_Init+0x2cc>)
 800067c:	f043 0320 	orr.w	r3, r3, #32
 8000680:	6313      	str	r3, [r2, #48]	; 0x30
 8000682:	4b74      	ldr	r3, [pc, #464]	; (8000854 <MX_GPIO_Init+0x2cc>)
 8000684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000686:	f003 0320 	and.w	r3, r3, #32
 800068a:	607b      	str	r3, [r7, #4]
 800068c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800068e:	4b71      	ldr	r3, [pc, #452]	; (8000854 <MX_GPIO_Init+0x2cc>)
 8000690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000692:	4a70      	ldr	r2, [pc, #448]	; (8000854 <MX_GPIO_Init+0x2cc>)
 8000694:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000698:	6313      	str	r3, [r2, #48]	; 0x30
 800069a:	4b6e      	ldr	r3, [pc, #440]	; (8000854 <MX_GPIO_Init+0x2cc>)
 800069c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800069e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80006a2:	603b      	str	r3, [r7, #0]
 80006a4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80006a6:	2201      	movs	r2, #1
 80006a8:	2120      	movs	r1, #32
 80006aa:	486b      	ldr	r0, [pc, #428]	; (8000858 <MX_GPIO_Init+0x2d0>)
 80006ac:	f001 f9be 	bl	8001a2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin|LED_Pin|LCD_DISP_Pin, GPIO_PIN_RESET);
 80006b0:	2200      	movs	r2, #0
 80006b2:	f241 010e 	movw	r1, #4110	; 0x100e
 80006b6:	4869      	ldr	r0, [pc, #420]	; (800085c <MX_GPIO_Init+0x2d4>)
 80006b8:	f001 f9b8 	bl	8001a2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_RESET);
 80006bc:	2200      	movs	r2, #0
 80006be:	2108      	movs	r1, #8
 80006c0:	4867      	ldr	r0, [pc, #412]	; (8000860 <MX_GPIO_Init+0x2d8>)
 80006c2:	f001 f9b3 	bl	8001a2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 80006c6:	2200      	movs	r2, #0
 80006c8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006cc:	4865      	ldr	r0, [pc, #404]	; (8000864 <MX_GPIO_Init+0x2dc>)
 80006ce:	f001 f9ad 	bl	8001a2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 80006d2:	2200      	movs	r2, #0
 80006d4:	21c8      	movs	r1, #200	; 0xc8
 80006d6:	4864      	ldr	r0, [pc, #400]	; (8000868 <MX_GPIO_Init+0x2e0>)
 80006d8:	f001 f9a8 	bl	8001a2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_B0_Pin;
 80006dc:	2310      	movs	r3, #16
 80006de:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006e0:	2302      	movs	r3, #2
 80006e2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e4:	2300      	movs	r3, #0
 80006e6:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006e8:	2300      	movs	r3, #0
 80006ea:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80006ec:	230e      	movs	r3, #14
 80006ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 80006f0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80006f4:	4619      	mov	r1, r3
 80006f6:	485d      	ldr	r0, [pc, #372]	; (800086c <MX_GPIO_Init+0x2e4>)
 80006f8:	f000 ffec 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 80006fc:	2308      	movs	r3, #8
 80006fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000700:	2300      	movs	r3, #0
 8000702:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000704:	2300      	movs	r3, #0
 8000706:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000708:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800070c:	4619      	mov	r1, r3
 800070e:	4857      	ldr	r0, [pc, #348]	; (800086c <MX_GPIO_Init+0x2e4>)
 8000710:	f000 ffe0 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = QSPI_D2_Pin;
 8000714:	2304      	movs	r3, #4
 8000716:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000718:	2302      	movs	r3, #2
 800071a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800071c:	2300      	movs	r3, #0
 800071e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000720:	2303      	movs	r3, #3
 8000722:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000724:	2309      	movs	r3, #9
 8000726:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 8000728:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800072c:	4619      	mov	r1, r3
 800072e:	484f      	ldr	r0, [pc, #316]	; (800086c <MX_GPIO_Init+0x2e4>)
 8000730:	f000 ffd0 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 8000734:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
 8000738:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800073a:	2302      	movs	r3, #2
 800073c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800073e:	2300      	movs	r3, #0
 8000740:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000742:	2303      	movs	r3, #3
 8000744:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000746:	230b      	movs	r3, #11
 8000748:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800074a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800074e:	4619      	mov	r1, r3
 8000750:	4845      	ldr	r0, [pc, #276]	; (8000868 <MX_GPIO_Init+0x2e0>)
 8000752:	f000 ffbf 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 8000756:	f64f 7383 	movw	r3, #65411	; 0xff83
 800075a:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800075c:	2302      	movs	r3, #2
 800075e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000760:	2300      	movs	r3, #0
 8000762:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000764:	2303      	movs	r3, #3
 8000766:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000768:	230c      	movs	r3, #12
 800076a:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800076c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000770:	4619      	mov	r1, r3
 8000772:	483e      	ldr	r0, [pc, #248]	; (800086c <MX_GPIO_Init+0x2e4>)
 8000774:	f000 ffae 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 8000778:	f44f 7340 	mov.w	r3, #768	; 0x300
 800077c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800077e:	2312      	movs	r3, #18
 8000780:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000782:	2300      	movs	r3, #0
 8000784:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000786:	2300      	movs	r3, #0
 8000788:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800078a:	2304      	movs	r3, #4
 800078c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800078e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000792:	4619      	mov	r1, r3
 8000794:	4836      	ldr	r0, [pc, #216]	; (8000870 <MX_GPIO_Init+0x2e8>)
 8000796:	f000 ff9d 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 800079a:	f643 4323 	movw	r3, #15395	; 0x3c23
 800079e:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007a0:	2302      	movs	r3, #2
 80007a2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a4:	2300      	movs	r3, #0
 80007a6:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007a8:	2303      	movs	r3, #3
 80007aa:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80007ac:	230a      	movs	r3, #10
 80007ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007b0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80007b4:	4619      	mov	r1, r3
 80007b6:	482e      	ldr	r0, [pc, #184]	; (8000870 <MX_GPIO_Init+0x2e8>)
 80007b8:	f000 ff8c 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 80007bc:	2310      	movs	r3, #16
 80007be:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007c0:	2302      	movs	r3, #2
 80007c2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c4:	2300      	movs	r3, #0
 80007c6:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007c8:	2300      	movs	r3, #0
 80007ca:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80007cc:	2302      	movs	r3, #2
 80007ce:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 80007d0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80007d4:	4619      	mov	r1, r3
 80007d6:	4826      	ldr	r0, [pc, #152]	; (8000870 <MX_GPIO_Init+0x2e8>)
 80007d8:	f000 ff7c 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 80007dc:	2380      	movs	r3, #128	; 0x80
 80007de:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007e0:	2302      	movs	r3, #2
 80007e2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e4:	2300      	movs	r3, #0
 80007e6:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007e8:	2300      	movs	r3, #0
 80007ea:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 80007ec:	2308      	movs	r3, #8
 80007ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 80007f0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80007f4:	4619      	mov	r1, r3
 80007f6:	4818      	ldr	r0, [pc, #96]	; (8000858 <MX_GPIO_Init+0x2d0>)
 80007f8:	f000 ff6c 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PC9
                           PC8 */
  GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 80007fc:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8000800:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000802:	2302      	movs	r3, #2
 8000804:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000806:	2300      	movs	r3, #0
 8000808:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800080a:	2303      	movs	r3, #3
 800080c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800080e:	230c      	movs	r3, #12
 8000810:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000812:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000816:	4619      	mov	r1, r3
 8000818:	4816      	ldr	r0, [pc, #88]	; (8000874 <MX_GPIO_Init+0x2ec>)
 800081a:	f000 ff5b 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 800081e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000822:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000824:	2302      	movs	r3, #2
 8000826:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000828:	2300      	movs	r3, #0
 800082a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800082c:	2300      	movs	r3, #0
 800082e:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000830:	2301      	movs	r3, #1
 8000832:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 8000834:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000838:	4619      	mov	r1, r3
 800083a:	480f      	ldr	r0, [pc, #60]	; (8000878 <MX_GPIO_Init+0x2f0>)
 800083c:	f000 ff4a 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 8000840:	2360      	movs	r3, #96	; 0x60
 8000842:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000844:	2302      	movs	r3, #2
 8000846:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000848:	2300      	movs	r3, #0
 800084a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800084c:	2300      	movs	r3, #0
 800084e:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000850:	230d      	movs	r3, #13
 8000852:	e013      	b.n	800087c <MX_GPIO_Init+0x2f4>
 8000854:	40023800 	.word	0x40023800
 8000858:	40020c00 	.word	0x40020c00
 800085c:	40022000 	.word	0x40022000
 8000860:	40022800 	.word	0x40022800
 8000864:	40021c00 	.word	0x40021c00
 8000868:	40021800 	.word	0x40021800
 800086c:	40021000 	.word	0x40021000
 8000870:	40020400 	.word	0x40020400
 8000874:	40020800 	.word	0x40020800
 8000878:	40020000 	.word	0x40020000
 800087c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800087e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000882:	4619      	mov	r1, r3
 8000884:	48bc      	ldr	r0, [pc, #752]	; (8000b78 <MX_GPIO_Init+0x5f0>)
 8000886:	f000 ff25 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 800088a:	2340      	movs	r3, #64	; 0x40
 800088c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800088e:	2302      	movs	r3, #2
 8000890:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000892:	2300      	movs	r3, #0
 8000894:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000896:	2303      	movs	r3, #3
 8000898:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800089a:	230a      	movs	r3, #10
 800089c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 800089e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80008a2:	4619      	mov	r1, r3
 80008a4:	48b5      	ldr	r0, [pc, #724]	; (8000b7c <MX_GPIO_Init+0x5f4>)
 80008a6:	f000 ff15 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin
                           PGPin PGPin */
  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 80008aa:	f248 1333 	movw	r3, #33075	; 0x8133
 80008ae:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008b0:	2302      	movs	r3, #2
 80008b2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b4:	2300      	movs	r3, #0
 80008b6:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008b8:	2303      	movs	r3, #3
 80008ba:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80008bc:	230c      	movs	r3, #12
 80008be:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80008c0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80008c4:	4619      	mov	r1, r3
 80008c6:	48ae      	ldr	r0, [pc, #696]	; (8000b80 <MX_GPIO_Init+0x5f8>)
 80008c8:	f000 ff04 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PJPin PJPin PJPin PJPin
                           PJPin PJPin PJPin PJPin
                           PJPin PJPin PJPin PJPin
                           PJPin PJPin PJPin */
  GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 80008cc:	f64e 73ff 	movw	r3, #61439	; 0xefff
 80008d0:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008d2:	2302      	movs	r3, #2
 80008d4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d6:	2300      	movs	r3, #0
 80008d8:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008da:	2300      	movs	r3, #0
 80008dc:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80008de:	230e      	movs	r3, #14
 80008e0:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 80008e2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80008e6:	4619      	mov	r1, r3
 80008e8:	48a6      	ldr	r0, [pc, #664]	; (8000b84 <MX_GPIO_Init+0x5fc>)
 80008ea:	f000 fef3 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 80008ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008f4:	2300      	movs	r3, #0
 80008f6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f8:	2300      	movs	r3, #0
 80008fa:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 80008fc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000900:	4619      	mov	r1, r3
 8000902:	48a0      	ldr	r0, [pc, #640]	; (8000b84 <MX_GPIO_Init+0x5fc>)
 8000904:	f000 fee6 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 8000908:	2340      	movs	r3, #64	; 0x40
 800090a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800090c:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000910:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000912:	2300      	movs	r3, #0
 8000914:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 8000916:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800091a:	4619      	mov	r1, r3
 800091c:	489a      	ldr	r0, [pc, #616]	; (8000b88 <MX_GPIO_Init+0x600>)
 800091e:	f000 fed9 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 8000922:	f24c 7303 	movw	r3, #50947	; 0xc703
 8000926:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000928:	2302      	movs	r3, #2
 800092a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092c:	2300      	movs	r3, #0
 800092e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000930:	2303      	movs	r3, #3
 8000932:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000934:	230c      	movs	r3, #12
 8000936:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000938:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800093c:	4619      	mov	r1, r3
 800093e:	4892      	ldr	r0, [pc, #584]	; (8000b88 <MX_GPIO_Init+0x600>)
 8000940:	f000 fec8 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin|OTG_FS_ID_Pin;
 8000944:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000948:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800094a:	2302      	movs	r3, #2
 800094c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094e:	2300      	movs	r3, #0
 8000950:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000952:	2303      	movs	r3, #3
 8000954:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000956:	230a      	movs	r3, #10
 8000958:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800095a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800095e:	4619      	mov	r1, r3
 8000960:	488a      	ldr	r0, [pc, #552]	; (8000b8c <MX_GPIO_Init+0x604>)
 8000962:	f000 feb7 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PIPin PIPin PIPin PIPin */
  GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 8000966:	23f0      	movs	r3, #240	; 0xf0
 8000968:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800096a:	2302      	movs	r3, #2
 800096c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096e:	2300      	movs	r3, #0
 8000970:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000972:	2300      	movs	r3, #0
 8000974:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8000976:	230a      	movs	r3, #10
 8000978:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800097a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800097e:	4619      	mov	r1, r3
 8000980:	4883      	ldr	r0, [pc, #524]	; (8000b90 <MX_GPIO_Init+0x608>)
 8000982:	f000 fea7 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PKPin PKPin PKPin PKPin
                           PKPin PKPin PKPin */
  GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 8000986:	23f7      	movs	r3, #247	; 0xf7
 8000988:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800098a:	2302      	movs	r3, #2
 800098c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098e:	2300      	movs	r3, #0
 8000990:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000992:	2300      	movs	r3, #0
 8000994:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000996:	230e      	movs	r3, #14
 8000998:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 800099a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800099e:	4619      	mov	r1, r3
 80009a0:	487c      	ldr	r0, [pc, #496]	; (8000b94 <MX_GPIO_Init+0x60c>)
 80009a2:	f000 fe97 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_B4_Pin;
 80009a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80009aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ac:	2302      	movs	r3, #2
 80009ae:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b0:	2300      	movs	r3, #0
 80009b2:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009b4:	2300      	movs	r3, #0
 80009b6:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80009b8:	2309      	movs	r3, #9
 80009ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 80009bc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80009c0:	4619      	mov	r1, r3
 80009c2:	486f      	ldr	r0, [pc, #444]	; (8000b80 <MX_GPIO_Init+0x5f8>)
 80009c4:	f000 fe86 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 80009c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80009cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ce:	2302      	movs	r3, #2
 80009d0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d2:	2300      	movs	r3, #0
 80009d4:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009d6:	2300      	movs	r3, #0
 80009d8:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 80009da:	230a      	movs	r3, #10
 80009dc:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 80009de:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80009e2:	4619      	mov	r1, r3
 80009e4:	4866      	ldr	r0, [pc, #408]	; (8000b80 <MX_GPIO_Init+0x5f8>)
 80009e6:	f000 fe75 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80009ea:	2320      	movs	r3, #32
 80009ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009ee:	2301      	movs	r3, #1
 80009f0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f2:	2300      	movs	r3, #0
 80009f4:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f6:	2300      	movs	r3, #0
 80009f8:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80009fa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80009fe:	4619      	mov	r1, r3
 8000a00:	4861      	ldr	r0, [pc, #388]	; (8000b88 <MX_GPIO_Init+0x600>)
 8000a02:	f000 fe67 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DCMI_D5_Pin;
 8000a06:	2308      	movs	r3, #8
 8000a08:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a0a:	2302      	movs	r3, #2
 8000a0c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a12:	2300      	movs	r3, #0
 8000a14:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000a16:	230d      	movs	r3, #13
 8000a18:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 8000a1a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000a1e:	4619      	mov	r1, r3
 8000a20:	4859      	ldr	r0, [pc, #356]	; (8000b88 <MX_GPIO_Init+0x600>)
 8000a22:	f000 fe57 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PIPin PIPin PIPin PIPin */
  GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|LED_Pin|LCD_DISP_Pin;
 8000a26:	f241 030e 	movw	r3, #4110	; 0x100e
 8000a2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a2c:	2301      	movs	r3, #1
 8000a2e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a30:	2300      	movs	r3, #0
 8000a32:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a34:	2300      	movs	r3, #0
 8000a36:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000a38:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000a3c:	4619      	mov	r1, r3
 8000a3e:	4854      	ldr	r0, [pc, #336]	; (8000b90 <MX_GPIO_Init+0x608>)
 8000a40:	f000 fe48 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8000a44:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a48:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8000a52:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000a56:	4619      	mov	r1, r3
 8000a58:	484f      	ldr	r0, [pc, #316]	; (8000b98 <MX_GPIO_Init+0x610>)
 8000a5a:	f000 fe3b 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin PFPin
                           PFPin PFPin PFPin PFPin
                           PFPin PFPin PFPin */
  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 8000a5e:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8000a62:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a64:	2302      	movs	r3, #2
 8000a66:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a6c:	2303      	movs	r3, #3
 8000a6e:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000a70:	230c      	movs	r3, #12
 8000a72:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000a74:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000a78:	4619      	mov	r1, r3
 8000a7a:	4848      	ldr	r0, [pc, #288]	; (8000b9c <MX_GPIO_Init+0x614>)
 8000a7c:	f000 fe2a 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PIPin PIPin PIPin PIPin */
  GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 8000a80:	f44f 4346 	mov.w	r3, #50688	; 0xc600
 8000a84:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a86:	2302      	movs	r3, #2
 8000a88:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000a92:	230e      	movs	r3, #14
 8000a94:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000a96:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000a9a:	4619      	mov	r1, r3
 8000a9c:	483c      	ldr	r0, [pc, #240]	; (8000b90 <MX_GPIO_Init+0x608>)
 8000a9e:	f000 fe19 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 8000aa2:	2308      	movs	r3, #8
 8000aa4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8000ab2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000ab6:	4619      	mov	r1, r3
 8000ab8:	4836      	ldr	r0, [pc, #216]	; (8000b94 <MX_GPIO_Init+0x60c>)
 8000aba:	f000 fe0b 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 8000abe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000ac2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ac4:	2302      	movs	r3, #2
 8000ac6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000acc:	2300      	movs	r3, #0
 8000ace:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000ad0:	230d      	movs	r3, #13
 8000ad2:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8000ad4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000ad8:	4619      	mov	r1, r3
 8000ada:	4829      	ldr	r0, [pc, #164]	; (8000b80 <MX_GPIO_Init+0x5f8>)
 8000adc:	f000 fdfa 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000ae0:	2310      	movs	r3, #16
 8000ae2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000aec:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000af0:	4619      	mov	r1, r3
 8000af2:	4825      	ldr	r0, [pc, #148]	; (8000b88 <MX_GPIO_Init+0x600>)
 8000af4:	f000 fdee 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SDMMC_D0_Pin;
 8000af8:	2304      	movs	r3, #4
 8000afa:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000afc:	2302      	movs	r3, #2
 8000afe:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b00:	2300      	movs	r3, #0
 8000b02:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b04:	2303      	movs	r3, #3
 8000b06:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000b08:	230c      	movs	r3, #12
 8000b0a:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SDMMC_D0_GPIO_Port, &GPIO_InitStruct);
 8000b0c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000b10:	4619      	mov	r1, r3
 8000b12:	481d      	ldr	r0, [pc, #116]	; (8000b88 <MX_GPIO_Init+0x600>)
 8000b14:	f000 fdde 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 8000b18:	f248 0304 	movw	r3, #32772	; 0x8004
 8000b1c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b22:	2300      	movs	r3, #0
 8000b24:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000b26:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000b2a:	4619      	mov	r1, r3
 8000b2c:	481c      	ldr	r0, [pc, #112]	; (8000ba0 <MX_GPIO_Init+0x618>)
 8000b2e:	f000 fdd1 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 8000b32:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b36:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b38:	2301      	movs	r3, #1
 8000b3a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b40:	2300      	movs	r3, #0
 8000b42:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8000b44:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000b48:	4619      	mov	r1, r3
 8000b4a:	4815      	ldr	r0, [pc, #84]	; (8000ba0 <MX_GPIO_Init+0x618>)
 8000b4c:	f000 fdc2 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin PHPin PHPin
                           PHPin */
  GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 8000b50:	f44f 43bc 	mov.w	r3, #24064	; 0x5e00
 8000b54:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |DCMI_D1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b56:	2302      	movs	r3, #2
 8000b58:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000b62:	230d      	movs	r3, #13
 8000b64:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000b66:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	480c      	ldr	r0, [pc, #48]	; (8000ba0 <MX_GPIO_Init+0x618>)
 8000b6e:	f000 fdb1 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 8000b72:	2301      	movs	r3, #1
 8000b74:	e016      	b.n	8000ba4 <MX_GPIO_Init+0x61c>
 8000b76:	bf00      	nop
 8000b78:	40021000 	.word	0x40021000
 8000b7c:	40020400 	.word	0x40020400
 8000b80:	40021800 	.word	0x40021800
 8000b84:	40022400 	.word	0x40022400
 8000b88:	40020c00 	.word	0x40020c00
 8000b8c:	40020000 	.word	0x40020000
 8000b90:	40022000 	.word	0x40022000
 8000b94:	40022800 	.word	0x40022800
 8000b98:	40020800 	.word	0x40020800
 8000b9c:	40021400 	.word	0x40021400
 8000ba0:	40021c00 	.word	0x40021c00
 8000ba4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ba6:	2302      	movs	r3, #2
 8000ba8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000baa:	2300      	movs	r3, #0
 8000bac:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8000bb2:	2302      	movs	r3, #2
 8000bb4:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 8000bb6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000bba:	4619      	mov	r1, r3
 8000bbc:	48a4      	ldr	r0, [pc, #656]	; (8000e50 <MX_GPIO_Init+0x8c8>)
 8000bbe:	f000 fd89 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 8000bc2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000bc6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000bc8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000bcc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000bd2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	489d      	ldr	r0, [pc, #628]	; (8000e50 <MX_GPIO_Init+0x8c8>)
 8000bda:	f000 fd7b 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 8000bde:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000be2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000be4:	2302      	movs	r3, #2
 8000be6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be8:	2300      	movs	r3, #0
 8000bea:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bec:	2300      	movs	r3, #0
 8000bee:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000bf0:	2301      	movs	r3, #1
 8000bf2:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 8000bf4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000bf8:	4619      	mov	r1, r3
 8000bfa:	4896      	ldr	r0, [pc, #600]	; (8000e54 <MX_GPIO_Init+0x8cc>)
 8000bfc:	f000 fd6a 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8000c00:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c04:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000c06:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000c0a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8000c10:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000c14:	4619      	mov	r1, r3
 8000c16:	488e      	ldr	r0, [pc, #568]	; (8000e50 <MX_GPIO_Init+0x8c8>)
 8000c18:	f000 fd5c 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 8000c1c:	23c0      	movs	r3, #192	; 0xc0
 8000c1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c20:	2302      	movs	r3, #2
 8000c22:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c24:	2300      	movs	r3, #0
 8000c26:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c28:	2303      	movs	r3, #3
 8000c2a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8000c2c:	2308      	movs	r3, #8
 8000c2e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c30:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000c34:	4619      	mov	r1, r3
 8000c36:	4888      	ldr	r0, [pc, #544]	; (8000e58 <MX_GPIO_Init+0x8d0>)
 8000c38:	f000 fd4c 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8000c3c:	2310      	movs	r3, #16
 8000c3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c40:	2302      	movs	r3, #2
 8000c42:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c44:	2300      	movs	r3, #0
 8000c46:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c48:	2303      	movs	r3, #3
 8000c4a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000c4c:	230a      	movs	r3, #10
 8000c4e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8000c50:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000c54:	4619      	mov	r1, r3
 8000c56:	4881      	ldr	r0, [pc, #516]	; (8000e5c <MX_GPIO_Init+0x8d4>)
 8000c58:	f000 fd3c 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin */
  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 8000c5c:	2328      	movs	r3, #40	; 0x28
 8000c5e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c60:	2302      	movs	r3, #2
 8000c62:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c64:	2300      	movs	r3, #0
 8000c66:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c68:	2303      	movs	r3, #3
 8000c6a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000c6c:	230c      	movs	r3, #12
 8000c6e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000c70:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000c74:	4619      	mov	r1, r3
 8000c76:	4879      	ldr	r0, [pc, #484]	; (8000e5c <MX_GPIO_Init+0x8d4>)
 8000c78:	f000 fd2c 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 8000c7c:	23c8      	movs	r3, #200	; 0xc8
 8000c7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c80:	2301      	movs	r3, #1
 8000c82:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c84:	2300      	movs	r3, #0
 8000c86:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000c8c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000c90:	4619      	mov	r1, r3
 8000c92:	4873      	ldr	r0, [pc, #460]	; (8000e60 <MX_GPIO_Init+0x8d8>)
 8000c94:	f000 fd1e 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin PFPin
                           PFPin */
  GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 8000c98:	f44f 63f8 	mov.w	r3, #1984	; 0x7c0
 8000c9c:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |ARDUINO_A3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c9e:	2303      	movs	r3, #3
 8000ca0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000ca6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000caa:	4619      	mov	r1, r3
 8000cac:	486d      	ldr	r0, [pc, #436]	; (8000e64 <MX_GPIO_Init+0x8dc>)
 8000cae:	f000 fd11 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 8000cb2:	2308      	movs	r3, #8
 8000cb4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cb6:	2302      	movs	r3, #2
 8000cb8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cbe:	2303      	movs	r3, #3
 8000cc0:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000cc2:	230c      	movs	r3, #12
 8000cc4:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8000cc6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000cca:	4619      	mov	r1, r3
 8000ccc:	4862      	ldr	r0, [pc, #392]	; (8000e58 <MX_GPIO_Init+0x8d0>)
 8000cce:	f000 fd01 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8000cd2:	2305      	movs	r3, #5
 8000cd4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cd6:	2302      	movs	r3, #2
 8000cd8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cde:	2303      	movs	r3, #3
 8000ce0:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000ce2:	230a      	movs	r3, #10
 8000ce4:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ce6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000cea:	4619      	mov	r1, r3
 8000cec:	485a      	ldr	r0, [pc, #360]	; (8000e58 <MX_GPIO_Init+0x8d0>)
 8000cee:	f000 fcf1 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000cf2:	2332      	movs	r3, #50	; 0x32
 8000cf4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cf6:	2302      	movs	r3, #2
 8000cf8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cfe:	2303      	movs	r3, #3
 8000d00:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d02:	230b      	movs	r3, #11
 8000d04:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d06:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	4852      	ldr	r0, [pc, #328]	; (8000e58 <MX_GPIO_Init+0x8d0>)
 8000d0e:	f000 fce1 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000d12:	2304      	movs	r3, #4
 8000d14:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d16:	2302      	movs	r3, #2
 8000d18:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d1e:	2303      	movs	r3, #3
 8000d20:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000d22:	2309      	movs	r3, #9
 8000d24:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d26:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	484e      	ldr	r0, [pc, #312]	; (8000e68 <MX_GPIO_Init+0x8e0>)
 8000d2e:	f000 fcd1 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 8000d32:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000d36:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d38:	2302      	movs	r3, #2
 8000d3a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d40:	2303      	movs	r3, #3
 8000d42:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000d44:	2309      	movs	r3, #9
 8000d46:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d48:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d4c:	4619      	mov	r1, r3
 8000d4e:	4847      	ldr	r0, [pc, #284]	; (8000e6c <MX_GPIO_Init+0x8e4>)
 8000d50:	f000 fcc0 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 8000d54:	2304      	movs	r3, #4
 8000d56:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 8000d60:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d64:	4619      	mov	r1, r3
 8000d66:	483e      	ldr	r0, [pc, #248]	; (8000e60 <MX_GPIO_Init+0x8d8>)
 8000d68:	f000 fcb4 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000d6c:	2386      	movs	r3, #134	; 0x86
 8000d6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d70:	2302      	movs	r3, #2
 8000d72:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d74:	2300      	movs	r3, #0
 8000d76:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d78:	2303      	movs	r3, #3
 8000d7a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d7c:	230b      	movs	r3, #11
 8000d7e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d80:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d84:	4619      	mov	r1, r3
 8000d86:	4833      	ldr	r0, [pc, #204]	; (8000e54 <MX_GPIO_Init+0x8cc>)
 8000d88:	f000 fca4 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ARDUINO_A0_Pin;
 8000d8c:	2301      	movs	r3, #1
 8000d8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d90:	2303      	movs	r3, #3
 8000d92:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d94:	2300      	movs	r3, #0
 8000d96:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 8000d98:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d9c:	4619      	mov	r1, r3
 8000d9e:	482d      	ldr	r0, [pc, #180]	; (8000e54 <MX_GPIO_Init+0x8cc>)
 8000da0:	f000 fc98 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PA6 */
  GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 8000da4:	2350      	movs	r3, #80	; 0x50
 8000da6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000da8:	2302      	movs	r3, #2
 8000daa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dac:	2300      	movs	r3, #0
 8000dae:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000db0:	2300      	movs	r3, #0
 8000db2:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000db4:	230d      	movs	r3, #13
 8000db6:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000db8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	4825      	ldr	r0, [pc, #148]	; (8000e54 <MX_GPIO_Init+0x8cc>)
 8000dc0:	f000 fc88 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin */
  GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 8000dc4:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000dc8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000dca:	2312      	movs	r3, #18
 8000dcc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dd2:	2303      	movs	r3, #3
 8000dd4:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000dd6:	2304      	movs	r3, #4
 8000dd8:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000dda:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000dde:	4619      	mov	r1, r3
 8000de0:	481e      	ldr	r0, [pc, #120]	; (8000e5c <MX_GPIO_Init+0x8d4>)
 8000de2:	f000 fc77 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8000de6:	2328      	movs	r3, #40	; 0x28
 8000de8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dea:	2302      	movs	r3, #2
 8000dec:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dee:	2300      	movs	r3, #0
 8000df0:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000df2:	2303      	movs	r3, #3
 8000df4:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000df6:	230a      	movs	r3, #10
 8000df8:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dfa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000dfe:	4619      	mov	r1, r3
 8000e00:	4814      	ldr	r0, [pc, #80]	; (8000e54 <MX_GPIO_Init+0x8cc>)
 8000e02:	f000 fc67 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 8000e06:	2340      	movs	r3, #64	; 0x40
 8000e08:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e0a:	2302      	movs	r3, #2
 8000e0c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e12:	2300      	movs	r3, #0
 8000e14:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8000e16:	2309      	movs	r3, #9
 8000e18:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 8000e1a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e1e:	4619      	mov	r1, r3
 8000e20:	480e      	ldr	r0, [pc, #56]	; (8000e5c <MX_GPIO_Init+0x8d4>)
 8000e22:	f000 fc57 	bl	80016d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 8000e26:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8000e2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e2c:	2302      	movs	r3, #2
 8000e2e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e30:	2300      	movs	r3, #0
 8000e32:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e34:	2300      	movs	r3, #0
 8000e36:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000e38:	2305      	movs	r3, #5
 8000e3a:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e3c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000e40:	4619      	mov	r1, r3
 8000e42:	4809      	ldr	r0, [pc, #36]	; (8000e68 <MX_GPIO_Init+0x8e0>)
 8000e44:	f000 fc46 	bl	80016d4 <HAL_GPIO_Init>

}
 8000e48:	bf00      	nop
 8000e4a:	3740      	adds	r7, #64	; 0x40
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd80      	pop	{r7, pc}
 8000e50:	40022000 	.word	0x40022000
 8000e54:	40020000 	.word	0x40020000
 8000e58:	40020800 	.word	0x40020800
 8000e5c:	40021c00 	.word	0x40021c00
 8000e60:	40021800 	.word	0x40021800
 8000e64:	40021400 	.word	0x40021400
 8000e68:	40020400 	.word	0x40020400
 8000e6c:	40020c00 	.word	0x40020c00

08000e70 <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch) {
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b082      	sub	sp, #8
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000e78:	1d39      	adds	r1, r7, #4
 8000e7a:	f04f 33ff 	mov.w	r3, #4294967295
 8000e7e:	2201      	movs	r2, #1
 8000e80:	4803      	ldr	r0, [pc, #12]	; (8000e90 <__io_putchar+0x20>)
 8000e82:	f002 fa31 	bl	80032e8 <HAL_UART_Transmit>
	return ch;
 8000e86:	687b      	ldr	r3, [r7, #4]
}
 8000e88:	4618      	mov	r0, r3
 8000e8a:	3708      	adds	r7, #8
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}
 8000e90:	20000334 	.word	0x20000334

08000e94 <task_blink_led>:

void task_blink_led(void * unused){
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b082      	sub	sp, #8
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
	for( ;; )
	{
		/* Simply toggle the LED every 100ms, blocking between each toggle. */
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000e9c:	2102      	movs	r1, #2
 8000e9e:	4805      	ldr	r0, [pc, #20]	; (8000eb4 <task_blink_led+0x20>)
 8000ea0:	f000 fddd 	bl	8001a5e <HAL_GPIO_TogglePin>
		printf("LED Toggle\r\n");
 8000ea4:	4804      	ldr	r0, [pc, #16]	; (8000eb8 <task_blink_led+0x24>)
 8000ea6:	f004 fa03 	bl	80052b0 <puts>
		//vToggleLED();
		vTaskDelay( 100 / portTICK_PERIOD_MS );
 8000eaa:	2064      	movs	r0, #100	; 0x64
 8000eac:	f003 f972 	bl	8004194 <vTaskDelay>
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000eb0:	e7f4      	b.n	8000e9c <task_blink_led+0x8>
 8000eb2:	bf00      	nop
 8000eb4:	40022000 	.word	0x40022000
 8000eb8:	08005a1c 	.word	0x08005a1c

08000ebc <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000ec2:	f000 faf8 	bl	80014b6 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000ec6:	f000 f81d 	bl	8000f04 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000eca:	f7ff fb5d 	bl	8000588 <MX_GPIO_Init>
	MX_USART1_UART_Init();
 8000ece:	f000 fa17 	bl	8001300 <MX_USART1_UART_Init>
	/* USER CODE BEGIN 2 */
	//dbut du code

	xTaskCreate(
 8000ed2:	4b09      	ldr	r3, [pc, #36]	; (8000ef8 <main+0x3c>)
 8000ed4:	9301      	str	r3, [sp, #4]
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	9300      	str	r3, [sp, #0]
 8000eda:	2300      	movs	r3, #0
 8000edc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000ee0:	4906      	ldr	r1, [pc, #24]	; (8000efc <main+0x40>)
 8000ee2:	4807      	ldr	r0, [pc, #28]	; (8000f00 <main+0x44>)
 8000ee4:	f003 f81d 	bl	8003f22 <xTaskCreate>
			NULL,
			1,
			&handle_task_blink_led
	);

	vTaskStartScheduler();	// Ne rien coder apres cette ligne!
 8000ee8:	f003 f98a 	bl	8004200 <vTaskStartScheduler>
	/* USER CODE END 2 */

	/* Call init function for freertos objects (in freertos.c) */
	MX_FREERTOS_Init();
 8000eec:	f7ff fb28 	bl	8000540 <MX_FREERTOS_Init>

	/* Start scheduler */
	osKernelStart();
 8000ef0:	f002 fe99 	bl	8003c26 <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 8000ef4:	e7fe      	b.n	8000ef4 <main+0x38>
 8000ef6:	bf00      	nop
 8000ef8:	200002e0 	.word	0x200002e0
 8000efc:	08005a28 	.word	0x08005a28
 8000f00:	08000e95 	.word	0x08000e95

08000f04 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b094      	sub	sp, #80	; 0x50
 8000f08:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f0a:	f107 0320 	add.w	r3, r7, #32
 8000f0e:	2230      	movs	r2, #48	; 0x30
 8000f10:	2100      	movs	r1, #0
 8000f12:	4618      	mov	r0, r3
 8000f14:	f004 faac 	bl	8005470 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f18:	f107 030c 	add.w	r3, r7, #12
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	601a      	str	r2, [r3, #0]
 8000f20:	605a      	str	r2, [r3, #4]
 8000f22:	609a      	str	r2, [r3, #8]
 8000f24:	60da      	str	r2, [r3, #12]
 8000f26:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000f28:	4b2b      	ldr	r3, [pc, #172]	; (8000fd8 <SystemClock_Config+0xd4>)
 8000f2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f2c:	4a2a      	ldr	r2, [pc, #168]	; (8000fd8 <SystemClock_Config+0xd4>)
 8000f2e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f32:	6413      	str	r3, [r2, #64]	; 0x40
 8000f34:	4b28      	ldr	r3, [pc, #160]	; (8000fd8 <SystemClock_Config+0xd4>)
 8000f36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f3c:	60bb      	str	r3, [r7, #8]
 8000f3e:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f40:	4b26      	ldr	r3, [pc, #152]	; (8000fdc <SystemClock_Config+0xd8>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4a25      	ldr	r2, [pc, #148]	; (8000fdc <SystemClock_Config+0xd8>)
 8000f46:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000f4a:	6013      	str	r3, [r2, #0]
 8000f4c:	4b23      	ldr	r3, [pc, #140]	; (8000fdc <SystemClock_Config+0xd8>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000f54:	607b      	str	r3, [r7, #4]
 8000f56:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f58:	2301      	movs	r3, #1
 8000f5a:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f5c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f60:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f62:	2302      	movs	r3, #2
 8000f64:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f66:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000f6a:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 25;
 8000f6c:	2319      	movs	r3, #25
 8000f6e:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 432;
 8000f70:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 8000f74:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f76:	2302      	movs	r3, #2
 8000f78:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 2;
 8000f7a:	2302      	movs	r3, #2
 8000f7c:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f7e:	f107 0320 	add.w	r3, r7, #32
 8000f82:	4618      	mov	r0, r3
 8000f84:	f000 fdd6 	bl	8001b34 <HAL_RCC_OscConfig>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d001      	beq.n	8000f92 <SystemClock_Config+0x8e>
	{
		Error_Handler();
 8000f8e:	f000 f839 	bl	8001004 <Error_Handler>
	}

	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000f92:	f000 fd7f 	bl	8001a94 <HAL_PWREx_EnableOverDrive>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d001      	beq.n	8000fa0 <SystemClock_Config+0x9c>
	{
		Error_Handler();
 8000f9c:	f000 f832 	bl	8001004 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fa0:	230f      	movs	r3, #15
 8000fa2:	60fb      	str	r3, [r7, #12]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fa4:	2302      	movs	r3, #2
 8000fa6:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000fac:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000fb0:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000fb2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fb6:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000fb8:	f107 030c 	add.w	r3, r7, #12
 8000fbc:	2107      	movs	r1, #7
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f001 f85c 	bl	800207c <HAL_RCC_ClockConfig>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d001      	beq.n	8000fce <SystemClock_Config+0xca>
	{
		Error_Handler();
 8000fca:	f000 f81b 	bl	8001004 <Error_Handler>
	}
}
 8000fce:	bf00      	nop
 8000fd0:	3750      	adds	r7, #80	; 0x50
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	40023800 	.word	0x40023800
 8000fdc:	40007000 	.word	0x40007000

08000fe0 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b082      	sub	sp, #8
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM6) {
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	4a04      	ldr	r2, [pc, #16]	; (8001000 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000fee:	4293      	cmp	r3, r2
 8000ff0:	d101      	bne.n	8000ff6 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8000ff2:	f000 fa6d 	bl	80014d0 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8000ff6:	bf00      	nop
 8000ff8:	3708      	adds	r7, #8
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	40001000 	.word	0x40001000

08001004 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001008:	b672      	cpsid	i
}
 800100a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800100c:	e7fe      	b.n	800100c <Error_Handler+0x8>
	...

08001010 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b082      	sub	sp, #8
 8001014:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001016:	4b11      	ldr	r3, [pc, #68]	; (800105c <HAL_MspInit+0x4c>)
 8001018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800101a:	4a10      	ldr	r2, [pc, #64]	; (800105c <HAL_MspInit+0x4c>)
 800101c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001020:	6413      	str	r3, [r2, #64]	; 0x40
 8001022:	4b0e      	ldr	r3, [pc, #56]	; (800105c <HAL_MspInit+0x4c>)
 8001024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001026:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800102a:	607b      	str	r3, [r7, #4]
 800102c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800102e:	4b0b      	ldr	r3, [pc, #44]	; (800105c <HAL_MspInit+0x4c>)
 8001030:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001032:	4a0a      	ldr	r2, [pc, #40]	; (800105c <HAL_MspInit+0x4c>)
 8001034:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001038:	6453      	str	r3, [r2, #68]	; 0x44
 800103a:	4b08      	ldr	r3, [pc, #32]	; (800105c <HAL_MspInit+0x4c>)
 800103c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800103e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001042:	603b      	str	r3, [r7, #0]
 8001044:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001046:	2200      	movs	r2, #0
 8001048:	210f      	movs	r1, #15
 800104a:	f06f 0001 	mvn.w	r0, #1
 800104e:	f000 fb17 	bl	8001680 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001052:	bf00      	nop
 8001054:	3708      	adds	r7, #8
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop
 800105c:	40023800 	.word	0x40023800

08001060 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b08e      	sub	sp, #56	; 0x38
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001068:	2300      	movs	r3, #0
 800106a:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800106c:	2300      	movs	r3, #0
 800106e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001070:	4b33      	ldr	r3, [pc, #204]	; (8001140 <HAL_InitTick+0xe0>)
 8001072:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001074:	4a32      	ldr	r2, [pc, #200]	; (8001140 <HAL_InitTick+0xe0>)
 8001076:	f043 0310 	orr.w	r3, r3, #16
 800107a:	6413      	str	r3, [r2, #64]	; 0x40
 800107c:	4b30      	ldr	r3, [pc, #192]	; (8001140 <HAL_InitTick+0xe0>)
 800107e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001080:	f003 0310 	and.w	r3, r3, #16
 8001084:	60fb      	str	r3, [r7, #12]
 8001086:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001088:	f107 0210 	add.w	r2, r7, #16
 800108c:	f107 0314 	add.w	r3, r7, #20
 8001090:	4611      	mov	r1, r2
 8001092:	4618      	mov	r0, r3
 8001094:	f001 f9d8 	bl	8002448 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001098:	6a3b      	ldr	r3, [r7, #32]
 800109a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800109c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d103      	bne.n	80010aa <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80010a2:	f001 f9a9 	bl	80023f8 <HAL_RCC_GetPCLK1Freq>
 80010a6:	6378      	str	r0, [r7, #52]	; 0x34
 80010a8:	e004      	b.n	80010b4 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80010aa:	f001 f9a5 	bl	80023f8 <HAL_RCC_GetPCLK1Freq>
 80010ae:	4603      	mov	r3, r0
 80010b0:	005b      	lsls	r3, r3, #1
 80010b2:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80010b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80010b6:	4a23      	ldr	r2, [pc, #140]	; (8001144 <HAL_InitTick+0xe4>)
 80010b8:	fba2 2303 	umull	r2, r3, r2, r3
 80010bc:	0c9b      	lsrs	r3, r3, #18
 80010be:	3b01      	subs	r3, #1
 80010c0:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80010c2:	4b21      	ldr	r3, [pc, #132]	; (8001148 <HAL_InitTick+0xe8>)
 80010c4:	4a21      	ldr	r2, [pc, #132]	; (800114c <HAL_InitTick+0xec>)
 80010c6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80010c8:	4b1f      	ldr	r3, [pc, #124]	; (8001148 <HAL_InitTick+0xe8>)
 80010ca:	f240 32e7 	movw	r2, #999	; 0x3e7
 80010ce:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80010d0:	4a1d      	ldr	r2, [pc, #116]	; (8001148 <HAL_InitTick+0xe8>)
 80010d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010d4:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80010d6:	4b1c      	ldr	r3, [pc, #112]	; (8001148 <HAL_InitTick+0xe8>)
 80010d8:	2200      	movs	r2, #0
 80010da:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010dc:	4b1a      	ldr	r3, [pc, #104]	; (8001148 <HAL_InitTick+0xe8>)
 80010de:	2200      	movs	r2, #0
 80010e0:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010e2:	4b19      	ldr	r3, [pc, #100]	; (8001148 <HAL_InitTick+0xe8>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80010e8:	4817      	ldr	r0, [pc, #92]	; (8001148 <HAL_InitTick+0xe8>)
 80010ea:	f001 fdcf 	bl	8002c8c <HAL_TIM_Base_Init>
 80010ee:	4603      	mov	r3, r0
 80010f0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 80010f4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d11b      	bne.n	8001134 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80010fc:	4812      	ldr	r0, [pc, #72]	; (8001148 <HAL_InitTick+0xe8>)
 80010fe:	f001 fe27 	bl	8002d50 <HAL_TIM_Base_Start_IT>
 8001102:	4603      	mov	r3, r0
 8001104:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8001108:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800110c:	2b00      	cmp	r3, #0
 800110e:	d111      	bne.n	8001134 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001110:	2036      	movs	r0, #54	; 0x36
 8001112:	f000 fad1 	bl	80016b8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	2b0f      	cmp	r3, #15
 800111a:	d808      	bhi.n	800112e <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800111c:	2200      	movs	r2, #0
 800111e:	6879      	ldr	r1, [r7, #4]
 8001120:	2036      	movs	r0, #54	; 0x36
 8001122:	f000 faad 	bl	8001680 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001126:	4a0a      	ldr	r2, [pc, #40]	; (8001150 <HAL_InitTick+0xf0>)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	6013      	str	r3, [r2, #0]
 800112c:	e002      	b.n	8001134 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 800112e:	2301      	movs	r3, #1
 8001130:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001134:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8001138:	4618      	mov	r0, r3
 800113a:	3738      	adds	r7, #56	; 0x38
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	40023800 	.word	0x40023800
 8001144:	431bde83 	.word	0x431bde83
 8001148:	200002e4 	.word	0x200002e4
 800114c:	40001000 	.word	0x40001000
 8001150:	20000004 	.word	0x20000004

08001154 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001158:	e7fe      	b.n	8001158 <NMI_Handler+0x4>

0800115a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800115a:	b480      	push	{r7}
 800115c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800115e:	e7fe      	b.n	800115e <HardFault_Handler+0x4>

08001160 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001164:	e7fe      	b.n	8001164 <MemManage_Handler+0x4>

08001166 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001166:	b480      	push	{r7}
 8001168:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800116a:	e7fe      	b.n	800116a <BusFault_Handler+0x4>

0800116c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001170:	e7fe      	b.n	8001170 <UsageFault_Handler+0x4>

08001172 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001172:	b480      	push	{r7}
 8001174:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001176:	bf00      	nop
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr

08001180 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001184:	4802      	ldr	r0, [pc, #8]	; (8001190 <TIM6_DAC_IRQHandler+0x10>)
 8001186:	f001 fe5b 	bl	8002e40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800118a:	bf00      	nop
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	200002e4 	.word	0x200002e4

08001194 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b086      	sub	sp, #24
 8001198:	af00      	add	r7, sp, #0
 800119a:	60f8      	str	r0, [r7, #12]
 800119c:	60b9      	str	r1, [r7, #8]
 800119e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011a0:	2300      	movs	r3, #0
 80011a2:	617b      	str	r3, [r7, #20]
 80011a4:	e00a      	b.n	80011bc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80011a6:	f3af 8000 	nop.w
 80011aa:	4601      	mov	r1, r0
 80011ac:	68bb      	ldr	r3, [r7, #8]
 80011ae:	1c5a      	adds	r2, r3, #1
 80011b0:	60ba      	str	r2, [r7, #8]
 80011b2:	b2ca      	uxtb	r2, r1
 80011b4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011b6:	697b      	ldr	r3, [r7, #20]
 80011b8:	3301      	adds	r3, #1
 80011ba:	617b      	str	r3, [r7, #20]
 80011bc:	697a      	ldr	r2, [r7, #20]
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	429a      	cmp	r2, r3
 80011c2:	dbf0      	blt.n	80011a6 <_read+0x12>
  }

  return len;
 80011c4:	687b      	ldr	r3, [r7, #4]
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	3718      	adds	r7, #24
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}

080011ce <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80011ce:	b580      	push	{r7, lr}
 80011d0:	b086      	sub	sp, #24
 80011d2:	af00      	add	r7, sp, #0
 80011d4:	60f8      	str	r0, [r7, #12]
 80011d6:	60b9      	str	r1, [r7, #8]
 80011d8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011da:	2300      	movs	r3, #0
 80011dc:	617b      	str	r3, [r7, #20]
 80011de:	e009      	b.n	80011f4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80011e0:	68bb      	ldr	r3, [r7, #8]
 80011e2:	1c5a      	adds	r2, r3, #1
 80011e4:	60ba      	str	r2, [r7, #8]
 80011e6:	781b      	ldrb	r3, [r3, #0]
 80011e8:	4618      	mov	r0, r3
 80011ea:	f7ff fe41 	bl	8000e70 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011ee:	697b      	ldr	r3, [r7, #20]
 80011f0:	3301      	adds	r3, #1
 80011f2:	617b      	str	r3, [r7, #20]
 80011f4:	697a      	ldr	r2, [r7, #20]
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	429a      	cmp	r2, r3
 80011fa:	dbf1      	blt.n	80011e0 <_write+0x12>
  }
  return len;
 80011fc:	687b      	ldr	r3, [r7, #4]
}
 80011fe:	4618      	mov	r0, r3
 8001200:	3718      	adds	r7, #24
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}

08001206 <_close>:

int _close(int file)
{
 8001206:	b480      	push	{r7}
 8001208:	b083      	sub	sp, #12
 800120a:	af00      	add	r7, sp, #0
 800120c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800120e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001212:	4618      	mov	r0, r3
 8001214:	370c      	adds	r7, #12
 8001216:	46bd      	mov	sp, r7
 8001218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121c:	4770      	bx	lr

0800121e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800121e:	b480      	push	{r7}
 8001220:	b083      	sub	sp, #12
 8001222:	af00      	add	r7, sp, #0
 8001224:	6078      	str	r0, [r7, #4]
 8001226:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800122e:	605a      	str	r2, [r3, #4]
  return 0;
 8001230:	2300      	movs	r3, #0
}
 8001232:	4618      	mov	r0, r3
 8001234:	370c      	adds	r7, #12
 8001236:	46bd      	mov	sp, r7
 8001238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123c:	4770      	bx	lr

0800123e <_isatty>:

int _isatty(int file)
{
 800123e:	b480      	push	{r7}
 8001240:	b083      	sub	sp, #12
 8001242:	af00      	add	r7, sp, #0
 8001244:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001246:	2301      	movs	r3, #1
}
 8001248:	4618      	mov	r0, r3
 800124a:	370c      	adds	r7, #12
 800124c:	46bd      	mov	sp, r7
 800124e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001252:	4770      	bx	lr

08001254 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001254:	b480      	push	{r7}
 8001256:	b085      	sub	sp, #20
 8001258:	af00      	add	r7, sp, #0
 800125a:	60f8      	str	r0, [r7, #12]
 800125c:	60b9      	str	r1, [r7, #8]
 800125e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001260:	2300      	movs	r3, #0
}
 8001262:	4618      	mov	r0, r3
 8001264:	3714      	adds	r7, #20
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr
	...

08001270 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b086      	sub	sp, #24
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001278:	4a14      	ldr	r2, [pc, #80]	; (80012cc <_sbrk+0x5c>)
 800127a:	4b15      	ldr	r3, [pc, #84]	; (80012d0 <_sbrk+0x60>)
 800127c:	1ad3      	subs	r3, r2, r3
 800127e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001280:	697b      	ldr	r3, [r7, #20]
 8001282:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001284:	4b13      	ldr	r3, [pc, #76]	; (80012d4 <_sbrk+0x64>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	2b00      	cmp	r3, #0
 800128a:	d102      	bne.n	8001292 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800128c:	4b11      	ldr	r3, [pc, #68]	; (80012d4 <_sbrk+0x64>)
 800128e:	4a12      	ldr	r2, [pc, #72]	; (80012d8 <_sbrk+0x68>)
 8001290:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001292:	4b10      	ldr	r3, [pc, #64]	; (80012d4 <_sbrk+0x64>)
 8001294:	681a      	ldr	r2, [r3, #0]
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	4413      	add	r3, r2
 800129a:	693a      	ldr	r2, [r7, #16]
 800129c:	429a      	cmp	r2, r3
 800129e:	d207      	bcs.n	80012b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012a0:	f004 f934 	bl	800550c <__errno>
 80012a4:	4603      	mov	r3, r0
 80012a6:	220c      	movs	r2, #12
 80012a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012aa:	f04f 33ff 	mov.w	r3, #4294967295
 80012ae:	e009      	b.n	80012c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012b0:	4b08      	ldr	r3, [pc, #32]	; (80012d4 <_sbrk+0x64>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012b6:	4b07      	ldr	r3, [pc, #28]	; (80012d4 <_sbrk+0x64>)
 80012b8:	681a      	ldr	r2, [r3, #0]
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	4413      	add	r3, r2
 80012be:	4a05      	ldr	r2, [pc, #20]	; (80012d4 <_sbrk+0x64>)
 80012c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012c2:	68fb      	ldr	r3, [r7, #12]
}
 80012c4:	4618      	mov	r0, r3
 80012c6:	3718      	adds	r7, #24
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	20050000 	.word	0x20050000
 80012d0:	00000400 	.word	0x00000400
 80012d4:	20000330 	.word	0x20000330
 80012d8:	20004258 	.word	0x20004258

080012dc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012dc:	b480      	push	{r7}
 80012de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012e0:	4b06      	ldr	r3, [pc, #24]	; (80012fc <SystemInit+0x20>)
 80012e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80012e6:	4a05      	ldr	r2, [pc, #20]	; (80012fc <SystemInit+0x20>)
 80012e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80012ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012f0:	bf00      	nop
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr
 80012fa:	bf00      	nop
 80012fc:	e000ed00 	.word	0xe000ed00

08001300 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001304:	4b14      	ldr	r3, [pc, #80]	; (8001358 <MX_USART1_UART_Init+0x58>)
 8001306:	4a15      	ldr	r2, [pc, #84]	; (800135c <MX_USART1_UART_Init+0x5c>)
 8001308:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800130a:	4b13      	ldr	r3, [pc, #76]	; (8001358 <MX_USART1_UART_Init+0x58>)
 800130c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001310:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001312:	4b11      	ldr	r3, [pc, #68]	; (8001358 <MX_USART1_UART_Init+0x58>)
 8001314:	2200      	movs	r2, #0
 8001316:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001318:	4b0f      	ldr	r3, [pc, #60]	; (8001358 <MX_USART1_UART_Init+0x58>)
 800131a:	2200      	movs	r2, #0
 800131c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800131e:	4b0e      	ldr	r3, [pc, #56]	; (8001358 <MX_USART1_UART_Init+0x58>)
 8001320:	2200      	movs	r2, #0
 8001322:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001324:	4b0c      	ldr	r3, [pc, #48]	; (8001358 <MX_USART1_UART_Init+0x58>)
 8001326:	220c      	movs	r2, #12
 8001328:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800132a:	4b0b      	ldr	r3, [pc, #44]	; (8001358 <MX_USART1_UART_Init+0x58>)
 800132c:	2200      	movs	r2, #0
 800132e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001330:	4b09      	ldr	r3, [pc, #36]	; (8001358 <MX_USART1_UART_Init+0x58>)
 8001332:	2200      	movs	r2, #0
 8001334:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001336:	4b08      	ldr	r3, [pc, #32]	; (8001358 <MX_USART1_UART_Init+0x58>)
 8001338:	2200      	movs	r2, #0
 800133a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800133c:	4b06      	ldr	r3, [pc, #24]	; (8001358 <MX_USART1_UART_Init+0x58>)
 800133e:	2200      	movs	r2, #0
 8001340:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001342:	4805      	ldr	r0, [pc, #20]	; (8001358 <MX_USART1_UART_Init+0x58>)
 8001344:	f001 ff82 	bl	800324c <HAL_UART_Init>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d001      	beq.n	8001352 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800134e:	f7ff fe59 	bl	8001004 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001352:	bf00      	nop
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	20000334 	.word	0x20000334
 800135c:	40011000 	.word	0x40011000

08001360 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b0ac      	sub	sp, #176	; 0xb0
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001368:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800136c:	2200      	movs	r2, #0
 800136e:	601a      	str	r2, [r3, #0]
 8001370:	605a      	str	r2, [r3, #4]
 8001372:	609a      	str	r2, [r3, #8]
 8001374:	60da      	str	r2, [r3, #12]
 8001376:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001378:	f107 0318 	add.w	r3, r7, #24
 800137c:	2284      	movs	r2, #132	; 0x84
 800137e:	2100      	movs	r1, #0
 8001380:	4618      	mov	r0, r3
 8001382:	f004 f875 	bl	8005470 <memset>
  if(uartHandle->Instance==USART1)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	4a32      	ldr	r2, [pc, #200]	; (8001454 <HAL_UART_MspInit+0xf4>)
 800138c:	4293      	cmp	r3, r2
 800138e:	d15c      	bne.n	800144a <HAL_UART_MspInit+0xea>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001390:	2340      	movs	r3, #64	; 0x40
 8001392:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001394:	2300      	movs	r3, #0
 8001396:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001398:	f107 0318 	add.w	r3, r7, #24
 800139c:	4618      	mov	r0, r3
 800139e:	f001 f885 	bl	80024ac <HAL_RCCEx_PeriphCLKConfig>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d001      	beq.n	80013ac <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80013a8:	f7ff fe2c 	bl	8001004 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80013ac:	4b2a      	ldr	r3, [pc, #168]	; (8001458 <HAL_UART_MspInit+0xf8>)
 80013ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013b0:	4a29      	ldr	r2, [pc, #164]	; (8001458 <HAL_UART_MspInit+0xf8>)
 80013b2:	f043 0310 	orr.w	r3, r3, #16
 80013b6:	6453      	str	r3, [r2, #68]	; 0x44
 80013b8:	4b27      	ldr	r3, [pc, #156]	; (8001458 <HAL_UART_MspInit+0xf8>)
 80013ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013bc:	f003 0310 	and.w	r3, r3, #16
 80013c0:	617b      	str	r3, [r7, #20]
 80013c2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013c4:	4b24      	ldr	r3, [pc, #144]	; (8001458 <HAL_UART_MspInit+0xf8>)
 80013c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c8:	4a23      	ldr	r2, [pc, #140]	; (8001458 <HAL_UART_MspInit+0xf8>)
 80013ca:	f043 0302 	orr.w	r3, r3, #2
 80013ce:	6313      	str	r3, [r2, #48]	; 0x30
 80013d0:	4b21      	ldr	r3, [pc, #132]	; (8001458 <HAL_UART_MspInit+0xf8>)
 80013d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d4:	f003 0302 	and.w	r3, r3, #2
 80013d8:	613b      	str	r3, [r7, #16]
 80013da:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013dc:	4b1e      	ldr	r3, [pc, #120]	; (8001458 <HAL_UART_MspInit+0xf8>)
 80013de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013e0:	4a1d      	ldr	r2, [pc, #116]	; (8001458 <HAL_UART_MspInit+0xf8>)
 80013e2:	f043 0301 	orr.w	r3, r3, #1
 80013e6:	6313      	str	r3, [r2, #48]	; 0x30
 80013e8:	4b1b      	ldr	r3, [pc, #108]	; (8001458 <HAL_UART_MspInit+0xf8>)
 80013ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ec:	f003 0301 	and.w	r3, r3, #1
 80013f0:	60fb      	str	r3, [r7, #12]
 80013f2:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 80013f4:	2380      	movs	r3, #128	; 0x80
 80013f6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013fa:	2302      	movs	r3, #2
 80013fc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001400:	2300      	movs	r3, #0
 8001402:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001406:	2300      	movs	r3, #0
 8001408:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800140c:	2307      	movs	r3, #7
 800140e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8001412:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001416:	4619      	mov	r1, r3
 8001418:	4810      	ldr	r0, [pc, #64]	; (800145c <HAL_UART_MspInit+0xfc>)
 800141a:	f000 f95b 	bl	80016d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_TX_Pin;
 800141e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001422:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001426:	2302      	movs	r3, #2
 8001428:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142c:	2300      	movs	r3, #0
 800142e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001432:	2300      	movs	r3, #0
 8001434:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001438:	2307      	movs	r3, #7
 800143a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 800143e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001442:	4619      	mov	r1, r3
 8001444:	4806      	ldr	r0, [pc, #24]	; (8001460 <HAL_UART_MspInit+0x100>)
 8001446:	f000 f945 	bl	80016d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800144a:	bf00      	nop
 800144c:	37b0      	adds	r7, #176	; 0xb0
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	40011000 	.word	0x40011000
 8001458:	40023800 	.word	0x40023800
 800145c:	40020400 	.word	0x40020400
 8001460:	40020000 	.word	0x40020000

08001464 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001464:	f8df d034 	ldr.w	sp, [pc, #52]	; 800149c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001468:	480d      	ldr	r0, [pc, #52]	; (80014a0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800146a:	490e      	ldr	r1, [pc, #56]	; (80014a4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800146c:	4a0e      	ldr	r2, [pc, #56]	; (80014a8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800146e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001470:	e002      	b.n	8001478 <LoopCopyDataInit>

08001472 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001472:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001474:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001476:	3304      	adds	r3, #4

08001478 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001478:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800147a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800147c:	d3f9      	bcc.n	8001472 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800147e:	4a0b      	ldr	r2, [pc, #44]	; (80014ac <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001480:	4c0b      	ldr	r4, [pc, #44]	; (80014b0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001482:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001484:	e001      	b.n	800148a <LoopFillZerobss>

08001486 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001486:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001488:	3204      	adds	r2, #4

0800148a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800148a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800148c:	d3fb      	bcc.n	8001486 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800148e:	f7ff ff25 	bl	80012dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001492:	f004 f841 	bl	8005518 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001496:	f7ff fd11 	bl	8000ebc <main>
  bx  lr    
 800149a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800149c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80014a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014a4:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 80014a8:	08005a5c 	.word	0x08005a5c
  ldr r2, =_sbss
 80014ac:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 80014b0:	20004258 	.word	0x20004258

080014b4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014b4:	e7fe      	b.n	80014b4 <ADC_IRQHandler>

080014b6 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014b6:	b580      	push	{r7, lr}
 80014b8:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014ba:	2003      	movs	r0, #3
 80014bc:	f000 f8d5 	bl	800166a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014c0:	200f      	movs	r0, #15
 80014c2:	f7ff fdcd 	bl	8001060 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014c6:	f7ff fda3 	bl	8001010 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014ca:	2300      	movs	r3, #0
}
 80014cc:	4618      	mov	r0, r3
 80014ce:	bd80      	pop	{r7, pc}

080014d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014d4:	4b06      	ldr	r3, [pc, #24]	; (80014f0 <HAL_IncTick+0x20>)
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	461a      	mov	r2, r3
 80014da:	4b06      	ldr	r3, [pc, #24]	; (80014f4 <HAL_IncTick+0x24>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	4413      	add	r3, r2
 80014e0:	4a04      	ldr	r2, [pc, #16]	; (80014f4 <HAL_IncTick+0x24>)
 80014e2:	6013      	str	r3, [r2, #0]
}
 80014e4:	bf00      	nop
 80014e6:	46bd      	mov	sp, r7
 80014e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ec:	4770      	bx	lr
 80014ee:	bf00      	nop
 80014f0:	20000008 	.word	0x20000008
 80014f4:	200003bc 	.word	0x200003bc

080014f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0
  return uwTick;
 80014fc:	4b03      	ldr	r3, [pc, #12]	; (800150c <HAL_GetTick+0x14>)
 80014fe:	681b      	ldr	r3, [r3, #0]
}
 8001500:	4618      	mov	r0, r3
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	200003bc 	.word	0x200003bc

08001510 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001510:	b480      	push	{r7}
 8001512:	b085      	sub	sp, #20
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	f003 0307 	and.w	r3, r3, #7
 800151e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001520:	4b0b      	ldr	r3, [pc, #44]	; (8001550 <__NVIC_SetPriorityGrouping+0x40>)
 8001522:	68db      	ldr	r3, [r3, #12]
 8001524:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001526:	68ba      	ldr	r2, [r7, #8]
 8001528:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800152c:	4013      	ands	r3, r2
 800152e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001534:	68bb      	ldr	r3, [r7, #8]
 8001536:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001538:	4b06      	ldr	r3, [pc, #24]	; (8001554 <__NVIC_SetPriorityGrouping+0x44>)
 800153a:	4313      	orrs	r3, r2
 800153c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800153e:	4a04      	ldr	r2, [pc, #16]	; (8001550 <__NVIC_SetPriorityGrouping+0x40>)
 8001540:	68bb      	ldr	r3, [r7, #8]
 8001542:	60d3      	str	r3, [r2, #12]
}
 8001544:	bf00      	nop
 8001546:	3714      	adds	r7, #20
 8001548:	46bd      	mov	sp, r7
 800154a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154e:	4770      	bx	lr
 8001550:	e000ed00 	.word	0xe000ed00
 8001554:	05fa0000 	.word	0x05fa0000

08001558 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001558:	b480      	push	{r7}
 800155a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800155c:	4b04      	ldr	r3, [pc, #16]	; (8001570 <__NVIC_GetPriorityGrouping+0x18>)
 800155e:	68db      	ldr	r3, [r3, #12]
 8001560:	0a1b      	lsrs	r3, r3, #8
 8001562:	f003 0307 	and.w	r3, r3, #7
}
 8001566:	4618      	mov	r0, r3
 8001568:	46bd      	mov	sp, r7
 800156a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156e:	4770      	bx	lr
 8001570:	e000ed00 	.word	0xe000ed00

08001574 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001574:	b480      	push	{r7}
 8001576:	b083      	sub	sp, #12
 8001578:	af00      	add	r7, sp, #0
 800157a:	4603      	mov	r3, r0
 800157c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800157e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001582:	2b00      	cmp	r3, #0
 8001584:	db0b      	blt.n	800159e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001586:	79fb      	ldrb	r3, [r7, #7]
 8001588:	f003 021f 	and.w	r2, r3, #31
 800158c:	4907      	ldr	r1, [pc, #28]	; (80015ac <__NVIC_EnableIRQ+0x38>)
 800158e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001592:	095b      	lsrs	r3, r3, #5
 8001594:	2001      	movs	r0, #1
 8001596:	fa00 f202 	lsl.w	r2, r0, r2
 800159a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800159e:	bf00      	nop
 80015a0:	370c      	adds	r7, #12
 80015a2:	46bd      	mov	sp, r7
 80015a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a8:	4770      	bx	lr
 80015aa:	bf00      	nop
 80015ac:	e000e100 	.word	0xe000e100

080015b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015b0:	b480      	push	{r7}
 80015b2:	b083      	sub	sp, #12
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	4603      	mov	r3, r0
 80015b8:	6039      	str	r1, [r7, #0]
 80015ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	db0a      	blt.n	80015da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	b2da      	uxtb	r2, r3
 80015c8:	490c      	ldr	r1, [pc, #48]	; (80015fc <__NVIC_SetPriority+0x4c>)
 80015ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ce:	0112      	lsls	r2, r2, #4
 80015d0:	b2d2      	uxtb	r2, r2
 80015d2:	440b      	add	r3, r1
 80015d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015d8:	e00a      	b.n	80015f0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015da:	683b      	ldr	r3, [r7, #0]
 80015dc:	b2da      	uxtb	r2, r3
 80015de:	4908      	ldr	r1, [pc, #32]	; (8001600 <__NVIC_SetPriority+0x50>)
 80015e0:	79fb      	ldrb	r3, [r7, #7]
 80015e2:	f003 030f 	and.w	r3, r3, #15
 80015e6:	3b04      	subs	r3, #4
 80015e8:	0112      	lsls	r2, r2, #4
 80015ea:	b2d2      	uxtb	r2, r2
 80015ec:	440b      	add	r3, r1
 80015ee:	761a      	strb	r2, [r3, #24]
}
 80015f0:	bf00      	nop
 80015f2:	370c      	adds	r7, #12
 80015f4:	46bd      	mov	sp, r7
 80015f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fa:	4770      	bx	lr
 80015fc:	e000e100 	.word	0xe000e100
 8001600:	e000ed00 	.word	0xe000ed00

08001604 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001604:	b480      	push	{r7}
 8001606:	b089      	sub	sp, #36	; 0x24
 8001608:	af00      	add	r7, sp, #0
 800160a:	60f8      	str	r0, [r7, #12]
 800160c:	60b9      	str	r1, [r7, #8]
 800160e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	f003 0307 	and.w	r3, r3, #7
 8001616:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001618:	69fb      	ldr	r3, [r7, #28]
 800161a:	f1c3 0307 	rsb	r3, r3, #7
 800161e:	2b04      	cmp	r3, #4
 8001620:	bf28      	it	cs
 8001622:	2304      	movcs	r3, #4
 8001624:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001626:	69fb      	ldr	r3, [r7, #28]
 8001628:	3304      	adds	r3, #4
 800162a:	2b06      	cmp	r3, #6
 800162c:	d902      	bls.n	8001634 <NVIC_EncodePriority+0x30>
 800162e:	69fb      	ldr	r3, [r7, #28]
 8001630:	3b03      	subs	r3, #3
 8001632:	e000      	b.n	8001636 <NVIC_EncodePriority+0x32>
 8001634:	2300      	movs	r3, #0
 8001636:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001638:	f04f 32ff 	mov.w	r2, #4294967295
 800163c:	69bb      	ldr	r3, [r7, #24]
 800163e:	fa02 f303 	lsl.w	r3, r2, r3
 8001642:	43da      	mvns	r2, r3
 8001644:	68bb      	ldr	r3, [r7, #8]
 8001646:	401a      	ands	r2, r3
 8001648:	697b      	ldr	r3, [r7, #20]
 800164a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800164c:	f04f 31ff 	mov.w	r1, #4294967295
 8001650:	697b      	ldr	r3, [r7, #20]
 8001652:	fa01 f303 	lsl.w	r3, r1, r3
 8001656:	43d9      	mvns	r1, r3
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800165c:	4313      	orrs	r3, r2
         );
}
 800165e:	4618      	mov	r0, r3
 8001660:	3724      	adds	r7, #36	; 0x24
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr

0800166a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800166a:	b580      	push	{r7, lr}
 800166c:	b082      	sub	sp, #8
 800166e:	af00      	add	r7, sp, #0
 8001670:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001672:	6878      	ldr	r0, [r7, #4]
 8001674:	f7ff ff4c 	bl	8001510 <__NVIC_SetPriorityGrouping>
}
 8001678:	bf00      	nop
 800167a:	3708      	adds	r7, #8
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}

08001680 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001680:	b580      	push	{r7, lr}
 8001682:	b086      	sub	sp, #24
 8001684:	af00      	add	r7, sp, #0
 8001686:	4603      	mov	r3, r0
 8001688:	60b9      	str	r1, [r7, #8]
 800168a:	607a      	str	r2, [r7, #4]
 800168c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800168e:	2300      	movs	r3, #0
 8001690:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001692:	f7ff ff61 	bl	8001558 <__NVIC_GetPriorityGrouping>
 8001696:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001698:	687a      	ldr	r2, [r7, #4]
 800169a:	68b9      	ldr	r1, [r7, #8]
 800169c:	6978      	ldr	r0, [r7, #20]
 800169e:	f7ff ffb1 	bl	8001604 <NVIC_EncodePriority>
 80016a2:	4602      	mov	r2, r0
 80016a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016a8:	4611      	mov	r1, r2
 80016aa:	4618      	mov	r0, r3
 80016ac:	f7ff ff80 	bl	80015b0 <__NVIC_SetPriority>
}
 80016b0:	bf00      	nop
 80016b2:	3718      	adds	r7, #24
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bd80      	pop	{r7, pc}

080016b8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b082      	sub	sp, #8
 80016bc:	af00      	add	r7, sp, #0
 80016be:	4603      	mov	r3, r0
 80016c0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016c6:	4618      	mov	r0, r3
 80016c8:	f7ff ff54 	bl	8001574 <__NVIC_EnableIRQ>
}
 80016cc:	bf00      	nop
 80016ce:	3708      	adds	r7, #8
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bd80      	pop	{r7, pc}

080016d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b089      	sub	sp, #36	; 0x24
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
 80016dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80016de:	2300      	movs	r3, #0
 80016e0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80016e2:	2300      	movs	r3, #0
 80016e4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80016e6:	2300      	movs	r3, #0
 80016e8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80016ea:	2300      	movs	r3, #0
 80016ec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80016ee:	2300      	movs	r3, #0
 80016f0:	61fb      	str	r3, [r7, #28]
 80016f2:	e175      	b.n	80019e0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80016f4:	2201      	movs	r2, #1
 80016f6:	69fb      	ldr	r3, [r7, #28]
 80016f8:	fa02 f303 	lsl.w	r3, r2, r3
 80016fc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	697a      	ldr	r2, [r7, #20]
 8001704:	4013      	ands	r3, r2
 8001706:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001708:	693a      	ldr	r2, [r7, #16]
 800170a:	697b      	ldr	r3, [r7, #20]
 800170c:	429a      	cmp	r2, r3
 800170e:	f040 8164 	bne.w	80019da <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	685b      	ldr	r3, [r3, #4]
 8001716:	f003 0303 	and.w	r3, r3, #3
 800171a:	2b01      	cmp	r3, #1
 800171c:	d005      	beq.n	800172a <HAL_GPIO_Init+0x56>
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	685b      	ldr	r3, [r3, #4]
 8001722:	f003 0303 	and.w	r3, r3, #3
 8001726:	2b02      	cmp	r3, #2
 8001728:	d130      	bne.n	800178c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	689b      	ldr	r3, [r3, #8]
 800172e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001730:	69fb      	ldr	r3, [r7, #28]
 8001732:	005b      	lsls	r3, r3, #1
 8001734:	2203      	movs	r2, #3
 8001736:	fa02 f303 	lsl.w	r3, r2, r3
 800173a:	43db      	mvns	r3, r3
 800173c:	69ba      	ldr	r2, [r7, #24]
 800173e:	4013      	ands	r3, r2
 8001740:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	68da      	ldr	r2, [r3, #12]
 8001746:	69fb      	ldr	r3, [r7, #28]
 8001748:	005b      	lsls	r3, r3, #1
 800174a:	fa02 f303 	lsl.w	r3, r2, r3
 800174e:	69ba      	ldr	r2, [r7, #24]
 8001750:	4313      	orrs	r3, r2
 8001752:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	69ba      	ldr	r2, [r7, #24]
 8001758:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	685b      	ldr	r3, [r3, #4]
 800175e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001760:	2201      	movs	r2, #1
 8001762:	69fb      	ldr	r3, [r7, #28]
 8001764:	fa02 f303 	lsl.w	r3, r2, r3
 8001768:	43db      	mvns	r3, r3
 800176a:	69ba      	ldr	r2, [r7, #24]
 800176c:	4013      	ands	r3, r2
 800176e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	091b      	lsrs	r3, r3, #4
 8001776:	f003 0201 	and.w	r2, r3, #1
 800177a:	69fb      	ldr	r3, [r7, #28]
 800177c:	fa02 f303 	lsl.w	r3, r2, r3
 8001780:	69ba      	ldr	r2, [r7, #24]
 8001782:	4313      	orrs	r3, r2
 8001784:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	69ba      	ldr	r2, [r7, #24]
 800178a:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	f003 0303 	and.w	r3, r3, #3
 8001794:	2b03      	cmp	r3, #3
 8001796:	d017      	beq.n	80017c8 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	68db      	ldr	r3, [r3, #12]
 800179c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800179e:	69fb      	ldr	r3, [r7, #28]
 80017a0:	005b      	lsls	r3, r3, #1
 80017a2:	2203      	movs	r2, #3
 80017a4:	fa02 f303 	lsl.w	r3, r2, r3
 80017a8:	43db      	mvns	r3, r3
 80017aa:	69ba      	ldr	r2, [r7, #24]
 80017ac:	4013      	ands	r3, r2
 80017ae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	689a      	ldr	r2, [r3, #8]
 80017b4:	69fb      	ldr	r3, [r7, #28]
 80017b6:	005b      	lsls	r3, r3, #1
 80017b8:	fa02 f303 	lsl.w	r3, r2, r3
 80017bc:	69ba      	ldr	r2, [r7, #24]
 80017be:	4313      	orrs	r3, r2
 80017c0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	69ba      	ldr	r2, [r7, #24]
 80017c6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	f003 0303 	and.w	r3, r3, #3
 80017d0:	2b02      	cmp	r3, #2
 80017d2:	d123      	bne.n	800181c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80017d4:	69fb      	ldr	r3, [r7, #28]
 80017d6:	08da      	lsrs	r2, r3, #3
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	3208      	adds	r2, #8
 80017dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80017e2:	69fb      	ldr	r3, [r7, #28]
 80017e4:	f003 0307 	and.w	r3, r3, #7
 80017e8:	009b      	lsls	r3, r3, #2
 80017ea:	220f      	movs	r2, #15
 80017ec:	fa02 f303 	lsl.w	r3, r2, r3
 80017f0:	43db      	mvns	r3, r3
 80017f2:	69ba      	ldr	r2, [r7, #24]
 80017f4:	4013      	ands	r3, r2
 80017f6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	691a      	ldr	r2, [r3, #16]
 80017fc:	69fb      	ldr	r3, [r7, #28]
 80017fe:	f003 0307 	and.w	r3, r3, #7
 8001802:	009b      	lsls	r3, r3, #2
 8001804:	fa02 f303 	lsl.w	r3, r2, r3
 8001808:	69ba      	ldr	r2, [r7, #24]
 800180a:	4313      	orrs	r3, r2
 800180c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800180e:	69fb      	ldr	r3, [r7, #28]
 8001810:	08da      	lsrs	r2, r3, #3
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	3208      	adds	r2, #8
 8001816:	69b9      	ldr	r1, [r7, #24]
 8001818:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001822:	69fb      	ldr	r3, [r7, #28]
 8001824:	005b      	lsls	r3, r3, #1
 8001826:	2203      	movs	r2, #3
 8001828:	fa02 f303 	lsl.w	r3, r2, r3
 800182c:	43db      	mvns	r3, r3
 800182e:	69ba      	ldr	r2, [r7, #24]
 8001830:	4013      	ands	r3, r2
 8001832:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	f003 0203 	and.w	r2, r3, #3
 800183c:	69fb      	ldr	r3, [r7, #28]
 800183e:	005b      	lsls	r3, r3, #1
 8001840:	fa02 f303 	lsl.w	r3, r2, r3
 8001844:	69ba      	ldr	r2, [r7, #24]
 8001846:	4313      	orrs	r3, r2
 8001848:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	69ba      	ldr	r2, [r7, #24]
 800184e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001858:	2b00      	cmp	r3, #0
 800185a:	f000 80be 	beq.w	80019da <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800185e:	4b66      	ldr	r3, [pc, #408]	; (80019f8 <HAL_GPIO_Init+0x324>)
 8001860:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001862:	4a65      	ldr	r2, [pc, #404]	; (80019f8 <HAL_GPIO_Init+0x324>)
 8001864:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001868:	6453      	str	r3, [r2, #68]	; 0x44
 800186a:	4b63      	ldr	r3, [pc, #396]	; (80019f8 <HAL_GPIO_Init+0x324>)
 800186c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800186e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001872:	60fb      	str	r3, [r7, #12]
 8001874:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001876:	4a61      	ldr	r2, [pc, #388]	; (80019fc <HAL_GPIO_Init+0x328>)
 8001878:	69fb      	ldr	r3, [r7, #28]
 800187a:	089b      	lsrs	r3, r3, #2
 800187c:	3302      	adds	r3, #2
 800187e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001882:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001884:	69fb      	ldr	r3, [r7, #28]
 8001886:	f003 0303 	and.w	r3, r3, #3
 800188a:	009b      	lsls	r3, r3, #2
 800188c:	220f      	movs	r2, #15
 800188e:	fa02 f303 	lsl.w	r3, r2, r3
 8001892:	43db      	mvns	r3, r3
 8001894:	69ba      	ldr	r2, [r7, #24]
 8001896:	4013      	ands	r3, r2
 8001898:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	4a58      	ldr	r2, [pc, #352]	; (8001a00 <HAL_GPIO_Init+0x32c>)
 800189e:	4293      	cmp	r3, r2
 80018a0:	d037      	beq.n	8001912 <HAL_GPIO_Init+0x23e>
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	4a57      	ldr	r2, [pc, #348]	; (8001a04 <HAL_GPIO_Init+0x330>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d031      	beq.n	800190e <HAL_GPIO_Init+0x23a>
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	4a56      	ldr	r2, [pc, #344]	; (8001a08 <HAL_GPIO_Init+0x334>)
 80018ae:	4293      	cmp	r3, r2
 80018b0:	d02b      	beq.n	800190a <HAL_GPIO_Init+0x236>
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	4a55      	ldr	r2, [pc, #340]	; (8001a0c <HAL_GPIO_Init+0x338>)
 80018b6:	4293      	cmp	r3, r2
 80018b8:	d025      	beq.n	8001906 <HAL_GPIO_Init+0x232>
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	4a54      	ldr	r2, [pc, #336]	; (8001a10 <HAL_GPIO_Init+0x33c>)
 80018be:	4293      	cmp	r3, r2
 80018c0:	d01f      	beq.n	8001902 <HAL_GPIO_Init+0x22e>
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	4a53      	ldr	r2, [pc, #332]	; (8001a14 <HAL_GPIO_Init+0x340>)
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d019      	beq.n	80018fe <HAL_GPIO_Init+0x22a>
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	4a52      	ldr	r2, [pc, #328]	; (8001a18 <HAL_GPIO_Init+0x344>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d013      	beq.n	80018fa <HAL_GPIO_Init+0x226>
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	4a51      	ldr	r2, [pc, #324]	; (8001a1c <HAL_GPIO_Init+0x348>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d00d      	beq.n	80018f6 <HAL_GPIO_Init+0x222>
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	4a50      	ldr	r2, [pc, #320]	; (8001a20 <HAL_GPIO_Init+0x34c>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d007      	beq.n	80018f2 <HAL_GPIO_Init+0x21e>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	4a4f      	ldr	r2, [pc, #316]	; (8001a24 <HAL_GPIO_Init+0x350>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d101      	bne.n	80018ee <HAL_GPIO_Init+0x21a>
 80018ea:	2309      	movs	r3, #9
 80018ec:	e012      	b.n	8001914 <HAL_GPIO_Init+0x240>
 80018ee:	230a      	movs	r3, #10
 80018f0:	e010      	b.n	8001914 <HAL_GPIO_Init+0x240>
 80018f2:	2308      	movs	r3, #8
 80018f4:	e00e      	b.n	8001914 <HAL_GPIO_Init+0x240>
 80018f6:	2307      	movs	r3, #7
 80018f8:	e00c      	b.n	8001914 <HAL_GPIO_Init+0x240>
 80018fa:	2306      	movs	r3, #6
 80018fc:	e00a      	b.n	8001914 <HAL_GPIO_Init+0x240>
 80018fe:	2305      	movs	r3, #5
 8001900:	e008      	b.n	8001914 <HAL_GPIO_Init+0x240>
 8001902:	2304      	movs	r3, #4
 8001904:	e006      	b.n	8001914 <HAL_GPIO_Init+0x240>
 8001906:	2303      	movs	r3, #3
 8001908:	e004      	b.n	8001914 <HAL_GPIO_Init+0x240>
 800190a:	2302      	movs	r3, #2
 800190c:	e002      	b.n	8001914 <HAL_GPIO_Init+0x240>
 800190e:	2301      	movs	r3, #1
 8001910:	e000      	b.n	8001914 <HAL_GPIO_Init+0x240>
 8001912:	2300      	movs	r3, #0
 8001914:	69fa      	ldr	r2, [r7, #28]
 8001916:	f002 0203 	and.w	r2, r2, #3
 800191a:	0092      	lsls	r2, r2, #2
 800191c:	4093      	lsls	r3, r2
 800191e:	69ba      	ldr	r2, [r7, #24]
 8001920:	4313      	orrs	r3, r2
 8001922:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001924:	4935      	ldr	r1, [pc, #212]	; (80019fc <HAL_GPIO_Init+0x328>)
 8001926:	69fb      	ldr	r3, [r7, #28]
 8001928:	089b      	lsrs	r3, r3, #2
 800192a:	3302      	adds	r3, #2
 800192c:	69ba      	ldr	r2, [r7, #24]
 800192e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001932:	4b3d      	ldr	r3, [pc, #244]	; (8001a28 <HAL_GPIO_Init+0x354>)
 8001934:	689b      	ldr	r3, [r3, #8]
 8001936:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001938:	693b      	ldr	r3, [r7, #16]
 800193a:	43db      	mvns	r3, r3
 800193c:	69ba      	ldr	r2, [r7, #24]
 800193e:	4013      	ands	r3, r2
 8001940:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800194a:	2b00      	cmp	r3, #0
 800194c:	d003      	beq.n	8001956 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800194e:	69ba      	ldr	r2, [r7, #24]
 8001950:	693b      	ldr	r3, [r7, #16]
 8001952:	4313      	orrs	r3, r2
 8001954:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001956:	4a34      	ldr	r2, [pc, #208]	; (8001a28 <HAL_GPIO_Init+0x354>)
 8001958:	69bb      	ldr	r3, [r7, #24]
 800195a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800195c:	4b32      	ldr	r3, [pc, #200]	; (8001a28 <HAL_GPIO_Init+0x354>)
 800195e:	68db      	ldr	r3, [r3, #12]
 8001960:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001962:	693b      	ldr	r3, [r7, #16]
 8001964:	43db      	mvns	r3, r3
 8001966:	69ba      	ldr	r2, [r7, #24]
 8001968:	4013      	ands	r3, r2
 800196a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001974:	2b00      	cmp	r3, #0
 8001976:	d003      	beq.n	8001980 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001978:	69ba      	ldr	r2, [r7, #24]
 800197a:	693b      	ldr	r3, [r7, #16]
 800197c:	4313      	orrs	r3, r2
 800197e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001980:	4a29      	ldr	r2, [pc, #164]	; (8001a28 <HAL_GPIO_Init+0x354>)
 8001982:	69bb      	ldr	r3, [r7, #24]
 8001984:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001986:	4b28      	ldr	r3, [pc, #160]	; (8001a28 <HAL_GPIO_Init+0x354>)
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800198c:	693b      	ldr	r3, [r7, #16]
 800198e:	43db      	mvns	r3, r3
 8001990:	69ba      	ldr	r2, [r7, #24]
 8001992:	4013      	ands	r3, r2
 8001994:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d003      	beq.n	80019aa <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80019a2:	69ba      	ldr	r2, [r7, #24]
 80019a4:	693b      	ldr	r3, [r7, #16]
 80019a6:	4313      	orrs	r3, r2
 80019a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80019aa:	4a1f      	ldr	r2, [pc, #124]	; (8001a28 <HAL_GPIO_Init+0x354>)
 80019ac:	69bb      	ldr	r3, [r7, #24]
 80019ae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80019b0:	4b1d      	ldr	r3, [pc, #116]	; (8001a28 <HAL_GPIO_Init+0x354>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019b6:	693b      	ldr	r3, [r7, #16]
 80019b8:	43db      	mvns	r3, r3
 80019ba:	69ba      	ldr	r2, [r7, #24]
 80019bc:	4013      	ands	r3, r2
 80019be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	685b      	ldr	r3, [r3, #4]
 80019c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d003      	beq.n	80019d4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80019cc:	69ba      	ldr	r2, [r7, #24]
 80019ce:	693b      	ldr	r3, [r7, #16]
 80019d0:	4313      	orrs	r3, r2
 80019d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80019d4:	4a14      	ldr	r2, [pc, #80]	; (8001a28 <HAL_GPIO_Init+0x354>)
 80019d6:	69bb      	ldr	r3, [r7, #24]
 80019d8:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80019da:	69fb      	ldr	r3, [r7, #28]
 80019dc:	3301      	adds	r3, #1
 80019de:	61fb      	str	r3, [r7, #28]
 80019e0:	69fb      	ldr	r3, [r7, #28]
 80019e2:	2b0f      	cmp	r3, #15
 80019e4:	f67f ae86 	bls.w	80016f4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80019e8:	bf00      	nop
 80019ea:	bf00      	nop
 80019ec:	3724      	adds	r7, #36	; 0x24
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr
 80019f6:	bf00      	nop
 80019f8:	40023800 	.word	0x40023800
 80019fc:	40013800 	.word	0x40013800
 8001a00:	40020000 	.word	0x40020000
 8001a04:	40020400 	.word	0x40020400
 8001a08:	40020800 	.word	0x40020800
 8001a0c:	40020c00 	.word	0x40020c00
 8001a10:	40021000 	.word	0x40021000
 8001a14:	40021400 	.word	0x40021400
 8001a18:	40021800 	.word	0x40021800
 8001a1c:	40021c00 	.word	0x40021c00
 8001a20:	40022000 	.word	0x40022000
 8001a24:	40022400 	.word	0x40022400
 8001a28:	40013c00 	.word	0x40013c00

08001a2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b083      	sub	sp, #12
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
 8001a34:	460b      	mov	r3, r1
 8001a36:	807b      	strh	r3, [r7, #2]
 8001a38:	4613      	mov	r3, r2
 8001a3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a3c:	787b      	ldrb	r3, [r7, #1]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d003      	beq.n	8001a4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a42:	887a      	ldrh	r2, [r7, #2]
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001a48:	e003      	b.n	8001a52 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001a4a:	887b      	ldrh	r3, [r7, #2]
 8001a4c:	041a      	lsls	r2, r3, #16
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	619a      	str	r2, [r3, #24]
}
 8001a52:	bf00      	nop
 8001a54:	370c      	adds	r7, #12
 8001a56:	46bd      	mov	sp, r7
 8001a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5c:	4770      	bx	lr

08001a5e <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001a5e:	b480      	push	{r7}
 8001a60:	b085      	sub	sp, #20
 8001a62:	af00      	add	r7, sp, #0
 8001a64:	6078      	str	r0, [r7, #4]
 8001a66:	460b      	mov	r3, r1
 8001a68:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	695b      	ldr	r3, [r3, #20]
 8001a6e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001a70:	887a      	ldrh	r2, [r7, #2]
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	4013      	ands	r3, r2
 8001a76:	041a      	lsls	r2, r3, #16
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	43d9      	mvns	r1, r3
 8001a7c:	887b      	ldrh	r3, [r7, #2]
 8001a7e:	400b      	ands	r3, r1
 8001a80:	431a      	orrs	r2, r3
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	619a      	str	r2, [r3, #24]
}
 8001a86:	bf00      	nop
 8001a88:	3714      	adds	r7, #20
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr
	...

08001a94 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b082      	sub	sp, #8
 8001a98:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001a9e:	4b23      	ldr	r3, [pc, #140]	; (8001b2c <HAL_PWREx_EnableOverDrive+0x98>)
 8001aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aa2:	4a22      	ldr	r2, [pc, #136]	; (8001b2c <HAL_PWREx_EnableOverDrive+0x98>)
 8001aa4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001aa8:	6413      	str	r3, [r2, #64]	; 0x40
 8001aaa:	4b20      	ldr	r3, [pc, #128]	; (8001b2c <HAL_PWREx_EnableOverDrive+0x98>)
 8001aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ab2:	603b      	str	r3, [r7, #0]
 8001ab4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001ab6:	4b1e      	ldr	r3, [pc, #120]	; (8001b30 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	4a1d      	ldr	r2, [pc, #116]	; (8001b30 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001abc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ac0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001ac2:	f7ff fd19 	bl	80014f8 <HAL_GetTick>
 8001ac6:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001ac8:	e009      	b.n	8001ade <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001aca:	f7ff fd15 	bl	80014f8 <HAL_GetTick>
 8001ace:	4602      	mov	r2, r0
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	1ad3      	subs	r3, r2, r3
 8001ad4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001ad8:	d901      	bls.n	8001ade <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8001ada:	2303      	movs	r3, #3
 8001adc:	e022      	b.n	8001b24 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001ade:	4b14      	ldr	r3, [pc, #80]	; (8001b30 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ae6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001aea:	d1ee      	bne.n	8001aca <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001aec:	4b10      	ldr	r3, [pc, #64]	; (8001b30 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a0f      	ldr	r2, [pc, #60]	; (8001b30 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001af2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001af6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001af8:	f7ff fcfe 	bl	80014f8 <HAL_GetTick>
 8001afc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001afe:	e009      	b.n	8001b14 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001b00:	f7ff fcfa 	bl	80014f8 <HAL_GetTick>
 8001b04:	4602      	mov	r2, r0
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	1ad3      	subs	r3, r2, r3
 8001b0a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001b0e:	d901      	bls.n	8001b14 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8001b10:	2303      	movs	r3, #3
 8001b12:	e007      	b.n	8001b24 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001b14:	4b06      	ldr	r3, [pc, #24]	; (8001b30 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001b16:	685b      	ldr	r3, [r3, #4]
 8001b18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b1c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001b20:	d1ee      	bne.n	8001b00 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8001b22:	2300      	movs	r3, #0
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	3708      	adds	r7, #8
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	40023800 	.word	0x40023800
 8001b30:	40007000 	.word	0x40007000

08001b34 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b086      	sub	sp, #24
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d101      	bne.n	8001b4a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8001b46:	2301      	movs	r3, #1
 8001b48:	e291      	b.n	800206e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f003 0301 	and.w	r3, r3, #1
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	f000 8087 	beq.w	8001c66 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b58:	4b96      	ldr	r3, [pc, #600]	; (8001db4 <HAL_RCC_OscConfig+0x280>)
 8001b5a:	689b      	ldr	r3, [r3, #8]
 8001b5c:	f003 030c 	and.w	r3, r3, #12
 8001b60:	2b04      	cmp	r3, #4
 8001b62:	d00c      	beq.n	8001b7e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b64:	4b93      	ldr	r3, [pc, #588]	; (8001db4 <HAL_RCC_OscConfig+0x280>)
 8001b66:	689b      	ldr	r3, [r3, #8]
 8001b68:	f003 030c 	and.w	r3, r3, #12
 8001b6c:	2b08      	cmp	r3, #8
 8001b6e:	d112      	bne.n	8001b96 <HAL_RCC_OscConfig+0x62>
 8001b70:	4b90      	ldr	r3, [pc, #576]	; (8001db4 <HAL_RCC_OscConfig+0x280>)
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b78:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001b7c:	d10b      	bne.n	8001b96 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b7e:	4b8d      	ldr	r3, [pc, #564]	; (8001db4 <HAL_RCC_OscConfig+0x280>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d06c      	beq.n	8001c64 <HAL_RCC_OscConfig+0x130>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d168      	bne.n	8001c64 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001b92:	2301      	movs	r3, #1
 8001b94:	e26b      	b.n	800206e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b9e:	d106      	bne.n	8001bae <HAL_RCC_OscConfig+0x7a>
 8001ba0:	4b84      	ldr	r3, [pc, #528]	; (8001db4 <HAL_RCC_OscConfig+0x280>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a83      	ldr	r2, [pc, #524]	; (8001db4 <HAL_RCC_OscConfig+0x280>)
 8001ba6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001baa:	6013      	str	r3, [r2, #0]
 8001bac:	e02e      	b.n	8001c0c <HAL_RCC_OscConfig+0xd8>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d10c      	bne.n	8001bd0 <HAL_RCC_OscConfig+0x9c>
 8001bb6:	4b7f      	ldr	r3, [pc, #508]	; (8001db4 <HAL_RCC_OscConfig+0x280>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	4a7e      	ldr	r2, [pc, #504]	; (8001db4 <HAL_RCC_OscConfig+0x280>)
 8001bbc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bc0:	6013      	str	r3, [r2, #0]
 8001bc2:	4b7c      	ldr	r3, [pc, #496]	; (8001db4 <HAL_RCC_OscConfig+0x280>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4a7b      	ldr	r2, [pc, #492]	; (8001db4 <HAL_RCC_OscConfig+0x280>)
 8001bc8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bcc:	6013      	str	r3, [r2, #0]
 8001bce:	e01d      	b.n	8001c0c <HAL_RCC_OscConfig+0xd8>
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001bd8:	d10c      	bne.n	8001bf4 <HAL_RCC_OscConfig+0xc0>
 8001bda:	4b76      	ldr	r3, [pc, #472]	; (8001db4 <HAL_RCC_OscConfig+0x280>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4a75      	ldr	r2, [pc, #468]	; (8001db4 <HAL_RCC_OscConfig+0x280>)
 8001be0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001be4:	6013      	str	r3, [r2, #0]
 8001be6:	4b73      	ldr	r3, [pc, #460]	; (8001db4 <HAL_RCC_OscConfig+0x280>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4a72      	ldr	r2, [pc, #456]	; (8001db4 <HAL_RCC_OscConfig+0x280>)
 8001bec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bf0:	6013      	str	r3, [r2, #0]
 8001bf2:	e00b      	b.n	8001c0c <HAL_RCC_OscConfig+0xd8>
 8001bf4:	4b6f      	ldr	r3, [pc, #444]	; (8001db4 <HAL_RCC_OscConfig+0x280>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a6e      	ldr	r2, [pc, #440]	; (8001db4 <HAL_RCC_OscConfig+0x280>)
 8001bfa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bfe:	6013      	str	r3, [r2, #0]
 8001c00:	4b6c      	ldr	r3, [pc, #432]	; (8001db4 <HAL_RCC_OscConfig+0x280>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a6b      	ldr	r2, [pc, #428]	; (8001db4 <HAL_RCC_OscConfig+0x280>)
 8001c06:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c0a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d013      	beq.n	8001c3c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c14:	f7ff fc70 	bl	80014f8 <HAL_GetTick>
 8001c18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c1a:	e008      	b.n	8001c2e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c1c:	f7ff fc6c 	bl	80014f8 <HAL_GetTick>
 8001c20:	4602      	mov	r2, r0
 8001c22:	693b      	ldr	r3, [r7, #16]
 8001c24:	1ad3      	subs	r3, r2, r3
 8001c26:	2b64      	cmp	r3, #100	; 0x64
 8001c28:	d901      	bls.n	8001c2e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001c2a:	2303      	movs	r3, #3
 8001c2c:	e21f      	b.n	800206e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c2e:	4b61      	ldr	r3, [pc, #388]	; (8001db4 <HAL_RCC_OscConfig+0x280>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d0f0      	beq.n	8001c1c <HAL_RCC_OscConfig+0xe8>
 8001c3a:	e014      	b.n	8001c66 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c3c:	f7ff fc5c 	bl	80014f8 <HAL_GetTick>
 8001c40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c42:	e008      	b.n	8001c56 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c44:	f7ff fc58 	bl	80014f8 <HAL_GetTick>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	693b      	ldr	r3, [r7, #16]
 8001c4c:	1ad3      	subs	r3, r2, r3
 8001c4e:	2b64      	cmp	r3, #100	; 0x64
 8001c50:	d901      	bls.n	8001c56 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001c52:	2303      	movs	r3, #3
 8001c54:	e20b      	b.n	800206e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c56:	4b57      	ldr	r3, [pc, #348]	; (8001db4 <HAL_RCC_OscConfig+0x280>)
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d1f0      	bne.n	8001c44 <HAL_RCC_OscConfig+0x110>
 8001c62:	e000      	b.n	8001c66 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c64:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f003 0302 	and.w	r3, r3, #2
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d069      	beq.n	8001d46 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c72:	4b50      	ldr	r3, [pc, #320]	; (8001db4 <HAL_RCC_OscConfig+0x280>)
 8001c74:	689b      	ldr	r3, [r3, #8]
 8001c76:	f003 030c 	and.w	r3, r3, #12
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d00b      	beq.n	8001c96 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c7e:	4b4d      	ldr	r3, [pc, #308]	; (8001db4 <HAL_RCC_OscConfig+0x280>)
 8001c80:	689b      	ldr	r3, [r3, #8]
 8001c82:	f003 030c 	and.w	r3, r3, #12
 8001c86:	2b08      	cmp	r3, #8
 8001c88:	d11c      	bne.n	8001cc4 <HAL_RCC_OscConfig+0x190>
 8001c8a:	4b4a      	ldr	r3, [pc, #296]	; (8001db4 <HAL_RCC_OscConfig+0x280>)
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d116      	bne.n	8001cc4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c96:	4b47      	ldr	r3, [pc, #284]	; (8001db4 <HAL_RCC_OscConfig+0x280>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f003 0302 	and.w	r3, r3, #2
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d005      	beq.n	8001cae <HAL_RCC_OscConfig+0x17a>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	68db      	ldr	r3, [r3, #12]
 8001ca6:	2b01      	cmp	r3, #1
 8001ca8:	d001      	beq.n	8001cae <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8001caa:	2301      	movs	r3, #1
 8001cac:	e1df      	b.n	800206e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cae:	4b41      	ldr	r3, [pc, #260]	; (8001db4 <HAL_RCC_OscConfig+0x280>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	691b      	ldr	r3, [r3, #16]
 8001cba:	00db      	lsls	r3, r3, #3
 8001cbc:	493d      	ldr	r1, [pc, #244]	; (8001db4 <HAL_RCC_OscConfig+0x280>)
 8001cbe:	4313      	orrs	r3, r2
 8001cc0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cc2:	e040      	b.n	8001d46 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	68db      	ldr	r3, [r3, #12]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d023      	beq.n	8001d14 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ccc:	4b39      	ldr	r3, [pc, #228]	; (8001db4 <HAL_RCC_OscConfig+0x280>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4a38      	ldr	r2, [pc, #224]	; (8001db4 <HAL_RCC_OscConfig+0x280>)
 8001cd2:	f043 0301 	orr.w	r3, r3, #1
 8001cd6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cd8:	f7ff fc0e 	bl	80014f8 <HAL_GetTick>
 8001cdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cde:	e008      	b.n	8001cf2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ce0:	f7ff fc0a 	bl	80014f8 <HAL_GetTick>
 8001ce4:	4602      	mov	r2, r0
 8001ce6:	693b      	ldr	r3, [r7, #16]
 8001ce8:	1ad3      	subs	r3, r2, r3
 8001cea:	2b02      	cmp	r3, #2
 8001cec:	d901      	bls.n	8001cf2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001cee:	2303      	movs	r3, #3
 8001cf0:	e1bd      	b.n	800206e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cf2:	4b30      	ldr	r3, [pc, #192]	; (8001db4 <HAL_RCC_OscConfig+0x280>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f003 0302 	and.w	r3, r3, #2
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d0f0      	beq.n	8001ce0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cfe:	4b2d      	ldr	r3, [pc, #180]	; (8001db4 <HAL_RCC_OscConfig+0x280>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	691b      	ldr	r3, [r3, #16]
 8001d0a:	00db      	lsls	r3, r3, #3
 8001d0c:	4929      	ldr	r1, [pc, #164]	; (8001db4 <HAL_RCC_OscConfig+0x280>)
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	600b      	str	r3, [r1, #0]
 8001d12:	e018      	b.n	8001d46 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d14:	4b27      	ldr	r3, [pc, #156]	; (8001db4 <HAL_RCC_OscConfig+0x280>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a26      	ldr	r2, [pc, #152]	; (8001db4 <HAL_RCC_OscConfig+0x280>)
 8001d1a:	f023 0301 	bic.w	r3, r3, #1
 8001d1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d20:	f7ff fbea 	bl	80014f8 <HAL_GetTick>
 8001d24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d26:	e008      	b.n	8001d3a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d28:	f7ff fbe6 	bl	80014f8 <HAL_GetTick>
 8001d2c:	4602      	mov	r2, r0
 8001d2e:	693b      	ldr	r3, [r7, #16]
 8001d30:	1ad3      	subs	r3, r2, r3
 8001d32:	2b02      	cmp	r3, #2
 8001d34:	d901      	bls.n	8001d3a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001d36:	2303      	movs	r3, #3
 8001d38:	e199      	b.n	800206e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d3a:	4b1e      	ldr	r3, [pc, #120]	; (8001db4 <HAL_RCC_OscConfig+0x280>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f003 0302 	and.w	r3, r3, #2
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d1f0      	bne.n	8001d28 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f003 0308 	and.w	r3, r3, #8
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d038      	beq.n	8001dc4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	695b      	ldr	r3, [r3, #20]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d019      	beq.n	8001d8e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d5a:	4b16      	ldr	r3, [pc, #88]	; (8001db4 <HAL_RCC_OscConfig+0x280>)
 8001d5c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d5e:	4a15      	ldr	r2, [pc, #84]	; (8001db4 <HAL_RCC_OscConfig+0x280>)
 8001d60:	f043 0301 	orr.w	r3, r3, #1
 8001d64:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d66:	f7ff fbc7 	bl	80014f8 <HAL_GetTick>
 8001d6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d6c:	e008      	b.n	8001d80 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d6e:	f7ff fbc3 	bl	80014f8 <HAL_GetTick>
 8001d72:	4602      	mov	r2, r0
 8001d74:	693b      	ldr	r3, [r7, #16]
 8001d76:	1ad3      	subs	r3, r2, r3
 8001d78:	2b02      	cmp	r3, #2
 8001d7a:	d901      	bls.n	8001d80 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001d7c:	2303      	movs	r3, #3
 8001d7e:	e176      	b.n	800206e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d80:	4b0c      	ldr	r3, [pc, #48]	; (8001db4 <HAL_RCC_OscConfig+0x280>)
 8001d82:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d84:	f003 0302 	and.w	r3, r3, #2
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d0f0      	beq.n	8001d6e <HAL_RCC_OscConfig+0x23a>
 8001d8c:	e01a      	b.n	8001dc4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d8e:	4b09      	ldr	r3, [pc, #36]	; (8001db4 <HAL_RCC_OscConfig+0x280>)
 8001d90:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d92:	4a08      	ldr	r2, [pc, #32]	; (8001db4 <HAL_RCC_OscConfig+0x280>)
 8001d94:	f023 0301 	bic.w	r3, r3, #1
 8001d98:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d9a:	f7ff fbad 	bl	80014f8 <HAL_GetTick>
 8001d9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001da0:	e00a      	b.n	8001db8 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001da2:	f7ff fba9 	bl	80014f8 <HAL_GetTick>
 8001da6:	4602      	mov	r2, r0
 8001da8:	693b      	ldr	r3, [r7, #16]
 8001daa:	1ad3      	subs	r3, r2, r3
 8001dac:	2b02      	cmp	r3, #2
 8001dae:	d903      	bls.n	8001db8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001db0:	2303      	movs	r3, #3
 8001db2:	e15c      	b.n	800206e <HAL_RCC_OscConfig+0x53a>
 8001db4:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001db8:	4b91      	ldr	r3, [pc, #580]	; (8002000 <HAL_RCC_OscConfig+0x4cc>)
 8001dba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001dbc:	f003 0302 	and.w	r3, r3, #2
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d1ee      	bne.n	8001da2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f003 0304 	and.w	r3, r3, #4
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	f000 80a4 	beq.w	8001f1a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001dd2:	4b8b      	ldr	r3, [pc, #556]	; (8002000 <HAL_RCC_OscConfig+0x4cc>)
 8001dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d10d      	bne.n	8001dfa <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001dde:	4b88      	ldr	r3, [pc, #544]	; (8002000 <HAL_RCC_OscConfig+0x4cc>)
 8001de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de2:	4a87      	ldr	r2, [pc, #540]	; (8002000 <HAL_RCC_OscConfig+0x4cc>)
 8001de4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001de8:	6413      	str	r3, [r2, #64]	; 0x40
 8001dea:	4b85      	ldr	r3, [pc, #532]	; (8002000 <HAL_RCC_OscConfig+0x4cc>)
 8001dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001df2:	60bb      	str	r3, [r7, #8]
 8001df4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001df6:	2301      	movs	r3, #1
 8001df8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001dfa:	4b82      	ldr	r3, [pc, #520]	; (8002004 <HAL_RCC_OscConfig+0x4d0>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d118      	bne.n	8001e38 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8001e06:	4b7f      	ldr	r3, [pc, #508]	; (8002004 <HAL_RCC_OscConfig+0x4d0>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4a7e      	ldr	r2, [pc, #504]	; (8002004 <HAL_RCC_OscConfig+0x4d0>)
 8001e0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e10:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e12:	f7ff fb71 	bl	80014f8 <HAL_GetTick>
 8001e16:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e18:	e008      	b.n	8001e2c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e1a:	f7ff fb6d 	bl	80014f8 <HAL_GetTick>
 8001e1e:	4602      	mov	r2, r0
 8001e20:	693b      	ldr	r3, [r7, #16]
 8001e22:	1ad3      	subs	r3, r2, r3
 8001e24:	2b64      	cmp	r3, #100	; 0x64
 8001e26:	d901      	bls.n	8001e2c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001e28:	2303      	movs	r3, #3
 8001e2a:	e120      	b.n	800206e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e2c:	4b75      	ldr	r3, [pc, #468]	; (8002004 <HAL_RCC_OscConfig+0x4d0>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d0f0      	beq.n	8001e1a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	689b      	ldr	r3, [r3, #8]
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	d106      	bne.n	8001e4e <HAL_RCC_OscConfig+0x31a>
 8001e40:	4b6f      	ldr	r3, [pc, #444]	; (8002000 <HAL_RCC_OscConfig+0x4cc>)
 8001e42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e44:	4a6e      	ldr	r2, [pc, #440]	; (8002000 <HAL_RCC_OscConfig+0x4cc>)
 8001e46:	f043 0301 	orr.w	r3, r3, #1
 8001e4a:	6713      	str	r3, [r2, #112]	; 0x70
 8001e4c:	e02d      	b.n	8001eaa <HAL_RCC_OscConfig+0x376>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	689b      	ldr	r3, [r3, #8]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d10c      	bne.n	8001e70 <HAL_RCC_OscConfig+0x33c>
 8001e56:	4b6a      	ldr	r3, [pc, #424]	; (8002000 <HAL_RCC_OscConfig+0x4cc>)
 8001e58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e5a:	4a69      	ldr	r2, [pc, #420]	; (8002000 <HAL_RCC_OscConfig+0x4cc>)
 8001e5c:	f023 0301 	bic.w	r3, r3, #1
 8001e60:	6713      	str	r3, [r2, #112]	; 0x70
 8001e62:	4b67      	ldr	r3, [pc, #412]	; (8002000 <HAL_RCC_OscConfig+0x4cc>)
 8001e64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e66:	4a66      	ldr	r2, [pc, #408]	; (8002000 <HAL_RCC_OscConfig+0x4cc>)
 8001e68:	f023 0304 	bic.w	r3, r3, #4
 8001e6c:	6713      	str	r3, [r2, #112]	; 0x70
 8001e6e:	e01c      	b.n	8001eaa <HAL_RCC_OscConfig+0x376>
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	689b      	ldr	r3, [r3, #8]
 8001e74:	2b05      	cmp	r3, #5
 8001e76:	d10c      	bne.n	8001e92 <HAL_RCC_OscConfig+0x35e>
 8001e78:	4b61      	ldr	r3, [pc, #388]	; (8002000 <HAL_RCC_OscConfig+0x4cc>)
 8001e7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e7c:	4a60      	ldr	r2, [pc, #384]	; (8002000 <HAL_RCC_OscConfig+0x4cc>)
 8001e7e:	f043 0304 	orr.w	r3, r3, #4
 8001e82:	6713      	str	r3, [r2, #112]	; 0x70
 8001e84:	4b5e      	ldr	r3, [pc, #376]	; (8002000 <HAL_RCC_OscConfig+0x4cc>)
 8001e86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e88:	4a5d      	ldr	r2, [pc, #372]	; (8002000 <HAL_RCC_OscConfig+0x4cc>)
 8001e8a:	f043 0301 	orr.w	r3, r3, #1
 8001e8e:	6713      	str	r3, [r2, #112]	; 0x70
 8001e90:	e00b      	b.n	8001eaa <HAL_RCC_OscConfig+0x376>
 8001e92:	4b5b      	ldr	r3, [pc, #364]	; (8002000 <HAL_RCC_OscConfig+0x4cc>)
 8001e94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e96:	4a5a      	ldr	r2, [pc, #360]	; (8002000 <HAL_RCC_OscConfig+0x4cc>)
 8001e98:	f023 0301 	bic.w	r3, r3, #1
 8001e9c:	6713      	str	r3, [r2, #112]	; 0x70
 8001e9e:	4b58      	ldr	r3, [pc, #352]	; (8002000 <HAL_RCC_OscConfig+0x4cc>)
 8001ea0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ea2:	4a57      	ldr	r2, [pc, #348]	; (8002000 <HAL_RCC_OscConfig+0x4cc>)
 8001ea4:	f023 0304 	bic.w	r3, r3, #4
 8001ea8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	689b      	ldr	r3, [r3, #8]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d015      	beq.n	8001ede <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001eb2:	f7ff fb21 	bl	80014f8 <HAL_GetTick>
 8001eb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001eb8:	e00a      	b.n	8001ed0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eba:	f7ff fb1d 	bl	80014f8 <HAL_GetTick>
 8001ebe:	4602      	mov	r2, r0
 8001ec0:	693b      	ldr	r3, [r7, #16]
 8001ec2:	1ad3      	subs	r3, r2, r3
 8001ec4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d901      	bls.n	8001ed0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8001ecc:	2303      	movs	r3, #3
 8001ece:	e0ce      	b.n	800206e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ed0:	4b4b      	ldr	r3, [pc, #300]	; (8002000 <HAL_RCC_OscConfig+0x4cc>)
 8001ed2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ed4:	f003 0302 	and.w	r3, r3, #2
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d0ee      	beq.n	8001eba <HAL_RCC_OscConfig+0x386>
 8001edc:	e014      	b.n	8001f08 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ede:	f7ff fb0b 	bl	80014f8 <HAL_GetTick>
 8001ee2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ee4:	e00a      	b.n	8001efc <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ee6:	f7ff fb07 	bl	80014f8 <HAL_GetTick>
 8001eea:	4602      	mov	r2, r0
 8001eec:	693b      	ldr	r3, [r7, #16]
 8001eee:	1ad3      	subs	r3, r2, r3
 8001ef0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d901      	bls.n	8001efc <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8001ef8:	2303      	movs	r3, #3
 8001efa:	e0b8      	b.n	800206e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001efc:	4b40      	ldr	r3, [pc, #256]	; (8002000 <HAL_RCC_OscConfig+0x4cc>)
 8001efe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f00:	f003 0302 	and.w	r3, r3, #2
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d1ee      	bne.n	8001ee6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001f08:	7dfb      	ldrb	r3, [r7, #23]
 8001f0a:	2b01      	cmp	r3, #1
 8001f0c:	d105      	bne.n	8001f1a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f0e:	4b3c      	ldr	r3, [pc, #240]	; (8002000 <HAL_RCC_OscConfig+0x4cc>)
 8001f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f12:	4a3b      	ldr	r2, [pc, #236]	; (8002000 <HAL_RCC_OscConfig+0x4cc>)
 8001f14:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f18:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	699b      	ldr	r3, [r3, #24]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	f000 80a4 	beq.w	800206c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f24:	4b36      	ldr	r3, [pc, #216]	; (8002000 <HAL_RCC_OscConfig+0x4cc>)
 8001f26:	689b      	ldr	r3, [r3, #8]
 8001f28:	f003 030c 	and.w	r3, r3, #12
 8001f2c:	2b08      	cmp	r3, #8
 8001f2e:	d06b      	beq.n	8002008 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	699b      	ldr	r3, [r3, #24]
 8001f34:	2b02      	cmp	r3, #2
 8001f36:	d149      	bne.n	8001fcc <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f38:	4b31      	ldr	r3, [pc, #196]	; (8002000 <HAL_RCC_OscConfig+0x4cc>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a30      	ldr	r2, [pc, #192]	; (8002000 <HAL_RCC_OscConfig+0x4cc>)
 8001f3e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001f42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f44:	f7ff fad8 	bl	80014f8 <HAL_GetTick>
 8001f48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f4a:	e008      	b.n	8001f5e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f4c:	f7ff fad4 	bl	80014f8 <HAL_GetTick>
 8001f50:	4602      	mov	r2, r0
 8001f52:	693b      	ldr	r3, [r7, #16]
 8001f54:	1ad3      	subs	r3, r2, r3
 8001f56:	2b02      	cmp	r3, #2
 8001f58:	d901      	bls.n	8001f5e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8001f5a:	2303      	movs	r3, #3
 8001f5c:	e087      	b.n	800206e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f5e:	4b28      	ldr	r3, [pc, #160]	; (8002000 <HAL_RCC_OscConfig+0x4cc>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d1f0      	bne.n	8001f4c <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	69da      	ldr	r2, [r3, #28]
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6a1b      	ldr	r3, [r3, #32]
 8001f72:	431a      	orrs	r2, r3
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f78:	019b      	lsls	r3, r3, #6
 8001f7a:	431a      	orrs	r2, r3
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f80:	085b      	lsrs	r3, r3, #1
 8001f82:	3b01      	subs	r3, #1
 8001f84:	041b      	lsls	r3, r3, #16
 8001f86:	431a      	orrs	r2, r3
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f8c:	061b      	lsls	r3, r3, #24
 8001f8e:	4313      	orrs	r3, r2
 8001f90:	4a1b      	ldr	r2, [pc, #108]	; (8002000 <HAL_RCC_OscConfig+0x4cc>)
 8001f92:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001f96:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f98:	4b19      	ldr	r3, [pc, #100]	; (8002000 <HAL_RCC_OscConfig+0x4cc>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a18      	ldr	r2, [pc, #96]	; (8002000 <HAL_RCC_OscConfig+0x4cc>)
 8001f9e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001fa2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fa4:	f7ff faa8 	bl	80014f8 <HAL_GetTick>
 8001fa8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001faa:	e008      	b.n	8001fbe <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fac:	f7ff faa4 	bl	80014f8 <HAL_GetTick>
 8001fb0:	4602      	mov	r2, r0
 8001fb2:	693b      	ldr	r3, [r7, #16]
 8001fb4:	1ad3      	subs	r3, r2, r3
 8001fb6:	2b02      	cmp	r3, #2
 8001fb8:	d901      	bls.n	8001fbe <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	e057      	b.n	800206e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fbe:	4b10      	ldr	r3, [pc, #64]	; (8002000 <HAL_RCC_OscConfig+0x4cc>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d0f0      	beq.n	8001fac <HAL_RCC_OscConfig+0x478>
 8001fca:	e04f      	b.n	800206c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fcc:	4b0c      	ldr	r3, [pc, #48]	; (8002000 <HAL_RCC_OscConfig+0x4cc>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a0b      	ldr	r2, [pc, #44]	; (8002000 <HAL_RCC_OscConfig+0x4cc>)
 8001fd2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001fd6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fd8:	f7ff fa8e 	bl	80014f8 <HAL_GetTick>
 8001fdc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fde:	e008      	b.n	8001ff2 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fe0:	f7ff fa8a 	bl	80014f8 <HAL_GetTick>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	693b      	ldr	r3, [r7, #16]
 8001fe8:	1ad3      	subs	r3, r2, r3
 8001fea:	2b02      	cmp	r3, #2
 8001fec:	d901      	bls.n	8001ff2 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8001fee:	2303      	movs	r3, #3
 8001ff0:	e03d      	b.n	800206e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ff2:	4b03      	ldr	r3, [pc, #12]	; (8002000 <HAL_RCC_OscConfig+0x4cc>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d1f0      	bne.n	8001fe0 <HAL_RCC_OscConfig+0x4ac>
 8001ffe:	e035      	b.n	800206c <HAL_RCC_OscConfig+0x538>
 8002000:	40023800 	.word	0x40023800
 8002004:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002008:	4b1b      	ldr	r3, [pc, #108]	; (8002078 <HAL_RCC_OscConfig+0x544>)
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	699b      	ldr	r3, [r3, #24]
 8002012:	2b01      	cmp	r3, #1
 8002014:	d028      	beq.n	8002068 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002020:	429a      	cmp	r2, r3
 8002022:	d121      	bne.n	8002068 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800202e:	429a      	cmp	r2, r3
 8002030:	d11a      	bne.n	8002068 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002032:	68fa      	ldr	r2, [r7, #12]
 8002034:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002038:	4013      	ands	r3, r2
 800203a:	687a      	ldr	r2, [r7, #4]
 800203c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800203e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002040:	4293      	cmp	r3, r2
 8002042:	d111      	bne.n	8002068 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800204e:	085b      	lsrs	r3, r3, #1
 8002050:	3b01      	subs	r3, #1
 8002052:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002054:	429a      	cmp	r2, r3
 8002056:	d107      	bne.n	8002068 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002062:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002064:	429a      	cmp	r2, r3
 8002066:	d001      	beq.n	800206c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8002068:	2301      	movs	r3, #1
 800206a:	e000      	b.n	800206e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800206c:	2300      	movs	r3, #0
}
 800206e:	4618      	mov	r0, r3
 8002070:	3718      	adds	r7, #24
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	40023800 	.word	0x40023800

0800207c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b084      	sub	sp, #16
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
 8002084:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002086:	2300      	movs	r3, #0
 8002088:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d101      	bne.n	8002094 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002090:	2301      	movs	r3, #1
 8002092:	e0d0      	b.n	8002236 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002094:	4b6a      	ldr	r3, [pc, #424]	; (8002240 <HAL_RCC_ClockConfig+0x1c4>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f003 030f 	and.w	r3, r3, #15
 800209c:	683a      	ldr	r2, [r7, #0]
 800209e:	429a      	cmp	r2, r3
 80020a0:	d910      	bls.n	80020c4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020a2:	4b67      	ldr	r3, [pc, #412]	; (8002240 <HAL_RCC_ClockConfig+0x1c4>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f023 020f 	bic.w	r2, r3, #15
 80020aa:	4965      	ldr	r1, [pc, #404]	; (8002240 <HAL_RCC_ClockConfig+0x1c4>)
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	4313      	orrs	r3, r2
 80020b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020b2:	4b63      	ldr	r3, [pc, #396]	; (8002240 <HAL_RCC_ClockConfig+0x1c4>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f003 030f 	and.w	r3, r3, #15
 80020ba:	683a      	ldr	r2, [r7, #0]
 80020bc:	429a      	cmp	r2, r3
 80020be:	d001      	beq.n	80020c4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80020c0:	2301      	movs	r3, #1
 80020c2:	e0b8      	b.n	8002236 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f003 0302 	and.w	r3, r3, #2
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d020      	beq.n	8002112 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f003 0304 	and.w	r3, r3, #4
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d005      	beq.n	80020e8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80020dc:	4b59      	ldr	r3, [pc, #356]	; (8002244 <HAL_RCC_ClockConfig+0x1c8>)
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	4a58      	ldr	r2, [pc, #352]	; (8002244 <HAL_RCC_ClockConfig+0x1c8>)
 80020e2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80020e6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f003 0308 	and.w	r3, r3, #8
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d005      	beq.n	8002100 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80020f4:	4b53      	ldr	r3, [pc, #332]	; (8002244 <HAL_RCC_ClockConfig+0x1c8>)
 80020f6:	689b      	ldr	r3, [r3, #8]
 80020f8:	4a52      	ldr	r2, [pc, #328]	; (8002244 <HAL_RCC_ClockConfig+0x1c8>)
 80020fa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80020fe:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002100:	4b50      	ldr	r3, [pc, #320]	; (8002244 <HAL_RCC_ClockConfig+0x1c8>)
 8002102:	689b      	ldr	r3, [r3, #8]
 8002104:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	689b      	ldr	r3, [r3, #8]
 800210c:	494d      	ldr	r1, [pc, #308]	; (8002244 <HAL_RCC_ClockConfig+0x1c8>)
 800210e:	4313      	orrs	r3, r2
 8002110:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f003 0301 	and.w	r3, r3, #1
 800211a:	2b00      	cmp	r3, #0
 800211c:	d040      	beq.n	80021a0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	2b01      	cmp	r3, #1
 8002124:	d107      	bne.n	8002136 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002126:	4b47      	ldr	r3, [pc, #284]	; (8002244 <HAL_RCC_ClockConfig+0x1c8>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800212e:	2b00      	cmp	r3, #0
 8002130:	d115      	bne.n	800215e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002132:	2301      	movs	r3, #1
 8002134:	e07f      	b.n	8002236 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	2b02      	cmp	r3, #2
 800213c:	d107      	bne.n	800214e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800213e:	4b41      	ldr	r3, [pc, #260]	; (8002244 <HAL_RCC_ClockConfig+0x1c8>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002146:	2b00      	cmp	r3, #0
 8002148:	d109      	bne.n	800215e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800214a:	2301      	movs	r3, #1
 800214c:	e073      	b.n	8002236 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800214e:	4b3d      	ldr	r3, [pc, #244]	; (8002244 <HAL_RCC_ClockConfig+0x1c8>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f003 0302 	and.w	r3, r3, #2
 8002156:	2b00      	cmp	r3, #0
 8002158:	d101      	bne.n	800215e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800215a:	2301      	movs	r3, #1
 800215c:	e06b      	b.n	8002236 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800215e:	4b39      	ldr	r3, [pc, #228]	; (8002244 <HAL_RCC_ClockConfig+0x1c8>)
 8002160:	689b      	ldr	r3, [r3, #8]
 8002162:	f023 0203 	bic.w	r2, r3, #3
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	4936      	ldr	r1, [pc, #216]	; (8002244 <HAL_RCC_ClockConfig+0x1c8>)
 800216c:	4313      	orrs	r3, r2
 800216e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002170:	f7ff f9c2 	bl	80014f8 <HAL_GetTick>
 8002174:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002176:	e00a      	b.n	800218e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002178:	f7ff f9be 	bl	80014f8 <HAL_GetTick>
 800217c:	4602      	mov	r2, r0
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	1ad3      	subs	r3, r2, r3
 8002182:	f241 3288 	movw	r2, #5000	; 0x1388
 8002186:	4293      	cmp	r3, r2
 8002188:	d901      	bls.n	800218e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800218a:	2303      	movs	r3, #3
 800218c:	e053      	b.n	8002236 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800218e:	4b2d      	ldr	r3, [pc, #180]	; (8002244 <HAL_RCC_ClockConfig+0x1c8>)
 8002190:	689b      	ldr	r3, [r3, #8]
 8002192:	f003 020c 	and.w	r2, r3, #12
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	009b      	lsls	r3, r3, #2
 800219c:	429a      	cmp	r2, r3
 800219e:	d1eb      	bne.n	8002178 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80021a0:	4b27      	ldr	r3, [pc, #156]	; (8002240 <HAL_RCC_ClockConfig+0x1c4>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f003 030f 	and.w	r3, r3, #15
 80021a8:	683a      	ldr	r2, [r7, #0]
 80021aa:	429a      	cmp	r2, r3
 80021ac:	d210      	bcs.n	80021d0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021ae:	4b24      	ldr	r3, [pc, #144]	; (8002240 <HAL_RCC_ClockConfig+0x1c4>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f023 020f 	bic.w	r2, r3, #15
 80021b6:	4922      	ldr	r1, [pc, #136]	; (8002240 <HAL_RCC_ClockConfig+0x1c4>)
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	4313      	orrs	r3, r2
 80021bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021be:	4b20      	ldr	r3, [pc, #128]	; (8002240 <HAL_RCC_ClockConfig+0x1c4>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f003 030f 	and.w	r3, r3, #15
 80021c6:	683a      	ldr	r2, [r7, #0]
 80021c8:	429a      	cmp	r2, r3
 80021ca:	d001      	beq.n	80021d0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80021cc:	2301      	movs	r3, #1
 80021ce:	e032      	b.n	8002236 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f003 0304 	and.w	r3, r3, #4
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d008      	beq.n	80021ee <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021dc:	4b19      	ldr	r3, [pc, #100]	; (8002244 <HAL_RCC_ClockConfig+0x1c8>)
 80021de:	689b      	ldr	r3, [r3, #8]
 80021e0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	68db      	ldr	r3, [r3, #12]
 80021e8:	4916      	ldr	r1, [pc, #88]	; (8002244 <HAL_RCC_ClockConfig+0x1c8>)
 80021ea:	4313      	orrs	r3, r2
 80021ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f003 0308 	and.w	r3, r3, #8
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d009      	beq.n	800220e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80021fa:	4b12      	ldr	r3, [pc, #72]	; (8002244 <HAL_RCC_ClockConfig+0x1c8>)
 80021fc:	689b      	ldr	r3, [r3, #8]
 80021fe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	691b      	ldr	r3, [r3, #16]
 8002206:	00db      	lsls	r3, r3, #3
 8002208:	490e      	ldr	r1, [pc, #56]	; (8002244 <HAL_RCC_ClockConfig+0x1c8>)
 800220a:	4313      	orrs	r3, r2
 800220c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800220e:	f000 f821 	bl	8002254 <HAL_RCC_GetSysClockFreq>
 8002212:	4602      	mov	r2, r0
 8002214:	4b0b      	ldr	r3, [pc, #44]	; (8002244 <HAL_RCC_ClockConfig+0x1c8>)
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	091b      	lsrs	r3, r3, #4
 800221a:	f003 030f 	and.w	r3, r3, #15
 800221e:	490a      	ldr	r1, [pc, #40]	; (8002248 <HAL_RCC_ClockConfig+0x1cc>)
 8002220:	5ccb      	ldrb	r3, [r1, r3]
 8002222:	fa22 f303 	lsr.w	r3, r2, r3
 8002226:	4a09      	ldr	r2, [pc, #36]	; (800224c <HAL_RCC_ClockConfig+0x1d0>)
 8002228:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800222a:	4b09      	ldr	r3, [pc, #36]	; (8002250 <HAL_RCC_ClockConfig+0x1d4>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4618      	mov	r0, r3
 8002230:	f7fe ff16 	bl	8001060 <HAL_InitTick>

  return HAL_OK;
 8002234:	2300      	movs	r3, #0
}
 8002236:	4618      	mov	r0, r3
 8002238:	3710      	adds	r7, #16
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	40023c00 	.word	0x40023c00
 8002244:	40023800 	.word	0x40023800
 8002248:	08005a34 	.word	0x08005a34
 800224c:	20000000 	.word	0x20000000
 8002250:	20000004 	.word	0x20000004

08002254 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002254:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002258:	b090      	sub	sp, #64	; 0x40
 800225a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800225c:	2300      	movs	r3, #0
 800225e:	637b      	str	r3, [r7, #52]	; 0x34
 8002260:	2300      	movs	r3, #0
 8002262:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002264:	2300      	movs	r3, #0
 8002266:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 8002268:	2300      	movs	r3, #0
 800226a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800226c:	4b59      	ldr	r3, [pc, #356]	; (80023d4 <HAL_RCC_GetSysClockFreq+0x180>)
 800226e:	689b      	ldr	r3, [r3, #8]
 8002270:	f003 030c 	and.w	r3, r3, #12
 8002274:	2b08      	cmp	r3, #8
 8002276:	d00d      	beq.n	8002294 <HAL_RCC_GetSysClockFreq+0x40>
 8002278:	2b08      	cmp	r3, #8
 800227a:	f200 80a1 	bhi.w	80023c0 <HAL_RCC_GetSysClockFreq+0x16c>
 800227e:	2b00      	cmp	r3, #0
 8002280:	d002      	beq.n	8002288 <HAL_RCC_GetSysClockFreq+0x34>
 8002282:	2b04      	cmp	r3, #4
 8002284:	d003      	beq.n	800228e <HAL_RCC_GetSysClockFreq+0x3a>
 8002286:	e09b      	b.n	80023c0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002288:	4b53      	ldr	r3, [pc, #332]	; (80023d8 <HAL_RCC_GetSysClockFreq+0x184>)
 800228a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800228c:	e09b      	b.n	80023c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800228e:	4b53      	ldr	r3, [pc, #332]	; (80023dc <HAL_RCC_GetSysClockFreq+0x188>)
 8002290:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002292:	e098      	b.n	80023c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002294:	4b4f      	ldr	r3, [pc, #316]	; (80023d4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800229c:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800229e:	4b4d      	ldr	r3, [pc, #308]	; (80023d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d028      	beq.n	80022fc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022aa:	4b4a      	ldr	r3, [pc, #296]	; (80023d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	099b      	lsrs	r3, r3, #6
 80022b0:	2200      	movs	r2, #0
 80022b2:	623b      	str	r3, [r7, #32]
 80022b4:	627a      	str	r2, [r7, #36]	; 0x24
 80022b6:	6a3b      	ldr	r3, [r7, #32]
 80022b8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80022bc:	2100      	movs	r1, #0
 80022be:	4b47      	ldr	r3, [pc, #284]	; (80023dc <HAL_RCC_GetSysClockFreq+0x188>)
 80022c0:	fb03 f201 	mul.w	r2, r3, r1
 80022c4:	2300      	movs	r3, #0
 80022c6:	fb00 f303 	mul.w	r3, r0, r3
 80022ca:	4413      	add	r3, r2
 80022cc:	4a43      	ldr	r2, [pc, #268]	; (80023dc <HAL_RCC_GetSysClockFreq+0x188>)
 80022ce:	fba0 1202 	umull	r1, r2, r0, r2
 80022d2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80022d4:	460a      	mov	r2, r1
 80022d6:	62ba      	str	r2, [r7, #40]	; 0x28
 80022d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80022da:	4413      	add	r3, r2
 80022dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80022de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022e0:	2200      	movs	r2, #0
 80022e2:	61bb      	str	r3, [r7, #24]
 80022e4:	61fa      	str	r2, [r7, #28]
 80022e6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80022ea:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80022ee:	f7fd ff8f 	bl	8000210 <__aeabi_uldivmod>
 80022f2:	4602      	mov	r2, r0
 80022f4:	460b      	mov	r3, r1
 80022f6:	4613      	mov	r3, r2
 80022f8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80022fa:	e053      	b.n	80023a4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022fc:	4b35      	ldr	r3, [pc, #212]	; (80023d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80022fe:	685b      	ldr	r3, [r3, #4]
 8002300:	099b      	lsrs	r3, r3, #6
 8002302:	2200      	movs	r2, #0
 8002304:	613b      	str	r3, [r7, #16]
 8002306:	617a      	str	r2, [r7, #20]
 8002308:	693b      	ldr	r3, [r7, #16]
 800230a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800230e:	f04f 0b00 	mov.w	fp, #0
 8002312:	4652      	mov	r2, sl
 8002314:	465b      	mov	r3, fp
 8002316:	f04f 0000 	mov.w	r0, #0
 800231a:	f04f 0100 	mov.w	r1, #0
 800231e:	0159      	lsls	r1, r3, #5
 8002320:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002324:	0150      	lsls	r0, r2, #5
 8002326:	4602      	mov	r2, r0
 8002328:	460b      	mov	r3, r1
 800232a:	ebb2 080a 	subs.w	r8, r2, sl
 800232e:	eb63 090b 	sbc.w	r9, r3, fp
 8002332:	f04f 0200 	mov.w	r2, #0
 8002336:	f04f 0300 	mov.w	r3, #0
 800233a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800233e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002342:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002346:	ebb2 0408 	subs.w	r4, r2, r8
 800234a:	eb63 0509 	sbc.w	r5, r3, r9
 800234e:	f04f 0200 	mov.w	r2, #0
 8002352:	f04f 0300 	mov.w	r3, #0
 8002356:	00eb      	lsls	r3, r5, #3
 8002358:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800235c:	00e2      	lsls	r2, r4, #3
 800235e:	4614      	mov	r4, r2
 8002360:	461d      	mov	r5, r3
 8002362:	eb14 030a 	adds.w	r3, r4, sl
 8002366:	603b      	str	r3, [r7, #0]
 8002368:	eb45 030b 	adc.w	r3, r5, fp
 800236c:	607b      	str	r3, [r7, #4]
 800236e:	f04f 0200 	mov.w	r2, #0
 8002372:	f04f 0300 	mov.w	r3, #0
 8002376:	e9d7 4500 	ldrd	r4, r5, [r7]
 800237a:	4629      	mov	r1, r5
 800237c:	028b      	lsls	r3, r1, #10
 800237e:	4621      	mov	r1, r4
 8002380:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002384:	4621      	mov	r1, r4
 8002386:	028a      	lsls	r2, r1, #10
 8002388:	4610      	mov	r0, r2
 800238a:	4619      	mov	r1, r3
 800238c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800238e:	2200      	movs	r2, #0
 8002390:	60bb      	str	r3, [r7, #8]
 8002392:	60fa      	str	r2, [r7, #12]
 8002394:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002398:	f7fd ff3a 	bl	8000210 <__aeabi_uldivmod>
 800239c:	4602      	mov	r2, r0
 800239e:	460b      	mov	r3, r1
 80023a0:	4613      	mov	r3, r2
 80023a2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80023a4:	4b0b      	ldr	r3, [pc, #44]	; (80023d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	0c1b      	lsrs	r3, r3, #16
 80023aa:	f003 0303 	and.w	r3, r3, #3
 80023ae:	3301      	adds	r3, #1
 80023b0:	005b      	lsls	r3, r3, #1
 80023b2:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 80023b4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80023b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80023bc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80023be:	e002      	b.n	80023c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80023c0:	4b05      	ldr	r3, [pc, #20]	; (80023d8 <HAL_RCC_GetSysClockFreq+0x184>)
 80023c2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80023c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80023c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80023c8:	4618      	mov	r0, r3
 80023ca:	3740      	adds	r7, #64	; 0x40
 80023cc:	46bd      	mov	sp, r7
 80023ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80023d2:	bf00      	nop
 80023d4:	40023800 	.word	0x40023800
 80023d8:	00f42400 	.word	0x00f42400
 80023dc:	017d7840 	.word	0x017d7840

080023e0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80023e0:	b480      	push	{r7}
 80023e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80023e4:	4b03      	ldr	r3, [pc, #12]	; (80023f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80023e6:	681b      	ldr	r3, [r3, #0]
}
 80023e8:	4618      	mov	r0, r3
 80023ea:	46bd      	mov	sp, r7
 80023ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f0:	4770      	bx	lr
 80023f2:	bf00      	nop
 80023f4:	20000000 	.word	0x20000000

080023f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80023fc:	f7ff fff0 	bl	80023e0 <HAL_RCC_GetHCLKFreq>
 8002400:	4602      	mov	r2, r0
 8002402:	4b05      	ldr	r3, [pc, #20]	; (8002418 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002404:	689b      	ldr	r3, [r3, #8]
 8002406:	0a9b      	lsrs	r3, r3, #10
 8002408:	f003 0307 	and.w	r3, r3, #7
 800240c:	4903      	ldr	r1, [pc, #12]	; (800241c <HAL_RCC_GetPCLK1Freq+0x24>)
 800240e:	5ccb      	ldrb	r3, [r1, r3]
 8002410:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002414:	4618      	mov	r0, r3
 8002416:	bd80      	pop	{r7, pc}
 8002418:	40023800 	.word	0x40023800
 800241c:	08005a44 	.word	0x08005a44

08002420 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002424:	f7ff ffdc 	bl	80023e0 <HAL_RCC_GetHCLKFreq>
 8002428:	4602      	mov	r2, r0
 800242a:	4b05      	ldr	r3, [pc, #20]	; (8002440 <HAL_RCC_GetPCLK2Freq+0x20>)
 800242c:	689b      	ldr	r3, [r3, #8]
 800242e:	0b5b      	lsrs	r3, r3, #13
 8002430:	f003 0307 	and.w	r3, r3, #7
 8002434:	4903      	ldr	r1, [pc, #12]	; (8002444 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002436:	5ccb      	ldrb	r3, [r1, r3]
 8002438:	fa22 f303 	lsr.w	r3, r2, r3
}
 800243c:	4618      	mov	r0, r3
 800243e:	bd80      	pop	{r7, pc}
 8002440:	40023800 	.word	0x40023800
 8002444:	08005a44 	.word	0x08005a44

08002448 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002448:	b480      	push	{r7}
 800244a:	b083      	sub	sp, #12
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
 8002450:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	220f      	movs	r2, #15
 8002456:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002458:	4b12      	ldr	r3, [pc, #72]	; (80024a4 <HAL_RCC_GetClockConfig+0x5c>)
 800245a:	689b      	ldr	r3, [r3, #8]
 800245c:	f003 0203 	and.w	r2, r3, #3
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002464:	4b0f      	ldr	r3, [pc, #60]	; (80024a4 <HAL_RCC_GetClockConfig+0x5c>)
 8002466:	689b      	ldr	r3, [r3, #8]
 8002468:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002470:	4b0c      	ldr	r3, [pc, #48]	; (80024a4 <HAL_RCC_GetClockConfig+0x5c>)
 8002472:	689b      	ldr	r3, [r3, #8]
 8002474:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800247c:	4b09      	ldr	r3, [pc, #36]	; (80024a4 <HAL_RCC_GetClockConfig+0x5c>)
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	08db      	lsrs	r3, r3, #3
 8002482:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800248a:	4b07      	ldr	r3, [pc, #28]	; (80024a8 <HAL_RCC_GetClockConfig+0x60>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f003 020f 	and.w	r2, r3, #15
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	601a      	str	r2, [r3, #0]
}
 8002496:	bf00      	nop
 8002498:	370c      	adds	r7, #12
 800249a:	46bd      	mov	sp, r7
 800249c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a0:	4770      	bx	lr
 80024a2:	bf00      	nop
 80024a4:	40023800 	.word	0x40023800
 80024a8:	40023c00 	.word	0x40023c00

080024ac <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b088      	sub	sp, #32
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80024b4:	2300      	movs	r3, #0
 80024b6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80024b8:	2300      	movs	r3, #0
 80024ba:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80024bc:	2300      	movs	r3, #0
 80024be:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80024c0:	2300      	movs	r3, #0
 80024c2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80024c4:	2300      	movs	r3, #0
 80024c6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f003 0301 	and.w	r3, r3, #1
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d012      	beq.n	80024fa <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80024d4:	4b69      	ldr	r3, [pc, #420]	; (800267c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024d6:	689b      	ldr	r3, [r3, #8]
 80024d8:	4a68      	ldr	r2, [pc, #416]	; (800267c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024da:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80024de:	6093      	str	r3, [r2, #8]
 80024e0:	4b66      	ldr	r3, [pc, #408]	; (800267c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024e2:	689a      	ldr	r2, [r3, #8]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024e8:	4964      	ldr	r1, [pc, #400]	; (800267c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024ea:	4313      	orrs	r3, r2
 80024ec:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d101      	bne.n	80024fa <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80024f6:	2301      	movs	r3, #1
 80024f8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002502:	2b00      	cmp	r3, #0
 8002504:	d017      	beq.n	8002536 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002506:	4b5d      	ldr	r3, [pc, #372]	; (800267c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002508:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800250c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002514:	4959      	ldr	r1, [pc, #356]	; (800267c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002516:	4313      	orrs	r3, r2
 8002518:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002520:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002524:	d101      	bne.n	800252a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002526:	2301      	movs	r3, #1
 8002528:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800252e:	2b00      	cmp	r3, #0
 8002530:	d101      	bne.n	8002536 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002532:	2301      	movs	r3, #1
 8002534:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800253e:	2b00      	cmp	r3, #0
 8002540:	d017      	beq.n	8002572 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002542:	4b4e      	ldr	r3, [pc, #312]	; (800267c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002544:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002548:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002550:	494a      	ldr	r1, [pc, #296]	; (800267c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002552:	4313      	orrs	r3, r2
 8002554:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800255c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002560:	d101      	bne.n	8002566 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002562:	2301      	movs	r3, #1
 8002564:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800256a:	2b00      	cmp	r3, #0
 800256c:	d101      	bne.n	8002572 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800256e:	2301      	movs	r3, #1
 8002570:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800257a:	2b00      	cmp	r3, #0
 800257c:	d001      	beq.n	8002582 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800257e:	2301      	movs	r3, #1
 8002580:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f003 0320 	and.w	r3, r3, #32
 800258a:	2b00      	cmp	r3, #0
 800258c:	f000 808b 	beq.w	80026a6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002590:	4b3a      	ldr	r3, [pc, #232]	; (800267c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002592:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002594:	4a39      	ldr	r2, [pc, #228]	; (800267c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002596:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800259a:	6413      	str	r3, [r2, #64]	; 0x40
 800259c:	4b37      	ldr	r3, [pc, #220]	; (800267c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800259e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025a4:	60bb      	str	r3, [r7, #8]
 80025a6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80025a8:	4b35      	ldr	r3, [pc, #212]	; (8002680 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a34      	ldr	r2, [pc, #208]	; (8002680 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80025ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025b2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80025b4:	f7fe ffa0 	bl	80014f8 <HAL_GetTick>
 80025b8:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80025ba:	e008      	b.n	80025ce <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025bc:	f7fe ff9c 	bl	80014f8 <HAL_GetTick>
 80025c0:	4602      	mov	r2, r0
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	1ad3      	subs	r3, r2, r3
 80025c6:	2b64      	cmp	r3, #100	; 0x64
 80025c8:	d901      	bls.n	80025ce <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80025ca:	2303      	movs	r3, #3
 80025cc:	e357      	b.n	8002c7e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80025ce:	4b2c      	ldr	r3, [pc, #176]	; (8002680 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d0f0      	beq.n	80025bc <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80025da:	4b28      	ldr	r3, [pc, #160]	; (800267c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80025e2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80025e4:	693b      	ldr	r3, [r7, #16]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d035      	beq.n	8002656 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80025f2:	693a      	ldr	r2, [r7, #16]
 80025f4:	429a      	cmp	r2, r3
 80025f6:	d02e      	beq.n	8002656 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80025f8:	4b20      	ldr	r3, [pc, #128]	; (800267c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002600:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002602:	4b1e      	ldr	r3, [pc, #120]	; (800267c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002604:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002606:	4a1d      	ldr	r2, [pc, #116]	; (800267c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002608:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800260c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800260e:	4b1b      	ldr	r3, [pc, #108]	; (800267c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002610:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002612:	4a1a      	ldr	r2, [pc, #104]	; (800267c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002614:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002618:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800261a:	4a18      	ldr	r2, [pc, #96]	; (800267c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800261c:	693b      	ldr	r3, [r7, #16]
 800261e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002620:	4b16      	ldr	r3, [pc, #88]	; (800267c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002622:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002624:	f003 0301 	and.w	r3, r3, #1
 8002628:	2b01      	cmp	r3, #1
 800262a:	d114      	bne.n	8002656 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800262c:	f7fe ff64 	bl	80014f8 <HAL_GetTick>
 8002630:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002632:	e00a      	b.n	800264a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002634:	f7fe ff60 	bl	80014f8 <HAL_GetTick>
 8002638:	4602      	mov	r2, r0
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	1ad3      	subs	r3, r2, r3
 800263e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002642:	4293      	cmp	r3, r2
 8002644:	d901      	bls.n	800264a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002646:	2303      	movs	r3, #3
 8002648:	e319      	b.n	8002c7e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800264a:	4b0c      	ldr	r3, [pc, #48]	; (800267c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800264c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800264e:	f003 0302 	and.w	r3, r3, #2
 8002652:	2b00      	cmp	r3, #0
 8002654:	d0ee      	beq.n	8002634 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800265a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800265e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002662:	d111      	bne.n	8002688 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002664:	4b05      	ldr	r3, [pc, #20]	; (800267c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002670:	4b04      	ldr	r3, [pc, #16]	; (8002684 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002672:	400b      	ands	r3, r1
 8002674:	4901      	ldr	r1, [pc, #4]	; (800267c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002676:	4313      	orrs	r3, r2
 8002678:	608b      	str	r3, [r1, #8]
 800267a:	e00b      	b.n	8002694 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800267c:	40023800 	.word	0x40023800
 8002680:	40007000 	.word	0x40007000
 8002684:	0ffffcff 	.word	0x0ffffcff
 8002688:	4baa      	ldr	r3, [pc, #680]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800268a:	689b      	ldr	r3, [r3, #8]
 800268c:	4aa9      	ldr	r2, [pc, #676]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800268e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002692:	6093      	str	r3, [r2, #8]
 8002694:	4ba7      	ldr	r3, [pc, #668]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002696:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800269c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026a0:	49a4      	ldr	r1, [pc, #656]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80026a2:	4313      	orrs	r3, r2
 80026a4:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f003 0310 	and.w	r3, r3, #16
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d010      	beq.n	80026d4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80026b2:	4ba0      	ldr	r3, [pc, #640]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80026b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80026b8:	4a9e      	ldr	r2, [pc, #632]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80026ba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80026be:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80026c2:	4b9c      	ldr	r3, [pc, #624]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80026c4:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026cc:	4999      	ldr	r1, [pc, #612]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80026ce:	4313      	orrs	r3, r2
 80026d0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d00a      	beq.n	80026f6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80026e0:	4b94      	ldr	r3, [pc, #592]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80026e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026e6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80026ee:	4991      	ldr	r1, [pc, #580]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80026f0:	4313      	orrs	r3, r2
 80026f2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d00a      	beq.n	8002718 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002702:	4b8c      	ldr	r3, [pc, #560]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002704:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002708:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002710:	4988      	ldr	r1, [pc, #544]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002712:	4313      	orrs	r3, r2
 8002714:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002720:	2b00      	cmp	r3, #0
 8002722:	d00a      	beq.n	800273a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002724:	4b83      	ldr	r3, [pc, #524]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002726:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800272a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002732:	4980      	ldr	r1, [pc, #512]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002734:	4313      	orrs	r3, r2
 8002736:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002742:	2b00      	cmp	r3, #0
 8002744:	d00a      	beq.n	800275c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002746:	4b7b      	ldr	r3, [pc, #492]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002748:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800274c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002754:	4977      	ldr	r1, [pc, #476]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002756:	4313      	orrs	r3, r2
 8002758:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002764:	2b00      	cmp	r3, #0
 8002766:	d00a      	beq.n	800277e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002768:	4b72      	ldr	r3, [pc, #456]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800276a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800276e:	f023 0203 	bic.w	r2, r3, #3
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002776:	496f      	ldr	r1, [pc, #444]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002778:	4313      	orrs	r3, r2
 800277a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002786:	2b00      	cmp	r3, #0
 8002788:	d00a      	beq.n	80027a0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800278a:	4b6a      	ldr	r3, [pc, #424]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800278c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002790:	f023 020c 	bic.w	r2, r3, #12
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002798:	4966      	ldr	r1, [pc, #408]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800279a:	4313      	orrs	r3, r2
 800279c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d00a      	beq.n	80027c2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80027ac:	4b61      	ldr	r3, [pc, #388]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80027ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027b2:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027ba:	495e      	ldr	r1, [pc, #376]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80027bc:	4313      	orrs	r3, r2
 80027be:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d00a      	beq.n	80027e4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80027ce:	4b59      	ldr	r3, [pc, #356]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80027d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027d4:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80027dc:	4955      	ldr	r1, [pc, #340]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80027de:	4313      	orrs	r3, r2
 80027e0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d00a      	beq.n	8002806 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80027f0:	4b50      	ldr	r3, [pc, #320]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80027f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027f6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027fe:	494d      	ldr	r1, [pc, #308]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002800:	4313      	orrs	r3, r2
 8002802:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800280e:	2b00      	cmp	r3, #0
 8002810:	d00a      	beq.n	8002828 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002812:	4b48      	ldr	r3, [pc, #288]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002814:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002818:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002820:	4944      	ldr	r1, [pc, #272]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002822:	4313      	orrs	r3, r2
 8002824:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002830:	2b00      	cmp	r3, #0
 8002832:	d00a      	beq.n	800284a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002834:	4b3f      	ldr	r3, [pc, #252]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002836:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800283a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002842:	493c      	ldr	r1, [pc, #240]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002844:	4313      	orrs	r3, r2
 8002846:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002852:	2b00      	cmp	r3, #0
 8002854:	d00a      	beq.n	800286c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002856:	4b37      	ldr	r3, [pc, #220]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002858:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800285c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002864:	4933      	ldr	r1, [pc, #204]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002866:	4313      	orrs	r3, r2
 8002868:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002874:	2b00      	cmp	r3, #0
 8002876:	d00a      	beq.n	800288e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002878:	4b2e      	ldr	r3, [pc, #184]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800287a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800287e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002886:	492b      	ldr	r1, [pc, #172]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002888:	4313      	orrs	r3, r2
 800288a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002896:	2b00      	cmp	r3, #0
 8002898:	d011      	beq.n	80028be <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800289a:	4b26      	ldr	r3, [pc, #152]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800289c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028a0:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80028a8:	4922      	ldr	r1, [pc, #136]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80028aa:	4313      	orrs	r3, r2
 80028ac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80028b4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80028b8:	d101      	bne.n	80028be <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80028ba:	2301      	movs	r3, #1
 80028bc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f003 0308 	and.w	r3, r3, #8
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d001      	beq.n	80028ce <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80028ca:	2301      	movs	r3, #1
 80028cc:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d00a      	beq.n	80028f0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80028da:	4b16      	ldr	r3, [pc, #88]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80028dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028e0:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80028e8:	4912      	ldr	r1, [pc, #72]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80028ea:	4313      	orrs	r3, r2
 80028ec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d00b      	beq.n	8002914 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80028fc:	4b0d      	ldr	r3, [pc, #52]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80028fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002902:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800290c:	4909      	ldr	r1, [pc, #36]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800290e:	4313      	orrs	r3, r2
 8002910:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002914:	69fb      	ldr	r3, [r7, #28]
 8002916:	2b01      	cmp	r3, #1
 8002918:	d006      	beq.n	8002928 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002922:	2b00      	cmp	r3, #0
 8002924:	f000 80d9 	beq.w	8002ada <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002928:	4b02      	ldr	r3, [pc, #8]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a01      	ldr	r2, [pc, #4]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800292e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002932:	e001      	b.n	8002938 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8002934:	40023800 	.word	0x40023800
 8002938:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800293a:	f7fe fddd 	bl	80014f8 <HAL_GetTick>
 800293e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002940:	e008      	b.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002942:	f7fe fdd9 	bl	80014f8 <HAL_GetTick>
 8002946:	4602      	mov	r2, r0
 8002948:	697b      	ldr	r3, [r7, #20]
 800294a:	1ad3      	subs	r3, r2, r3
 800294c:	2b64      	cmp	r3, #100	; 0x64
 800294e:	d901      	bls.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002950:	2303      	movs	r3, #3
 8002952:	e194      	b.n	8002c7e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002954:	4b6c      	ldr	r3, [pc, #432]	; (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800295c:	2b00      	cmp	r3, #0
 800295e:	d1f0      	bne.n	8002942 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f003 0301 	and.w	r3, r3, #1
 8002968:	2b00      	cmp	r3, #0
 800296a:	d021      	beq.n	80029b0 <HAL_RCCEx_PeriphCLKConfig+0x504>
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002970:	2b00      	cmp	r3, #0
 8002972:	d11d      	bne.n	80029b0 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002974:	4b64      	ldr	r3, [pc, #400]	; (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002976:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800297a:	0c1b      	lsrs	r3, r3, #16
 800297c:	f003 0303 	and.w	r3, r3, #3
 8002980:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002982:	4b61      	ldr	r3, [pc, #388]	; (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002984:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002988:	0e1b      	lsrs	r3, r3, #24
 800298a:	f003 030f 	and.w	r3, r3, #15
 800298e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	019a      	lsls	r2, r3, #6
 8002996:	693b      	ldr	r3, [r7, #16]
 8002998:	041b      	lsls	r3, r3, #16
 800299a:	431a      	orrs	r2, r3
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	061b      	lsls	r3, r3, #24
 80029a0:	431a      	orrs	r2, r3
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	071b      	lsls	r3, r3, #28
 80029a8:	4957      	ldr	r1, [pc, #348]	; (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80029aa:	4313      	orrs	r3, r2
 80029ac:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d004      	beq.n	80029c6 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029c0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80029c4:	d00a      	beq.n	80029dc <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d02e      	beq.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029d6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80029da:	d129      	bne.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80029dc:	4b4a      	ldr	r3, [pc, #296]	; (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80029de:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80029e2:	0c1b      	lsrs	r3, r3, #16
 80029e4:	f003 0303 	and.w	r3, r3, #3
 80029e8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80029ea:	4b47      	ldr	r3, [pc, #284]	; (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80029ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80029f0:	0f1b      	lsrs	r3, r3, #28
 80029f2:	f003 0307 	and.w	r3, r3, #7
 80029f6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	019a      	lsls	r2, r3, #6
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	041b      	lsls	r3, r3, #16
 8002a02:	431a      	orrs	r2, r3
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	68db      	ldr	r3, [r3, #12]
 8002a08:	061b      	lsls	r3, r3, #24
 8002a0a:	431a      	orrs	r2, r3
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	071b      	lsls	r3, r3, #28
 8002a10:	493d      	ldr	r1, [pc, #244]	; (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002a12:	4313      	orrs	r3, r2
 8002a14:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002a18:	4b3b      	ldr	r3, [pc, #236]	; (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002a1a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002a1e:	f023 021f 	bic.w	r2, r3, #31
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a26:	3b01      	subs	r3, #1
 8002a28:	4937      	ldr	r1, [pc, #220]	; (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002a2a:	4313      	orrs	r3, r2
 8002a2c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d01d      	beq.n	8002a78 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002a3c:	4b32      	ldr	r3, [pc, #200]	; (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002a3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002a42:	0e1b      	lsrs	r3, r3, #24
 8002a44:	f003 030f 	and.w	r3, r3, #15
 8002a48:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002a4a:	4b2f      	ldr	r3, [pc, #188]	; (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002a4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002a50:	0f1b      	lsrs	r3, r3, #28
 8002a52:	f003 0307 	and.w	r3, r3, #7
 8002a56:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	019a      	lsls	r2, r3, #6
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	691b      	ldr	r3, [r3, #16]
 8002a62:	041b      	lsls	r3, r3, #16
 8002a64:	431a      	orrs	r2, r3
 8002a66:	693b      	ldr	r3, [r7, #16]
 8002a68:	061b      	lsls	r3, r3, #24
 8002a6a:	431a      	orrs	r2, r3
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	071b      	lsls	r3, r3, #28
 8002a70:	4925      	ldr	r1, [pc, #148]	; (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002a72:	4313      	orrs	r3, r2
 8002a74:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d011      	beq.n	8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	019a      	lsls	r2, r3, #6
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	691b      	ldr	r3, [r3, #16]
 8002a8e:	041b      	lsls	r3, r3, #16
 8002a90:	431a      	orrs	r2, r3
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	68db      	ldr	r3, [r3, #12]
 8002a96:	061b      	lsls	r3, r3, #24
 8002a98:	431a      	orrs	r2, r3
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	071b      	lsls	r3, r3, #28
 8002aa0:	4919      	ldr	r1, [pc, #100]	; (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002aa2:	4313      	orrs	r3, r2
 8002aa4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002aa8:	4b17      	ldr	r3, [pc, #92]	; (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a16      	ldr	r2, [pc, #88]	; (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002aae:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002ab2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ab4:	f7fe fd20 	bl	80014f8 <HAL_GetTick>
 8002ab8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002aba:	e008      	b.n	8002ace <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002abc:	f7fe fd1c 	bl	80014f8 <HAL_GetTick>
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	1ad3      	subs	r3, r2, r3
 8002ac6:	2b64      	cmp	r3, #100	; 0x64
 8002ac8:	d901      	bls.n	8002ace <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002aca:	2303      	movs	r3, #3
 8002acc:	e0d7      	b.n	8002c7e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002ace:	4b0e      	ldr	r3, [pc, #56]	; (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d0f0      	beq.n	8002abc <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8002ada:	69bb      	ldr	r3, [r7, #24]
 8002adc:	2b01      	cmp	r3, #1
 8002ade:	f040 80cd 	bne.w	8002c7c <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002ae2:	4b09      	ldr	r3, [pc, #36]	; (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4a08      	ldr	r2, [pc, #32]	; (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002ae8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002aec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002aee:	f7fe fd03 	bl	80014f8 <HAL_GetTick>
 8002af2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002af4:	e00a      	b.n	8002b0c <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002af6:	f7fe fcff 	bl	80014f8 <HAL_GetTick>
 8002afa:	4602      	mov	r2, r0
 8002afc:	697b      	ldr	r3, [r7, #20]
 8002afe:	1ad3      	subs	r3, r2, r3
 8002b00:	2b64      	cmp	r3, #100	; 0x64
 8002b02:	d903      	bls.n	8002b0c <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002b04:	2303      	movs	r3, #3
 8002b06:	e0ba      	b.n	8002c7e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8002b08:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002b0c:	4b5e      	ldr	r3, [pc, #376]	; (8002c88 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002b14:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002b18:	d0ed      	beq.n	8002af6 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d003      	beq.n	8002b2e <HAL_RCCEx_PeriphCLKConfig+0x682>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d009      	beq.n	8002b42 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d02e      	beq.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d12a      	bne.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002b42:	4b51      	ldr	r3, [pc, #324]	; (8002c88 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002b44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b48:	0c1b      	lsrs	r3, r3, #16
 8002b4a:	f003 0303 	and.w	r3, r3, #3
 8002b4e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002b50:	4b4d      	ldr	r3, [pc, #308]	; (8002c88 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002b52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b56:	0f1b      	lsrs	r3, r3, #28
 8002b58:	f003 0307 	and.w	r3, r3, #7
 8002b5c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	695b      	ldr	r3, [r3, #20]
 8002b62:	019a      	lsls	r2, r3, #6
 8002b64:	693b      	ldr	r3, [r7, #16]
 8002b66:	041b      	lsls	r3, r3, #16
 8002b68:	431a      	orrs	r2, r3
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	699b      	ldr	r3, [r3, #24]
 8002b6e:	061b      	lsls	r3, r3, #24
 8002b70:	431a      	orrs	r2, r3
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	071b      	lsls	r3, r3, #28
 8002b76:	4944      	ldr	r1, [pc, #272]	; (8002c88 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002b7e:	4b42      	ldr	r3, [pc, #264]	; (8002c88 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002b80:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002b84:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b8c:	3b01      	subs	r3, #1
 8002b8e:	021b      	lsls	r3, r3, #8
 8002b90:	493d      	ldr	r1, [pc, #244]	; (8002c88 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002b92:	4313      	orrs	r3, r2
 8002b94:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d022      	beq.n	8002bea <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002ba8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002bac:	d11d      	bne.n	8002bea <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002bae:	4b36      	ldr	r3, [pc, #216]	; (8002c88 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002bb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bb4:	0e1b      	lsrs	r3, r3, #24
 8002bb6:	f003 030f 	and.w	r3, r3, #15
 8002bba:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002bbc:	4b32      	ldr	r3, [pc, #200]	; (8002c88 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002bbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bc2:	0f1b      	lsrs	r3, r3, #28
 8002bc4:	f003 0307 	and.w	r3, r3, #7
 8002bc8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	695b      	ldr	r3, [r3, #20]
 8002bce:	019a      	lsls	r2, r3, #6
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6a1b      	ldr	r3, [r3, #32]
 8002bd4:	041b      	lsls	r3, r3, #16
 8002bd6:	431a      	orrs	r2, r3
 8002bd8:	693b      	ldr	r3, [r7, #16]
 8002bda:	061b      	lsls	r3, r3, #24
 8002bdc:	431a      	orrs	r2, r3
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	071b      	lsls	r3, r3, #28
 8002be2:	4929      	ldr	r1, [pc, #164]	; (8002c88 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002be4:	4313      	orrs	r3, r2
 8002be6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 0308 	and.w	r3, r3, #8
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d028      	beq.n	8002c48 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002bf6:	4b24      	ldr	r3, [pc, #144]	; (8002c88 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002bf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bfc:	0e1b      	lsrs	r3, r3, #24
 8002bfe:	f003 030f 	and.w	r3, r3, #15
 8002c02:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002c04:	4b20      	ldr	r3, [pc, #128]	; (8002c88 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002c06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c0a:	0c1b      	lsrs	r3, r3, #16
 8002c0c:	f003 0303 	and.w	r3, r3, #3
 8002c10:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	695b      	ldr	r3, [r3, #20]
 8002c16:	019a      	lsls	r2, r3, #6
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	041b      	lsls	r3, r3, #16
 8002c1c:	431a      	orrs	r2, r3
 8002c1e:	693b      	ldr	r3, [r7, #16]
 8002c20:	061b      	lsls	r3, r3, #24
 8002c22:	431a      	orrs	r2, r3
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	69db      	ldr	r3, [r3, #28]
 8002c28:	071b      	lsls	r3, r3, #28
 8002c2a:	4917      	ldr	r1, [pc, #92]	; (8002c88 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8002c32:	4b15      	ldr	r3, [pc, #84]	; (8002c88 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002c34:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002c38:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c40:	4911      	ldr	r1, [pc, #68]	; (8002c88 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002c42:	4313      	orrs	r3, r2
 8002c44:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002c48:	4b0f      	ldr	r3, [pc, #60]	; (8002c88 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a0e      	ldr	r2, [pc, #56]	; (8002c88 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002c4e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c52:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c54:	f7fe fc50 	bl	80014f8 <HAL_GetTick>
 8002c58:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002c5a:	e008      	b.n	8002c6e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002c5c:	f7fe fc4c 	bl	80014f8 <HAL_GetTick>
 8002c60:	4602      	mov	r2, r0
 8002c62:	697b      	ldr	r3, [r7, #20]
 8002c64:	1ad3      	subs	r3, r2, r3
 8002c66:	2b64      	cmp	r3, #100	; 0x64
 8002c68:	d901      	bls.n	8002c6e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002c6a:	2303      	movs	r3, #3
 8002c6c:	e007      	b.n	8002c7e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002c6e:	4b06      	ldr	r3, [pc, #24]	; (8002c88 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002c76:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002c7a:	d1ef      	bne.n	8002c5c <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8002c7c:	2300      	movs	r3, #0
}
 8002c7e:	4618      	mov	r0, r3
 8002c80:	3720      	adds	r7, #32
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	40023800 	.word	0x40023800

08002c8c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b082      	sub	sp, #8
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d101      	bne.n	8002c9e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	e049      	b.n	8002d32 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ca4:	b2db      	uxtb	r3, r3
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d106      	bne.n	8002cb8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2200      	movs	r2, #0
 8002cae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002cb2:	6878      	ldr	r0, [r7, #4]
 8002cb4:	f000 f841 	bl	8002d3a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2202      	movs	r2, #2
 8002cbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681a      	ldr	r2, [r3, #0]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	3304      	adds	r3, #4
 8002cc8:	4619      	mov	r1, r3
 8002cca:	4610      	mov	r0, r2
 8002ccc:	f000 fa00 	bl	80030d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2201      	movs	r2, #1
 8002cd4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2201      	movs	r2, #1
 8002cdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2201      	movs	r2, #1
 8002ce4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2201      	movs	r2, #1
 8002cec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2201      	movs	r2, #1
 8002cf4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2201      	movs	r2, #1
 8002cfc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2201      	movs	r2, #1
 8002d04:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2201      	movs	r2, #1
 8002d0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2201      	movs	r2, #1
 8002d14:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2201      	movs	r2, #1
 8002d24:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2201      	movs	r2, #1
 8002d2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002d30:	2300      	movs	r3, #0
}
 8002d32:	4618      	mov	r0, r3
 8002d34:	3708      	adds	r7, #8
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bd80      	pop	{r7, pc}

08002d3a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002d3a:	b480      	push	{r7}
 8002d3c:	b083      	sub	sp, #12
 8002d3e:	af00      	add	r7, sp, #0
 8002d40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002d42:	bf00      	nop
 8002d44:	370c      	adds	r7, #12
 8002d46:	46bd      	mov	sp, r7
 8002d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4c:	4770      	bx	lr
	...

08002d50 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002d50:	b480      	push	{r7}
 8002d52:	b085      	sub	sp, #20
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d5e:	b2db      	uxtb	r3, r3
 8002d60:	2b01      	cmp	r3, #1
 8002d62:	d001      	beq.n	8002d68 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002d64:	2301      	movs	r3, #1
 8002d66:	e054      	b.n	8002e12 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2202      	movs	r2, #2
 8002d6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	68da      	ldr	r2, [r3, #12]
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f042 0201 	orr.w	r2, r2, #1
 8002d7e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a26      	ldr	r2, [pc, #152]	; (8002e20 <HAL_TIM_Base_Start_IT+0xd0>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d022      	beq.n	8002dd0 <HAL_TIM_Base_Start_IT+0x80>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d92:	d01d      	beq.n	8002dd0 <HAL_TIM_Base_Start_IT+0x80>
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a22      	ldr	r2, [pc, #136]	; (8002e24 <HAL_TIM_Base_Start_IT+0xd4>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d018      	beq.n	8002dd0 <HAL_TIM_Base_Start_IT+0x80>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4a21      	ldr	r2, [pc, #132]	; (8002e28 <HAL_TIM_Base_Start_IT+0xd8>)
 8002da4:	4293      	cmp	r3, r2
 8002da6:	d013      	beq.n	8002dd0 <HAL_TIM_Base_Start_IT+0x80>
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a1f      	ldr	r2, [pc, #124]	; (8002e2c <HAL_TIM_Base_Start_IT+0xdc>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d00e      	beq.n	8002dd0 <HAL_TIM_Base_Start_IT+0x80>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4a1e      	ldr	r2, [pc, #120]	; (8002e30 <HAL_TIM_Base_Start_IT+0xe0>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d009      	beq.n	8002dd0 <HAL_TIM_Base_Start_IT+0x80>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a1c      	ldr	r2, [pc, #112]	; (8002e34 <HAL_TIM_Base_Start_IT+0xe4>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d004      	beq.n	8002dd0 <HAL_TIM_Base_Start_IT+0x80>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4a1b      	ldr	r2, [pc, #108]	; (8002e38 <HAL_TIM_Base_Start_IT+0xe8>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d115      	bne.n	8002dfc <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	689a      	ldr	r2, [r3, #8]
 8002dd6:	4b19      	ldr	r3, [pc, #100]	; (8002e3c <HAL_TIM_Base_Start_IT+0xec>)
 8002dd8:	4013      	ands	r3, r2
 8002dda:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	2b06      	cmp	r3, #6
 8002de0:	d015      	beq.n	8002e0e <HAL_TIM_Base_Start_IT+0xbe>
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002de8:	d011      	beq.n	8002e0e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	681a      	ldr	r2, [r3, #0]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f042 0201 	orr.w	r2, r2, #1
 8002df8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002dfa:	e008      	b.n	8002e0e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	681a      	ldr	r2, [r3, #0]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f042 0201 	orr.w	r2, r2, #1
 8002e0a:	601a      	str	r2, [r3, #0]
 8002e0c:	e000      	b.n	8002e10 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e0e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002e10:	2300      	movs	r3, #0
}
 8002e12:	4618      	mov	r0, r3
 8002e14:	3714      	adds	r7, #20
 8002e16:	46bd      	mov	sp, r7
 8002e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1c:	4770      	bx	lr
 8002e1e:	bf00      	nop
 8002e20:	40010000 	.word	0x40010000
 8002e24:	40000400 	.word	0x40000400
 8002e28:	40000800 	.word	0x40000800
 8002e2c:	40000c00 	.word	0x40000c00
 8002e30:	40010400 	.word	0x40010400
 8002e34:	40014000 	.word	0x40014000
 8002e38:	40001800 	.word	0x40001800
 8002e3c:	00010007 	.word	0x00010007

08002e40 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b082      	sub	sp, #8
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	691b      	ldr	r3, [r3, #16]
 8002e4e:	f003 0302 	and.w	r3, r3, #2
 8002e52:	2b02      	cmp	r3, #2
 8002e54:	d122      	bne.n	8002e9c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	68db      	ldr	r3, [r3, #12]
 8002e5c:	f003 0302 	and.w	r3, r3, #2
 8002e60:	2b02      	cmp	r3, #2
 8002e62:	d11b      	bne.n	8002e9c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f06f 0202 	mvn.w	r2, #2
 8002e6c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2201      	movs	r2, #1
 8002e72:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	699b      	ldr	r3, [r3, #24]
 8002e7a:	f003 0303 	and.w	r3, r3, #3
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d003      	beq.n	8002e8a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002e82:	6878      	ldr	r0, [r7, #4]
 8002e84:	f000 f905 	bl	8003092 <HAL_TIM_IC_CaptureCallback>
 8002e88:	e005      	b.n	8002e96 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e8a:	6878      	ldr	r0, [r7, #4]
 8002e8c:	f000 f8f7 	bl	800307e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e90:	6878      	ldr	r0, [r7, #4]
 8002e92:	f000 f908 	bl	80030a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2200      	movs	r2, #0
 8002e9a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	691b      	ldr	r3, [r3, #16]
 8002ea2:	f003 0304 	and.w	r3, r3, #4
 8002ea6:	2b04      	cmp	r3, #4
 8002ea8:	d122      	bne.n	8002ef0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	68db      	ldr	r3, [r3, #12]
 8002eb0:	f003 0304 	and.w	r3, r3, #4
 8002eb4:	2b04      	cmp	r3, #4
 8002eb6:	d11b      	bne.n	8002ef0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f06f 0204 	mvn.w	r2, #4
 8002ec0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2202      	movs	r2, #2
 8002ec6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	699b      	ldr	r3, [r3, #24]
 8002ece:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d003      	beq.n	8002ede <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ed6:	6878      	ldr	r0, [r7, #4]
 8002ed8:	f000 f8db 	bl	8003092 <HAL_TIM_IC_CaptureCallback>
 8002edc:	e005      	b.n	8002eea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ede:	6878      	ldr	r0, [r7, #4]
 8002ee0:	f000 f8cd 	bl	800307e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ee4:	6878      	ldr	r0, [r7, #4]
 8002ee6:	f000 f8de 	bl	80030a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2200      	movs	r2, #0
 8002eee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	691b      	ldr	r3, [r3, #16]
 8002ef6:	f003 0308 	and.w	r3, r3, #8
 8002efa:	2b08      	cmp	r3, #8
 8002efc:	d122      	bne.n	8002f44 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	68db      	ldr	r3, [r3, #12]
 8002f04:	f003 0308 	and.w	r3, r3, #8
 8002f08:	2b08      	cmp	r3, #8
 8002f0a:	d11b      	bne.n	8002f44 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f06f 0208 	mvn.w	r2, #8
 8002f14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2204      	movs	r2, #4
 8002f1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	69db      	ldr	r3, [r3, #28]
 8002f22:	f003 0303 	and.w	r3, r3, #3
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d003      	beq.n	8002f32 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f2a:	6878      	ldr	r0, [r7, #4]
 8002f2c:	f000 f8b1 	bl	8003092 <HAL_TIM_IC_CaptureCallback>
 8002f30:	e005      	b.n	8002f3e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	f000 f8a3 	bl	800307e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f38:	6878      	ldr	r0, [r7, #4]
 8002f3a:	f000 f8b4 	bl	80030a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2200      	movs	r2, #0
 8002f42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	691b      	ldr	r3, [r3, #16]
 8002f4a:	f003 0310 	and.w	r3, r3, #16
 8002f4e:	2b10      	cmp	r3, #16
 8002f50:	d122      	bne.n	8002f98 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	68db      	ldr	r3, [r3, #12]
 8002f58:	f003 0310 	and.w	r3, r3, #16
 8002f5c:	2b10      	cmp	r3, #16
 8002f5e:	d11b      	bne.n	8002f98 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f06f 0210 	mvn.w	r2, #16
 8002f68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2208      	movs	r2, #8
 8002f6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	69db      	ldr	r3, [r3, #28]
 8002f76:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d003      	beq.n	8002f86 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f7e:	6878      	ldr	r0, [r7, #4]
 8002f80:	f000 f887 	bl	8003092 <HAL_TIM_IC_CaptureCallback>
 8002f84:	e005      	b.n	8002f92 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f86:	6878      	ldr	r0, [r7, #4]
 8002f88:	f000 f879 	bl	800307e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f8c:	6878      	ldr	r0, [r7, #4]
 8002f8e:	f000 f88a 	bl	80030a6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2200      	movs	r2, #0
 8002f96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	691b      	ldr	r3, [r3, #16]
 8002f9e:	f003 0301 	and.w	r3, r3, #1
 8002fa2:	2b01      	cmp	r3, #1
 8002fa4:	d10e      	bne.n	8002fc4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	68db      	ldr	r3, [r3, #12]
 8002fac:	f003 0301 	and.w	r3, r3, #1
 8002fb0:	2b01      	cmp	r3, #1
 8002fb2:	d107      	bne.n	8002fc4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f06f 0201 	mvn.w	r2, #1
 8002fbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002fbe:	6878      	ldr	r0, [r7, #4]
 8002fc0:	f7fe f80e 	bl	8000fe0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	691b      	ldr	r3, [r3, #16]
 8002fca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fce:	2b80      	cmp	r3, #128	; 0x80
 8002fd0:	d10e      	bne.n	8002ff0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	68db      	ldr	r3, [r3, #12]
 8002fd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fdc:	2b80      	cmp	r3, #128	; 0x80
 8002fde:	d107      	bne.n	8002ff0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002fe8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002fea:	6878      	ldr	r0, [r7, #4]
 8002fec:	f000 f91a 	bl	8003224 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	691b      	ldr	r3, [r3, #16]
 8002ff6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ffa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ffe:	d10e      	bne.n	800301e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	68db      	ldr	r3, [r3, #12]
 8003006:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800300a:	2b80      	cmp	r3, #128	; 0x80
 800300c:	d107      	bne.n	800301e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003016:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003018:	6878      	ldr	r0, [r7, #4]
 800301a:	f000 f90d 	bl	8003238 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	691b      	ldr	r3, [r3, #16]
 8003024:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003028:	2b40      	cmp	r3, #64	; 0x40
 800302a:	d10e      	bne.n	800304a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	68db      	ldr	r3, [r3, #12]
 8003032:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003036:	2b40      	cmp	r3, #64	; 0x40
 8003038:	d107      	bne.n	800304a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003042:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003044:	6878      	ldr	r0, [r7, #4]
 8003046:	f000 f838 	bl	80030ba <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	691b      	ldr	r3, [r3, #16]
 8003050:	f003 0320 	and.w	r3, r3, #32
 8003054:	2b20      	cmp	r3, #32
 8003056:	d10e      	bne.n	8003076 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	68db      	ldr	r3, [r3, #12]
 800305e:	f003 0320 	and.w	r3, r3, #32
 8003062:	2b20      	cmp	r3, #32
 8003064:	d107      	bne.n	8003076 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f06f 0220 	mvn.w	r2, #32
 800306e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003070:	6878      	ldr	r0, [r7, #4]
 8003072:	f000 f8cd 	bl	8003210 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003076:	bf00      	nop
 8003078:	3708      	adds	r7, #8
 800307a:	46bd      	mov	sp, r7
 800307c:	bd80      	pop	{r7, pc}

0800307e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800307e:	b480      	push	{r7}
 8003080:	b083      	sub	sp, #12
 8003082:	af00      	add	r7, sp, #0
 8003084:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003086:	bf00      	nop
 8003088:	370c      	adds	r7, #12
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr

08003092 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003092:	b480      	push	{r7}
 8003094:	b083      	sub	sp, #12
 8003096:	af00      	add	r7, sp, #0
 8003098:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800309a:	bf00      	nop
 800309c:	370c      	adds	r7, #12
 800309e:	46bd      	mov	sp, r7
 80030a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a4:	4770      	bx	lr

080030a6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80030a6:	b480      	push	{r7}
 80030a8:	b083      	sub	sp, #12
 80030aa:	af00      	add	r7, sp, #0
 80030ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80030ae:	bf00      	nop
 80030b0:	370c      	adds	r7, #12
 80030b2:	46bd      	mov	sp, r7
 80030b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b8:	4770      	bx	lr

080030ba <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80030ba:	b480      	push	{r7}
 80030bc:	b083      	sub	sp, #12
 80030be:	af00      	add	r7, sp, #0
 80030c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80030c2:	bf00      	nop
 80030c4:	370c      	adds	r7, #12
 80030c6:	46bd      	mov	sp, r7
 80030c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030cc:	4770      	bx	lr
	...

080030d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80030d0:	b480      	push	{r7}
 80030d2:	b085      	sub	sp, #20
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
 80030d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	4a40      	ldr	r2, [pc, #256]	; (80031e4 <TIM_Base_SetConfig+0x114>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d013      	beq.n	8003110 <TIM_Base_SetConfig+0x40>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030ee:	d00f      	beq.n	8003110 <TIM_Base_SetConfig+0x40>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	4a3d      	ldr	r2, [pc, #244]	; (80031e8 <TIM_Base_SetConfig+0x118>)
 80030f4:	4293      	cmp	r3, r2
 80030f6:	d00b      	beq.n	8003110 <TIM_Base_SetConfig+0x40>
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	4a3c      	ldr	r2, [pc, #240]	; (80031ec <TIM_Base_SetConfig+0x11c>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d007      	beq.n	8003110 <TIM_Base_SetConfig+0x40>
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	4a3b      	ldr	r2, [pc, #236]	; (80031f0 <TIM_Base_SetConfig+0x120>)
 8003104:	4293      	cmp	r3, r2
 8003106:	d003      	beq.n	8003110 <TIM_Base_SetConfig+0x40>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	4a3a      	ldr	r2, [pc, #232]	; (80031f4 <TIM_Base_SetConfig+0x124>)
 800310c:	4293      	cmp	r3, r2
 800310e:	d108      	bne.n	8003122 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003116:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	68fa      	ldr	r2, [r7, #12]
 800311e:	4313      	orrs	r3, r2
 8003120:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	4a2f      	ldr	r2, [pc, #188]	; (80031e4 <TIM_Base_SetConfig+0x114>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d02b      	beq.n	8003182 <TIM_Base_SetConfig+0xb2>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003130:	d027      	beq.n	8003182 <TIM_Base_SetConfig+0xb2>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	4a2c      	ldr	r2, [pc, #176]	; (80031e8 <TIM_Base_SetConfig+0x118>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d023      	beq.n	8003182 <TIM_Base_SetConfig+0xb2>
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	4a2b      	ldr	r2, [pc, #172]	; (80031ec <TIM_Base_SetConfig+0x11c>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d01f      	beq.n	8003182 <TIM_Base_SetConfig+0xb2>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	4a2a      	ldr	r2, [pc, #168]	; (80031f0 <TIM_Base_SetConfig+0x120>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d01b      	beq.n	8003182 <TIM_Base_SetConfig+0xb2>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	4a29      	ldr	r2, [pc, #164]	; (80031f4 <TIM_Base_SetConfig+0x124>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d017      	beq.n	8003182 <TIM_Base_SetConfig+0xb2>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	4a28      	ldr	r2, [pc, #160]	; (80031f8 <TIM_Base_SetConfig+0x128>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d013      	beq.n	8003182 <TIM_Base_SetConfig+0xb2>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	4a27      	ldr	r2, [pc, #156]	; (80031fc <TIM_Base_SetConfig+0x12c>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d00f      	beq.n	8003182 <TIM_Base_SetConfig+0xb2>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	4a26      	ldr	r2, [pc, #152]	; (8003200 <TIM_Base_SetConfig+0x130>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d00b      	beq.n	8003182 <TIM_Base_SetConfig+0xb2>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	4a25      	ldr	r2, [pc, #148]	; (8003204 <TIM_Base_SetConfig+0x134>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d007      	beq.n	8003182 <TIM_Base_SetConfig+0xb2>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	4a24      	ldr	r2, [pc, #144]	; (8003208 <TIM_Base_SetConfig+0x138>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d003      	beq.n	8003182 <TIM_Base_SetConfig+0xb2>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	4a23      	ldr	r2, [pc, #140]	; (800320c <TIM_Base_SetConfig+0x13c>)
 800317e:	4293      	cmp	r3, r2
 8003180:	d108      	bne.n	8003194 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003188:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	68db      	ldr	r3, [r3, #12]
 800318e:	68fa      	ldr	r2, [r7, #12]
 8003190:	4313      	orrs	r3, r2
 8003192:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	695b      	ldr	r3, [r3, #20]
 800319e:	4313      	orrs	r3, r2
 80031a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	68fa      	ldr	r2, [r7, #12]
 80031a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	689a      	ldr	r2, [r3, #8]
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	681a      	ldr	r2, [r3, #0]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	4a0a      	ldr	r2, [pc, #40]	; (80031e4 <TIM_Base_SetConfig+0x114>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d003      	beq.n	80031c8 <TIM_Base_SetConfig+0xf8>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	4a0c      	ldr	r2, [pc, #48]	; (80031f4 <TIM_Base_SetConfig+0x124>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d103      	bne.n	80031d0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	691a      	ldr	r2, [r3, #16]
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2201      	movs	r2, #1
 80031d4:	615a      	str	r2, [r3, #20]
}
 80031d6:	bf00      	nop
 80031d8:	3714      	adds	r7, #20
 80031da:	46bd      	mov	sp, r7
 80031dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e0:	4770      	bx	lr
 80031e2:	bf00      	nop
 80031e4:	40010000 	.word	0x40010000
 80031e8:	40000400 	.word	0x40000400
 80031ec:	40000800 	.word	0x40000800
 80031f0:	40000c00 	.word	0x40000c00
 80031f4:	40010400 	.word	0x40010400
 80031f8:	40014000 	.word	0x40014000
 80031fc:	40014400 	.word	0x40014400
 8003200:	40014800 	.word	0x40014800
 8003204:	40001800 	.word	0x40001800
 8003208:	40001c00 	.word	0x40001c00
 800320c:	40002000 	.word	0x40002000

08003210 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003210:	b480      	push	{r7}
 8003212:	b083      	sub	sp, #12
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003218:	bf00      	nop
 800321a:	370c      	adds	r7, #12
 800321c:	46bd      	mov	sp, r7
 800321e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003222:	4770      	bx	lr

08003224 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003224:	b480      	push	{r7}
 8003226:	b083      	sub	sp, #12
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800322c:	bf00      	nop
 800322e:	370c      	adds	r7, #12
 8003230:	46bd      	mov	sp, r7
 8003232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003236:	4770      	bx	lr

08003238 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003238:	b480      	push	{r7}
 800323a:	b083      	sub	sp, #12
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003240:	bf00      	nop
 8003242:	370c      	adds	r7, #12
 8003244:	46bd      	mov	sp, r7
 8003246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324a:	4770      	bx	lr

0800324c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b082      	sub	sp, #8
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2b00      	cmp	r3, #0
 8003258:	d101      	bne.n	800325e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	e040      	b.n	80032e0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003262:	2b00      	cmp	r3, #0
 8003264:	d106      	bne.n	8003274 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2200      	movs	r2, #0
 800326a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800326e:	6878      	ldr	r0, [r7, #4]
 8003270:	f7fe f876 	bl	8001360 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2224      	movs	r2, #36	; 0x24
 8003278:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	681a      	ldr	r2, [r3, #0]
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f022 0201 	bic.w	r2, r2, #1
 8003288:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800328a:	6878      	ldr	r0, [r7, #4]
 800328c:	f000 f8b0 	bl	80033f0 <UART_SetConfig>
 8003290:	4603      	mov	r3, r0
 8003292:	2b01      	cmp	r3, #1
 8003294:	d101      	bne.n	800329a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	e022      	b.n	80032e0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d002      	beq.n	80032a8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80032a2:	6878      	ldr	r0, [r7, #4]
 80032a4:	f000 fb08 	bl	80038b8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	685a      	ldr	r2, [r3, #4]
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80032b6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	689a      	ldr	r2, [r3, #8]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80032c6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	681a      	ldr	r2, [r3, #0]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f042 0201 	orr.w	r2, r2, #1
 80032d6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80032d8:	6878      	ldr	r0, [r7, #4]
 80032da:	f000 fb8f 	bl	80039fc <UART_CheckIdleState>
 80032de:	4603      	mov	r3, r0
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	3708      	adds	r7, #8
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}

080032e8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b08a      	sub	sp, #40	; 0x28
 80032ec:	af02      	add	r7, sp, #8
 80032ee:	60f8      	str	r0, [r7, #12]
 80032f0:	60b9      	str	r1, [r7, #8]
 80032f2:	603b      	str	r3, [r7, #0]
 80032f4:	4613      	mov	r3, r2
 80032f6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80032fc:	2b20      	cmp	r3, #32
 80032fe:	d171      	bne.n	80033e4 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d002      	beq.n	800330c <HAL_UART_Transmit+0x24>
 8003306:	88fb      	ldrh	r3, [r7, #6]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d101      	bne.n	8003310 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800330c:	2301      	movs	r3, #1
 800330e:	e06a      	b.n	80033e6 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	2200      	movs	r2, #0
 8003314:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	2221      	movs	r2, #33	; 0x21
 800331c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800331e:	f7fe f8eb 	bl	80014f8 <HAL_GetTick>
 8003322:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	88fa      	ldrh	r2, [r7, #6]
 8003328:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	88fa      	ldrh	r2, [r7, #6]
 8003330:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	689b      	ldr	r3, [r3, #8]
 8003338:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800333c:	d108      	bne.n	8003350 <HAL_UART_Transmit+0x68>
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	691b      	ldr	r3, [r3, #16]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d104      	bne.n	8003350 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003346:	2300      	movs	r3, #0
 8003348:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800334a:	68bb      	ldr	r3, [r7, #8]
 800334c:	61bb      	str	r3, [r7, #24]
 800334e:	e003      	b.n	8003358 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003350:	68bb      	ldr	r3, [r7, #8]
 8003352:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003354:	2300      	movs	r3, #0
 8003356:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003358:	e02c      	b.n	80033b4 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	9300      	str	r3, [sp, #0]
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	2200      	movs	r2, #0
 8003362:	2180      	movs	r1, #128	; 0x80
 8003364:	68f8      	ldr	r0, [r7, #12]
 8003366:	f000 fb80 	bl	8003a6a <UART_WaitOnFlagUntilTimeout>
 800336a:	4603      	mov	r3, r0
 800336c:	2b00      	cmp	r3, #0
 800336e:	d001      	beq.n	8003374 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8003370:	2303      	movs	r3, #3
 8003372:	e038      	b.n	80033e6 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003374:	69fb      	ldr	r3, [r7, #28]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d10b      	bne.n	8003392 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800337a:	69bb      	ldr	r3, [r7, #24]
 800337c:	881b      	ldrh	r3, [r3, #0]
 800337e:	461a      	mov	r2, r3
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003388:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800338a:	69bb      	ldr	r3, [r7, #24]
 800338c:	3302      	adds	r3, #2
 800338e:	61bb      	str	r3, [r7, #24]
 8003390:	e007      	b.n	80033a2 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003392:	69fb      	ldr	r3, [r7, #28]
 8003394:	781a      	ldrb	r2, [r3, #0]
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800339c:	69fb      	ldr	r3, [r7, #28]
 800339e:	3301      	adds	r3, #1
 80033a0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80033a8:	b29b      	uxth	r3, r3
 80033aa:	3b01      	subs	r3, #1
 80033ac:	b29a      	uxth	r2, r3
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80033ba:	b29b      	uxth	r3, r3
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d1cc      	bne.n	800335a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	9300      	str	r3, [sp, #0]
 80033c4:	697b      	ldr	r3, [r7, #20]
 80033c6:	2200      	movs	r2, #0
 80033c8:	2140      	movs	r1, #64	; 0x40
 80033ca:	68f8      	ldr	r0, [r7, #12]
 80033cc:	f000 fb4d 	bl	8003a6a <UART_WaitOnFlagUntilTimeout>
 80033d0:	4603      	mov	r3, r0
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d001      	beq.n	80033da <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 80033d6:	2303      	movs	r3, #3
 80033d8:	e005      	b.n	80033e6 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	2220      	movs	r2, #32
 80033de:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80033e0:	2300      	movs	r3, #0
 80033e2:	e000      	b.n	80033e6 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80033e4:	2302      	movs	r3, #2
  }
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	3720      	adds	r7, #32
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}
	...

080033f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b088      	sub	sp, #32
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80033f8:	2300      	movs	r3, #0
 80033fa:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	689a      	ldr	r2, [r3, #8]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	691b      	ldr	r3, [r3, #16]
 8003404:	431a      	orrs	r2, r3
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	695b      	ldr	r3, [r3, #20]
 800340a:	431a      	orrs	r2, r3
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	69db      	ldr	r3, [r3, #28]
 8003410:	4313      	orrs	r3, r2
 8003412:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	681a      	ldr	r2, [r3, #0]
 800341a:	4ba6      	ldr	r3, [pc, #664]	; (80036b4 <UART_SetConfig+0x2c4>)
 800341c:	4013      	ands	r3, r2
 800341e:	687a      	ldr	r2, [r7, #4]
 8003420:	6812      	ldr	r2, [r2, #0]
 8003422:	6979      	ldr	r1, [r7, #20]
 8003424:	430b      	orrs	r3, r1
 8003426:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	68da      	ldr	r2, [r3, #12]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	430a      	orrs	r2, r1
 800343c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	699b      	ldr	r3, [r3, #24]
 8003442:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6a1b      	ldr	r3, [r3, #32]
 8003448:	697a      	ldr	r2, [r7, #20]
 800344a:	4313      	orrs	r3, r2
 800344c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	697a      	ldr	r2, [r7, #20]
 800345e:	430a      	orrs	r2, r1
 8003460:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4a94      	ldr	r2, [pc, #592]	; (80036b8 <UART_SetConfig+0x2c8>)
 8003468:	4293      	cmp	r3, r2
 800346a:	d120      	bne.n	80034ae <UART_SetConfig+0xbe>
 800346c:	4b93      	ldr	r3, [pc, #588]	; (80036bc <UART_SetConfig+0x2cc>)
 800346e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003472:	f003 0303 	and.w	r3, r3, #3
 8003476:	2b03      	cmp	r3, #3
 8003478:	d816      	bhi.n	80034a8 <UART_SetConfig+0xb8>
 800347a:	a201      	add	r2, pc, #4	; (adr r2, 8003480 <UART_SetConfig+0x90>)
 800347c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003480:	08003491 	.word	0x08003491
 8003484:	0800349d 	.word	0x0800349d
 8003488:	08003497 	.word	0x08003497
 800348c:	080034a3 	.word	0x080034a3
 8003490:	2301      	movs	r3, #1
 8003492:	77fb      	strb	r3, [r7, #31]
 8003494:	e150      	b.n	8003738 <UART_SetConfig+0x348>
 8003496:	2302      	movs	r3, #2
 8003498:	77fb      	strb	r3, [r7, #31]
 800349a:	e14d      	b.n	8003738 <UART_SetConfig+0x348>
 800349c:	2304      	movs	r3, #4
 800349e:	77fb      	strb	r3, [r7, #31]
 80034a0:	e14a      	b.n	8003738 <UART_SetConfig+0x348>
 80034a2:	2308      	movs	r3, #8
 80034a4:	77fb      	strb	r3, [r7, #31]
 80034a6:	e147      	b.n	8003738 <UART_SetConfig+0x348>
 80034a8:	2310      	movs	r3, #16
 80034aa:	77fb      	strb	r3, [r7, #31]
 80034ac:	e144      	b.n	8003738 <UART_SetConfig+0x348>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4a83      	ldr	r2, [pc, #524]	; (80036c0 <UART_SetConfig+0x2d0>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d132      	bne.n	800351e <UART_SetConfig+0x12e>
 80034b8:	4b80      	ldr	r3, [pc, #512]	; (80036bc <UART_SetConfig+0x2cc>)
 80034ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034be:	f003 030c 	and.w	r3, r3, #12
 80034c2:	2b0c      	cmp	r3, #12
 80034c4:	d828      	bhi.n	8003518 <UART_SetConfig+0x128>
 80034c6:	a201      	add	r2, pc, #4	; (adr r2, 80034cc <UART_SetConfig+0xdc>)
 80034c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034cc:	08003501 	.word	0x08003501
 80034d0:	08003519 	.word	0x08003519
 80034d4:	08003519 	.word	0x08003519
 80034d8:	08003519 	.word	0x08003519
 80034dc:	0800350d 	.word	0x0800350d
 80034e0:	08003519 	.word	0x08003519
 80034e4:	08003519 	.word	0x08003519
 80034e8:	08003519 	.word	0x08003519
 80034ec:	08003507 	.word	0x08003507
 80034f0:	08003519 	.word	0x08003519
 80034f4:	08003519 	.word	0x08003519
 80034f8:	08003519 	.word	0x08003519
 80034fc:	08003513 	.word	0x08003513
 8003500:	2300      	movs	r3, #0
 8003502:	77fb      	strb	r3, [r7, #31]
 8003504:	e118      	b.n	8003738 <UART_SetConfig+0x348>
 8003506:	2302      	movs	r3, #2
 8003508:	77fb      	strb	r3, [r7, #31]
 800350a:	e115      	b.n	8003738 <UART_SetConfig+0x348>
 800350c:	2304      	movs	r3, #4
 800350e:	77fb      	strb	r3, [r7, #31]
 8003510:	e112      	b.n	8003738 <UART_SetConfig+0x348>
 8003512:	2308      	movs	r3, #8
 8003514:	77fb      	strb	r3, [r7, #31]
 8003516:	e10f      	b.n	8003738 <UART_SetConfig+0x348>
 8003518:	2310      	movs	r3, #16
 800351a:	77fb      	strb	r3, [r7, #31]
 800351c:	e10c      	b.n	8003738 <UART_SetConfig+0x348>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4a68      	ldr	r2, [pc, #416]	; (80036c4 <UART_SetConfig+0x2d4>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d120      	bne.n	800356a <UART_SetConfig+0x17a>
 8003528:	4b64      	ldr	r3, [pc, #400]	; (80036bc <UART_SetConfig+0x2cc>)
 800352a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800352e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003532:	2b30      	cmp	r3, #48	; 0x30
 8003534:	d013      	beq.n	800355e <UART_SetConfig+0x16e>
 8003536:	2b30      	cmp	r3, #48	; 0x30
 8003538:	d814      	bhi.n	8003564 <UART_SetConfig+0x174>
 800353a:	2b20      	cmp	r3, #32
 800353c:	d009      	beq.n	8003552 <UART_SetConfig+0x162>
 800353e:	2b20      	cmp	r3, #32
 8003540:	d810      	bhi.n	8003564 <UART_SetConfig+0x174>
 8003542:	2b00      	cmp	r3, #0
 8003544:	d002      	beq.n	800354c <UART_SetConfig+0x15c>
 8003546:	2b10      	cmp	r3, #16
 8003548:	d006      	beq.n	8003558 <UART_SetConfig+0x168>
 800354a:	e00b      	b.n	8003564 <UART_SetConfig+0x174>
 800354c:	2300      	movs	r3, #0
 800354e:	77fb      	strb	r3, [r7, #31]
 8003550:	e0f2      	b.n	8003738 <UART_SetConfig+0x348>
 8003552:	2302      	movs	r3, #2
 8003554:	77fb      	strb	r3, [r7, #31]
 8003556:	e0ef      	b.n	8003738 <UART_SetConfig+0x348>
 8003558:	2304      	movs	r3, #4
 800355a:	77fb      	strb	r3, [r7, #31]
 800355c:	e0ec      	b.n	8003738 <UART_SetConfig+0x348>
 800355e:	2308      	movs	r3, #8
 8003560:	77fb      	strb	r3, [r7, #31]
 8003562:	e0e9      	b.n	8003738 <UART_SetConfig+0x348>
 8003564:	2310      	movs	r3, #16
 8003566:	77fb      	strb	r3, [r7, #31]
 8003568:	e0e6      	b.n	8003738 <UART_SetConfig+0x348>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	4a56      	ldr	r2, [pc, #344]	; (80036c8 <UART_SetConfig+0x2d8>)
 8003570:	4293      	cmp	r3, r2
 8003572:	d120      	bne.n	80035b6 <UART_SetConfig+0x1c6>
 8003574:	4b51      	ldr	r3, [pc, #324]	; (80036bc <UART_SetConfig+0x2cc>)
 8003576:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800357a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800357e:	2bc0      	cmp	r3, #192	; 0xc0
 8003580:	d013      	beq.n	80035aa <UART_SetConfig+0x1ba>
 8003582:	2bc0      	cmp	r3, #192	; 0xc0
 8003584:	d814      	bhi.n	80035b0 <UART_SetConfig+0x1c0>
 8003586:	2b80      	cmp	r3, #128	; 0x80
 8003588:	d009      	beq.n	800359e <UART_SetConfig+0x1ae>
 800358a:	2b80      	cmp	r3, #128	; 0x80
 800358c:	d810      	bhi.n	80035b0 <UART_SetConfig+0x1c0>
 800358e:	2b00      	cmp	r3, #0
 8003590:	d002      	beq.n	8003598 <UART_SetConfig+0x1a8>
 8003592:	2b40      	cmp	r3, #64	; 0x40
 8003594:	d006      	beq.n	80035a4 <UART_SetConfig+0x1b4>
 8003596:	e00b      	b.n	80035b0 <UART_SetConfig+0x1c0>
 8003598:	2300      	movs	r3, #0
 800359a:	77fb      	strb	r3, [r7, #31]
 800359c:	e0cc      	b.n	8003738 <UART_SetConfig+0x348>
 800359e:	2302      	movs	r3, #2
 80035a0:	77fb      	strb	r3, [r7, #31]
 80035a2:	e0c9      	b.n	8003738 <UART_SetConfig+0x348>
 80035a4:	2304      	movs	r3, #4
 80035a6:	77fb      	strb	r3, [r7, #31]
 80035a8:	e0c6      	b.n	8003738 <UART_SetConfig+0x348>
 80035aa:	2308      	movs	r3, #8
 80035ac:	77fb      	strb	r3, [r7, #31]
 80035ae:	e0c3      	b.n	8003738 <UART_SetConfig+0x348>
 80035b0:	2310      	movs	r3, #16
 80035b2:	77fb      	strb	r3, [r7, #31]
 80035b4:	e0c0      	b.n	8003738 <UART_SetConfig+0x348>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4a44      	ldr	r2, [pc, #272]	; (80036cc <UART_SetConfig+0x2dc>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	d125      	bne.n	800360c <UART_SetConfig+0x21c>
 80035c0:	4b3e      	ldr	r3, [pc, #248]	; (80036bc <UART_SetConfig+0x2cc>)
 80035c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035ca:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80035ce:	d017      	beq.n	8003600 <UART_SetConfig+0x210>
 80035d0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80035d4:	d817      	bhi.n	8003606 <UART_SetConfig+0x216>
 80035d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80035da:	d00b      	beq.n	80035f4 <UART_SetConfig+0x204>
 80035dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80035e0:	d811      	bhi.n	8003606 <UART_SetConfig+0x216>
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d003      	beq.n	80035ee <UART_SetConfig+0x1fe>
 80035e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80035ea:	d006      	beq.n	80035fa <UART_SetConfig+0x20a>
 80035ec:	e00b      	b.n	8003606 <UART_SetConfig+0x216>
 80035ee:	2300      	movs	r3, #0
 80035f0:	77fb      	strb	r3, [r7, #31]
 80035f2:	e0a1      	b.n	8003738 <UART_SetConfig+0x348>
 80035f4:	2302      	movs	r3, #2
 80035f6:	77fb      	strb	r3, [r7, #31]
 80035f8:	e09e      	b.n	8003738 <UART_SetConfig+0x348>
 80035fa:	2304      	movs	r3, #4
 80035fc:	77fb      	strb	r3, [r7, #31]
 80035fe:	e09b      	b.n	8003738 <UART_SetConfig+0x348>
 8003600:	2308      	movs	r3, #8
 8003602:	77fb      	strb	r3, [r7, #31]
 8003604:	e098      	b.n	8003738 <UART_SetConfig+0x348>
 8003606:	2310      	movs	r3, #16
 8003608:	77fb      	strb	r3, [r7, #31]
 800360a:	e095      	b.n	8003738 <UART_SetConfig+0x348>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4a2f      	ldr	r2, [pc, #188]	; (80036d0 <UART_SetConfig+0x2e0>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d125      	bne.n	8003662 <UART_SetConfig+0x272>
 8003616:	4b29      	ldr	r3, [pc, #164]	; (80036bc <UART_SetConfig+0x2cc>)
 8003618:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800361c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003620:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003624:	d017      	beq.n	8003656 <UART_SetConfig+0x266>
 8003626:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800362a:	d817      	bhi.n	800365c <UART_SetConfig+0x26c>
 800362c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003630:	d00b      	beq.n	800364a <UART_SetConfig+0x25a>
 8003632:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003636:	d811      	bhi.n	800365c <UART_SetConfig+0x26c>
 8003638:	2b00      	cmp	r3, #0
 800363a:	d003      	beq.n	8003644 <UART_SetConfig+0x254>
 800363c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003640:	d006      	beq.n	8003650 <UART_SetConfig+0x260>
 8003642:	e00b      	b.n	800365c <UART_SetConfig+0x26c>
 8003644:	2301      	movs	r3, #1
 8003646:	77fb      	strb	r3, [r7, #31]
 8003648:	e076      	b.n	8003738 <UART_SetConfig+0x348>
 800364a:	2302      	movs	r3, #2
 800364c:	77fb      	strb	r3, [r7, #31]
 800364e:	e073      	b.n	8003738 <UART_SetConfig+0x348>
 8003650:	2304      	movs	r3, #4
 8003652:	77fb      	strb	r3, [r7, #31]
 8003654:	e070      	b.n	8003738 <UART_SetConfig+0x348>
 8003656:	2308      	movs	r3, #8
 8003658:	77fb      	strb	r3, [r7, #31]
 800365a:	e06d      	b.n	8003738 <UART_SetConfig+0x348>
 800365c:	2310      	movs	r3, #16
 800365e:	77fb      	strb	r3, [r7, #31]
 8003660:	e06a      	b.n	8003738 <UART_SetConfig+0x348>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4a1b      	ldr	r2, [pc, #108]	; (80036d4 <UART_SetConfig+0x2e4>)
 8003668:	4293      	cmp	r3, r2
 800366a:	d138      	bne.n	80036de <UART_SetConfig+0x2ee>
 800366c:	4b13      	ldr	r3, [pc, #76]	; (80036bc <UART_SetConfig+0x2cc>)
 800366e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003672:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8003676:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800367a:	d017      	beq.n	80036ac <UART_SetConfig+0x2bc>
 800367c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003680:	d82a      	bhi.n	80036d8 <UART_SetConfig+0x2e8>
 8003682:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003686:	d00b      	beq.n	80036a0 <UART_SetConfig+0x2b0>
 8003688:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800368c:	d824      	bhi.n	80036d8 <UART_SetConfig+0x2e8>
 800368e:	2b00      	cmp	r3, #0
 8003690:	d003      	beq.n	800369a <UART_SetConfig+0x2aa>
 8003692:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003696:	d006      	beq.n	80036a6 <UART_SetConfig+0x2b6>
 8003698:	e01e      	b.n	80036d8 <UART_SetConfig+0x2e8>
 800369a:	2300      	movs	r3, #0
 800369c:	77fb      	strb	r3, [r7, #31]
 800369e:	e04b      	b.n	8003738 <UART_SetConfig+0x348>
 80036a0:	2302      	movs	r3, #2
 80036a2:	77fb      	strb	r3, [r7, #31]
 80036a4:	e048      	b.n	8003738 <UART_SetConfig+0x348>
 80036a6:	2304      	movs	r3, #4
 80036a8:	77fb      	strb	r3, [r7, #31]
 80036aa:	e045      	b.n	8003738 <UART_SetConfig+0x348>
 80036ac:	2308      	movs	r3, #8
 80036ae:	77fb      	strb	r3, [r7, #31]
 80036b0:	e042      	b.n	8003738 <UART_SetConfig+0x348>
 80036b2:	bf00      	nop
 80036b4:	efff69f3 	.word	0xefff69f3
 80036b8:	40011000 	.word	0x40011000
 80036bc:	40023800 	.word	0x40023800
 80036c0:	40004400 	.word	0x40004400
 80036c4:	40004800 	.word	0x40004800
 80036c8:	40004c00 	.word	0x40004c00
 80036cc:	40005000 	.word	0x40005000
 80036d0:	40011400 	.word	0x40011400
 80036d4:	40007800 	.word	0x40007800
 80036d8:	2310      	movs	r3, #16
 80036da:	77fb      	strb	r3, [r7, #31]
 80036dc:	e02c      	b.n	8003738 <UART_SetConfig+0x348>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4a72      	ldr	r2, [pc, #456]	; (80038ac <UART_SetConfig+0x4bc>)
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d125      	bne.n	8003734 <UART_SetConfig+0x344>
 80036e8:	4b71      	ldr	r3, [pc, #452]	; (80038b0 <UART_SetConfig+0x4c0>)
 80036ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036ee:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80036f2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80036f6:	d017      	beq.n	8003728 <UART_SetConfig+0x338>
 80036f8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80036fc:	d817      	bhi.n	800372e <UART_SetConfig+0x33e>
 80036fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003702:	d00b      	beq.n	800371c <UART_SetConfig+0x32c>
 8003704:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003708:	d811      	bhi.n	800372e <UART_SetConfig+0x33e>
 800370a:	2b00      	cmp	r3, #0
 800370c:	d003      	beq.n	8003716 <UART_SetConfig+0x326>
 800370e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003712:	d006      	beq.n	8003722 <UART_SetConfig+0x332>
 8003714:	e00b      	b.n	800372e <UART_SetConfig+0x33e>
 8003716:	2300      	movs	r3, #0
 8003718:	77fb      	strb	r3, [r7, #31]
 800371a:	e00d      	b.n	8003738 <UART_SetConfig+0x348>
 800371c:	2302      	movs	r3, #2
 800371e:	77fb      	strb	r3, [r7, #31]
 8003720:	e00a      	b.n	8003738 <UART_SetConfig+0x348>
 8003722:	2304      	movs	r3, #4
 8003724:	77fb      	strb	r3, [r7, #31]
 8003726:	e007      	b.n	8003738 <UART_SetConfig+0x348>
 8003728:	2308      	movs	r3, #8
 800372a:	77fb      	strb	r3, [r7, #31]
 800372c:	e004      	b.n	8003738 <UART_SetConfig+0x348>
 800372e:	2310      	movs	r3, #16
 8003730:	77fb      	strb	r3, [r7, #31]
 8003732:	e001      	b.n	8003738 <UART_SetConfig+0x348>
 8003734:	2310      	movs	r3, #16
 8003736:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	69db      	ldr	r3, [r3, #28]
 800373c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003740:	d15b      	bne.n	80037fa <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8003742:	7ffb      	ldrb	r3, [r7, #31]
 8003744:	2b08      	cmp	r3, #8
 8003746:	d828      	bhi.n	800379a <UART_SetConfig+0x3aa>
 8003748:	a201      	add	r2, pc, #4	; (adr r2, 8003750 <UART_SetConfig+0x360>)
 800374a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800374e:	bf00      	nop
 8003750:	08003775 	.word	0x08003775
 8003754:	0800377d 	.word	0x0800377d
 8003758:	08003785 	.word	0x08003785
 800375c:	0800379b 	.word	0x0800379b
 8003760:	0800378b 	.word	0x0800378b
 8003764:	0800379b 	.word	0x0800379b
 8003768:	0800379b 	.word	0x0800379b
 800376c:	0800379b 	.word	0x0800379b
 8003770:	08003793 	.word	0x08003793
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003774:	f7fe fe40 	bl	80023f8 <HAL_RCC_GetPCLK1Freq>
 8003778:	61b8      	str	r0, [r7, #24]
        break;
 800377a:	e013      	b.n	80037a4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800377c:	f7fe fe50 	bl	8002420 <HAL_RCC_GetPCLK2Freq>
 8003780:	61b8      	str	r0, [r7, #24]
        break;
 8003782:	e00f      	b.n	80037a4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003784:	4b4b      	ldr	r3, [pc, #300]	; (80038b4 <UART_SetConfig+0x4c4>)
 8003786:	61bb      	str	r3, [r7, #24]
        break;
 8003788:	e00c      	b.n	80037a4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800378a:	f7fe fd63 	bl	8002254 <HAL_RCC_GetSysClockFreq>
 800378e:	61b8      	str	r0, [r7, #24]
        break;
 8003790:	e008      	b.n	80037a4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003792:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003796:	61bb      	str	r3, [r7, #24]
        break;
 8003798:	e004      	b.n	80037a4 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800379a:	2300      	movs	r3, #0
 800379c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800379e:	2301      	movs	r3, #1
 80037a0:	77bb      	strb	r3, [r7, #30]
        break;
 80037a2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80037a4:	69bb      	ldr	r3, [r7, #24]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d074      	beq.n	8003894 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80037aa:	69bb      	ldr	r3, [r7, #24]
 80037ac:	005a      	lsls	r2, r3, #1
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	085b      	lsrs	r3, r3, #1
 80037b4:	441a      	add	r2, r3
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80037be:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80037c0:	693b      	ldr	r3, [r7, #16]
 80037c2:	2b0f      	cmp	r3, #15
 80037c4:	d916      	bls.n	80037f4 <UART_SetConfig+0x404>
 80037c6:	693b      	ldr	r3, [r7, #16]
 80037c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037cc:	d212      	bcs.n	80037f4 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	b29b      	uxth	r3, r3
 80037d2:	f023 030f 	bic.w	r3, r3, #15
 80037d6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80037d8:	693b      	ldr	r3, [r7, #16]
 80037da:	085b      	lsrs	r3, r3, #1
 80037dc:	b29b      	uxth	r3, r3
 80037de:	f003 0307 	and.w	r3, r3, #7
 80037e2:	b29a      	uxth	r2, r3
 80037e4:	89fb      	ldrh	r3, [r7, #14]
 80037e6:	4313      	orrs	r3, r2
 80037e8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	89fa      	ldrh	r2, [r7, #14]
 80037f0:	60da      	str	r2, [r3, #12]
 80037f2:	e04f      	b.n	8003894 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80037f4:	2301      	movs	r3, #1
 80037f6:	77bb      	strb	r3, [r7, #30]
 80037f8:	e04c      	b.n	8003894 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80037fa:	7ffb      	ldrb	r3, [r7, #31]
 80037fc:	2b08      	cmp	r3, #8
 80037fe:	d828      	bhi.n	8003852 <UART_SetConfig+0x462>
 8003800:	a201      	add	r2, pc, #4	; (adr r2, 8003808 <UART_SetConfig+0x418>)
 8003802:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003806:	bf00      	nop
 8003808:	0800382d 	.word	0x0800382d
 800380c:	08003835 	.word	0x08003835
 8003810:	0800383d 	.word	0x0800383d
 8003814:	08003853 	.word	0x08003853
 8003818:	08003843 	.word	0x08003843
 800381c:	08003853 	.word	0x08003853
 8003820:	08003853 	.word	0x08003853
 8003824:	08003853 	.word	0x08003853
 8003828:	0800384b 	.word	0x0800384b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800382c:	f7fe fde4 	bl	80023f8 <HAL_RCC_GetPCLK1Freq>
 8003830:	61b8      	str	r0, [r7, #24]
        break;
 8003832:	e013      	b.n	800385c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003834:	f7fe fdf4 	bl	8002420 <HAL_RCC_GetPCLK2Freq>
 8003838:	61b8      	str	r0, [r7, #24]
        break;
 800383a:	e00f      	b.n	800385c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800383c:	4b1d      	ldr	r3, [pc, #116]	; (80038b4 <UART_SetConfig+0x4c4>)
 800383e:	61bb      	str	r3, [r7, #24]
        break;
 8003840:	e00c      	b.n	800385c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003842:	f7fe fd07 	bl	8002254 <HAL_RCC_GetSysClockFreq>
 8003846:	61b8      	str	r0, [r7, #24]
        break;
 8003848:	e008      	b.n	800385c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800384a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800384e:	61bb      	str	r3, [r7, #24]
        break;
 8003850:	e004      	b.n	800385c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8003852:	2300      	movs	r3, #0
 8003854:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003856:	2301      	movs	r3, #1
 8003858:	77bb      	strb	r3, [r7, #30]
        break;
 800385a:	bf00      	nop
    }

    if (pclk != 0U)
 800385c:	69bb      	ldr	r3, [r7, #24]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d018      	beq.n	8003894 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	085a      	lsrs	r2, r3, #1
 8003868:	69bb      	ldr	r3, [r7, #24]
 800386a:	441a      	add	r2, r3
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	685b      	ldr	r3, [r3, #4]
 8003870:	fbb2 f3f3 	udiv	r3, r2, r3
 8003874:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003876:	693b      	ldr	r3, [r7, #16]
 8003878:	2b0f      	cmp	r3, #15
 800387a:	d909      	bls.n	8003890 <UART_SetConfig+0x4a0>
 800387c:	693b      	ldr	r3, [r7, #16]
 800387e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003882:	d205      	bcs.n	8003890 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003884:	693b      	ldr	r3, [r7, #16]
 8003886:	b29a      	uxth	r2, r3
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	60da      	str	r2, [r3, #12]
 800388e:	e001      	b.n	8003894 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003890:	2301      	movs	r3, #1
 8003892:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2200      	movs	r2, #0
 8003898:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2200      	movs	r2, #0
 800389e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80038a0:	7fbb      	ldrb	r3, [r7, #30]
}
 80038a2:	4618      	mov	r0, r3
 80038a4:	3720      	adds	r7, #32
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bd80      	pop	{r7, pc}
 80038aa:	bf00      	nop
 80038ac:	40007c00 	.word	0x40007c00
 80038b0:	40023800 	.word	0x40023800
 80038b4:	00f42400 	.word	0x00f42400

080038b8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80038b8:	b480      	push	{r7}
 80038ba:	b083      	sub	sp, #12
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038c4:	f003 0301 	and.w	r3, r3, #1
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d00a      	beq.n	80038e2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	430a      	orrs	r2, r1
 80038e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038e6:	f003 0302 	and.w	r3, r3, #2
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d00a      	beq.n	8003904 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	430a      	orrs	r2, r1
 8003902:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003908:	f003 0304 	and.w	r3, r3, #4
 800390c:	2b00      	cmp	r3, #0
 800390e:	d00a      	beq.n	8003926 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	430a      	orrs	r2, r1
 8003924:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800392a:	f003 0308 	and.w	r3, r3, #8
 800392e:	2b00      	cmp	r3, #0
 8003930:	d00a      	beq.n	8003948 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	430a      	orrs	r2, r1
 8003946:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800394c:	f003 0310 	and.w	r3, r3, #16
 8003950:	2b00      	cmp	r3, #0
 8003952:	d00a      	beq.n	800396a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	689b      	ldr	r3, [r3, #8]
 800395a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	430a      	orrs	r2, r1
 8003968:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800396e:	f003 0320 	and.w	r3, r3, #32
 8003972:	2b00      	cmp	r3, #0
 8003974:	d00a      	beq.n	800398c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	689b      	ldr	r3, [r3, #8]
 800397c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	430a      	orrs	r2, r1
 800398a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003990:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003994:	2b00      	cmp	r3, #0
 8003996:	d01a      	beq.n	80039ce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	430a      	orrs	r2, r1
 80039ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80039b6:	d10a      	bne.n	80039ce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	430a      	orrs	r2, r1
 80039cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d00a      	beq.n	80039f0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	685b      	ldr	r3, [r3, #4]
 80039e0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	430a      	orrs	r2, r1
 80039ee:	605a      	str	r2, [r3, #4]
  }
}
 80039f0:	bf00      	nop
 80039f2:	370c      	adds	r7, #12
 80039f4:	46bd      	mov	sp, r7
 80039f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fa:	4770      	bx	lr

080039fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b086      	sub	sp, #24
 8003a00:	af02      	add	r7, sp, #8
 8003a02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2200      	movs	r2, #0
 8003a08:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003a0c:	f7fd fd74 	bl	80014f8 <HAL_GetTick>
 8003a10:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f003 0308 	and.w	r3, r3, #8
 8003a1c:	2b08      	cmp	r3, #8
 8003a1e:	d10e      	bne.n	8003a3e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003a20:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003a24:	9300      	str	r3, [sp, #0]
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003a2e:	6878      	ldr	r0, [r7, #4]
 8003a30:	f000 f81b 	bl	8003a6a <UART_WaitOnFlagUntilTimeout>
 8003a34:	4603      	mov	r3, r0
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d001      	beq.n	8003a3e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003a3a:	2303      	movs	r3, #3
 8003a3c:	e011      	b.n	8003a62 <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2220      	movs	r2, #32
 8003a42:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2220      	movs	r2, #32
 8003a48:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2200      	movs	r2, #0
 8003a56:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8003a60:	2300      	movs	r3, #0
}
 8003a62:	4618      	mov	r0, r3
 8003a64:	3710      	adds	r7, #16
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bd80      	pop	{r7, pc}

08003a6a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003a6a:	b580      	push	{r7, lr}
 8003a6c:	b09c      	sub	sp, #112	; 0x70
 8003a6e:	af00      	add	r7, sp, #0
 8003a70:	60f8      	str	r0, [r7, #12]
 8003a72:	60b9      	str	r1, [r7, #8]
 8003a74:	603b      	str	r3, [r7, #0]
 8003a76:	4613      	mov	r3, r2
 8003a78:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a7a:	e0a7      	b.n	8003bcc <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a7c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003a7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a82:	f000 80a3 	beq.w	8003bcc <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a86:	f7fd fd37 	bl	80014f8 <HAL_GetTick>
 8003a8a:	4602      	mov	r2, r0
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	1ad3      	subs	r3, r2, r3
 8003a90:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003a92:	429a      	cmp	r2, r3
 8003a94:	d302      	bcc.n	8003a9c <UART_WaitOnFlagUntilTimeout+0x32>
 8003a96:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d13f      	bne.n	8003b1c <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003aa2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003aa4:	e853 3f00 	ldrex	r3, [r3]
 8003aa8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8003aaa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003aac:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003ab0:	667b      	str	r3, [r7, #100]	; 0x64
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	461a      	mov	r2, r3
 8003ab8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003aba:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003abc:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003abe:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003ac0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003ac2:	e841 2300 	strex	r3, r2, [r1]
 8003ac6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8003ac8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d1e6      	bne.n	8003a9c <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	3308      	adds	r3, #8
 8003ad4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ad6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ad8:	e853 3f00 	ldrex	r3, [r3]
 8003adc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003ade:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ae0:	f023 0301 	bic.w	r3, r3, #1
 8003ae4:	663b      	str	r3, [r7, #96]	; 0x60
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	3308      	adds	r3, #8
 8003aec:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003aee:	64ba      	str	r2, [r7, #72]	; 0x48
 8003af0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003af2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003af4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003af6:	e841 2300 	strex	r3, r2, [r1]
 8003afa:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003afc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d1e5      	bne.n	8003ace <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	2220      	movs	r2, #32
 8003b06:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	2220      	movs	r2, #32
 8003b0c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	2200      	movs	r2, #0
 8003b14:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8003b18:	2303      	movs	r3, #3
 8003b1a:	e068      	b.n	8003bee <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f003 0304 	and.w	r3, r3, #4
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d050      	beq.n	8003bcc <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	69db      	ldr	r3, [r3, #28]
 8003b30:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b34:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003b38:	d148      	bne.n	8003bcc <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003b42:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b4c:	e853 3f00 	ldrex	r3, [r3]
 8003b50:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b54:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003b58:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	461a      	mov	r2, r3
 8003b60:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003b62:	637b      	str	r3, [r7, #52]	; 0x34
 8003b64:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b66:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003b68:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003b6a:	e841 2300 	strex	r3, r2, [r1]
 8003b6e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003b70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d1e6      	bne.n	8003b44 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	3308      	adds	r3, #8
 8003b7c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b7e:	697b      	ldr	r3, [r7, #20]
 8003b80:	e853 3f00 	ldrex	r3, [r3]
 8003b84:	613b      	str	r3, [r7, #16]
   return(result);
 8003b86:	693b      	ldr	r3, [r7, #16]
 8003b88:	f023 0301 	bic.w	r3, r3, #1
 8003b8c:	66bb      	str	r3, [r7, #104]	; 0x68
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	3308      	adds	r3, #8
 8003b94:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003b96:	623a      	str	r2, [r7, #32]
 8003b98:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b9a:	69f9      	ldr	r1, [r7, #28]
 8003b9c:	6a3a      	ldr	r2, [r7, #32]
 8003b9e:	e841 2300 	strex	r3, r2, [r1]
 8003ba2:	61bb      	str	r3, [r7, #24]
   return(result);
 8003ba4:	69bb      	ldr	r3, [r7, #24]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d1e5      	bne.n	8003b76 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	2220      	movs	r2, #32
 8003bae:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	2220      	movs	r2, #32
 8003bb4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	2220      	movs	r2, #32
 8003bbc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8003bc8:	2303      	movs	r3, #3
 8003bca:	e010      	b.n	8003bee <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	69da      	ldr	r2, [r3, #28]
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	4013      	ands	r3, r2
 8003bd6:	68ba      	ldr	r2, [r7, #8]
 8003bd8:	429a      	cmp	r2, r3
 8003bda:	bf0c      	ite	eq
 8003bdc:	2301      	moveq	r3, #1
 8003bde:	2300      	movne	r3, #0
 8003be0:	b2db      	uxtb	r3, r3
 8003be2:	461a      	mov	r2, r3
 8003be4:	79fb      	ldrb	r3, [r7, #7]
 8003be6:	429a      	cmp	r2, r3
 8003be8:	f43f af48 	beq.w	8003a7c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003bec:	2300      	movs	r3, #0
}
 8003bee:	4618      	mov	r0, r3
 8003bf0:	3770      	adds	r7, #112	; 0x70
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bd80      	pop	{r7, pc}

08003bf6 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003bf6:	b480      	push	{r7}
 8003bf8:	b085      	sub	sp, #20
 8003bfa:	af00      	add	r7, sp, #0
 8003bfc:	4603      	mov	r3, r0
 8003bfe:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003c00:	2300      	movs	r3, #0
 8003c02:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003c04:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003c08:	2b84      	cmp	r3, #132	; 0x84
 8003c0a:	d005      	beq.n	8003c18 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003c0c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	4413      	add	r3, r2
 8003c14:	3303      	adds	r3, #3
 8003c16:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003c18:	68fb      	ldr	r3, [r7, #12]
}
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	3714      	adds	r7, #20
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c24:	4770      	bx	lr

08003c26 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003c26:	b580      	push	{r7, lr}
 8003c28:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003c2a:	f000 fae9 	bl	8004200 <vTaskStartScheduler>
  
  return osOK;
 8003c2e:	2300      	movs	r3, #0
}
 8003c30:	4618      	mov	r0, r3
 8003c32:	bd80      	pop	{r7, pc}

08003c34 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003c34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c36:	b089      	sub	sp, #36	; 0x24
 8003c38:	af04      	add	r7, sp, #16
 8003c3a:	6078      	str	r0, [r7, #4]
 8003c3c:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	695b      	ldr	r3, [r3, #20]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d020      	beq.n	8003c88 <osThreadCreate+0x54>
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	699b      	ldr	r3, [r3, #24]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d01c      	beq.n	8003c88 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	685c      	ldr	r4, [r3, #4]
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	691e      	ldr	r6, [r3, #16]
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003c60:	4618      	mov	r0, r3
 8003c62:	f7ff ffc8 	bl	8003bf6 <makeFreeRtosPriority>
 8003c66:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	695b      	ldr	r3, [r3, #20]
 8003c6c:	687a      	ldr	r2, [r7, #4]
 8003c6e:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003c70:	9202      	str	r2, [sp, #8]
 8003c72:	9301      	str	r3, [sp, #4]
 8003c74:	9100      	str	r1, [sp, #0]
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	4632      	mov	r2, r6
 8003c7a:	4629      	mov	r1, r5
 8003c7c:	4620      	mov	r0, r4
 8003c7e:	f000 f8ed 	bl	8003e5c <xTaskCreateStatic>
 8003c82:	4603      	mov	r3, r0
 8003c84:	60fb      	str	r3, [r7, #12]
 8003c86:	e01c      	b.n	8003cc2 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	685c      	ldr	r4, [r3, #4]
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003c94:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	f7ff ffaa 	bl	8003bf6 <makeFreeRtosPriority>
 8003ca2:	4602      	mov	r2, r0
 8003ca4:	f107 030c 	add.w	r3, r7, #12
 8003ca8:	9301      	str	r3, [sp, #4]
 8003caa:	9200      	str	r2, [sp, #0]
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	4632      	mov	r2, r6
 8003cb0:	4629      	mov	r1, r5
 8003cb2:	4620      	mov	r0, r4
 8003cb4:	f000 f935 	bl	8003f22 <xTaskCreate>
 8003cb8:	4603      	mov	r3, r0
 8003cba:	2b01      	cmp	r3, #1
 8003cbc:	d001      	beq.n	8003cc2 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	e000      	b.n	8003cc4 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
}
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	3714      	adds	r7, #20
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003ccc <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b084      	sub	sp, #16
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d001      	beq.n	8003ce2 <osDelay+0x16>
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	e000      	b.n	8003ce4 <osDelay+0x18>
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	f000 fa55 	bl	8004194 <vTaskDelay>
  
  return osOK;
 8003cea:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003cec:	4618      	mov	r0, r3
 8003cee:	3710      	adds	r7, #16
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bd80      	pop	{r7, pc}

08003cf4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	b083      	sub	sp, #12
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	f103 0208 	add.w	r2, r3, #8
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	f04f 32ff 	mov.w	r2, #4294967295
 8003d0c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	f103 0208 	add.w	r2, r3, #8
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	f103 0208 	add.w	r2, r3, #8
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2200      	movs	r2, #0
 8003d26:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003d28:	bf00      	nop
 8003d2a:	370c      	adds	r7, #12
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d32:	4770      	bx	lr

08003d34 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003d34:	b480      	push	{r7}
 8003d36:	b083      	sub	sp, #12
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2200      	movs	r2, #0
 8003d40:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003d42:	bf00      	nop
 8003d44:	370c      	adds	r7, #12
 8003d46:	46bd      	mov	sp, r7
 8003d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4c:	4770      	bx	lr

08003d4e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003d4e:	b480      	push	{r7}
 8003d50:	b085      	sub	sp, #20
 8003d52:	af00      	add	r7, sp, #0
 8003d54:	6078      	str	r0, [r7, #4]
 8003d56:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	685b      	ldr	r3, [r3, #4]
 8003d5c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	68fa      	ldr	r2, [r7, #12]
 8003d62:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	689a      	ldr	r2, [r3, #8]
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	689b      	ldr	r3, [r3, #8]
 8003d70:	683a      	ldr	r2, [r7, #0]
 8003d72:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	683a      	ldr	r2, [r7, #0]
 8003d78:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	687a      	ldr	r2, [r7, #4]
 8003d7e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	1c5a      	adds	r2, r3, #1
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	601a      	str	r2, [r3, #0]
}
 8003d8a:	bf00      	nop
 8003d8c:	3714      	adds	r7, #20
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d94:	4770      	bx	lr

08003d96 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003d96:	b480      	push	{r7}
 8003d98:	b085      	sub	sp, #20
 8003d9a:	af00      	add	r7, sp, #0
 8003d9c:	6078      	str	r0, [r7, #4]
 8003d9e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003da6:	68bb      	ldr	r3, [r7, #8]
 8003da8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dac:	d103      	bne.n	8003db6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	691b      	ldr	r3, [r3, #16]
 8003db2:	60fb      	str	r3, [r7, #12]
 8003db4:	e00c      	b.n	8003dd0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	3308      	adds	r3, #8
 8003dba:	60fb      	str	r3, [r7, #12]
 8003dbc:	e002      	b.n	8003dc4 <vListInsert+0x2e>
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	60fb      	str	r3, [r7, #12]
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	68ba      	ldr	r2, [r7, #8]
 8003dcc:	429a      	cmp	r2, r3
 8003dce:	d2f6      	bcs.n	8003dbe <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	685a      	ldr	r2, [r3, #4]
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	683a      	ldr	r2, [r7, #0]
 8003dde:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	68fa      	ldr	r2, [r7, #12]
 8003de4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	683a      	ldr	r2, [r7, #0]
 8003dea:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	687a      	ldr	r2, [r7, #4]
 8003df0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	1c5a      	adds	r2, r3, #1
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	601a      	str	r2, [r3, #0]
}
 8003dfc:	bf00      	nop
 8003dfe:	3714      	adds	r7, #20
 8003e00:	46bd      	mov	sp, r7
 8003e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e06:	4770      	bx	lr

08003e08 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b085      	sub	sp, #20
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	691b      	ldr	r3, [r3, #16]
 8003e14:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	685b      	ldr	r3, [r3, #4]
 8003e1a:	687a      	ldr	r2, [r7, #4]
 8003e1c:	6892      	ldr	r2, [r2, #8]
 8003e1e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	689b      	ldr	r3, [r3, #8]
 8003e24:	687a      	ldr	r2, [r7, #4]
 8003e26:	6852      	ldr	r2, [r2, #4]
 8003e28:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	685b      	ldr	r3, [r3, #4]
 8003e2e:	687a      	ldr	r2, [r7, #4]
 8003e30:	429a      	cmp	r2, r3
 8003e32:	d103      	bne.n	8003e3c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	689a      	ldr	r2, [r3, #8]
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2200      	movs	r2, #0
 8003e40:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	1e5a      	subs	r2, r3, #1
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
}
 8003e50:	4618      	mov	r0, r3
 8003e52:	3714      	adds	r7, #20
 8003e54:	46bd      	mov	sp, r7
 8003e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5a:	4770      	bx	lr

08003e5c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b08e      	sub	sp, #56	; 0x38
 8003e60:	af04      	add	r7, sp, #16
 8003e62:	60f8      	str	r0, [r7, #12]
 8003e64:	60b9      	str	r1, [r7, #8]
 8003e66:	607a      	str	r2, [r7, #4]
 8003e68:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003e6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d10c      	bne.n	8003e8a <xTaskCreateStatic+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003e70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e74:	b672      	cpsid	i
 8003e76:	f383 8811 	msr	BASEPRI, r3
 8003e7a:	f3bf 8f6f 	isb	sy
 8003e7e:	f3bf 8f4f 	dsb	sy
 8003e82:	b662      	cpsie	i
 8003e84:	623b      	str	r3, [r7, #32]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003e86:	bf00      	nop
 8003e88:	e7fe      	b.n	8003e88 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8003e8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d10c      	bne.n	8003eaa <xTaskCreateStatic+0x4e>
	__asm volatile
 8003e90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e94:	b672      	cpsid	i
 8003e96:	f383 8811 	msr	BASEPRI, r3
 8003e9a:	f3bf 8f6f 	isb	sy
 8003e9e:	f3bf 8f4f 	dsb	sy
 8003ea2:	b662      	cpsie	i
 8003ea4:	61fb      	str	r3, [r7, #28]
}
 8003ea6:	bf00      	nop
 8003ea8:	e7fe      	b.n	8003ea8 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003eaa:	2354      	movs	r3, #84	; 0x54
 8003eac:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003eae:	693b      	ldr	r3, [r7, #16]
 8003eb0:	2b54      	cmp	r3, #84	; 0x54
 8003eb2:	d00c      	beq.n	8003ece <xTaskCreateStatic+0x72>
	__asm volatile
 8003eb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003eb8:	b672      	cpsid	i
 8003eba:	f383 8811 	msr	BASEPRI, r3
 8003ebe:	f3bf 8f6f 	isb	sy
 8003ec2:	f3bf 8f4f 	dsb	sy
 8003ec6:	b662      	cpsie	i
 8003ec8:	61bb      	str	r3, [r7, #24]
}
 8003eca:	bf00      	nop
 8003ecc:	e7fe      	b.n	8003ecc <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003ece:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003ed0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d01e      	beq.n	8003f14 <xTaskCreateStatic+0xb8>
 8003ed6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d01b      	beq.n	8003f14 <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003edc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ede:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ee2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003ee4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ee8:	2202      	movs	r2, #2
 8003eea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003eee:	2300      	movs	r3, #0
 8003ef0:	9303      	str	r3, [sp, #12]
 8003ef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ef4:	9302      	str	r3, [sp, #8]
 8003ef6:	f107 0314 	add.w	r3, r7, #20
 8003efa:	9301      	str	r3, [sp, #4]
 8003efc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003efe:	9300      	str	r3, [sp, #0]
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	687a      	ldr	r2, [r7, #4]
 8003f04:	68b9      	ldr	r1, [r7, #8]
 8003f06:	68f8      	ldr	r0, [r7, #12]
 8003f08:	f000 f850 	bl	8003fac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003f0c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003f0e:	f000 f8d7 	bl	80040c0 <prvAddNewTaskToReadyList>
 8003f12:	e001      	b.n	8003f18 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 8003f14:	2300      	movs	r3, #0
 8003f16:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003f18:	697b      	ldr	r3, [r7, #20]
	}
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	3728      	adds	r7, #40	; 0x28
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bd80      	pop	{r7, pc}

08003f22 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003f22:	b580      	push	{r7, lr}
 8003f24:	b08c      	sub	sp, #48	; 0x30
 8003f26:	af04      	add	r7, sp, #16
 8003f28:	60f8      	str	r0, [r7, #12]
 8003f2a:	60b9      	str	r1, [r7, #8]
 8003f2c:	603b      	str	r3, [r7, #0]
 8003f2e:	4613      	mov	r3, r2
 8003f30:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003f32:	88fb      	ldrh	r3, [r7, #6]
 8003f34:	009b      	lsls	r3, r3, #2
 8003f36:	4618      	mov	r0, r3
 8003f38:	f000 fec0 	bl	8004cbc <pvPortMalloc>
 8003f3c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003f3e:	697b      	ldr	r3, [r7, #20]
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d00e      	beq.n	8003f62 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003f44:	2054      	movs	r0, #84	; 0x54
 8003f46:	f000 feb9 	bl	8004cbc <pvPortMalloc>
 8003f4a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003f4c:	69fb      	ldr	r3, [r7, #28]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d003      	beq.n	8003f5a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003f52:	69fb      	ldr	r3, [r7, #28]
 8003f54:	697a      	ldr	r2, [r7, #20]
 8003f56:	631a      	str	r2, [r3, #48]	; 0x30
 8003f58:	e005      	b.n	8003f66 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003f5a:	6978      	ldr	r0, [r7, #20]
 8003f5c:	f000 ff78 	bl	8004e50 <vPortFree>
 8003f60:	e001      	b.n	8003f66 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003f62:	2300      	movs	r3, #0
 8003f64:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003f66:	69fb      	ldr	r3, [r7, #28]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d017      	beq.n	8003f9c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003f6c:	69fb      	ldr	r3, [r7, #28]
 8003f6e:	2200      	movs	r2, #0
 8003f70:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003f74:	88fa      	ldrh	r2, [r7, #6]
 8003f76:	2300      	movs	r3, #0
 8003f78:	9303      	str	r3, [sp, #12]
 8003f7a:	69fb      	ldr	r3, [r7, #28]
 8003f7c:	9302      	str	r3, [sp, #8]
 8003f7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f80:	9301      	str	r3, [sp, #4]
 8003f82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f84:	9300      	str	r3, [sp, #0]
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	68b9      	ldr	r1, [r7, #8]
 8003f8a:	68f8      	ldr	r0, [r7, #12]
 8003f8c:	f000 f80e 	bl	8003fac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003f90:	69f8      	ldr	r0, [r7, #28]
 8003f92:	f000 f895 	bl	80040c0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003f96:	2301      	movs	r3, #1
 8003f98:	61bb      	str	r3, [r7, #24]
 8003f9a:	e002      	b.n	8003fa2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003f9c:	f04f 33ff 	mov.w	r3, #4294967295
 8003fa0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003fa2:	69bb      	ldr	r3, [r7, #24]
	}
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	3720      	adds	r7, #32
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bd80      	pop	{r7, pc}

08003fac <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b088      	sub	sp, #32
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	60f8      	str	r0, [r7, #12]
 8003fb4:	60b9      	str	r1, [r7, #8]
 8003fb6:	607a      	str	r2, [r7, #4]
 8003fb8:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003fba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fbc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003fbe:	6879      	ldr	r1, [r7, #4]
 8003fc0:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8003fc4:	440b      	add	r3, r1
 8003fc6:	009b      	lsls	r3, r3, #2
 8003fc8:	4413      	add	r3, r2
 8003fca:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003fcc:	69bb      	ldr	r3, [r7, #24]
 8003fce:	f023 0307 	bic.w	r3, r3, #7
 8003fd2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003fd4:	69bb      	ldr	r3, [r7, #24]
 8003fd6:	f003 0307 	and.w	r3, r3, #7
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d00c      	beq.n	8003ff8 <prvInitialiseNewTask+0x4c>
	__asm volatile
 8003fde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fe2:	b672      	cpsid	i
 8003fe4:	f383 8811 	msr	BASEPRI, r3
 8003fe8:	f3bf 8f6f 	isb	sy
 8003fec:	f3bf 8f4f 	dsb	sy
 8003ff0:	b662      	cpsie	i
 8003ff2:	617b      	str	r3, [r7, #20]
}
 8003ff4:	bf00      	nop
 8003ff6:	e7fe      	b.n	8003ff6 <prvInitialiseNewTask+0x4a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d01f      	beq.n	800403e <prvInitialiseNewTask+0x92>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003ffe:	2300      	movs	r3, #0
 8004000:	61fb      	str	r3, [r7, #28]
 8004002:	e012      	b.n	800402a <prvInitialiseNewTask+0x7e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004004:	68ba      	ldr	r2, [r7, #8]
 8004006:	69fb      	ldr	r3, [r7, #28]
 8004008:	4413      	add	r3, r2
 800400a:	7819      	ldrb	r1, [r3, #0]
 800400c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800400e:	69fb      	ldr	r3, [r7, #28]
 8004010:	4413      	add	r3, r2
 8004012:	3334      	adds	r3, #52	; 0x34
 8004014:	460a      	mov	r2, r1
 8004016:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004018:	68ba      	ldr	r2, [r7, #8]
 800401a:	69fb      	ldr	r3, [r7, #28]
 800401c:	4413      	add	r3, r2
 800401e:	781b      	ldrb	r3, [r3, #0]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d006      	beq.n	8004032 <prvInitialiseNewTask+0x86>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004024:	69fb      	ldr	r3, [r7, #28]
 8004026:	3301      	adds	r3, #1
 8004028:	61fb      	str	r3, [r7, #28]
 800402a:	69fb      	ldr	r3, [r7, #28]
 800402c:	2b0f      	cmp	r3, #15
 800402e:	d9e9      	bls.n	8004004 <prvInitialiseNewTask+0x58>
 8004030:	e000      	b.n	8004034 <prvInitialiseNewTask+0x88>
			{
				break;
 8004032:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004034:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004036:	2200      	movs	r2, #0
 8004038:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800403c:	e003      	b.n	8004046 <prvInitialiseNewTask+0x9a>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800403e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004040:	2200      	movs	r2, #0
 8004042:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004046:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004048:	2b06      	cmp	r3, #6
 800404a:	d901      	bls.n	8004050 <prvInitialiseNewTask+0xa4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800404c:	2306      	movs	r3, #6
 800404e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004050:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004052:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004054:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004056:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004058:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800405a:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800405c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800405e:	2200      	movs	r2, #0
 8004060:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004062:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004064:	3304      	adds	r3, #4
 8004066:	4618      	mov	r0, r3
 8004068:	f7ff fe64 	bl	8003d34 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800406c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800406e:	3318      	adds	r3, #24
 8004070:	4618      	mov	r0, r3
 8004072:	f7ff fe5f 	bl	8003d34 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004076:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004078:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800407a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800407c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800407e:	f1c3 0207 	rsb	r2, r3, #7
 8004082:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004084:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004086:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004088:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800408a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800408c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800408e:	2200      	movs	r2, #0
 8004090:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004092:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004094:	2200      	movs	r2, #0
 8004096:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800409a:	683a      	ldr	r2, [r7, #0]
 800409c:	68f9      	ldr	r1, [r7, #12]
 800409e:	69b8      	ldr	r0, [r7, #24]
 80040a0:	f000 fc14 	bl	80048cc <pxPortInitialiseStack>
 80040a4:	4602      	mov	r2, r0
 80040a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80040a8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80040aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d002      	beq.n	80040b6 <prvInitialiseNewTask+0x10a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80040b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80040b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80040b4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80040b6:	bf00      	nop
 80040b8:	3720      	adds	r7, #32
 80040ba:	46bd      	mov	sp, r7
 80040bc:	bd80      	pop	{r7, pc}
	...

080040c0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b082      	sub	sp, #8
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80040c8:	f000 fd10 	bl	8004aec <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80040cc:	4b2a      	ldr	r3, [pc, #168]	; (8004178 <prvAddNewTaskToReadyList+0xb8>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	3301      	adds	r3, #1
 80040d2:	4a29      	ldr	r2, [pc, #164]	; (8004178 <prvAddNewTaskToReadyList+0xb8>)
 80040d4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80040d6:	4b29      	ldr	r3, [pc, #164]	; (800417c <prvAddNewTaskToReadyList+0xbc>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d109      	bne.n	80040f2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80040de:	4a27      	ldr	r2, [pc, #156]	; (800417c <prvAddNewTaskToReadyList+0xbc>)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80040e4:	4b24      	ldr	r3, [pc, #144]	; (8004178 <prvAddNewTaskToReadyList+0xb8>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	2b01      	cmp	r3, #1
 80040ea:	d110      	bne.n	800410e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80040ec:	f000 fac8 	bl	8004680 <prvInitialiseTaskLists>
 80040f0:	e00d      	b.n	800410e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80040f2:	4b23      	ldr	r3, [pc, #140]	; (8004180 <prvAddNewTaskToReadyList+0xc0>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d109      	bne.n	800410e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80040fa:	4b20      	ldr	r3, [pc, #128]	; (800417c <prvAddNewTaskToReadyList+0xbc>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004104:	429a      	cmp	r2, r3
 8004106:	d802      	bhi.n	800410e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004108:	4a1c      	ldr	r2, [pc, #112]	; (800417c <prvAddNewTaskToReadyList+0xbc>)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800410e:	4b1d      	ldr	r3, [pc, #116]	; (8004184 <prvAddNewTaskToReadyList+0xc4>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	3301      	adds	r3, #1
 8004114:	4a1b      	ldr	r2, [pc, #108]	; (8004184 <prvAddNewTaskToReadyList+0xc4>)
 8004116:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800411c:	2201      	movs	r2, #1
 800411e:	409a      	lsls	r2, r3
 8004120:	4b19      	ldr	r3, [pc, #100]	; (8004188 <prvAddNewTaskToReadyList+0xc8>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4313      	orrs	r3, r2
 8004126:	4a18      	ldr	r2, [pc, #96]	; (8004188 <prvAddNewTaskToReadyList+0xc8>)
 8004128:	6013      	str	r3, [r2, #0]
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800412e:	4613      	mov	r3, r2
 8004130:	009b      	lsls	r3, r3, #2
 8004132:	4413      	add	r3, r2
 8004134:	009b      	lsls	r3, r3, #2
 8004136:	4a15      	ldr	r2, [pc, #84]	; (800418c <prvAddNewTaskToReadyList+0xcc>)
 8004138:	441a      	add	r2, r3
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	3304      	adds	r3, #4
 800413e:	4619      	mov	r1, r3
 8004140:	4610      	mov	r0, r2
 8004142:	f7ff fe04 	bl	8003d4e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004146:	f000 fd05 	bl	8004b54 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800414a:	4b0d      	ldr	r3, [pc, #52]	; (8004180 <prvAddNewTaskToReadyList+0xc0>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d00e      	beq.n	8004170 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004152:	4b0a      	ldr	r3, [pc, #40]	; (800417c <prvAddNewTaskToReadyList+0xbc>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800415c:	429a      	cmp	r2, r3
 800415e:	d207      	bcs.n	8004170 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004160:	4b0b      	ldr	r3, [pc, #44]	; (8004190 <prvAddNewTaskToReadyList+0xd0>)
 8004162:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004166:	601a      	str	r2, [r3, #0]
 8004168:	f3bf 8f4f 	dsb	sy
 800416c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004170:	bf00      	nop
 8004172:	3708      	adds	r7, #8
 8004174:	46bd      	mov	sp, r7
 8004176:	bd80      	pop	{r7, pc}
 8004178:	200004c0 	.word	0x200004c0
 800417c:	200003c0 	.word	0x200003c0
 8004180:	200004cc 	.word	0x200004cc
 8004184:	200004dc 	.word	0x200004dc
 8004188:	200004c8 	.word	0x200004c8
 800418c:	200003c4 	.word	0x200003c4
 8004190:	e000ed04 	.word	0xe000ed04

08004194 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004194:	b580      	push	{r7, lr}
 8004196:	b084      	sub	sp, #16
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800419c:	2300      	movs	r3, #0
 800419e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d019      	beq.n	80041da <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80041a6:	4b14      	ldr	r3, [pc, #80]	; (80041f8 <vTaskDelay+0x64>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d00c      	beq.n	80041c8 <vTaskDelay+0x34>
	__asm volatile
 80041ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041b2:	b672      	cpsid	i
 80041b4:	f383 8811 	msr	BASEPRI, r3
 80041b8:	f3bf 8f6f 	isb	sy
 80041bc:	f3bf 8f4f 	dsb	sy
 80041c0:	b662      	cpsie	i
 80041c2:	60bb      	str	r3, [r7, #8]
}
 80041c4:	bf00      	nop
 80041c6:	e7fe      	b.n	80041c6 <vTaskDelay+0x32>
			vTaskSuspendAll();
 80041c8:	f000 f87e 	bl	80042c8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80041cc:	2100      	movs	r1, #0
 80041ce:	6878      	ldr	r0, [r7, #4]
 80041d0:	f000 fb16 	bl	8004800 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80041d4:	f000 f886 	bl	80042e4 <xTaskResumeAll>
 80041d8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d107      	bne.n	80041f0 <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 80041e0:	4b06      	ldr	r3, [pc, #24]	; (80041fc <vTaskDelay+0x68>)
 80041e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80041e6:	601a      	str	r2, [r3, #0]
 80041e8:	f3bf 8f4f 	dsb	sy
 80041ec:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80041f0:	bf00      	nop
 80041f2:	3710      	adds	r7, #16
 80041f4:	46bd      	mov	sp, r7
 80041f6:	bd80      	pop	{r7, pc}
 80041f8:	200004e8 	.word	0x200004e8
 80041fc:	e000ed04 	.word	0xe000ed04

08004200 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b08a      	sub	sp, #40	; 0x28
 8004204:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004206:	2300      	movs	r3, #0
 8004208:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800420a:	2300      	movs	r3, #0
 800420c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800420e:	463a      	mov	r2, r7
 8004210:	1d39      	adds	r1, r7, #4
 8004212:	f107 0308 	add.w	r3, r7, #8
 8004216:	4618      	mov	r0, r3
 8004218:	f7fc f978 	bl	800050c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800421c:	6839      	ldr	r1, [r7, #0]
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	68ba      	ldr	r2, [r7, #8]
 8004222:	9202      	str	r2, [sp, #8]
 8004224:	9301      	str	r3, [sp, #4]
 8004226:	2300      	movs	r3, #0
 8004228:	9300      	str	r3, [sp, #0]
 800422a:	2300      	movs	r3, #0
 800422c:	460a      	mov	r2, r1
 800422e:	4920      	ldr	r1, [pc, #128]	; (80042b0 <vTaskStartScheduler+0xb0>)
 8004230:	4820      	ldr	r0, [pc, #128]	; (80042b4 <vTaskStartScheduler+0xb4>)
 8004232:	f7ff fe13 	bl	8003e5c <xTaskCreateStatic>
 8004236:	4603      	mov	r3, r0
 8004238:	4a1f      	ldr	r2, [pc, #124]	; (80042b8 <vTaskStartScheduler+0xb8>)
 800423a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800423c:	4b1e      	ldr	r3, [pc, #120]	; (80042b8 <vTaskStartScheduler+0xb8>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d002      	beq.n	800424a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004244:	2301      	movs	r3, #1
 8004246:	617b      	str	r3, [r7, #20]
 8004248:	e001      	b.n	800424e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800424a:	2300      	movs	r3, #0
 800424c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800424e:	697b      	ldr	r3, [r7, #20]
 8004250:	2b01      	cmp	r3, #1
 8004252:	d118      	bne.n	8004286 <vTaskStartScheduler+0x86>
	__asm volatile
 8004254:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004258:	b672      	cpsid	i
 800425a:	f383 8811 	msr	BASEPRI, r3
 800425e:	f3bf 8f6f 	isb	sy
 8004262:	f3bf 8f4f 	dsb	sy
 8004266:	b662      	cpsie	i
 8004268:	613b      	str	r3, [r7, #16]
}
 800426a:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800426c:	4b13      	ldr	r3, [pc, #76]	; (80042bc <vTaskStartScheduler+0xbc>)
 800426e:	f04f 32ff 	mov.w	r2, #4294967295
 8004272:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004274:	4b12      	ldr	r3, [pc, #72]	; (80042c0 <vTaskStartScheduler+0xc0>)
 8004276:	2201      	movs	r2, #1
 8004278:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800427a:	4b12      	ldr	r3, [pc, #72]	; (80042c4 <vTaskStartScheduler+0xc4>)
 800427c:	2200      	movs	r2, #0
 800427e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004280:	f000 fbb6 	bl	80049f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004284:	e010      	b.n	80042a8 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004286:	697b      	ldr	r3, [r7, #20]
 8004288:	f1b3 3fff 	cmp.w	r3, #4294967295
 800428c:	d10c      	bne.n	80042a8 <vTaskStartScheduler+0xa8>
	__asm volatile
 800428e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004292:	b672      	cpsid	i
 8004294:	f383 8811 	msr	BASEPRI, r3
 8004298:	f3bf 8f6f 	isb	sy
 800429c:	f3bf 8f4f 	dsb	sy
 80042a0:	b662      	cpsie	i
 80042a2:	60fb      	str	r3, [r7, #12]
}
 80042a4:	bf00      	nop
 80042a6:	e7fe      	b.n	80042a6 <vTaskStartScheduler+0xa6>
}
 80042a8:	bf00      	nop
 80042aa:	3718      	adds	r7, #24
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bd80      	pop	{r7, pc}
 80042b0:	08005a2c 	.word	0x08005a2c
 80042b4:	08004651 	.word	0x08004651
 80042b8:	200004e4 	.word	0x200004e4
 80042bc:	200004e0 	.word	0x200004e0
 80042c0:	200004cc 	.word	0x200004cc
 80042c4:	200004c4 	.word	0x200004c4

080042c8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80042c8:	b480      	push	{r7}
 80042ca:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80042cc:	4b04      	ldr	r3, [pc, #16]	; (80042e0 <vTaskSuspendAll+0x18>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	3301      	adds	r3, #1
 80042d2:	4a03      	ldr	r2, [pc, #12]	; (80042e0 <vTaskSuspendAll+0x18>)
 80042d4:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 80042d6:	bf00      	nop
 80042d8:	46bd      	mov	sp, r7
 80042da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042de:	4770      	bx	lr
 80042e0:	200004e8 	.word	0x200004e8

080042e4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b084      	sub	sp, #16
 80042e8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80042ea:	2300      	movs	r3, #0
 80042ec:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80042ee:	2300      	movs	r3, #0
 80042f0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80042f2:	4b42      	ldr	r3, [pc, #264]	; (80043fc <xTaskResumeAll+0x118>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d10c      	bne.n	8004314 <xTaskResumeAll+0x30>
	__asm volatile
 80042fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042fe:	b672      	cpsid	i
 8004300:	f383 8811 	msr	BASEPRI, r3
 8004304:	f3bf 8f6f 	isb	sy
 8004308:	f3bf 8f4f 	dsb	sy
 800430c:	b662      	cpsie	i
 800430e:	603b      	str	r3, [r7, #0]
}
 8004310:	bf00      	nop
 8004312:	e7fe      	b.n	8004312 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004314:	f000 fbea 	bl	8004aec <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004318:	4b38      	ldr	r3, [pc, #224]	; (80043fc <xTaskResumeAll+0x118>)
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	3b01      	subs	r3, #1
 800431e:	4a37      	ldr	r2, [pc, #220]	; (80043fc <xTaskResumeAll+0x118>)
 8004320:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004322:	4b36      	ldr	r3, [pc, #216]	; (80043fc <xTaskResumeAll+0x118>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d161      	bne.n	80043ee <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800432a:	4b35      	ldr	r3, [pc, #212]	; (8004400 <xTaskResumeAll+0x11c>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d05d      	beq.n	80043ee <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004332:	e02e      	b.n	8004392 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004334:	4b33      	ldr	r3, [pc, #204]	; (8004404 <xTaskResumeAll+0x120>)
 8004336:	68db      	ldr	r3, [r3, #12]
 8004338:	68db      	ldr	r3, [r3, #12]
 800433a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	3318      	adds	r3, #24
 8004340:	4618      	mov	r0, r3
 8004342:	f7ff fd61 	bl	8003e08 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	3304      	adds	r3, #4
 800434a:	4618      	mov	r0, r3
 800434c:	f7ff fd5c 	bl	8003e08 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004354:	2201      	movs	r2, #1
 8004356:	409a      	lsls	r2, r3
 8004358:	4b2b      	ldr	r3, [pc, #172]	; (8004408 <xTaskResumeAll+0x124>)
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4313      	orrs	r3, r2
 800435e:	4a2a      	ldr	r2, [pc, #168]	; (8004408 <xTaskResumeAll+0x124>)
 8004360:	6013      	str	r3, [r2, #0]
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004366:	4613      	mov	r3, r2
 8004368:	009b      	lsls	r3, r3, #2
 800436a:	4413      	add	r3, r2
 800436c:	009b      	lsls	r3, r3, #2
 800436e:	4a27      	ldr	r2, [pc, #156]	; (800440c <xTaskResumeAll+0x128>)
 8004370:	441a      	add	r2, r3
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	3304      	adds	r3, #4
 8004376:	4619      	mov	r1, r3
 8004378:	4610      	mov	r0, r2
 800437a:	f7ff fce8 	bl	8003d4e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004382:	4b23      	ldr	r3, [pc, #140]	; (8004410 <xTaskResumeAll+0x12c>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004388:	429a      	cmp	r2, r3
 800438a:	d302      	bcc.n	8004392 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800438c:	4b21      	ldr	r3, [pc, #132]	; (8004414 <xTaskResumeAll+0x130>)
 800438e:	2201      	movs	r2, #1
 8004390:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004392:	4b1c      	ldr	r3, [pc, #112]	; (8004404 <xTaskResumeAll+0x120>)
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d1cc      	bne.n	8004334 <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	2b00      	cmp	r3, #0
 800439e:	d001      	beq.n	80043a4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80043a0:	f000 fa0e 	bl	80047c0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80043a4:	4b1c      	ldr	r3, [pc, #112]	; (8004418 <xTaskResumeAll+0x134>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d010      	beq.n	80043d2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80043b0:	f000 f836 	bl	8004420 <xTaskIncrementTick>
 80043b4:	4603      	mov	r3, r0
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d002      	beq.n	80043c0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80043ba:	4b16      	ldr	r3, [pc, #88]	; (8004414 <xTaskResumeAll+0x130>)
 80043bc:	2201      	movs	r2, #1
 80043be:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	3b01      	subs	r3, #1
 80043c4:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d1f1      	bne.n	80043b0 <xTaskResumeAll+0xcc>

						uxPendedTicks = 0;
 80043cc:	4b12      	ldr	r3, [pc, #72]	; (8004418 <xTaskResumeAll+0x134>)
 80043ce:	2200      	movs	r2, #0
 80043d0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80043d2:	4b10      	ldr	r3, [pc, #64]	; (8004414 <xTaskResumeAll+0x130>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d009      	beq.n	80043ee <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80043da:	2301      	movs	r3, #1
 80043dc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80043de:	4b0f      	ldr	r3, [pc, #60]	; (800441c <xTaskResumeAll+0x138>)
 80043e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80043e4:	601a      	str	r2, [r3, #0]
 80043e6:	f3bf 8f4f 	dsb	sy
 80043ea:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80043ee:	f000 fbb1 	bl	8004b54 <vPortExitCritical>

	return xAlreadyYielded;
 80043f2:	68bb      	ldr	r3, [r7, #8]
}
 80043f4:	4618      	mov	r0, r3
 80043f6:	3710      	adds	r7, #16
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bd80      	pop	{r7, pc}
 80043fc:	200004e8 	.word	0x200004e8
 8004400:	200004c0 	.word	0x200004c0
 8004404:	20000480 	.word	0x20000480
 8004408:	200004c8 	.word	0x200004c8
 800440c:	200003c4 	.word	0x200003c4
 8004410:	200003c0 	.word	0x200003c0
 8004414:	200004d4 	.word	0x200004d4
 8004418:	200004d0 	.word	0x200004d0
 800441c:	e000ed04 	.word	0xe000ed04

08004420 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b086      	sub	sp, #24
 8004424:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004426:	2300      	movs	r3, #0
 8004428:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800442a:	4b4f      	ldr	r3, [pc, #316]	; (8004568 <xTaskIncrementTick+0x148>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	2b00      	cmp	r3, #0
 8004430:	f040 808a 	bne.w	8004548 <xTaskIncrementTick+0x128>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004434:	4b4d      	ldr	r3, [pc, #308]	; (800456c <xTaskIncrementTick+0x14c>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	3301      	adds	r3, #1
 800443a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800443c:	4a4b      	ldr	r2, [pc, #300]	; (800456c <xTaskIncrementTick+0x14c>)
 800443e:	693b      	ldr	r3, [r7, #16]
 8004440:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004442:	693b      	ldr	r3, [r7, #16]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d122      	bne.n	800448e <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 8004448:	4b49      	ldr	r3, [pc, #292]	; (8004570 <xTaskIncrementTick+0x150>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d00c      	beq.n	800446c <xTaskIncrementTick+0x4c>
	__asm volatile
 8004452:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004456:	b672      	cpsid	i
 8004458:	f383 8811 	msr	BASEPRI, r3
 800445c:	f3bf 8f6f 	isb	sy
 8004460:	f3bf 8f4f 	dsb	sy
 8004464:	b662      	cpsie	i
 8004466:	603b      	str	r3, [r7, #0]
}
 8004468:	bf00      	nop
 800446a:	e7fe      	b.n	800446a <xTaskIncrementTick+0x4a>
 800446c:	4b40      	ldr	r3, [pc, #256]	; (8004570 <xTaskIncrementTick+0x150>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	60fb      	str	r3, [r7, #12]
 8004472:	4b40      	ldr	r3, [pc, #256]	; (8004574 <xTaskIncrementTick+0x154>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4a3e      	ldr	r2, [pc, #248]	; (8004570 <xTaskIncrementTick+0x150>)
 8004478:	6013      	str	r3, [r2, #0]
 800447a:	4a3e      	ldr	r2, [pc, #248]	; (8004574 <xTaskIncrementTick+0x154>)
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	6013      	str	r3, [r2, #0]
 8004480:	4b3d      	ldr	r3, [pc, #244]	; (8004578 <xTaskIncrementTick+0x158>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	3301      	adds	r3, #1
 8004486:	4a3c      	ldr	r2, [pc, #240]	; (8004578 <xTaskIncrementTick+0x158>)
 8004488:	6013      	str	r3, [r2, #0]
 800448a:	f000 f999 	bl	80047c0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800448e:	4b3b      	ldr	r3, [pc, #236]	; (800457c <xTaskIncrementTick+0x15c>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	693a      	ldr	r2, [r7, #16]
 8004494:	429a      	cmp	r2, r3
 8004496:	d348      	bcc.n	800452a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004498:	4b35      	ldr	r3, [pc, #212]	; (8004570 <xTaskIncrementTick+0x150>)
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d104      	bne.n	80044ac <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80044a2:	4b36      	ldr	r3, [pc, #216]	; (800457c <xTaskIncrementTick+0x15c>)
 80044a4:	f04f 32ff 	mov.w	r2, #4294967295
 80044a8:	601a      	str	r2, [r3, #0]
					break;
 80044aa:	e03e      	b.n	800452a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80044ac:	4b30      	ldr	r3, [pc, #192]	; (8004570 <xTaskIncrementTick+0x150>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	68db      	ldr	r3, [r3, #12]
 80044b2:	68db      	ldr	r3, [r3, #12]
 80044b4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80044b6:	68bb      	ldr	r3, [r7, #8]
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80044bc:	693a      	ldr	r2, [r7, #16]
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	429a      	cmp	r2, r3
 80044c2:	d203      	bcs.n	80044cc <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80044c4:	4a2d      	ldr	r2, [pc, #180]	; (800457c <xTaskIncrementTick+0x15c>)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80044ca:	e02e      	b.n	800452a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	3304      	adds	r3, #4
 80044d0:	4618      	mov	r0, r3
 80044d2:	f7ff fc99 	bl	8003e08 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d004      	beq.n	80044e8 <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80044de:	68bb      	ldr	r3, [r7, #8]
 80044e0:	3318      	adds	r3, #24
 80044e2:	4618      	mov	r0, r3
 80044e4:	f7ff fc90 	bl	8003e08 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044ec:	2201      	movs	r2, #1
 80044ee:	409a      	lsls	r2, r3
 80044f0:	4b23      	ldr	r3, [pc, #140]	; (8004580 <xTaskIncrementTick+0x160>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4313      	orrs	r3, r2
 80044f6:	4a22      	ldr	r2, [pc, #136]	; (8004580 <xTaskIncrementTick+0x160>)
 80044f8:	6013      	str	r3, [r2, #0]
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044fe:	4613      	mov	r3, r2
 8004500:	009b      	lsls	r3, r3, #2
 8004502:	4413      	add	r3, r2
 8004504:	009b      	lsls	r3, r3, #2
 8004506:	4a1f      	ldr	r2, [pc, #124]	; (8004584 <xTaskIncrementTick+0x164>)
 8004508:	441a      	add	r2, r3
 800450a:	68bb      	ldr	r3, [r7, #8]
 800450c:	3304      	adds	r3, #4
 800450e:	4619      	mov	r1, r3
 8004510:	4610      	mov	r0, r2
 8004512:	f7ff fc1c 	bl	8003d4e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004516:	68bb      	ldr	r3, [r7, #8]
 8004518:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800451a:	4b1b      	ldr	r3, [pc, #108]	; (8004588 <xTaskIncrementTick+0x168>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004520:	429a      	cmp	r2, r3
 8004522:	d3b9      	bcc.n	8004498 <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 8004524:	2301      	movs	r3, #1
 8004526:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004528:	e7b6      	b.n	8004498 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800452a:	4b17      	ldr	r3, [pc, #92]	; (8004588 <xTaskIncrementTick+0x168>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004530:	4914      	ldr	r1, [pc, #80]	; (8004584 <xTaskIncrementTick+0x164>)
 8004532:	4613      	mov	r3, r2
 8004534:	009b      	lsls	r3, r3, #2
 8004536:	4413      	add	r3, r2
 8004538:	009b      	lsls	r3, r3, #2
 800453a:	440b      	add	r3, r1
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	2b01      	cmp	r3, #1
 8004540:	d907      	bls.n	8004552 <xTaskIncrementTick+0x132>
			{
				xSwitchRequired = pdTRUE;
 8004542:	2301      	movs	r3, #1
 8004544:	617b      	str	r3, [r7, #20]
 8004546:	e004      	b.n	8004552 <xTaskIncrementTick+0x132>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8004548:	4b10      	ldr	r3, [pc, #64]	; (800458c <xTaskIncrementTick+0x16c>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	3301      	adds	r3, #1
 800454e:	4a0f      	ldr	r2, [pc, #60]	; (800458c <xTaskIncrementTick+0x16c>)
 8004550:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8004552:	4b0f      	ldr	r3, [pc, #60]	; (8004590 <xTaskIncrementTick+0x170>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d001      	beq.n	800455e <xTaskIncrementTick+0x13e>
		{
			xSwitchRequired = pdTRUE;
 800455a:	2301      	movs	r3, #1
 800455c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800455e:	697b      	ldr	r3, [r7, #20]
}
 8004560:	4618      	mov	r0, r3
 8004562:	3718      	adds	r7, #24
 8004564:	46bd      	mov	sp, r7
 8004566:	bd80      	pop	{r7, pc}
 8004568:	200004e8 	.word	0x200004e8
 800456c:	200004c4 	.word	0x200004c4
 8004570:	20000478 	.word	0x20000478
 8004574:	2000047c 	.word	0x2000047c
 8004578:	200004d8 	.word	0x200004d8
 800457c:	200004e0 	.word	0x200004e0
 8004580:	200004c8 	.word	0x200004c8
 8004584:	200003c4 	.word	0x200003c4
 8004588:	200003c0 	.word	0x200003c0
 800458c:	200004d0 	.word	0x200004d0
 8004590:	200004d4 	.word	0x200004d4

08004594 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004594:	b480      	push	{r7}
 8004596:	b087      	sub	sp, #28
 8004598:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800459a:	4b28      	ldr	r3, [pc, #160]	; (800463c <vTaskSwitchContext+0xa8>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d003      	beq.n	80045aa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80045a2:	4b27      	ldr	r3, [pc, #156]	; (8004640 <vTaskSwitchContext+0xac>)
 80045a4:	2201      	movs	r2, #1
 80045a6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80045a8:	e041      	b.n	800462e <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 80045aa:	4b25      	ldr	r3, [pc, #148]	; (8004640 <vTaskSwitchContext+0xac>)
 80045ac:	2200      	movs	r2, #0
 80045ae:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80045b0:	4b24      	ldr	r3, [pc, #144]	; (8004644 <vTaskSwitchContext+0xb0>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	fab3 f383 	clz	r3, r3
 80045bc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80045be:	7afb      	ldrb	r3, [r7, #11]
 80045c0:	f1c3 031f 	rsb	r3, r3, #31
 80045c4:	617b      	str	r3, [r7, #20]
 80045c6:	4920      	ldr	r1, [pc, #128]	; (8004648 <vTaskSwitchContext+0xb4>)
 80045c8:	697a      	ldr	r2, [r7, #20]
 80045ca:	4613      	mov	r3, r2
 80045cc:	009b      	lsls	r3, r3, #2
 80045ce:	4413      	add	r3, r2
 80045d0:	009b      	lsls	r3, r3, #2
 80045d2:	440b      	add	r3, r1
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d10c      	bne.n	80045f4 <vTaskSwitchContext+0x60>
	__asm volatile
 80045da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045de:	b672      	cpsid	i
 80045e0:	f383 8811 	msr	BASEPRI, r3
 80045e4:	f3bf 8f6f 	isb	sy
 80045e8:	f3bf 8f4f 	dsb	sy
 80045ec:	b662      	cpsie	i
 80045ee:	607b      	str	r3, [r7, #4]
}
 80045f0:	bf00      	nop
 80045f2:	e7fe      	b.n	80045f2 <vTaskSwitchContext+0x5e>
 80045f4:	697a      	ldr	r2, [r7, #20]
 80045f6:	4613      	mov	r3, r2
 80045f8:	009b      	lsls	r3, r3, #2
 80045fa:	4413      	add	r3, r2
 80045fc:	009b      	lsls	r3, r3, #2
 80045fe:	4a12      	ldr	r2, [pc, #72]	; (8004648 <vTaskSwitchContext+0xb4>)
 8004600:	4413      	add	r3, r2
 8004602:	613b      	str	r3, [r7, #16]
 8004604:	693b      	ldr	r3, [r7, #16]
 8004606:	685b      	ldr	r3, [r3, #4]
 8004608:	685a      	ldr	r2, [r3, #4]
 800460a:	693b      	ldr	r3, [r7, #16]
 800460c:	605a      	str	r2, [r3, #4]
 800460e:	693b      	ldr	r3, [r7, #16]
 8004610:	685a      	ldr	r2, [r3, #4]
 8004612:	693b      	ldr	r3, [r7, #16]
 8004614:	3308      	adds	r3, #8
 8004616:	429a      	cmp	r2, r3
 8004618:	d104      	bne.n	8004624 <vTaskSwitchContext+0x90>
 800461a:	693b      	ldr	r3, [r7, #16]
 800461c:	685b      	ldr	r3, [r3, #4]
 800461e:	685a      	ldr	r2, [r3, #4]
 8004620:	693b      	ldr	r3, [r7, #16]
 8004622:	605a      	str	r2, [r3, #4]
 8004624:	693b      	ldr	r3, [r7, #16]
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	68db      	ldr	r3, [r3, #12]
 800462a:	4a08      	ldr	r2, [pc, #32]	; (800464c <vTaskSwitchContext+0xb8>)
 800462c:	6013      	str	r3, [r2, #0]
}
 800462e:	bf00      	nop
 8004630:	371c      	adds	r7, #28
 8004632:	46bd      	mov	sp, r7
 8004634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004638:	4770      	bx	lr
 800463a:	bf00      	nop
 800463c:	200004e8 	.word	0x200004e8
 8004640:	200004d4 	.word	0x200004d4
 8004644:	200004c8 	.word	0x200004c8
 8004648:	200003c4 	.word	0x200003c4
 800464c:	200003c0 	.word	0x200003c0

08004650 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b082      	sub	sp, #8
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004658:	f000 f852 	bl	8004700 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800465c:	4b06      	ldr	r3, [pc, #24]	; (8004678 <prvIdleTask+0x28>)
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	2b01      	cmp	r3, #1
 8004662:	d9f9      	bls.n	8004658 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004664:	4b05      	ldr	r3, [pc, #20]	; (800467c <prvIdleTask+0x2c>)
 8004666:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800466a:	601a      	str	r2, [r3, #0]
 800466c:	f3bf 8f4f 	dsb	sy
 8004670:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004674:	e7f0      	b.n	8004658 <prvIdleTask+0x8>
 8004676:	bf00      	nop
 8004678:	200003c4 	.word	0x200003c4
 800467c:	e000ed04 	.word	0xe000ed04

08004680 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b082      	sub	sp, #8
 8004684:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004686:	2300      	movs	r3, #0
 8004688:	607b      	str	r3, [r7, #4]
 800468a:	e00c      	b.n	80046a6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800468c:	687a      	ldr	r2, [r7, #4]
 800468e:	4613      	mov	r3, r2
 8004690:	009b      	lsls	r3, r3, #2
 8004692:	4413      	add	r3, r2
 8004694:	009b      	lsls	r3, r3, #2
 8004696:	4a12      	ldr	r2, [pc, #72]	; (80046e0 <prvInitialiseTaskLists+0x60>)
 8004698:	4413      	add	r3, r2
 800469a:	4618      	mov	r0, r3
 800469c:	f7ff fb2a 	bl	8003cf4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	3301      	adds	r3, #1
 80046a4:	607b      	str	r3, [r7, #4]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2b06      	cmp	r3, #6
 80046aa:	d9ef      	bls.n	800468c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80046ac:	480d      	ldr	r0, [pc, #52]	; (80046e4 <prvInitialiseTaskLists+0x64>)
 80046ae:	f7ff fb21 	bl	8003cf4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80046b2:	480d      	ldr	r0, [pc, #52]	; (80046e8 <prvInitialiseTaskLists+0x68>)
 80046b4:	f7ff fb1e 	bl	8003cf4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80046b8:	480c      	ldr	r0, [pc, #48]	; (80046ec <prvInitialiseTaskLists+0x6c>)
 80046ba:	f7ff fb1b 	bl	8003cf4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80046be:	480c      	ldr	r0, [pc, #48]	; (80046f0 <prvInitialiseTaskLists+0x70>)
 80046c0:	f7ff fb18 	bl	8003cf4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80046c4:	480b      	ldr	r0, [pc, #44]	; (80046f4 <prvInitialiseTaskLists+0x74>)
 80046c6:	f7ff fb15 	bl	8003cf4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80046ca:	4b0b      	ldr	r3, [pc, #44]	; (80046f8 <prvInitialiseTaskLists+0x78>)
 80046cc:	4a05      	ldr	r2, [pc, #20]	; (80046e4 <prvInitialiseTaskLists+0x64>)
 80046ce:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80046d0:	4b0a      	ldr	r3, [pc, #40]	; (80046fc <prvInitialiseTaskLists+0x7c>)
 80046d2:	4a05      	ldr	r2, [pc, #20]	; (80046e8 <prvInitialiseTaskLists+0x68>)
 80046d4:	601a      	str	r2, [r3, #0]
}
 80046d6:	bf00      	nop
 80046d8:	3708      	adds	r7, #8
 80046da:	46bd      	mov	sp, r7
 80046dc:	bd80      	pop	{r7, pc}
 80046de:	bf00      	nop
 80046e0:	200003c4 	.word	0x200003c4
 80046e4:	20000450 	.word	0x20000450
 80046e8:	20000464 	.word	0x20000464
 80046ec:	20000480 	.word	0x20000480
 80046f0:	20000494 	.word	0x20000494
 80046f4:	200004ac 	.word	0x200004ac
 80046f8:	20000478 	.word	0x20000478
 80046fc:	2000047c 	.word	0x2000047c

08004700 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b082      	sub	sp, #8
 8004704:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004706:	e019      	b.n	800473c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004708:	f000 f9f0 	bl	8004aec <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800470c:	4b10      	ldr	r3, [pc, #64]	; (8004750 <prvCheckTasksWaitingTermination+0x50>)
 800470e:	68db      	ldr	r3, [r3, #12]
 8004710:	68db      	ldr	r3, [r3, #12]
 8004712:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	3304      	adds	r3, #4
 8004718:	4618      	mov	r0, r3
 800471a:	f7ff fb75 	bl	8003e08 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800471e:	4b0d      	ldr	r3, [pc, #52]	; (8004754 <prvCheckTasksWaitingTermination+0x54>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	3b01      	subs	r3, #1
 8004724:	4a0b      	ldr	r2, [pc, #44]	; (8004754 <prvCheckTasksWaitingTermination+0x54>)
 8004726:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004728:	4b0b      	ldr	r3, [pc, #44]	; (8004758 <prvCheckTasksWaitingTermination+0x58>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	3b01      	subs	r3, #1
 800472e:	4a0a      	ldr	r2, [pc, #40]	; (8004758 <prvCheckTasksWaitingTermination+0x58>)
 8004730:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004732:	f000 fa0f 	bl	8004b54 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004736:	6878      	ldr	r0, [r7, #4]
 8004738:	f000 f810 	bl	800475c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800473c:	4b06      	ldr	r3, [pc, #24]	; (8004758 <prvCheckTasksWaitingTermination+0x58>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d1e1      	bne.n	8004708 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004744:	bf00      	nop
 8004746:	bf00      	nop
 8004748:	3708      	adds	r7, #8
 800474a:	46bd      	mov	sp, r7
 800474c:	bd80      	pop	{r7, pc}
 800474e:	bf00      	nop
 8004750:	20000494 	.word	0x20000494
 8004754:	200004c0 	.word	0x200004c0
 8004758:	200004a8 	.word	0x200004a8

0800475c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800475c:	b580      	push	{r7, lr}
 800475e:	b084      	sub	sp, #16
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800476a:	2b00      	cmp	r3, #0
 800476c:	d108      	bne.n	8004780 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004772:	4618      	mov	r0, r3
 8004774:	f000 fb6c 	bl	8004e50 <vPortFree>
				vPortFree( pxTCB );
 8004778:	6878      	ldr	r0, [r7, #4]
 800477a:	f000 fb69 	bl	8004e50 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800477e:	e01a      	b.n	80047b6 <prvDeleteTCB+0x5a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004786:	2b01      	cmp	r3, #1
 8004788:	d103      	bne.n	8004792 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800478a:	6878      	ldr	r0, [r7, #4]
 800478c:	f000 fb60 	bl	8004e50 <vPortFree>
	}
 8004790:	e011      	b.n	80047b6 <prvDeleteTCB+0x5a>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004798:	2b02      	cmp	r3, #2
 800479a:	d00c      	beq.n	80047b6 <prvDeleteTCB+0x5a>
	__asm volatile
 800479c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047a0:	b672      	cpsid	i
 80047a2:	f383 8811 	msr	BASEPRI, r3
 80047a6:	f3bf 8f6f 	isb	sy
 80047aa:	f3bf 8f4f 	dsb	sy
 80047ae:	b662      	cpsie	i
 80047b0:	60fb      	str	r3, [r7, #12]
}
 80047b2:	bf00      	nop
 80047b4:	e7fe      	b.n	80047b4 <prvDeleteTCB+0x58>
	}
 80047b6:	bf00      	nop
 80047b8:	3710      	adds	r7, #16
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bd80      	pop	{r7, pc}
	...

080047c0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80047c0:	b480      	push	{r7}
 80047c2:	b083      	sub	sp, #12
 80047c4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80047c6:	4b0c      	ldr	r3, [pc, #48]	; (80047f8 <prvResetNextTaskUnblockTime+0x38>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d104      	bne.n	80047da <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80047d0:	4b0a      	ldr	r3, [pc, #40]	; (80047fc <prvResetNextTaskUnblockTime+0x3c>)
 80047d2:	f04f 32ff 	mov.w	r2, #4294967295
 80047d6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80047d8:	e008      	b.n	80047ec <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80047da:	4b07      	ldr	r3, [pc, #28]	; (80047f8 <prvResetNextTaskUnblockTime+0x38>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	68db      	ldr	r3, [r3, #12]
 80047e0:	68db      	ldr	r3, [r3, #12]
 80047e2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	685b      	ldr	r3, [r3, #4]
 80047e8:	4a04      	ldr	r2, [pc, #16]	; (80047fc <prvResetNextTaskUnblockTime+0x3c>)
 80047ea:	6013      	str	r3, [r2, #0]
}
 80047ec:	bf00      	nop
 80047ee:	370c      	adds	r7, #12
 80047f0:	46bd      	mov	sp, r7
 80047f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f6:	4770      	bx	lr
 80047f8:	20000478 	.word	0x20000478
 80047fc:	200004e0 	.word	0x200004e0

08004800 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b084      	sub	sp, #16
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
 8004808:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800480a:	4b29      	ldr	r3, [pc, #164]	; (80048b0 <prvAddCurrentTaskToDelayedList+0xb0>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004810:	4b28      	ldr	r3, [pc, #160]	; (80048b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	3304      	adds	r3, #4
 8004816:	4618      	mov	r0, r3
 8004818:	f7ff faf6 	bl	8003e08 <uxListRemove>
 800481c:	4603      	mov	r3, r0
 800481e:	2b00      	cmp	r3, #0
 8004820:	d10b      	bne.n	800483a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8004822:	4b24      	ldr	r3, [pc, #144]	; (80048b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004828:	2201      	movs	r2, #1
 800482a:	fa02 f303 	lsl.w	r3, r2, r3
 800482e:	43da      	mvns	r2, r3
 8004830:	4b21      	ldr	r3, [pc, #132]	; (80048b8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4013      	ands	r3, r2
 8004836:	4a20      	ldr	r2, [pc, #128]	; (80048b8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004838:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004840:	d10a      	bne.n	8004858 <prvAddCurrentTaskToDelayedList+0x58>
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d007      	beq.n	8004858 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004848:	4b1a      	ldr	r3, [pc, #104]	; (80048b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	3304      	adds	r3, #4
 800484e:	4619      	mov	r1, r3
 8004850:	481a      	ldr	r0, [pc, #104]	; (80048bc <prvAddCurrentTaskToDelayedList+0xbc>)
 8004852:	f7ff fa7c 	bl	8003d4e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004856:	e026      	b.n	80048a6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004858:	68fa      	ldr	r2, [r7, #12]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	4413      	add	r3, r2
 800485e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004860:	4b14      	ldr	r3, [pc, #80]	; (80048b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	68ba      	ldr	r2, [r7, #8]
 8004866:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004868:	68ba      	ldr	r2, [r7, #8]
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	429a      	cmp	r2, r3
 800486e:	d209      	bcs.n	8004884 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004870:	4b13      	ldr	r3, [pc, #76]	; (80048c0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8004872:	681a      	ldr	r2, [r3, #0]
 8004874:	4b0f      	ldr	r3, [pc, #60]	; (80048b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	3304      	adds	r3, #4
 800487a:	4619      	mov	r1, r3
 800487c:	4610      	mov	r0, r2
 800487e:	f7ff fa8a 	bl	8003d96 <vListInsert>
}
 8004882:	e010      	b.n	80048a6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004884:	4b0f      	ldr	r3, [pc, #60]	; (80048c4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8004886:	681a      	ldr	r2, [r3, #0]
 8004888:	4b0a      	ldr	r3, [pc, #40]	; (80048b4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	3304      	adds	r3, #4
 800488e:	4619      	mov	r1, r3
 8004890:	4610      	mov	r0, r2
 8004892:	f7ff fa80 	bl	8003d96 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004896:	4b0c      	ldr	r3, [pc, #48]	; (80048c8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	68ba      	ldr	r2, [r7, #8]
 800489c:	429a      	cmp	r2, r3
 800489e:	d202      	bcs.n	80048a6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80048a0:	4a09      	ldr	r2, [pc, #36]	; (80048c8 <prvAddCurrentTaskToDelayedList+0xc8>)
 80048a2:	68bb      	ldr	r3, [r7, #8]
 80048a4:	6013      	str	r3, [r2, #0]
}
 80048a6:	bf00      	nop
 80048a8:	3710      	adds	r7, #16
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bd80      	pop	{r7, pc}
 80048ae:	bf00      	nop
 80048b0:	200004c4 	.word	0x200004c4
 80048b4:	200003c0 	.word	0x200003c0
 80048b8:	200004c8 	.word	0x200004c8
 80048bc:	200004ac 	.word	0x200004ac
 80048c0:	2000047c 	.word	0x2000047c
 80048c4:	20000478 	.word	0x20000478
 80048c8:	200004e0 	.word	0x200004e0

080048cc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80048cc:	b480      	push	{r7}
 80048ce:	b085      	sub	sp, #20
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	60f8      	str	r0, [r7, #12]
 80048d4:	60b9      	str	r1, [r7, #8]
 80048d6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	3b04      	subs	r3, #4
 80048dc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80048e4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	3b04      	subs	r3, #4
 80048ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80048ec:	68bb      	ldr	r3, [r7, #8]
 80048ee:	f023 0201 	bic.w	r2, r3, #1
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	3b04      	subs	r3, #4
 80048fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80048fc:	4a0c      	ldr	r2, [pc, #48]	; (8004930 <pxPortInitialiseStack+0x64>)
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	3b14      	subs	r3, #20
 8004906:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004908:	687a      	ldr	r2, [r7, #4]
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	3b04      	subs	r3, #4
 8004912:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	f06f 0202 	mvn.w	r2, #2
 800491a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	3b20      	subs	r3, #32
 8004920:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004922:	68fb      	ldr	r3, [r7, #12]
}
 8004924:	4618      	mov	r0, r3
 8004926:	3714      	adds	r7, #20
 8004928:	46bd      	mov	sp, r7
 800492a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492e:	4770      	bx	lr
 8004930:	08004935 	.word	0x08004935

08004934 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004934:	b480      	push	{r7}
 8004936:	b085      	sub	sp, #20
 8004938:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800493a:	2300      	movs	r3, #0
 800493c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800493e:	4b14      	ldr	r3, [pc, #80]	; (8004990 <prvTaskExitError+0x5c>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004946:	d00c      	beq.n	8004962 <prvTaskExitError+0x2e>
	__asm volatile
 8004948:	f04f 0350 	mov.w	r3, #80	; 0x50
 800494c:	b672      	cpsid	i
 800494e:	f383 8811 	msr	BASEPRI, r3
 8004952:	f3bf 8f6f 	isb	sy
 8004956:	f3bf 8f4f 	dsb	sy
 800495a:	b662      	cpsie	i
 800495c:	60fb      	str	r3, [r7, #12]
}
 800495e:	bf00      	nop
 8004960:	e7fe      	b.n	8004960 <prvTaskExitError+0x2c>
	__asm volatile
 8004962:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004966:	b672      	cpsid	i
 8004968:	f383 8811 	msr	BASEPRI, r3
 800496c:	f3bf 8f6f 	isb	sy
 8004970:	f3bf 8f4f 	dsb	sy
 8004974:	b662      	cpsie	i
 8004976:	60bb      	str	r3, [r7, #8]
}
 8004978:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800497a:	bf00      	nop
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d0fc      	beq.n	800497c <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004982:	bf00      	nop
 8004984:	bf00      	nop
 8004986:	3714      	adds	r7, #20
 8004988:	46bd      	mov	sp, r7
 800498a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498e:	4770      	bx	lr
 8004990:	2000000c 	.word	0x2000000c
	...

080049a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80049a0:	4b07      	ldr	r3, [pc, #28]	; (80049c0 <pxCurrentTCBConst2>)
 80049a2:	6819      	ldr	r1, [r3, #0]
 80049a4:	6808      	ldr	r0, [r1, #0]
 80049a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049aa:	f380 8809 	msr	PSP, r0
 80049ae:	f3bf 8f6f 	isb	sy
 80049b2:	f04f 0000 	mov.w	r0, #0
 80049b6:	f380 8811 	msr	BASEPRI, r0
 80049ba:	4770      	bx	lr
 80049bc:	f3af 8000 	nop.w

080049c0 <pxCurrentTCBConst2>:
 80049c0:	200003c0 	.word	0x200003c0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80049c4:	bf00      	nop
 80049c6:	bf00      	nop

080049c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80049c8:	4808      	ldr	r0, [pc, #32]	; (80049ec <prvPortStartFirstTask+0x24>)
 80049ca:	6800      	ldr	r0, [r0, #0]
 80049cc:	6800      	ldr	r0, [r0, #0]
 80049ce:	f380 8808 	msr	MSP, r0
 80049d2:	f04f 0000 	mov.w	r0, #0
 80049d6:	f380 8814 	msr	CONTROL, r0
 80049da:	b662      	cpsie	i
 80049dc:	b661      	cpsie	f
 80049de:	f3bf 8f4f 	dsb	sy
 80049e2:	f3bf 8f6f 	isb	sy
 80049e6:	df00      	svc	0
 80049e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80049ea:	bf00      	nop
 80049ec:	e000ed08 	.word	0xe000ed08

080049f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b084      	sub	sp, #16
 80049f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80049f6:	4b37      	ldr	r3, [pc, #220]	; (8004ad4 <xPortStartScheduler+0xe4>)
 80049f8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	781b      	ldrb	r3, [r3, #0]
 80049fe:	b2db      	uxtb	r3, r3
 8004a00:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	22ff      	movs	r2, #255	; 0xff
 8004a06:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	781b      	ldrb	r3, [r3, #0]
 8004a0c:	b2db      	uxtb	r3, r3
 8004a0e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004a10:	78fb      	ldrb	r3, [r7, #3]
 8004a12:	b2db      	uxtb	r3, r3
 8004a14:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004a18:	b2da      	uxtb	r2, r3
 8004a1a:	4b2f      	ldr	r3, [pc, #188]	; (8004ad8 <xPortStartScheduler+0xe8>)
 8004a1c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004a1e:	4b2f      	ldr	r3, [pc, #188]	; (8004adc <xPortStartScheduler+0xec>)
 8004a20:	2207      	movs	r2, #7
 8004a22:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004a24:	e009      	b.n	8004a3a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8004a26:	4b2d      	ldr	r3, [pc, #180]	; (8004adc <xPortStartScheduler+0xec>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	3b01      	subs	r3, #1
 8004a2c:	4a2b      	ldr	r2, [pc, #172]	; (8004adc <xPortStartScheduler+0xec>)
 8004a2e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004a30:	78fb      	ldrb	r3, [r7, #3]
 8004a32:	b2db      	uxtb	r3, r3
 8004a34:	005b      	lsls	r3, r3, #1
 8004a36:	b2db      	uxtb	r3, r3
 8004a38:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004a3a:	78fb      	ldrb	r3, [r7, #3]
 8004a3c:	b2db      	uxtb	r3, r3
 8004a3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a42:	2b80      	cmp	r3, #128	; 0x80
 8004a44:	d0ef      	beq.n	8004a26 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004a46:	4b25      	ldr	r3, [pc, #148]	; (8004adc <xPortStartScheduler+0xec>)
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f1c3 0307 	rsb	r3, r3, #7
 8004a4e:	2b04      	cmp	r3, #4
 8004a50:	d00c      	beq.n	8004a6c <xPortStartScheduler+0x7c>
	__asm volatile
 8004a52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a56:	b672      	cpsid	i
 8004a58:	f383 8811 	msr	BASEPRI, r3
 8004a5c:	f3bf 8f6f 	isb	sy
 8004a60:	f3bf 8f4f 	dsb	sy
 8004a64:	b662      	cpsie	i
 8004a66:	60bb      	str	r3, [r7, #8]
}
 8004a68:	bf00      	nop
 8004a6a:	e7fe      	b.n	8004a6a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004a6c:	4b1b      	ldr	r3, [pc, #108]	; (8004adc <xPortStartScheduler+0xec>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	021b      	lsls	r3, r3, #8
 8004a72:	4a1a      	ldr	r2, [pc, #104]	; (8004adc <xPortStartScheduler+0xec>)
 8004a74:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004a76:	4b19      	ldr	r3, [pc, #100]	; (8004adc <xPortStartScheduler+0xec>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004a7e:	4a17      	ldr	r2, [pc, #92]	; (8004adc <xPortStartScheduler+0xec>)
 8004a80:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	b2da      	uxtb	r2, r3
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004a8a:	4b15      	ldr	r3, [pc, #84]	; (8004ae0 <xPortStartScheduler+0xf0>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	4a14      	ldr	r2, [pc, #80]	; (8004ae0 <xPortStartScheduler+0xf0>)
 8004a90:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004a94:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004a96:	4b12      	ldr	r3, [pc, #72]	; (8004ae0 <xPortStartScheduler+0xf0>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4a11      	ldr	r2, [pc, #68]	; (8004ae0 <xPortStartScheduler+0xf0>)
 8004a9c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004aa0:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004aa2:	f000 f8dd 	bl	8004c60 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004aa6:	4b0f      	ldr	r3, [pc, #60]	; (8004ae4 <xPortStartScheduler+0xf4>)
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004aac:	f000 f8fc 	bl	8004ca8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004ab0:	4b0d      	ldr	r3, [pc, #52]	; (8004ae8 <xPortStartScheduler+0xf8>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	4a0c      	ldr	r2, [pc, #48]	; (8004ae8 <xPortStartScheduler+0xf8>)
 8004ab6:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004aba:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004abc:	f7ff ff84 	bl	80049c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004ac0:	f7ff fd68 	bl	8004594 <vTaskSwitchContext>
	prvTaskExitError();
 8004ac4:	f7ff ff36 	bl	8004934 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004ac8:	2300      	movs	r3, #0
}
 8004aca:	4618      	mov	r0, r3
 8004acc:	3710      	adds	r7, #16
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	bd80      	pop	{r7, pc}
 8004ad2:	bf00      	nop
 8004ad4:	e000e400 	.word	0xe000e400
 8004ad8:	200004ec 	.word	0x200004ec
 8004adc:	200004f0 	.word	0x200004f0
 8004ae0:	e000ed20 	.word	0xe000ed20
 8004ae4:	2000000c 	.word	0x2000000c
 8004ae8:	e000ef34 	.word	0xe000ef34

08004aec <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004aec:	b480      	push	{r7}
 8004aee:	b083      	sub	sp, #12
 8004af0:	af00      	add	r7, sp, #0
	__asm volatile
 8004af2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004af6:	b672      	cpsid	i
 8004af8:	f383 8811 	msr	BASEPRI, r3
 8004afc:	f3bf 8f6f 	isb	sy
 8004b00:	f3bf 8f4f 	dsb	sy
 8004b04:	b662      	cpsie	i
 8004b06:	607b      	str	r3, [r7, #4]
}
 8004b08:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004b0a:	4b10      	ldr	r3, [pc, #64]	; (8004b4c <vPortEnterCritical+0x60>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	3301      	adds	r3, #1
 8004b10:	4a0e      	ldr	r2, [pc, #56]	; (8004b4c <vPortEnterCritical+0x60>)
 8004b12:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004b14:	4b0d      	ldr	r3, [pc, #52]	; (8004b4c <vPortEnterCritical+0x60>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	2b01      	cmp	r3, #1
 8004b1a:	d111      	bne.n	8004b40 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004b1c:	4b0c      	ldr	r3, [pc, #48]	; (8004b50 <vPortEnterCritical+0x64>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	b2db      	uxtb	r3, r3
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d00c      	beq.n	8004b40 <vPortEnterCritical+0x54>
	__asm volatile
 8004b26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b2a:	b672      	cpsid	i
 8004b2c:	f383 8811 	msr	BASEPRI, r3
 8004b30:	f3bf 8f6f 	isb	sy
 8004b34:	f3bf 8f4f 	dsb	sy
 8004b38:	b662      	cpsie	i
 8004b3a:	603b      	str	r3, [r7, #0]
}
 8004b3c:	bf00      	nop
 8004b3e:	e7fe      	b.n	8004b3e <vPortEnterCritical+0x52>
	}
}
 8004b40:	bf00      	nop
 8004b42:	370c      	adds	r7, #12
 8004b44:	46bd      	mov	sp, r7
 8004b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4a:	4770      	bx	lr
 8004b4c:	2000000c 	.word	0x2000000c
 8004b50:	e000ed04 	.word	0xe000ed04

08004b54 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004b54:	b480      	push	{r7}
 8004b56:	b083      	sub	sp, #12
 8004b58:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004b5a:	4b13      	ldr	r3, [pc, #76]	; (8004ba8 <vPortExitCritical+0x54>)
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d10c      	bne.n	8004b7c <vPortExitCritical+0x28>
	__asm volatile
 8004b62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b66:	b672      	cpsid	i
 8004b68:	f383 8811 	msr	BASEPRI, r3
 8004b6c:	f3bf 8f6f 	isb	sy
 8004b70:	f3bf 8f4f 	dsb	sy
 8004b74:	b662      	cpsie	i
 8004b76:	607b      	str	r3, [r7, #4]
}
 8004b78:	bf00      	nop
 8004b7a:	e7fe      	b.n	8004b7a <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8004b7c:	4b0a      	ldr	r3, [pc, #40]	; (8004ba8 <vPortExitCritical+0x54>)
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	3b01      	subs	r3, #1
 8004b82:	4a09      	ldr	r2, [pc, #36]	; (8004ba8 <vPortExitCritical+0x54>)
 8004b84:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004b86:	4b08      	ldr	r3, [pc, #32]	; (8004ba8 <vPortExitCritical+0x54>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d105      	bne.n	8004b9a <vPortExitCritical+0x46>
 8004b8e:	2300      	movs	r3, #0
 8004b90:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004b98:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004b9a:	bf00      	nop
 8004b9c:	370c      	adds	r7, #12
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba4:	4770      	bx	lr
 8004ba6:	bf00      	nop
 8004ba8:	2000000c 	.word	0x2000000c
 8004bac:	00000000 	.word	0x00000000

08004bb0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004bb0:	f3ef 8009 	mrs	r0, PSP
 8004bb4:	f3bf 8f6f 	isb	sy
 8004bb8:	4b15      	ldr	r3, [pc, #84]	; (8004c10 <pxCurrentTCBConst>)
 8004bba:	681a      	ldr	r2, [r3, #0]
 8004bbc:	f01e 0f10 	tst.w	lr, #16
 8004bc0:	bf08      	it	eq
 8004bc2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004bc6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bca:	6010      	str	r0, [r2, #0]
 8004bcc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004bd0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004bd4:	b672      	cpsid	i
 8004bd6:	f380 8811 	msr	BASEPRI, r0
 8004bda:	f3bf 8f4f 	dsb	sy
 8004bde:	f3bf 8f6f 	isb	sy
 8004be2:	b662      	cpsie	i
 8004be4:	f7ff fcd6 	bl	8004594 <vTaskSwitchContext>
 8004be8:	f04f 0000 	mov.w	r0, #0
 8004bec:	f380 8811 	msr	BASEPRI, r0
 8004bf0:	bc09      	pop	{r0, r3}
 8004bf2:	6819      	ldr	r1, [r3, #0]
 8004bf4:	6808      	ldr	r0, [r1, #0]
 8004bf6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bfa:	f01e 0f10 	tst.w	lr, #16
 8004bfe:	bf08      	it	eq
 8004c00:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004c04:	f380 8809 	msr	PSP, r0
 8004c08:	f3bf 8f6f 	isb	sy
 8004c0c:	4770      	bx	lr
 8004c0e:	bf00      	nop

08004c10 <pxCurrentTCBConst>:
 8004c10:	200003c0 	.word	0x200003c0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004c14:	bf00      	nop
 8004c16:	bf00      	nop

08004c18 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b082      	sub	sp, #8
 8004c1c:	af00      	add	r7, sp, #0
	__asm volatile
 8004c1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c22:	b672      	cpsid	i
 8004c24:	f383 8811 	msr	BASEPRI, r3
 8004c28:	f3bf 8f6f 	isb	sy
 8004c2c:	f3bf 8f4f 	dsb	sy
 8004c30:	b662      	cpsie	i
 8004c32:	607b      	str	r3, [r7, #4]
}
 8004c34:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004c36:	f7ff fbf3 	bl	8004420 <xTaskIncrementTick>
 8004c3a:	4603      	mov	r3, r0
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d003      	beq.n	8004c48 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004c40:	4b06      	ldr	r3, [pc, #24]	; (8004c5c <SysTick_Handler+0x44>)
 8004c42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c46:	601a      	str	r2, [r3, #0]
 8004c48:	2300      	movs	r3, #0
 8004c4a:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	f383 8811 	msr	BASEPRI, r3
}
 8004c52:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004c54:	bf00      	nop
 8004c56:	3708      	adds	r7, #8
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	bd80      	pop	{r7, pc}
 8004c5c:	e000ed04 	.word	0xe000ed04

08004c60 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004c60:	b480      	push	{r7}
 8004c62:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004c64:	4b0b      	ldr	r3, [pc, #44]	; (8004c94 <vPortSetupTimerInterrupt+0x34>)
 8004c66:	2200      	movs	r2, #0
 8004c68:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004c6a:	4b0b      	ldr	r3, [pc, #44]	; (8004c98 <vPortSetupTimerInterrupt+0x38>)
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004c70:	4b0a      	ldr	r3, [pc, #40]	; (8004c9c <vPortSetupTimerInterrupt+0x3c>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4a0a      	ldr	r2, [pc, #40]	; (8004ca0 <vPortSetupTimerInterrupt+0x40>)
 8004c76:	fba2 2303 	umull	r2, r3, r2, r3
 8004c7a:	099b      	lsrs	r3, r3, #6
 8004c7c:	4a09      	ldr	r2, [pc, #36]	; (8004ca4 <vPortSetupTimerInterrupt+0x44>)
 8004c7e:	3b01      	subs	r3, #1
 8004c80:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004c82:	4b04      	ldr	r3, [pc, #16]	; (8004c94 <vPortSetupTimerInterrupt+0x34>)
 8004c84:	2207      	movs	r2, #7
 8004c86:	601a      	str	r2, [r3, #0]
}
 8004c88:	bf00      	nop
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c90:	4770      	bx	lr
 8004c92:	bf00      	nop
 8004c94:	e000e010 	.word	0xe000e010
 8004c98:	e000e018 	.word	0xe000e018
 8004c9c:	20000000 	.word	0x20000000
 8004ca0:	10624dd3 	.word	0x10624dd3
 8004ca4:	e000e014 	.word	0xe000e014

08004ca8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004ca8:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004cb8 <vPortEnableVFP+0x10>
 8004cac:	6801      	ldr	r1, [r0, #0]
 8004cae:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004cb2:	6001      	str	r1, [r0, #0]
 8004cb4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004cb6:	bf00      	nop
 8004cb8:	e000ed88 	.word	0xe000ed88

08004cbc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b08a      	sub	sp, #40	; 0x28
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004cc8:	f7ff fafe 	bl	80042c8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004ccc:	4b5b      	ldr	r3, [pc, #364]	; (8004e3c <pvPortMalloc+0x180>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d101      	bne.n	8004cd8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004cd4:	f000 f91a 	bl	8004f0c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004cd8:	4b59      	ldr	r3, [pc, #356]	; (8004e40 <pvPortMalloc+0x184>)
 8004cda:	681a      	ldr	r2, [r3, #0]
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	4013      	ands	r3, r2
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	f040 8092 	bne.w	8004e0a <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d01f      	beq.n	8004d2c <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 8004cec:	2208      	movs	r2, #8
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	4413      	add	r3, r2
 8004cf2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	f003 0307 	and.w	r3, r3, #7
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d016      	beq.n	8004d2c <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	f023 0307 	bic.w	r3, r3, #7
 8004d04:	3308      	adds	r3, #8
 8004d06:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	f003 0307 	and.w	r3, r3, #7
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d00c      	beq.n	8004d2c <pvPortMalloc+0x70>
	__asm volatile
 8004d12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d16:	b672      	cpsid	i
 8004d18:	f383 8811 	msr	BASEPRI, r3
 8004d1c:	f3bf 8f6f 	isb	sy
 8004d20:	f3bf 8f4f 	dsb	sy
 8004d24:	b662      	cpsie	i
 8004d26:	617b      	str	r3, [r7, #20]
}
 8004d28:	bf00      	nop
 8004d2a:	e7fe      	b.n	8004d2a <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d06b      	beq.n	8004e0a <pvPortMalloc+0x14e>
 8004d32:	4b44      	ldr	r3, [pc, #272]	; (8004e44 <pvPortMalloc+0x188>)
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	687a      	ldr	r2, [r7, #4]
 8004d38:	429a      	cmp	r2, r3
 8004d3a:	d866      	bhi.n	8004e0a <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004d3c:	4b42      	ldr	r3, [pc, #264]	; (8004e48 <pvPortMalloc+0x18c>)
 8004d3e:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004d40:	4b41      	ldr	r3, [pc, #260]	; (8004e48 <pvPortMalloc+0x18c>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004d46:	e004      	b.n	8004d52 <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 8004d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d4a:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	687a      	ldr	r2, [r7, #4]
 8004d58:	429a      	cmp	r2, r3
 8004d5a:	d903      	bls.n	8004d64 <pvPortMalloc+0xa8>
 8004d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d1f1      	bne.n	8004d48 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004d64:	4b35      	ldr	r3, [pc, #212]	; (8004e3c <pvPortMalloc+0x180>)
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d6a:	429a      	cmp	r2, r3
 8004d6c:	d04d      	beq.n	8004e0a <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004d6e:	6a3b      	ldr	r3, [r7, #32]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	2208      	movs	r2, #8
 8004d74:	4413      	add	r3, r2
 8004d76:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d7a:	681a      	ldr	r2, [r3, #0]
 8004d7c:	6a3b      	ldr	r3, [r7, #32]
 8004d7e:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d82:	685a      	ldr	r2, [r3, #4]
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	1ad2      	subs	r2, r2, r3
 8004d88:	2308      	movs	r3, #8
 8004d8a:	005b      	lsls	r3, r3, #1
 8004d8c:	429a      	cmp	r2, r3
 8004d8e:	d921      	bls.n	8004dd4 <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004d90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	4413      	add	r3, r2
 8004d96:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004d98:	69bb      	ldr	r3, [r7, #24]
 8004d9a:	f003 0307 	and.w	r3, r3, #7
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d00c      	beq.n	8004dbc <pvPortMalloc+0x100>
	__asm volatile
 8004da2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004da6:	b672      	cpsid	i
 8004da8:	f383 8811 	msr	BASEPRI, r3
 8004dac:	f3bf 8f6f 	isb	sy
 8004db0:	f3bf 8f4f 	dsb	sy
 8004db4:	b662      	cpsie	i
 8004db6:	613b      	str	r3, [r7, #16]
}
 8004db8:	bf00      	nop
 8004dba:	e7fe      	b.n	8004dba <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dbe:	685a      	ldr	r2, [r3, #4]
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	1ad2      	subs	r2, r2, r3
 8004dc4:	69bb      	ldr	r3, [r7, #24]
 8004dc6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dca:	687a      	ldr	r2, [r7, #4]
 8004dcc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004dce:	69b8      	ldr	r0, [r7, #24]
 8004dd0:	f000 f8fe 	bl	8004fd0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004dd4:	4b1b      	ldr	r3, [pc, #108]	; (8004e44 <pvPortMalloc+0x188>)
 8004dd6:	681a      	ldr	r2, [r3, #0]
 8004dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dda:	685b      	ldr	r3, [r3, #4]
 8004ddc:	1ad3      	subs	r3, r2, r3
 8004dde:	4a19      	ldr	r2, [pc, #100]	; (8004e44 <pvPortMalloc+0x188>)
 8004de0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004de2:	4b18      	ldr	r3, [pc, #96]	; (8004e44 <pvPortMalloc+0x188>)
 8004de4:	681a      	ldr	r2, [r3, #0]
 8004de6:	4b19      	ldr	r3, [pc, #100]	; (8004e4c <pvPortMalloc+0x190>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	429a      	cmp	r2, r3
 8004dec:	d203      	bcs.n	8004df6 <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004dee:	4b15      	ldr	r3, [pc, #84]	; (8004e44 <pvPortMalloc+0x188>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4a16      	ldr	r2, [pc, #88]	; (8004e4c <pvPortMalloc+0x190>)
 8004df4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004df8:	685a      	ldr	r2, [r3, #4]
 8004dfa:	4b11      	ldr	r3, [pc, #68]	; (8004e40 <pvPortMalloc+0x184>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	431a      	orrs	r2, r3
 8004e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e02:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e06:	2200      	movs	r2, #0
 8004e08:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004e0a:	f7ff fa6b 	bl	80042e4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004e0e:	69fb      	ldr	r3, [r7, #28]
 8004e10:	f003 0307 	and.w	r3, r3, #7
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d00c      	beq.n	8004e32 <pvPortMalloc+0x176>
	__asm volatile
 8004e18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e1c:	b672      	cpsid	i
 8004e1e:	f383 8811 	msr	BASEPRI, r3
 8004e22:	f3bf 8f6f 	isb	sy
 8004e26:	f3bf 8f4f 	dsb	sy
 8004e2a:	b662      	cpsie	i
 8004e2c:	60fb      	str	r3, [r7, #12]
}
 8004e2e:	bf00      	nop
 8004e30:	e7fe      	b.n	8004e30 <pvPortMalloc+0x174>
	return pvReturn;
 8004e32:	69fb      	ldr	r3, [r7, #28]
}
 8004e34:	4618      	mov	r0, r3
 8004e36:	3728      	adds	r7, #40	; 0x28
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	bd80      	pop	{r7, pc}
 8004e3c:	200040fc 	.word	0x200040fc
 8004e40:	20004108 	.word	0x20004108
 8004e44:	20004100 	.word	0x20004100
 8004e48:	200040f4 	.word	0x200040f4
 8004e4c:	20004104 	.word	0x20004104

08004e50 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b086      	sub	sp, #24
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d04c      	beq.n	8004efc <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004e62:	2308      	movs	r3, #8
 8004e64:	425b      	negs	r3, r3
 8004e66:	697a      	ldr	r2, [r7, #20]
 8004e68:	4413      	add	r3, r2
 8004e6a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004e6c:	697b      	ldr	r3, [r7, #20]
 8004e6e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004e70:	693b      	ldr	r3, [r7, #16]
 8004e72:	685a      	ldr	r2, [r3, #4]
 8004e74:	4b23      	ldr	r3, [pc, #140]	; (8004f04 <vPortFree+0xb4>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	4013      	ands	r3, r2
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d10c      	bne.n	8004e98 <vPortFree+0x48>
	__asm volatile
 8004e7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e82:	b672      	cpsid	i
 8004e84:	f383 8811 	msr	BASEPRI, r3
 8004e88:	f3bf 8f6f 	isb	sy
 8004e8c:	f3bf 8f4f 	dsb	sy
 8004e90:	b662      	cpsie	i
 8004e92:	60fb      	str	r3, [r7, #12]
}
 8004e94:	bf00      	nop
 8004e96:	e7fe      	b.n	8004e96 <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004e98:	693b      	ldr	r3, [r7, #16]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d00c      	beq.n	8004eba <vPortFree+0x6a>
	__asm volatile
 8004ea0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ea4:	b672      	cpsid	i
 8004ea6:	f383 8811 	msr	BASEPRI, r3
 8004eaa:	f3bf 8f6f 	isb	sy
 8004eae:	f3bf 8f4f 	dsb	sy
 8004eb2:	b662      	cpsie	i
 8004eb4:	60bb      	str	r3, [r7, #8]
}
 8004eb6:	bf00      	nop
 8004eb8:	e7fe      	b.n	8004eb8 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004eba:	693b      	ldr	r3, [r7, #16]
 8004ebc:	685a      	ldr	r2, [r3, #4]
 8004ebe:	4b11      	ldr	r3, [pc, #68]	; (8004f04 <vPortFree+0xb4>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4013      	ands	r3, r2
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d019      	beq.n	8004efc <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004ec8:	693b      	ldr	r3, [r7, #16]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d115      	bne.n	8004efc <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004ed0:	693b      	ldr	r3, [r7, #16]
 8004ed2:	685a      	ldr	r2, [r3, #4]
 8004ed4:	4b0b      	ldr	r3, [pc, #44]	; (8004f04 <vPortFree+0xb4>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	43db      	mvns	r3, r3
 8004eda:	401a      	ands	r2, r3
 8004edc:	693b      	ldr	r3, [r7, #16]
 8004ede:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004ee0:	f7ff f9f2 	bl	80042c8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004ee4:	693b      	ldr	r3, [r7, #16]
 8004ee6:	685a      	ldr	r2, [r3, #4]
 8004ee8:	4b07      	ldr	r3, [pc, #28]	; (8004f08 <vPortFree+0xb8>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4413      	add	r3, r2
 8004eee:	4a06      	ldr	r2, [pc, #24]	; (8004f08 <vPortFree+0xb8>)
 8004ef0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004ef2:	6938      	ldr	r0, [r7, #16]
 8004ef4:	f000 f86c 	bl	8004fd0 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8004ef8:	f7ff f9f4 	bl	80042e4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004efc:	bf00      	nop
 8004efe:	3718      	adds	r7, #24
 8004f00:	46bd      	mov	sp, r7
 8004f02:	bd80      	pop	{r7, pc}
 8004f04:	20004108 	.word	0x20004108
 8004f08:	20004100 	.word	0x20004100

08004f0c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	b085      	sub	sp, #20
 8004f10:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004f12:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8004f16:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004f18:	4b27      	ldr	r3, [pc, #156]	; (8004fb8 <prvHeapInit+0xac>)
 8004f1a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	f003 0307 	and.w	r3, r3, #7
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d00c      	beq.n	8004f40 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	3307      	adds	r3, #7
 8004f2a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	f023 0307 	bic.w	r3, r3, #7
 8004f32:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004f34:	68ba      	ldr	r2, [r7, #8]
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	1ad3      	subs	r3, r2, r3
 8004f3a:	4a1f      	ldr	r2, [pc, #124]	; (8004fb8 <prvHeapInit+0xac>)
 8004f3c:	4413      	add	r3, r2
 8004f3e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004f44:	4a1d      	ldr	r2, [pc, #116]	; (8004fbc <prvHeapInit+0xb0>)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004f4a:	4b1c      	ldr	r3, [pc, #112]	; (8004fbc <prvHeapInit+0xb0>)
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	68ba      	ldr	r2, [r7, #8]
 8004f54:	4413      	add	r3, r2
 8004f56:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004f58:	2208      	movs	r2, #8
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	1a9b      	subs	r3, r3, r2
 8004f5e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	f023 0307 	bic.w	r3, r3, #7
 8004f66:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	4a15      	ldr	r2, [pc, #84]	; (8004fc0 <prvHeapInit+0xb4>)
 8004f6c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004f6e:	4b14      	ldr	r3, [pc, #80]	; (8004fc0 <prvHeapInit+0xb4>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	2200      	movs	r2, #0
 8004f74:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004f76:	4b12      	ldr	r3, [pc, #72]	; (8004fc0 <prvHeapInit+0xb4>)
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	68fa      	ldr	r2, [r7, #12]
 8004f86:	1ad2      	subs	r2, r2, r3
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004f8c:	4b0c      	ldr	r3, [pc, #48]	; (8004fc0 <prvHeapInit+0xb4>)
 8004f8e:	681a      	ldr	r2, [r3, #0]
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	685b      	ldr	r3, [r3, #4]
 8004f98:	4a0a      	ldr	r2, [pc, #40]	; (8004fc4 <prvHeapInit+0xb8>)
 8004f9a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	685b      	ldr	r3, [r3, #4]
 8004fa0:	4a09      	ldr	r2, [pc, #36]	; (8004fc8 <prvHeapInit+0xbc>)
 8004fa2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004fa4:	4b09      	ldr	r3, [pc, #36]	; (8004fcc <prvHeapInit+0xc0>)
 8004fa6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004faa:	601a      	str	r2, [r3, #0]
}
 8004fac:	bf00      	nop
 8004fae:	3714      	adds	r7, #20
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb6:	4770      	bx	lr
 8004fb8:	200004f4 	.word	0x200004f4
 8004fbc:	200040f4 	.word	0x200040f4
 8004fc0:	200040fc 	.word	0x200040fc
 8004fc4:	20004104 	.word	0x20004104
 8004fc8:	20004100 	.word	0x20004100
 8004fcc:	20004108 	.word	0x20004108

08004fd0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	b085      	sub	sp, #20
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004fd8:	4b28      	ldr	r3, [pc, #160]	; (800507c <prvInsertBlockIntoFreeList+0xac>)
 8004fda:	60fb      	str	r3, [r7, #12]
 8004fdc:	e002      	b.n	8004fe4 <prvInsertBlockIntoFreeList+0x14>
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	60fb      	str	r3, [r7, #12]
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	687a      	ldr	r2, [r7, #4]
 8004fea:	429a      	cmp	r2, r3
 8004fec:	d8f7      	bhi.n	8004fde <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	685b      	ldr	r3, [r3, #4]
 8004ff6:	68ba      	ldr	r2, [r7, #8]
 8004ff8:	4413      	add	r3, r2
 8004ffa:	687a      	ldr	r2, [r7, #4]
 8004ffc:	429a      	cmp	r2, r3
 8004ffe:	d108      	bne.n	8005012 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	685a      	ldr	r2, [r3, #4]
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	685b      	ldr	r3, [r3, #4]
 8005008:	441a      	add	r2, r3
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	68ba      	ldr	r2, [r7, #8]
 800501c:	441a      	add	r2, r3
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	429a      	cmp	r2, r3
 8005024:	d118      	bne.n	8005058 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	681a      	ldr	r2, [r3, #0]
 800502a:	4b15      	ldr	r3, [pc, #84]	; (8005080 <prvInsertBlockIntoFreeList+0xb0>)
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	429a      	cmp	r2, r3
 8005030:	d00d      	beq.n	800504e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	685a      	ldr	r2, [r3, #4]
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	685b      	ldr	r3, [r3, #4]
 800503c:	441a      	add	r2, r3
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	681a      	ldr	r2, [r3, #0]
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	601a      	str	r2, [r3, #0]
 800504c:	e008      	b.n	8005060 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800504e:	4b0c      	ldr	r3, [pc, #48]	; (8005080 <prvInsertBlockIntoFreeList+0xb0>)
 8005050:	681a      	ldr	r2, [r3, #0]
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	601a      	str	r2, [r3, #0]
 8005056:	e003      	b.n	8005060 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681a      	ldr	r2, [r3, #0]
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005060:	68fa      	ldr	r2, [r7, #12]
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	429a      	cmp	r2, r3
 8005066:	d002      	beq.n	800506e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	687a      	ldr	r2, [r7, #4]
 800506c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800506e:	bf00      	nop
 8005070:	3714      	adds	r7, #20
 8005072:	46bd      	mov	sp, r7
 8005074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005078:	4770      	bx	lr
 800507a:	bf00      	nop
 800507c:	200040f4 	.word	0x200040f4
 8005080:	200040fc 	.word	0x200040fc

08005084 <std>:
 8005084:	2300      	movs	r3, #0
 8005086:	b510      	push	{r4, lr}
 8005088:	4604      	mov	r4, r0
 800508a:	e9c0 3300 	strd	r3, r3, [r0]
 800508e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005092:	6083      	str	r3, [r0, #8]
 8005094:	8181      	strh	r1, [r0, #12]
 8005096:	6643      	str	r3, [r0, #100]	; 0x64
 8005098:	81c2      	strh	r2, [r0, #14]
 800509a:	6183      	str	r3, [r0, #24]
 800509c:	4619      	mov	r1, r3
 800509e:	2208      	movs	r2, #8
 80050a0:	305c      	adds	r0, #92	; 0x5c
 80050a2:	f000 f9e5 	bl	8005470 <memset>
 80050a6:	4b0d      	ldr	r3, [pc, #52]	; (80050dc <std+0x58>)
 80050a8:	6263      	str	r3, [r4, #36]	; 0x24
 80050aa:	4b0d      	ldr	r3, [pc, #52]	; (80050e0 <std+0x5c>)
 80050ac:	62a3      	str	r3, [r4, #40]	; 0x28
 80050ae:	4b0d      	ldr	r3, [pc, #52]	; (80050e4 <std+0x60>)
 80050b0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80050b2:	4b0d      	ldr	r3, [pc, #52]	; (80050e8 <std+0x64>)
 80050b4:	6323      	str	r3, [r4, #48]	; 0x30
 80050b6:	4b0d      	ldr	r3, [pc, #52]	; (80050ec <std+0x68>)
 80050b8:	6224      	str	r4, [r4, #32]
 80050ba:	429c      	cmp	r4, r3
 80050bc:	d006      	beq.n	80050cc <std+0x48>
 80050be:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80050c2:	4294      	cmp	r4, r2
 80050c4:	d002      	beq.n	80050cc <std+0x48>
 80050c6:	33d0      	adds	r3, #208	; 0xd0
 80050c8:	429c      	cmp	r4, r3
 80050ca:	d105      	bne.n	80050d8 <std+0x54>
 80050cc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80050d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050d4:	f000 ba44 	b.w	8005560 <__retarget_lock_init_recursive>
 80050d8:	bd10      	pop	{r4, pc}
 80050da:	bf00      	nop
 80050dc:	080052c1 	.word	0x080052c1
 80050e0:	080052e3 	.word	0x080052e3
 80050e4:	0800531b 	.word	0x0800531b
 80050e8:	0800533f 	.word	0x0800533f
 80050ec:	2000410c 	.word	0x2000410c

080050f0 <stdio_exit_handler>:
 80050f0:	4a02      	ldr	r2, [pc, #8]	; (80050fc <stdio_exit_handler+0xc>)
 80050f2:	4903      	ldr	r1, [pc, #12]	; (8005100 <stdio_exit_handler+0x10>)
 80050f4:	4803      	ldr	r0, [pc, #12]	; (8005104 <stdio_exit_handler+0x14>)
 80050f6:	f000 b869 	b.w	80051cc <_fwalk_sglue>
 80050fa:	bf00      	nop
 80050fc:	20000010 	.word	0x20000010
 8005100:	08005865 	.word	0x08005865
 8005104:	2000001c 	.word	0x2000001c

08005108 <cleanup_stdio>:
 8005108:	6841      	ldr	r1, [r0, #4]
 800510a:	4b0c      	ldr	r3, [pc, #48]	; (800513c <cleanup_stdio+0x34>)
 800510c:	4299      	cmp	r1, r3
 800510e:	b510      	push	{r4, lr}
 8005110:	4604      	mov	r4, r0
 8005112:	d001      	beq.n	8005118 <cleanup_stdio+0x10>
 8005114:	f000 fba6 	bl	8005864 <_fflush_r>
 8005118:	68a1      	ldr	r1, [r4, #8]
 800511a:	4b09      	ldr	r3, [pc, #36]	; (8005140 <cleanup_stdio+0x38>)
 800511c:	4299      	cmp	r1, r3
 800511e:	d002      	beq.n	8005126 <cleanup_stdio+0x1e>
 8005120:	4620      	mov	r0, r4
 8005122:	f000 fb9f 	bl	8005864 <_fflush_r>
 8005126:	68e1      	ldr	r1, [r4, #12]
 8005128:	4b06      	ldr	r3, [pc, #24]	; (8005144 <cleanup_stdio+0x3c>)
 800512a:	4299      	cmp	r1, r3
 800512c:	d004      	beq.n	8005138 <cleanup_stdio+0x30>
 800512e:	4620      	mov	r0, r4
 8005130:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005134:	f000 bb96 	b.w	8005864 <_fflush_r>
 8005138:	bd10      	pop	{r4, pc}
 800513a:	bf00      	nop
 800513c:	2000410c 	.word	0x2000410c
 8005140:	20004174 	.word	0x20004174
 8005144:	200041dc 	.word	0x200041dc

08005148 <global_stdio_init.part.0>:
 8005148:	b510      	push	{r4, lr}
 800514a:	4b0b      	ldr	r3, [pc, #44]	; (8005178 <global_stdio_init.part.0+0x30>)
 800514c:	4c0b      	ldr	r4, [pc, #44]	; (800517c <global_stdio_init.part.0+0x34>)
 800514e:	4a0c      	ldr	r2, [pc, #48]	; (8005180 <global_stdio_init.part.0+0x38>)
 8005150:	601a      	str	r2, [r3, #0]
 8005152:	4620      	mov	r0, r4
 8005154:	2200      	movs	r2, #0
 8005156:	2104      	movs	r1, #4
 8005158:	f7ff ff94 	bl	8005084 <std>
 800515c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005160:	2201      	movs	r2, #1
 8005162:	2109      	movs	r1, #9
 8005164:	f7ff ff8e 	bl	8005084 <std>
 8005168:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800516c:	2202      	movs	r2, #2
 800516e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005172:	2112      	movs	r1, #18
 8005174:	f7ff bf86 	b.w	8005084 <std>
 8005178:	20004244 	.word	0x20004244
 800517c:	2000410c 	.word	0x2000410c
 8005180:	080050f1 	.word	0x080050f1

08005184 <__sfp_lock_acquire>:
 8005184:	4801      	ldr	r0, [pc, #4]	; (800518c <__sfp_lock_acquire+0x8>)
 8005186:	f000 b9ec 	b.w	8005562 <__retarget_lock_acquire_recursive>
 800518a:	bf00      	nop
 800518c:	2000424d 	.word	0x2000424d

08005190 <__sfp_lock_release>:
 8005190:	4801      	ldr	r0, [pc, #4]	; (8005198 <__sfp_lock_release+0x8>)
 8005192:	f000 b9e7 	b.w	8005564 <__retarget_lock_release_recursive>
 8005196:	bf00      	nop
 8005198:	2000424d 	.word	0x2000424d

0800519c <__sinit>:
 800519c:	b510      	push	{r4, lr}
 800519e:	4604      	mov	r4, r0
 80051a0:	f7ff fff0 	bl	8005184 <__sfp_lock_acquire>
 80051a4:	6a23      	ldr	r3, [r4, #32]
 80051a6:	b11b      	cbz	r3, 80051b0 <__sinit+0x14>
 80051a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80051ac:	f7ff bff0 	b.w	8005190 <__sfp_lock_release>
 80051b0:	4b04      	ldr	r3, [pc, #16]	; (80051c4 <__sinit+0x28>)
 80051b2:	6223      	str	r3, [r4, #32]
 80051b4:	4b04      	ldr	r3, [pc, #16]	; (80051c8 <__sinit+0x2c>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d1f5      	bne.n	80051a8 <__sinit+0xc>
 80051bc:	f7ff ffc4 	bl	8005148 <global_stdio_init.part.0>
 80051c0:	e7f2      	b.n	80051a8 <__sinit+0xc>
 80051c2:	bf00      	nop
 80051c4:	08005109 	.word	0x08005109
 80051c8:	20004244 	.word	0x20004244

080051cc <_fwalk_sglue>:
 80051cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80051d0:	4607      	mov	r7, r0
 80051d2:	4688      	mov	r8, r1
 80051d4:	4614      	mov	r4, r2
 80051d6:	2600      	movs	r6, #0
 80051d8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80051dc:	f1b9 0901 	subs.w	r9, r9, #1
 80051e0:	d505      	bpl.n	80051ee <_fwalk_sglue+0x22>
 80051e2:	6824      	ldr	r4, [r4, #0]
 80051e4:	2c00      	cmp	r4, #0
 80051e6:	d1f7      	bne.n	80051d8 <_fwalk_sglue+0xc>
 80051e8:	4630      	mov	r0, r6
 80051ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80051ee:	89ab      	ldrh	r3, [r5, #12]
 80051f0:	2b01      	cmp	r3, #1
 80051f2:	d907      	bls.n	8005204 <_fwalk_sglue+0x38>
 80051f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80051f8:	3301      	adds	r3, #1
 80051fa:	d003      	beq.n	8005204 <_fwalk_sglue+0x38>
 80051fc:	4629      	mov	r1, r5
 80051fe:	4638      	mov	r0, r7
 8005200:	47c0      	blx	r8
 8005202:	4306      	orrs	r6, r0
 8005204:	3568      	adds	r5, #104	; 0x68
 8005206:	e7e9      	b.n	80051dc <_fwalk_sglue+0x10>

08005208 <_puts_r>:
 8005208:	6a03      	ldr	r3, [r0, #32]
 800520a:	b570      	push	{r4, r5, r6, lr}
 800520c:	6884      	ldr	r4, [r0, #8]
 800520e:	4605      	mov	r5, r0
 8005210:	460e      	mov	r6, r1
 8005212:	b90b      	cbnz	r3, 8005218 <_puts_r+0x10>
 8005214:	f7ff ffc2 	bl	800519c <__sinit>
 8005218:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800521a:	07db      	lsls	r3, r3, #31
 800521c:	d405      	bmi.n	800522a <_puts_r+0x22>
 800521e:	89a3      	ldrh	r3, [r4, #12]
 8005220:	0598      	lsls	r0, r3, #22
 8005222:	d402      	bmi.n	800522a <_puts_r+0x22>
 8005224:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005226:	f000 f99c 	bl	8005562 <__retarget_lock_acquire_recursive>
 800522a:	89a3      	ldrh	r3, [r4, #12]
 800522c:	0719      	lsls	r1, r3, #28
 800522e:	d513      	bpl.n	8005258 <_puts_r+0x50>
 8005230:	6923      	ldr	r3, [r4, #16]
 8005232:	b18b      	cbz	r3, 8005258 <_puts_r+0x50>
 8005234:	3e01      	subs	r6, #1
 8005236:	68a3      	ldr	r3, [r4, #8]
 8005238:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800523c:	3b01      	subs	r3, #1
 800523e:	60a3      	str	r3, [r4, #8]
 8005240:	b9e9      	cbnz	r1, 800527e <_puts_r+0x76>
 8005242:	2b00      	cmp	r3, #0
 8005244:	da2e      	bge.n	80052a4 <_puts_r+0x9c>
 8005246:	4622      	mov	r2, r4
 8005248:	210a      	movs	r1, #10
 800524a:	4628      	mov	r0, r5
 800524c:	f000 f87b 	bl	8005346 <__swbuf_r>
 8005250:	3001      	adds	r0, #1
 8005252:	d007      	beq.n	8005264 <_puts_r+0x5c>
 8005254:	250a      	movs	r5, #10
 8005256:	e007      	b.n	8005268 <_puts_r+0x60>
 8005258:	4621      	mov	r1, r4
 800525a:	4628      	mov	r0, r5
 800525c:	f000 f8b0 	bl	80053c0 <__swsetup_r>
 8005260:	2800      	cmp	r0, #0
 8005262:	d0e7      	beq.n	8005234 <_puts_r+0x2c>
 8005264:	f04f 35ff 	mov.w	r5, #4294967295
 8005268:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800526a:	07da      	lsls	r2, r3, #31
 800526c:	d405      	bmi.n	800527a <_puts_r+0x72>
 800526e:	89a3      	ldrh	r3, [r4, #12]
 8005270:	059b      	lsls	r3, r3, #22
 8005272:	d402      	bmi.n	800527a <_puts_r+0x72>
 8005274:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005276:	f000 f975 	bl	8005564 <__retarget_lock_release_recursive>
 800527a:	4628      	mov	r0, r5
 800527c:	bd70      	pop	{r4, r5, r6, pc}
 800527e:	2b00      	cmp	r3, #0
 8005280:	da04      	bge.n	800528c <_puts_r+0x84>
 8005282:	69a2      	ldr	r2, [r4, #24]
 8005284:	429a      	cmp	r2, r3
 8005286:	dc06      	bgt.n	8005296 <_puts_r+0x8e>
 8005288:	290a      	cmp	r1, #10
 800528a:	d004      	beq.n	8005296 <_puts_r+0x8e>
 800528c:	6823      	ldr	r3, [r4, #0]
 800528e:	1c5a      	adds	r2, r3, #1
 8005290:	6022      	str	r2, [r4, #0]
 8005292:	7019      	strb	r1, [r3, #0]
 8005294:	e7cf      	b.n	8005236 <_puts_r+0x2e>
 8005296:	4622      	mov	r2, r4
 8005298:	4628      	mov	r0, r5
 800529a:	f000 f854 	bl	8005346 <__swbuf_r>
 800529e:	3001      	adds	r0, #1
 80052a0:	d1c9      	bne.n	8005236 <_puts_r+0x2e>
 80052a2:	e7df      	b.n	8005264 <_puts_r+0x5c>
 80052a4:	6823      	ldr	r3, [r4, #0]
 80052a6:	250a      	movs	r5, #10
 80052a8:	1c5a      	adds	r2, r3, #1
 80052aa:	6022      	str	r2, [r4, #0]
 80052ac:	701d      	strb	r5, [r3, #0]
 80052ae:	e7db      	b.n	8005268 <_puts_r+0x60>

080052b0 <puts>:
 80052b0:	4b02      	ldr	r3, [pc, #8]	; (80052bc <puts+0xc>)
 80052b2:	4601      	mov	r1, r0
 80052b4:	6818      	ldr	r0, [r3, #0]
 80052b6:	f7ff bfa7 	b.w	8005208 <_puts_r>
 80052ba:	bf00      	nop
 80052bc:	20000068 	.word	0x20000068

080052c0 <__sread>:
 80052c0:	b510      	push	{r4, lr}
 80052c2:	460c      	mov	r4, r1
 80052c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052c8:	f000 f8fc 	bl	80054c4 <_read_r>
 80052cc:	2800      	cmp	r0, #0
 80052ce:	bfab      	itete	ge
 80052d0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80052d2:	89a3      	ldrhlt	r3, [r4, #12]
 80052d4:	181b      	addge	r3, r3, r0
 80052d6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80052da:	bfac      	ite	ge
 80052dc:	6563      	strge	r3, [r4, #84]	; 0x54
 80052de:	81a3      	strhlt	r3, [r4, #12]
 80052e0:	bd10      	pop	{r4, pc}

080052e2 <__swrite>:
 80052e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80052e6:	461f      	mov	r7, r3
 80052e8:	898b      	ldrh	r3, [r1, #12]
 80052ea:	05db      	lsls	r3, r3, #23
 80052ec:	4605      	mov	r5, r0
 80052ee:	460c      	mov	r4, r1
 80052f0:	4616      	mov	r6, r2
 80052f2:	d505      	bpl.n	8005300 <__swrite+0x1e>
 80052f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052f8:	2302      	movs	r3, #2
 80052fa:	2200      	movs	r2, #0
 80052fc:	f000 f8d0 	bl	80054a0 <_lseek_r>
 8005300:	89a3      	ldrh	r3, [r4, #12]
 8005302:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005306:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800530a:	81a3      	strh	r3, [r4, #12]
 800530c:	4632      	mov	r2, r6
 800530e:	463b      	mov	r3, r7
 8005310:	4628      	mov	r0, r5
 8005312:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005316:	f000 b8e7 	b.w	80054e8 <_write_r>

0800531a <__sseek>:
 800531a:	b510      	push	{r4, lr}
 800531c:	460c      	mov	r4, r1
 800531e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005322:	f000 f8bd 	bl	80054a0 <_lseek_r>
 8005326:	1c43      	adds	r3, r0, #1
 8005328:	89a3      	ldrh	r3, [r4, #12]
 800532a:	bf15      	itete	ne
 800532c:	6560      	strne	r0, [r4, #84]	; 0x54
 800532e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005332:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005336:	81a3      	strheq	r3, [r4, #12]
 8005338:	bf18      	it	ne
 800533a:	81a3      	strhne	r3, [r4, #12]
 800533c:	bd10      	pop	{r4, pc}

0800533e <__sclose>:
 800533e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005342:	f000 b89d 	b.w	8005480 <_close_r>

08005346 <__swbuf_r>:
 8005346:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005348:	460e      	mov	r6, r1
 800534a:	4614      	mov	r4, r2
 800534c:	4605      	mov	r5, r0
 800534e:	b118      	cbz	r0, 8005358 <__swbuf_r+0x12>
 8005350:	6a03      	ldr	r3, [r0, #32]
 8005352:	b90b      	cbnz	r3, 8005358 <__swbuf_r+0x12>
 8005354:	f7ff ff22 	bl	800519c <__sinit>
 8005358:	69a3      	ldr	r3, [r4, #24]
 800535a:	60a3      	str	r3, [r4, #8]
 800535c:	89a3      	ldrh	r3, [r4, #12]
 800535e:	071a      	lsls	r2, r3, #28
 8005360:	d525      	bpl.n	80053ae <__swbuf_r+0x68>
 8005362:	6923      	ldr	r3, [r4, #16]
 8005364:	b31b      	cbz	r3, 80053ae <__swbuf_r+0x68>
 8005366:	6823      	ldr	r3, [r4, #0]
 8005368:	6922      	ldr	r2, [r4, #16]
 800536a:	1a98      	subs	r0, r3, r2
 800536c:	6963      	ldr	r3, [r4, #20]
 800536e:	b2f6      	uxtb	r6, r6
 8005370:	4283      	cmp	r3, r0
 8005372:	4637      	mov	r7, r6
 8005374:	dc04      	bgt.n	8005380 <__swbuf_r+0x3a>
 8005376:	4621      	mov	r1, r4
 8005378:	4628      	mov	r0, r5
 800537a:	f000 fa73 	bl	8005864 <_fflush_r>
 800537e:	b9e0      	cbnz	r0, 80053ba <__swbuf_r+0x74>
 8005380:	68a3      	ldr	r3, [r4, #8]
 8005382:	3b01      	subs	r3, #1
 8005384:	60a3      	str	r3, [r4, #8]
 8005386:	6823      	ldr	r3, [r4, #0]
 8005388:	1c5a      	adds	r2, r3, #1
 800538a:	6022      	str	r2, [r4, #0]
 800538c:	701e      	strb	r6, [r3, #0]
 800538e:	6962      	ldr	r2, [r4, #20]
 8005390:	1c43      	adds	r3, r0, #1
 8005392:	429a      	cmp	r2, r3
 8005394:	d004      	beq.n	80053a0 <__swbuf_r+0x5a>
 8005396:	89a3      	ldrh	r3, [r4, #12]
 8005398:	07db      	lsls	r3, r3, #31
 800539a:	d506      	bpl.n	80053aa <__swbuf_r+0x64>
 800539c:	2e0a      	cmp	r6, #10
 800539e:	d104      	bne.n	80053aa <__swbuf_r+0x64>
 80053a0:	4621      	mov	r1, r4
 80053a2:	4628      	mov	r0, r5
 80053a4:	f000 fa5e 	bl	8005864 <_fflush_r>
 80053a8:	b938      	cbnz	r0, 80053ba <__swbuf_r+0x74>
 80053aa:	4638      	mov	r0, r7
 80053ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80053ae:	4621      	mov	r1, r4
 80053b0:	4628      	mov	r0, r5
 80053b2:	f000 f805 	bl	80053c0 <__swsetup_r>
 80053b6:	2800      	cmp	r0, #0
 80053b8:	d0d5      	beq.n	8005366 <__swbuf_r+0x20>
 80053ba:	f04f 37ff 	mov.w	r7, #4294967295
 80053be:	e7f4      	b.n	80053aa <__swbuf_r+0x64>

080053c0 <__swsetup_r>:
 80053c0:	b538      	push	{r3, r4, r5, lr}
 80053c2:	4b2a      	ldr	r3, [pc, #168]	; (800546c <__swsetup_r+0xac>)
 80053c4:	4605      	mov	r5, r0
 80053c6:	6818      	ldr	r0, [r3, #0]
 80053c8:	460c      	mov	r4, r1
 80053ca:	b118      	cbz	r0, 80053d4 <__swsetup_r+0x14>
 80053cc:	6a03      	ldr	r3, [r0, #32]
 80053ce:	b90b      	cbnz	r3, 80053d4 <__swsetup_r+0x14>
 80053d0:	f7ff fee4 	bl	800519c <__sinit>
 80053d4:	89a3      	ldrh	r3, [r4, #12]
 80053d6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80053da:	0718      	lsls	r0, r3, #28
 80053dc:	d422      	bmi.n	8005424 <__swsetup_r+0x64>
 80053de:	06d9      	lsls	r1, r3, #27
 80053e0:	d407      	bmi.n	80053f2 <__swsetup_r+0x32>
 80053e2:	2309      	movs	r3, #9
 80053e4:	602b      	str	r3, [r5, #0]
 80053e6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80053ea:	81a3      	strh	r3, [r4, #12]
 80053ec:	f04f 30ff 	mov.w	r0, #4294967295
 80053f0:	e034      	b.n	800545c <__swsetup_r+0x9c>
 80053f2:	0758      	lsls	r0, r3, #29
 80053f4:	d512      	bpl.n	800541c <__swsetup_r+0x5c>
 80053f6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80053f8:	b141      	cbz	r1, 800540c <__swsetup_r+0x4c>
 80053fa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80053fe:	4299      	cmp	r1, r3
 8005400:	d002      	beq.n	8005408 <__swsetup_r+0x48>
 8005402:	4628      	mov	r0, r5
 8005404:	f000 f8b0 	bl	8005568 <_free_r>
 8005408:	2300      	movs	r3, #0
 800540a:	6363      	str	r3, [r4, #52]	; 0x34
 800540c:	89a3      	ldrh	r3, [r4, #12]
 800540e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005412:	81a3      	strh	r3, [r4, #12]
 8005414:	2300      	movs	r3, #0
 8005416:	6063      	str	r3, [r4, #4]
 8005418:	6923      	ldr	r3, [r4, #16]
 800541a:	6023      	str	r3, [r4, #0]
 800541c:	89a3      	ldrh	r3, [r4, #12]
 800541e:	f043 0308 	orr.w	r3, r3, #8
 8005422:	81a3      	strh	r3, [r4, #12]
 8005424:	6923      	ldr	r3, [r4, #16]
 8005426:	b94b      	cbnz	r3, 800543c <__swsetup_r+0x7c>
 8005428:	89a3      	ldrh	r3, [r4, #12]
 800542a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800542e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005432:	d003      	beq.n	800543c <__swsetup_r+0x7c>
 8005434:	4621      	mov	r1, r4
 8005436:	4628      	mov	r0, r5
 8005438:	f000 fa62 	bl	8005900 <__smakebuf_r>
 800543c:	89a0      	ldrh	r0, [r4, #12]
 800543e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005442:	f010 0301 	ands.w	r3, r0, #1
 8005446:	d00a      	beq.n	800545e <__swsetup_r+0x9e>
 8005448:	2300      	movs	r3, #0
 800544a:	60a3      	str	r3, [r4, #8]
 800544c:	6963      	ldr	r3, [r4, #20]
 800544e:	425b      	negs	r3, r3
 8005450:	61a3      	str	r3, [r4, #24]
 8005452:	6923      	ldr	r3, [r4, #16]
 8005454:	b943      	cbnz	r3, 8005468 <__swsetup_r+0xa8>
 8005456:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800545a:	d1c4      	bne.n	80053e6 <__swsetup_r+0x26>
 800545c:	bd38      	pop	{r3, r4, r5, pc}
 800545e:	0781      	lsls	r1, r0, #30
 8005460:	bf58      	it	pl
 8005462:	6963      	ldrpl	r3, [r4, #20]
 8005464:	60a3      	str	r3, [r4, #8]
 8005466:	e7f4      	b.n	8005452 <__swsetup_r+0x92>
 8005468:	2000      	movs	r0, #0
 800546a:	e7f7      	b.n	800545c <__swsetup_r+0x9c>
 800546c:	20000068 	.word	0x20000068

08005470 <memset>:
 8005470:	4402      	add	r2, r0
 8005472:	4603      	mov	r3, r0
 8005474:	4293      	cmp	r3, r2
 8005476:	d100      	bne.n	800547a <memset+0xa>
 8005478:	4770      	bx	lr
 800547a:	f803 1b01 	strb.w	r1, [r3], #1
 800547e:	e7f9      	b.n	8005474 <memset+0x4>

08005480 <_close_r>:
 8005480:	b538      	push	{r3, r4, r5, lr}
 8005482:	4d06      	ldr	r5, [pc, #24]	; (800549c <_close_r+0x1c>)
 8005484:	2300      	movs	r3, #0
 8005486:	4604      	mov	r4, r0
 8005488:	4608      	mov	r0, r1
 800548a:	602b      	str	r3, [r5, #0]
 800548c:	f7fb febb 	bl	8001206 <_close>
 8005490:	1c43      	adds	r3, r0, #1
 8005492:	d102      	bne.n	800549a <_close_r+0x1a>
 8005494:	682b      	ldr	r3, [r5, #0]
 8005496:	b103      	cbz	r3, 800549a <_close_r+0x1a>
 8005498:	6023      	str	r3, [r4, #0]
 800549a:	bd38      	pop	{r3, r4, r5, pc}
 800549c:	20004248 	.word	0x20004248

080054a0 <_lseek_r>:
 80054a0:	b538      	push	{r3, r4, r5, lr}
 80054a2:	4d07      	ldr	r5, [pc, #28]	; (80054c0 <_lseek_r+0x20>)
 80054a4:	4604      	mov	r4, r0
 80054a6:	4608      	mov	r0, r1
 80054a8:	4611      	mov	r1, r2
 80054aa:	2200      	movs	r2, #0
 80054ac:	602a      	str	r2, [r5, #0]
 80054ae:	461a      	mov	r2, r3
 80054b0:	f7fb fed0 	bl	8001254 <_lseek>
 80054b4:	1c43      	adds	r3, r0, #1
 80054b6:	d102      	bne.n	80054be <_lseek_r+0x1e>
 80054b8:	682b      	ldr	r3, [r5, #0]
 80054ba:	b103      	cbz	r3, 80054be <_lseek_r+0x1e>
 80054bc:	6023      	str	r3, [r4, #0]
 80054be:	bd38      	pop	{r3, r4, r5, pc}
 80054c0:	20004248 	.word	0x20004248

080054c4 <_read_r>:
 80054c4:	b538      	push	{r3, r4, r5, lr}
 80054c6:	4d07      	ldr	r5, [pc, #28]	; (80054e4 <_read_r+0x20>)
 80054c8:	4604      	mov	r4, r0
 80054ca:	4608      	mov	r0, r1
 80054cc:	4611      	mov	r1, r2
 80054ce:	2200      	movs	r2, #0
 80054d0:	602a      	str	r2, [r5, #0]
 80054d2:	461a      	mov	r2, r3
 80054d4:	f7fb fe5e 	bl	8001194 <_read>
 80054d8:	1c43      	adds	r3, r0, #1
 80054da:	d102      	bne.n	80054e2 <_read_r+0x1e>
 80054dc:	682b      	ldr	r3, [r5, #0]
 80054de:	b103      	cbz	r3, 80054e2 <_read_r+0x1e>
 80054e0:	6023      	str	r3, [r4, #0]
 80054e2:	bd38      	pop	{r3, r4, r5, pc}
 80054e4:	20004248 	.word	0x20004248

080054e8 <_write_r>:
 80054e8:	b538      	push	{r3, r4, r5, lr}
 80054ea:	4d07      	ldr	r5, [pc, #28]	; (8005508 <_write_r+0x20>)
 80054ec:	4604      	mov	r4, r0
 80054ee:	4608      	mov	r0, r1
 80054f0:	4611      	mov	r1, r2
 80054f2:	2200      	movs	r2, #0
 80054f4:	602a      	str	r2, [r5, #0]
 80054f6:	461a      	mov	r2, r3
 80054f8:	f7fb fe69 	bl	80011ce <_write>
 80054fc:	1c43      	adds	r3, r0, #1
 80054fe:	d102      	bne.n	8005506 <_write_r+0x1e>
 8005500:	682b      	ldr	r3, [r5, #0]
 8005502:	b103      	cbz	r3, 8005506 <_write_r+0x1e>
 8005504:	6023      	str	r3, [r4, #0]
 8005506:	bd38      	pop	{r3, r4, r5, pc}
 8005508:	20004248 	.word	0x20004248

0800550c <__errno>:
 800550c:	4b01      	ldr	r3, [pc, #4]	; (8005514 <__errno+0x8>)
 800550e:	6818      	ldr	r0, [r3, #0]
 8005510:	4770      	bx	lr
 8005512:	bf00      	nop
 8005514:	20000068 	.word	0x20000068

08005518 <__libc_init_array>:
 8005518:	b570      	push	{r4, r5, r6, lr}
 800551a:	4d0d      	ldr	r5, [pc, #52]	; (8005550 <__libc_init_array+0x38>)
 800551c:	4c0d      	ldr	r4, [pc, #52]	; (8005554 <__libc_init_array+0x3c>)
 800551e:	1b64      	subs	r4, r4, r5
 8005520:	10a4      	asrs	r4, r4, #2
 8005522:	2600      	movs	r6, #0
 8005524:	42a6      	cmp	r6, r4
 8005526:	d109      	bne.n	800553c <__libc_init_array+0x24>
 8005528:	4d0b      	ldr	r5, [pc, #44]	; (8005558 <__libc_init_array+0x40>)
 800552a:	4c0c      	ldr	r4, [pc, #48]	; (800555c <__libc_init_array+0x44>)
 800552c:	f000 fa56 	bl	80059dc <_init>
 8005530:	1b64      	subs	r4, r4, r5
 8005532:	10a4      	asrs	r4, r4, #2
 8005534:	2600      	movs	r6, #0
 8005536:	42a6      	cmp	r6, r4
 8005538:	d105      	bne.n	8005546 <__libc_init_array+0x2e>
 800553a:	bd70      	pop	{r4, r5, r6, pc}
 800553c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005540:	4798      	blx	r3
 8005542:	3601      	adds	r6, #1
 8005544:	e7ee      	b.n	8005524 <__libc_init_array+0xc>
 8005546:	f855 3b04 	ldr.w	r3, [r5], #4
 800554a:	4798      	blx	r3
 800554c:	3601      	adds	r6, #1
 800554e:	e7f2      	b.n	8005536 <__libc_init_array+0x1e>
 8005550:	08005a54 	.word	0x08005a54
 8005554:	08005a54 	.word	0x08005a54
 8005558:	08005a54 	.word	0x08005a54
 800555c:	08005a58 	.word	0x08005a58

08005560 <__retarget_lock_init_recursive>:
 8005560:	4770      	bx	lr

08005562 <__retarget_lock_acquire_recursive>:
 8005562:	4770      	bx	lr

08005564 <__retarget_lock_release_recursive>:
 8005564:	4770      	bx	lr
	...

08005568 <_free_r>:
 8005568:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800556a:	2900      	cmp	r1, #0
 800556c:	d044      	beq.n	80055f8 <_free_r+0x90>
 800556e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005572:	9001      	str	r0, [sp, #4]
 8005574:	2b00      	cmp	r3, #0
 8005576:	f1a1 0404 	sub.w	r4, r1, #4
 800557a:	bfb8      	it	lt
 800557c:	18e4      	addlt	r4, r4, r3
 800557e:	f000 f8df 	bl	8005740 <__malloc_lock>
 8005582:	4a1e      	ldr	r2, [pc, #120]	; (80055fc <_free_r+0x94>)
 8005584:	9801      	ldr	r0, [sp, #4]
 8005586:	6813      	ldr	r3, [r2, #0]
 8005588:	b933      	cbnz	r3, 8005598 <_free_r+0x30>
 800558a:	6063      	str	r3, [r4, #4]
 800558c:	6014      	str	r4, [r2, #0]
 800558e:	b003      	add	sp, #12
 8005590:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005594:	f000 b8da 	b.w	800574c <__malloc_unlock>
 8005598:	42a3      	cmp	r3, r4
 800559a:	d908      	bls.n	80055ae <_free_r+0x46>
 800559c:	6825      	ldr	r5, [r4, #0]
 800559e:	1961      	adds	r1, r4, r5
 80055a0:	428b      	cmp	r3, r1
 80055a2:	bf01      	itttt	eq
 80055a4:	6819      	ldreq	r1, [r3, #0]
 80055a6:	685b      	ldreq	r3, [r3, #4]
 80055a8:	1949      	addeq	r1, r1, r5
 80055aa:	6021      	streq	r1, [r4, #0]
 80055ac:	e7ed      	b.n	800558a <_free_r+0x22>
 80055ae:	461a      	mov	r2, r3
 80055b0:	685b      	ldr	r3, [r3, #4]
 80055b2:	b10b      	cbz	r3, 80055b8 <_free_r+0x50>
 80055b4:	42a3      	cmp	r3, r4
 80055b6:	d9fa      	bls.n	80055ae <_free_r+0x46>
 80055b8:	6811      	ldr	r1, [r2, #0]
 80055ba:	1855      	adds	r5, r2, r1
 80055bc:	42a5      	cmp	r5, r4
 80055be:	d10b      	bne.n	80055d8 <_free_r+0x70>
 80055c0:	6824      	ldr	r4, [r4, #0]
 80055c2:	4421      	add	r1, r4
 80055c4:	1854      	adds	r4, r2, r1
 80055c6:	42a3      	cmp	r3, r4
 80055c8:	6011      	str	r1, [r2, #0]
 80055ca:	d1e0      	bne.n	800558e <_free_r+0x26>
 80055cc:	681c      	ldr	r4, [r3, #0]
 80055ce:	685b      	ldr	r3, [r3, #4]
 80055d0:	6053      	str	r3, [r2, #4]
 80055d2:	440c      	add	r4, r1
 80055d4:	6014      	str	r4, [r2, #0]
 80055d6:	e7da      	b.n	800558e <_free_r+0x26>
 80055d8:	d902      	bls.n	80055e0 <_free_r+0x78>
 80055da:	230c      	movs	r3, #12
 80055dc:	6003      	str	r3, [r0, #0]
 80055de:	e7d6      	b.n	800558e <_free_r+0x26>
 80055e0:	6825      	ldr	r5, [r4, #0]
 80055e2:	1961      	adds	r1, r4, r5
 80055e4:	428b      	cmp	r3, r1
 80055e6:	bf04      	itt	eq
 80055e8:	6819      	ldreq	r1, [r3, #0]
 80055ea:	685b      	ldreq	r3, [r3, #4]
 80055ec:	6063      	str	r3, [r4, #4]
 80055ee:	bf04      	itt	eq
 80055f0:	1949      	addeq	r1, r1, r5
 80055f2:	6021      	streq	r1, [r4, #0]
 80055f4:	6054      	str	r4, [r2, #4]
 80055f6:	e7ca      	b.n	800558e <_free_r+0x26>
 80055f8:	b003      	add	sp, #12
 80055fa:	bd30      	pop	{r4, r5, pc}
 80055fc:	20004250 	.word	0x20004250

08005600 <sbrk_aligned>:
 8005600:	b570      	push	{r4, r5, r6, lr}
 8005602:	4e0e      	ldr	r6, [pc, #56]	; (800563c <sbrk_aligned+0x3c>)
 8005604:	460c      	mov	r4, r1
 8005606:	6831      	ldr	r1, [r6, #0]
 8005608:	4605      	mov	r5, r0
 800560a:	b911      	cbnz	r1, 8005612 <sbrk_aligned+0x12>
 800560c:	f000 f9d6 	bl	80059bc <_sbrk_r>
 8005610:	6030      	str	r0, [r6, #0]
 8005612:	4621      	mov	r1, r4
 8005614:	4628      	mov	r0, r5
 8005616:	f000 f9d1 	bl	80059bc <_sbrk_r>
 800561a:	1c43      	adds	r3, r0, #1
 800561c:	d00a      	beq.n	8005634 <sbrk_aligned+0x34>
 800561e:	1cc4      	adds	r4, r0, #3
 8005620:	f024 0403 	bic.w	r4, r4, #3
 8005624:	42a0      	cmp	r0, r4
 8005626:	d007      	beq.n	8005638 <sbrk_aligned+0x38>
 8005628:	1a21      	subs	r1, r4, r0
 800562a:	4628      	mov	r0, r5
 800562c:	f000 f9c6 	bl	80059bc <_sbrk_r>
 8005630:	3001      	adds	r0, #1
 8005632:	d101      	bne.n	8005638 <sbrk_aligned+0x38>
 8005634:	f04f 34ff 	mov.w	r4, #4294967295
 8005638:	4620      	mov	r0, r4
 800563a:	bd70      	pop	{r4, r5, r6, pc}
 800563c:	20004254 	.word	0x20004254

08005640 <_malloc_r>:
 8005640:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005644:	1ccd      	adds	r5, r1, #3
 8005646:	f025 0503 	bic.w	r5, r5, #3
 800564a:	3508      	adds	r5, #8
 800564c:	2d0c      	cmp	r5, #12
 800564e:	bf38      	it	cc
 8005650:	250c      	movcc	r5, #12
 8005652:	2d00      	cmp	r5, #0
 8005654:	4607      	mov	r7, r0
 8005656:	db01      	blt.n	800565c <_malloc_r+0x1c>
 8005658:	42a9      	cmp	r1, r5
 800565a:	d905      	bls.n	8005668 <_malloc_r+0x28>
 800565c:	230c      	movs	r3, #12
 800565e:	603b      	str	r3, [r7, #0]
 8005660:	2600      	movs	r6, #0
 8005662:	4630      	mov	r0, r6
 8005664:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005668:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800573c <_malloc_r+0xfc>
 800566c:	f000 f868 	bl	8005740 <__malloc_lock>
 8005670:	f8d8 3000 	ldr.w	r3, [r8]
 8005674:	461c      	mov	r4, r3
 8005676:	bb5c      	cbnz	r4, 80056d0 <_malloc_r+0x90>
 8005678:	4629      	mov	r1, r5
 800567a:	4638      	mov	r0, r7
 800567c:	f7ff ffc0 	bl	8005600 <sbrk_aligned>
 8005680:	1c43      	adds	r3, r0, #1
 8005682:	4604      	mov	r4, r0
 8005684:	d155      	bne.n	8005732 <_malloc_r+0xf2>
 8005686:	f8d8 4000 	ldr.w	r4, [r8]
 800568a:	4626      	mov	r6, r4
 800568c:	2e00      	cmp	r6, #0
 800568e:	d145      	bne.n	800571c <_malloc_r+0xdc>
 8005690:	2c00      	cmp	r4, #0
 8005692:	d048      	beq.n	8005726 <_malloc_r+0xe6>
 8005694:	6823      	ldr	r3, [r4, #0]
 8005696:	4631      	mov	r1, r6
 8005698:	4638      	mov	r0, r7
 800569a:	eb04 0903 	add.w	r9, r4, r3
 800569e:	f000 f98d 	bl	80059bc <_sbrk_r>
 80056a2:	4581      	cmp	r9, r0
 80056a4:	d13f      	bne.n	8005726 <_malloc_r+0xe6>
 80056a6:	6821      	ldr	r1, [r4, #0]
 80056a8:	1a6d      	subs	r5, r5, r1
 80056aa:	4629      	mov	r1, r5
 80056ac:	4638      	mov	r0, r7
 80056ae:	f7ff ffa7 	bl	8005600 <sbrk_aligned>
 80056b2:	3001      	adds	r0, #1
 80056b4:	d037      	beq.n	8005726 <_malloc_r+0xe6>
 80056b6:	6823      	ldr	r3, [r4, #0]
 80056b8:	442b      	add	r3, r5
 80056ba:	6023      	str	r3, [r4, #0]
 80056bc:	f8d8 3000 	ldr.w	r3, [r8]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d038      	beq.n	8005736 <_malloc_r+0xf6>
 80056c4:	685a      	ldr	r2, [r3, #4]
 80056c6:	42a2      	cmp	r2, r4
 80056c8:	d12b      	bne.n	8005722 <_malloc_r+0xe2>
 80056ca:	2200      	movs	r2, #0
 80056cc:	605a      	str	r2, [r3, #4]
 80056ce:	e00f      	b.n	80056f0 <_malloc_r+0xb0>
 80056d0:	6822      	ldr	r2, [r4, #0]
 80056d2:	1b52      	subs	r2, r2, r5
 80056d4:	d41f      	bmi.n	8005716 <_malloc_r+0xd6>
 80056d6:	2a0b      	cmp	r2, #11
 80056d8:	d917      	bls.n	800570a <_malloc_r+0xca>
 80056da:	1961      	adds	r1, r4, r5
 80056dc:	42a3      	cmp	r3, r4
 80056de:	6025      	str	r5, [r4, #0]
 80056e0:	bf18      	it	ne
 80056e2:	6059      	strne	r1, [r3, #4]
 80056e4:	6863      	ldr	r3, [r4, #4]
 80056e6:	bf08      	it	eq
 80056e8:	f8c8 1000 	streq.w	r1, [r8]
 80056ec:	5162      	str	r2, [r4, r5]
 80056ee:	604b      	str	r3, [r1, #4]
 80056f0:	4638      	mov	r0, r7
 80056f2:	f104 060b 	add.w	r6, r4, #11
 80056f6:	f000 f829 	bl	800574c <__malloc_unlock>
 80056fa:	f026 0607 	bic.w	r6, r6, #7
 80056fe:	1d23      	adds	r3, r4, #4
 8005700:	1af2      	subs	r2, r6, r3
 8005702:	d0ae      	beq.n	8005662 <_malloc_r+0x22>
 8005704:	1b9b      	subs	r3, r3, r6
 8005706:	50a3      	str	r3, [r4, r2]
 8005708:	e7ab      	b.n	8005662 <_malloc_r+0x22>
 800570a:	42a3      	cmp	r3, r4
 800570c:	6862      	ldr	r2, [r4, #4]
 800570e:	d1dd      	bne.n	80056cc <_malloc_r+0x8c>
 8005710:	f8c8 2000 	str.w	r2, [r8]
 8005714:	e7ec      	b.n	80056f0 <_malloc_r+0xb0>
 8005716:	4623      	mov	r3, r4
 8005718:	6864      	ldr	r4, [r4, #4]
 800571a:	e7ac      	b.n	8005676 <_malloc_r+0x36>
 800571c:	4634      	mov	r4, r6
 800571e:	6876      	ldr	r6, [r6, #4]
 8005720:	e7b4      	b.n	800568c <_malloc_r+0x4c>
 8005722:	4613      	mov	r3, r2
 8005724:	e7cc      	b.n	80056c0 <_malloc_r+0x80>
 8005726:	230c      	movs	r3, #12
 8005728:	603b      	str	r3, [r7, #0]
 800572a:	4638      	mov	r0, r7
 800572c:	f000 f80e 	bl	800574c <__malloc_unlock>
 8005730:	e797      	b.n	8005662 <_malloc_r+0x22>
 8005732:	6025      	str	r5, [r4, #0]
 8005734:	e7dc      	b.n	80056f0 <_malloc_r+0xb0>
 8005736:	605b      	str	r3, [r3, #4]
 8005738:	deff      	udf	#255	; 0xff
 800573a:	bf00      	nop
 800573c:	20004250 	.word	0x20004250

08005740 <__malloc_lock>:
 8005740:	4801      	ldr	r0, [pc, #4]	; (8005748 <__malloc_lock+0x8>)
 8005742:	f7ff bf0e 	b.w	8005562 <__retarget_lock_acquire_recursive>
 8005746:	bf00      	nop
 8005748:	2000424c 	.word	0x2000424c

0800574c <__malloc_unlock>:
 800574c:	4801      	ldr	r0, [pc, #4]	; (8005754 <__malloc_unlock+0x8>)
 800574e:	f7ff bf09 	b.w	8005564 <__retarget_lock_release_recursive>
 8005752:	bf00      	nop
 8005754:	2000424c 	.word	0x2000424c

08005758 <__sflush_r>:
 8005758:	898a      	ldrh	r2, [r1, #12]
 800575a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800575e:	4605      	mov	r5, r0
 8005760:	0710      	lsls	r0, r2, #28
 8005762:	460c      	mov	r4, r1
 8005764:	d458      	bmi.n	8005818 <__sflush_r+0xc0>
 8005766:	684b      	ldr	r3, [r1, #4]
 8005768:	2b00      	cmp	r3, #0
 800576a:	dc05      	bgt.n	8005778 <__sflush_r+0x20>
 800576c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800576e:	2b00      	cmp	r3, #0
 8005770:	dc02      	bgt.n	8005778 <__sflush_r+0x20>
 8005772:	2000      	movs	r0, #0
 8005774:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005778:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800577a:	2e00      	cmp	r6, #0
 800577c:	d0f9      	beq.n	8005772 <__sflush_r+0x1a>
 800577e:	2300      	movs	r3, #0
 8005780:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005784:	682f      	ldr	r7, [r5, #0]
 8005786:	6a21      	ldr	r1, [r4, #32]
 8005788:	602b      	str	r3, [r5, #0]
 800578a:	d032      	beq.n	80057f2 <__sflush_r+0x9a>
 800578c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800578e:	89a3      	ldrh	r3, [r4, #12]
 8005790:	075a      	lsls	r2, r3, #29
 8005792:	d505      	bpl.n	80057a0 <__sflush_r+0x48>
 8005794:	6863      	ldr	r3, [r4, #4]
 8005796:	1ac0      	subs	r0, r0, r3
 8005798:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800579a:	b10b      	cbz	r3, 80057a0 <__sflush_r+0x48>
 800579c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800579e:	1ac0      	subs	r0, r0, r3
 80057a0:	2300      	movs	r3, #0
 80057a2:	4602      	mov	r2, r0
 80057a4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80057a6:	6a21      	ldr	r1, [r4, #32]
 80057a8:	4628      	mov	r0, r5
 80057aa:	47b0      	blx	r6
 80057ac:	1c43      	adds	r3, r0, #1
 80057ae:	89a3      	ldrh	r3, [r4, #12]
 80057b0:	d106      	bne.n	80057c0 <__sflush_r+0x68>
 80057b2:	6829      	ldr	r1, [r5, #0]
 80057b4:	291d      	cmp	r1, #29
 80057b6:	d82b      	bhi.n	8005810 <__sflush_r+0xb8>
 80057b8:	4a29      	ldr	r2, [pc, #164]	; (8005860 <__sflush_r+0x108>)
 80057ba:	410a      	asrs	r2, r1
 80057bc:	07d6      	lsls	r6, r2, #31
 80057be:	d427      	bmi.n	8005810 <__sflush_r+0xb8>
 80057c0:	2200      	movs	r2, #0
 80057c2:	6062      	str	r2, [r4, #4]
 80057c4:	04d9      	lsls	r1, r3, #19
 80057c6:	6922      	ldr	r2, [r4, #16]
 80057c8:	6022      	str	r2, [r4, #0]
 80057ca:	d504      	bpl.n	80057d6 <__sflush_r+0x7e>
 80057cc:	1c42      	adds	r2, r0, #1
 80057ce:	d101      	bne.n	80057d4 <__sflush_r+0x7c>
 80057d0:	682b      	ldr	r3, [r5, #0]
 80057d2:	b903      	cbnz	r3, 80057d6 <__sflush_r+0x7e>
 80057d4:	6560      	str	r0, [r4, #84]	; 0x54
 80057d6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80057d8:	602f      	str	r7, [r5, #0]
 80057da:	2900      	cmp	r1, #0
 80057dc:	d0c9      	beq.n	8005772 <__sflush_r+0x1a>
 80057de:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80057e2:	4299      	cmp	r1, r3
 80057e4:	d002      	beq.n	80057ec <__sflush_r+0x94>
 80057e6:	4628      	mov	r0, r5
 80057e8:	f7ff febe 	bl	8005568 <_free_r>
 80057ec:	2000      	movs	r0, #0
 80057ee:	6360      	str	r0, [r4, #52]	; 0x34
 80057f0:	e7c0      	b.n	8005774 <__sflush_r+0x1c>
 80057f2:	2301      	movs	r3, #1
 80057f4:	4628      	mov	r0, r5
 80057f6:	47b0      	blx	r6
 80057f8:	1c41      	adds	r1, r0, #1
 80057fa:	d1c8      	bne.n	800578e <__sflush_r+0x36>
 80057fc:	682b      	ldr	r3, [r5, #0]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d0c5      	beq.n	800578e <__sflush_r+0x36>
 8005802:	2b1d      	cmp	r3, #29
 8005804:	d001      	beq.n	800580a <__sflush_r+0xb2>
 8005806:	2b16      	cmp	r3, #22
 8005808:	d101      	bne.n	800580e <__sflush_r+0xb6>
 800580a:	602f      	str	r7, [r5, #0]
 800580c:	e7b1      	b.n	8005772 <__sflush_r+0x1a>
 800580e:	89a3      	ldrh	r3, [r4, #12]
 8005810:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005814:	81a3      	strh	r3, [r4, #12]
 8005816:	e7ad      	b.n	8005774 <__sflush_r+0x1c>
 8005818:	690f      	ldr	r7, [r1, #16]
 800581a:	2f00      	cmp	r7, #0
 800581c:	d0a9      	beq.n	8005772 <__sflush_r+0x1a>
 800581e:	0793      	lsls	r3, r2, #30
 8005820:	680e      	ldr	r6, [r1, #0]
 8005822:	bf08      	it	eq
 8005824:	694b      	ldreq	r3, [r1, #20]
 8005826:	600f      	str	r7, [r1, #0]
 8005828:	bf18      	it	ne
 800582a:	2300      	movne	r3, #0
 800582c:	eba6 0807 	sub.w	r8, r6, r7
 8005830:	608b      	str	r3, [r1, #8]
 8005832:	f1b8 0f00 	cmp.w	r8, #0
 8005836:	dd9c      	ble.n	8005772 <__sflush_r+0x1a>
 8005838:	6a21      	ldr	r1, [r4, #32]
 800583a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800583c:	4643      	mov	r3, r8
 800583e:	463a      	mov	r2, r7
 8005840:	4628      	mov	r0, r5
 8005842:	47b0      	blx	r6
 8005844:	2800      	cmp	r0, #0
 8005846:	dc06      	bgt.n	8005856 <__sflush_r+0xfe>
 8005848:	89a3      	ldrh	r3, [r4, #12]
 800584a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800584e:	81a3      	strh	r3, [r4, #12]
 8005850:	f04f 30ff 	mov.w	r0, #4294967295
 8005854:	e78e      	b.n	8005774 <__sflush_r+0x1c>
 8005856:	4407      	add	r7, r0
 8005858:	eba8 0800 	sub.w	r8, r8, r0
 800585c:	e7e9      	b.n	8005832 <__sflush_r+0xda>
 800585e:	bf00      	nop
 8005860:	dfbffffe 	.word	0xdfbffffe

08005864 <_fflush_r>:
 8005864:	b538      	push	{r3, r4, r5, lr}
 8005866:	690b      	ldr	r3, [r1, #16]
 8005868:	4605      	mov	r5, r0
 800586a:	460c      	mov	r4, r1
 800586c:	b913      	cbnz	r3, 8005874 <_fflush_r+0x10>
 800586e:	2500      	movs	r5, #0
 8005870:	4628      	mov	r0, r5
 8005872:	bd38      	pop	{r3, r4, r5, pc}
 8005874:	b118      	cbz	r0, 800587e <_fflush_r+0x1a>
 8005876:	6a03      	ldr	r3, [r0, #32]
 8005878:	b90b      	cbnz	r3, 800587e <_fflush_r+0x1a>
 800587a:	f7ff fc8f 	bl	800519c <__sinit>
 800587e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d0f3      	beq.n	800586e <_fflush_r+0xa>
 8005886:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005888:	07d0      	lsls	r0, r2, #31
 800588a:	d404      	bmi.n	8005896 <_fflush_r+0x32>
 800588c:	0599      	lsls	r1, r3, #22
 800588e:	d402      	bmi.n	8005896 <_fflush_r+0x32>
 8005890:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005892:	f7ff fe66 	bl	8005562 <__retarget_lock_acquire_recursive>
 8005896:	4628      	mov	r0, r5
 8005898:	4621      	mov	r1, r4
 800589a:	f7ff ff5d 	bl	8005758 <__sflush_r>
 800589e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80058a0:	07da      	lsls	r2, r3, #31
 80058a2:	4605      	mov	r5, r0
 80058a4:	d4e4      	bmi.n	8005870 <_fflush_r+0xc>
 80058a6:	89a3      	ldrh	r3, [r4, #12]
 80058a8:	059b      	lsls	r3, r3, #22
 80058aa:	d4e1      	bmi.n	8005870 <_fflush_r+0xc>
 80058ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80058ae:	f7ff fe59 	bl	8005564 <__retarget_lock_release_recursive>
 80058b2:	e7dd      	b.n	8005870 <_fflush_r+0xc>

080058b4 <__swhatbuf_r>:
 80058b4:	b570      	push	{r4, r5, r6, lr}
 80058b6:	460c      	mov	r4, r1
 80058b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058bc:	2900      	cmp	r1, #0
 80058be:	b096      	sub	sp, #88	; 0x58
 80058c0:	4615      	mov	r5, r2
 80058c2:	461e      	mov	r6, r3
 80058c4:	da0d      	bge.n	80058e2 <__swhatbuf_r+0x2e>
 80058c6:	89a3      	ldrh	r3, [r4, #12]
 80058c8:	f013 0f80 	tst.w	r3, #128	; 0x80
 80058cc:	f04f 0100 	mov.w	r1, #0
 80058d0:	bf0c      	ite	eq
 80058d2:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80058d6:	2340      	movne	r3, #64	; 0x40
 80058d8:	2000      	movs	r0, #0
 80058da:	6031      	str	r1, [r6, #0]
 80058dc:	602b      	str	r3, [r5, #0]
 80058de:	b016      	add	sp, #88	; 0x58
 80058e0:	bd70      	pop	{r4, r5, r6, pc}
 80058e2:	466a      	mov	r2, sp
 80058e4:	f000 f848 	bl	8005978 <_fstat_r>
 80058e8:	2800      	cmp	r0, #0
 80058ea:	dbec      	blt.n	80058c6 <__swhatbuf_r+0x12>
 80058ec:	9901      	ldr	r1, [sp, #4]
 80058ee:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80058f2:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80058f6:	4259      	negs	r1, r3
 80058f8:	4159      	adcs	r1, r3
 80058fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80058fe:	e7eb      	b.n	80058d8 <__swhatbuf_r+0x24>

08005900 <__smakebuf_r>:
 8005900:	898b      	ldrh	r3, [r1, #12]
 8005902:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005904:	079d      	lsls	r5, r3, #30
 8005906:	4606      	mov	r6, r0
 8005908:	460c      	mov	r4, r1
 800590a:	d507      	bpl.n	800591c <__smakebuf_r+0x1c>
 800590c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005910:	6023      	str	r3, [r4, #0]
 8005912:	6123      	str	r3, [r4, #16]
 8005914:	2301      	movs	r3, #1
 8005916:	6163      	str	r3, [r4, #20]
 8005918:	b002      	add	sp, #8
 800591a:	bd70      	pop	{r4, r5, r6, pc}
 800591c:	ab01      	add	r3, sp, #4
 800591e:	466a      	mov	r2, sp
 8005920:	f7ff ffc8 	bl	80058b4 <__swhatbuf_r>
 8005924:	9900      	ldr	r1, [sp, #0]
 8005926:	4605      	mov	r5, r0
 8005928:	4630      	mov	r0, r6
 800592a:	f7ff fe89 	bl	8005640 <_malloc_r>
 800592e:	b948      	cbnz	r0, 8005944 <__smakebuf_r+0x44>
 8005930:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005934:	059a      	lsls	r2, r3, #22
 8005936:	d4ef      	bmi.n	8005918 <__smakebuf_r+0x18>
 8005938:	f023 0303 	bic.w	r3, r3, #3
 800593c:	f043 0302 	orr.w	r3, r3, #2
 8005940:	81a3      	strh	r3, [r4, #12]
 8005942:	e7e3      	b.n	800590c <__smakebuf_r+0xc>
 8005944:	89a3      	ldrh	r3, [r4, #12]
 8005946:	6020      	str	r0, [r4, #0]
 8005948:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800594c:	81a3      	strh	r3, [r4, #12]
 800594e:	9b00      	ldr	r3, [sp, #0]
 8005950:	6163      	str	r3, [r4, #20]
 8005952:	9b01      	ldr	r3, [sp, #4]
 8005954:	6120      	str	r0, [r4, #16]
 8005956:	b15b      	cbz	r3, 8005970 <__smakebuf_r+0x70>
 8005958:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800595c:	4630      	mov	r0, r6
 800595e:	f000 f81d 	bl	800599c <_isatty_r>
 8005962:	b128      	cbz	r0, 8005970 <__smakebuf_r+0x70>
 8005964:	89a3      	ldrh	r3, [r4, #12]
 8005966:	f023 0303 	bic.w	r3, r3, #3
 800596a:	f043 0301 	orr.w	r3, r3, #1
 800596e:	81a3      	strh	r3, [r4, #12]
 8005970:	89a3      	ldrh	r3, [r4, #12]
 8005972:	431d      	orrs	r5, r3
 8005974:	81a5      	strh	r5, [r4, #12]
 8005976:	e7cf      	b.n	8005918 <__smakebuf_r+0x18>

08005978 <_fstat_r>:
 8005978:	b538      	push	{r3, r4, r5, lr}
 800597a:	4d07      	ldr	r5, [pc, #28]	; (8005998 <_fstat_r+0x20>)
 800597c:	2300      	movs	r3, #0
 800597e:	4604      	mov	r4, r0
 8005980:	4608      	mov	r0, r1
 8005982:	4611      	mov	r1, r2
 8005984:	602b      	str	r3, [r5, #0]
 8005986:	f7fb fc4a 	bl	800121e <_fstat>
 800598a:	1c43      	adds	r3, r0, #1
 800598c:	d102      	bne.n	8005994 <_fstat_r+0x1c>
 800598e:	682b      	ldr	r3, [r5, #0]
 8005990:	b103      	cbz	r3, 8005994 <_fstat_r+0x1c>
 8005992:	6023      	str	r3, [r4, #0]
 8005994:	bd38      	pop	{r3, r4, r5, pc}
 8005996:	bf00      	nop
 8005998:	20004248 	.word	0x20004248

0800599c <_isatty_r>:
 800599c:	b538      	push	{r3, r4, r5, lr}
 800599e:	4d06      	ldr	r5, [pc, #24]	; (80059b8 <_isatty_r+0x1c>)
 80059a0:	2300      	movs	r3, #0
 80059a2:	4604      	mov	r4, r0
 80059a4:	4608      	mov	r0, r1
 80059a6:	602b      	str	r3, [r5, #0]
 80059a8:	f7fb fc49 	bl	800123e <_isatty>
 80059ac:	1c43      	adds	r3, r0, #1
 80059ae:	d102      	bne.n	80059b6 <_isatty_r+0x1a>
 80059b0:	682b      	ldr	r3, [r5, #0]
 80059b2:	b103      	cbz	r3, 80059b6 <_isatty_r+0x1a>
 80059b4:	6023      	str	r3, [r4, #0]
 80059b6:	bd38      	pop	{r3, r4, r5, pc}
 80059b8:	20004248 	.word	0x20004248

080059bc <_sbrk_r>:
 80059bc:	b538      	push	{r3, r4, r5, lr}
 80059be:	4d06      	ldr	r5, [pc, #24]	; (80059d8 <_sbrk_r+0x1c>)
 80059c0:	2300      	movs	r3, #0
 80059c2:	4604      	mov	r4, r0
 80059c4:	4608      	mov	r0, r1
 80059c6:	602b      	str	r3, [r5, #0]
 80059c8:	f7fb fc52 	bl	8001270 <_sbrk>
 80059cc:	1c43      	adds	r3, r0, #1
 80059ce:	d102      	bne.n	80059d6 <_sbrk_r+0x1a>
 80059d0:	682b      	ldr	r3, [r5, #0]
 80059d2:	b103      	cbz	r3, 80059d6 <_sbrk_r+0x1a>
 80059d4:	6023      	str	r3, [r4, #0]
 80059d6:	bd38      	pop	{r3, r4, r5, pc}
 80059d8:	20004248 	.word	0x20004248

080059dc <_init>:
 80059dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059de:	bf00      	nop
 80059e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059e2:	bc08      	pop	{r3}
 80059e4:	469e      	mov	lr, r3
 80059e6:	4770      	bx	lr

080059e8 <_fini>:
 80059e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059ea:	bf00      	nop
 80059ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059ee:	bc08      	pop	{r3}
 80059f0:	469e      	mov	lr, r3
 80059f2:	4770      	bx	lr
