// Seed: 4272736581
module module_0;
  wire id_1;
  assign module_2.id_10 = 0;
endmodule
module module_1 (
    output wand id_0,
    output wire id_1
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply0 id_0,
    input supply1 id_1,
    input wor id_2#(.id_18(1)),
    output tri id_3,
    output supply0 id_4,
    output tri id_5,
    input supply1 id_6,
    input supply1 id_7,
    input tri0 id_8,
    input tri1 id_9,
    input wor id_10,
    input supply0 id_11,
    output supply0 id_12,
    output wire id_13,
    input supply0 id_14,
    input wor id_15,
    input tri id_16
);
  supply0 id_19 = -1;
  assign id_18#(
      .id_7 (-1),
      .id_8 (-1),
      .id_11(1)
  ) = id_11;
  nor primCall (
      id_12, id_14, id_15, id_16, id_18, id_19, id_2, id_20, id_21, id_22, id_6, id_7, id_8, id_9
  );
  wire id_20;
  integer id_21;
  ;
  logic id_22;
  module_0 modCall_1 ();
  assign id_13 = id_7;
endmodule
