# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../src/ip/float_to_int8/float_to_int8_sim_netlist.v" \
"../../../../../src/ip/float_mult/float_mult_sim_netlist.v" \
"../../../../../src/ip/float_div/float_div_sim_netlist.v" \
"../../../../../src/ip/float_accum/float_accum_sim_netlist.v" \
"../../../../../src/ip/exp/exp_sim_netlist.v" \
"../../../../../src/ip/fixed_to_float/fixed_to_float_sim_netlist.v" \
"../../../../../src/ip/weight2_bram_1/weight2_bram_1_sim_netlist.v" \
"../../../../../src/ip/weight2_bram_0/weight2_bram_0_sim_netlist.v" \
"../../../../../src/ip/mac_res_fifo/mac_res_fifo_sim_netlist.v" \
"../../../../../src/ip/mult/mult_sim_netlist.v" \
"../../../../../src/ip/fcnn_fifo/fcnn_fifo_sim_netlist.v" \
"../../../../project_1.srcs/sources_1/ip/weight1_bram_4/weight1_bram_4_sim_netlist.v" \
"../../../../../src/ip/weight1_bram_3/weight1_bram_3_sim_netlist.v" \
"../../../../../src/ip/weight1_bram_2/weight1_bram_2_sim_netlist.v" \
"../../../../../src/ip/weight1_bram_1/weight1_bram_1_sim_netlist.v" \
"../../../../../src/ip/weight1_bram_0/weight1_bram_0_sim_netlist.v" \
"../../../../project_1.srcs/sources_1/ip/float_to_q6_10/float_to_q6_10_sim_netlist.v" \
"../../../../project_1.srcs/sources_1/ip/uint32_to_float/uint32_to_float_sim_netlist.v" \
"../../../../project_1.srcs/sources_1/ip/buf_fifo/buf_fifo_sim_netlist.v" \
"../../../../project_1.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo_sim_netlist.v" \
"../../../../project_1.srcs/sources_1/ip/axi_ddr/axi_ddr_sim_netlist.v" \
"../../../../project_1.srcs/sources_1/ip/rd_fifo/rd_fifo_sim_netlist.v" \
"../../../../project_1.srcs/sources_1/ip/wr_fifo/wr_fifo_sim_netlist.v" \
"../../../../project_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_sim_netlist.v" \
"../../../../project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" \
"../../../../../src/reasoning/MatrixMultiplier.v" \
"../../../../../src/reasoning/MatrixMultiplier_100_10.v" \
"../../../../../src/reasoning/Relu.v" \
"../../../../../src/reasoning/Softmax.v" \
"../../../../../src/axi_ddr3_rw/axi_ctrl.v" \
"../../../../../src/axi_ddr3_rw/axi_ddr_top.v" \
"../../../../../src/axi_ddr3_rw/axi_master_read.v" \
"../../../../../src/axi_ddr3_rw/axi_master_write.v" \
"../../../../../src/seg_led/bin_2_bcd.v" \
"../../../../../src/udp_tx/crc32_d8.v" \
"../../../../../src/digit_rom_64x32.v" \
"../../../../../src/hdmi/encode.v" \
"../../../../../src/udp_tx/eth_udp_send.v" \
"../../../../../src/udp_tx/eth_udp_tx_gmii.v" \
"../../../../../src/reasoning/fcnn_top.v" \
"../../../../../src/front_show.v" \
"../../../../../src/udp_tx/gmii_to_rgmii.v" \
"../../../../../src/hdmi/hdmi_ctrl.v" \
"../../../../../src/ov5640/i2c_ctrl.v" \
"../../../../../src/udp_tx/ip_checksum.v" \
"../../../../../src/reasoning/mac_q6_10.v" \
"../../../../../src/reasoning/max_prob_finder.v" \
"../../../../../src/reasoning/neural_weights2_bram.v" \
"../../../../../src/reasoning/neural_weights_bram.v" \
"../../../../../src/ov5640/ov5640_cfg.v" \
"../../../../../src/ov5640/ov5640_data.v" \
"../../../../../src/ov5640/ov5640_top.v" \
"../../../../../src/hdmi/par2ser.v" \
"../../../../../src/reasoning/pretreatment.v" \
"../../../../../src/rgb2gray/rgb2gray.v" \
"../../../../../src/seg_led/seg_led.v" \
"../../../../../src/strem_encode.v" \
"../../../../../src/top.v" \
"../../../../../src/hdmi/top_hdmi.v" \
"../../../../../src/hdmi/vga_timing_ctrl.v" \
"../../../../../src/video_stream_process.v" \
"../../../../../src/top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
