// Seed: 3313078532
module module_0;
  assign id_1[1] = 1;
  reg id_2;
  always @(1 or posedge id_1[1**1 : 1]) begin
    if (1) id_2 <= 1;
  end
  assign id_2 = 1;
  always force id_1 = "";
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    output wand id_2,
    input supply0 id_3,
    input tri0 id_4,
    input wire id_5,
    input uwire id_6,
    output wire id_7,
    output wor id_8,
    output uwire id_9,
    output supply1 id_10
    , id_15,
    input wand id_11,
    input wor id_12,
    output logic id_13
    , id_16
);
  initial begin
    id_13 <= 1;
    id_10#(.id_6(1)) = 1;
  end
  module_0();
endmodule
