
ArgosV2_SI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010358  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000440  080104e0  080104e0  000204e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010920  08010920  0003043c  2**0
                  CONTENTS
  4 .ARM          00000008  08010920  08010920  00020920  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010928  08010928  0003043c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010928  08010928  00020928  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801092c  0801092c  0002092c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000043c  20000000  08010930  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c18  2000043c  08010d6c  0003043c  2**2
                  ALLOC
 10 ._user_heap_stack 00000804  20002054  08010d6c  00032054  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0003043c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000278c8  00000000  00000000  00030465  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000053ef  00000000  00000000  00057d2d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001fb0  00000000  00000000  0005d120  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001d48  00000000  00000000  0005f0d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00029414  00000000  00000000  00060e18  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001d2d9  00000000  00000000  0008a22c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000e3311  00000000  00000000  000a7505  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0018a816  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000903c  00000000  00000000  0018a894  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000043c 	.word	0x2000043c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080104c8 	.word	0x080104c8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000440 	.word	0x20000440
 80001c4:	080104c8 	.word	0x080104c8

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_uldivmod>:
 8000b00:	b953      	cbnz	r3, 8000b18 <__aeabi_uldivmod+0x18>
 8000b02:	b94a      	cbnz	r2, 8000b18 <__aeabi_uldivmod+0x18>
 8000b04:	2900      	cmp	r1, #0
 8000b06:	bf08      	it	eq
 8000b08:	2800      	cmpeq	r0, #0
 8000b0a:	bf1c      	itt	ne
 8000b0c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b10:	f04f 30ff 	movne.w	r0, #4294967295
 8000b14:	f000 b974 	b.w	8000e00 <__aeabi_idiv0>
 8000b18:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b1c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b20:	f000 f806 	bl	8000b30 <__udivmoddi4>
 8000b24:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b2c:	b004      	add	sp, #16
 8000b2e:	4770      	bx	lr

08000b30 <__udivmoddi4>:
 8000b30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b34:	468c      	mov	ip, r1
 8000b36:	4604      	mov	r4, r0
 8000b38:	9e08      	ldr	r6, [sp, #32]
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d14b      	bne.n	8000bd6 <__udivmoddi4+0xa6>
 8000b3e:	428a      	cmp	r2, r1
 8000b40:	4615      	mov	r5, r2
 8000b42:	d967      	bls.n	8000c14 <__udivmoddi4+0xe4>
 8000b44:	fab2 f282 	clz	r2, r2
 8000b48:	b14a      	cbz	r2, 8000b5e <__udivmoddi4+0x2e>
 8000b4a:	f1c2 0720 	rsb	r7, r2, #32
 8000b4e:	fa01 f302 	lsl.w	r3, r1, r2
 8000b52:	fa20 f707 	lsr.w	r7, r0, r7
 8000b56:	4095      	lsls	r5, r2
 8000b58:	ea47 0c03 	orr.w	ip, r7, r3
 8000b5c:	4094      	lsls	r4, r2
 8000b5e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b62:	fbbc f7fe 	udiv	r7, ip, lr
 8000b66:	fa1f f885 	uxth.w	r8, r5
 8000b6a:	fb0e c317 	mls	r3, lr, r7, ip
 8000b6e:	fb07 f908 	mul.w	r9, r7, r8
 8000b72:	0c21      	lsrs	r1, r4, #16
 8000b74:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000b78:	4599      	cmp	r9, r3
 8000b7a:	d909      	bls.n	8000b90 <__udivmoddi4+0x60>
 8000b7c:	18eb      	adds	r3, r5, r3
 8000b7e:	f107 31ff 	add.w	r1, r7, #4294967295
 8000b82:	f080 811c 	bcs.w	8000dbe <__udivmoddi4+0x28e>
 8000b86:	4599      	cmp	r9, r3
 8000b88:	f240 8119 	bls.w	8000dbe <__udivmoddi4+0x28e>
 8000b8c:	3f02      	subs	r7, #2
 8000b8e:	442b      	add	r3, r5
 8000b90:	eba3 0309 	sub.w	r3, r3, r9
 8000b94:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b98:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b9c:	fb00 f108 	mul.w	r1, r0, r8
 8000ba0:	b2a4      	uxth	r4, r4
 8000ba2:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ba6:	42a1      	cmp	r1, r4
 8000ba8:	d909      	bls.n	8000bbe <__udivmoddi4+0x8e>
 8000baa:	192c      	adds	r4, r5, r4
 8000bac:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bb0:	f080 8107 	bcs.w	8000dc2 <__udivmoddi4+0x292>
 8000bb4:	42a1      	cmp	r1, r4
 8000bb6:	f240 8104 	bls.w	8000dc2 <__udivmoddi4+0x292>
 8000bba:	3802      	subs	r0, #2
 8000bbc:	442c      	add	r4, r5
 8000bbe:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000bc2:	2700      	movs	r7, #0
 8000bc4:	1a64      	subs	r4, r4, r1
 8000bc6:	b11e      	cbz	r6, 8000bd0 <__udivmoddi4+0xa0>
 8000bc8:	2300      	movs	r3, #0
 8000bca:	40d4      	lsrs	r4, r2
 8000bcc:	e9c6 4300 	strd	r4, r3, [r6]
 8000bd0:	4639      	mov	r1, r7
 8000bd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bd6:	428b      	cmp	r3, r1
 8000bd8:	d909      	bls.n	8000bee <__udivmoddi4+0xbe>
 8000bda:	2e00      	cmp	r6, #0
 8000bdc:	f000 80ec 	beq.w	8000db8 <__udivmoddi4+0x288>
 8000be0:	2700      	movs	r7, #0
 8000be2:	e9c6 0100 	strd	r0, r1, [r6]
 8000be6:	4638      	mov	r0, r7
 8000be8:	4639      	mov	r1, r7
 8000bea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bee:	fab3 f783 	clz	r7, r3
 8000bf2:	2f00      	cmp	r7, #0
 8000bf4:	d148      	bne.n	8000c88 <__udivmoddi4+0x158>
 8000bf6:	428b      	cmp	r3, r1
 8000bf8:	d302      	bcc.n	8000c00 <__udivmoddi4+0xd0>
 8000bfa:	4282      	cmp	r2, r0
 8000bfc:	f200 80fb 	bhi.w	8000df6 <__udivmoddi4+0x2c6>
 8000c00:	1a84      	subs	r4, r0, r2
 8000c02:	eb61 0303 	sbc.w	r3, r1, r3
 8000c06:	2001      	movs	r0, #1
 8000c08:	469c      	mov	ip, r3
 8000c0a:	2e00      	cmp	r6, #0
 8000c0c:	d0e0      	beq.n	8000bd0 <__udivmoddi4+0xa0>
 8000c0e:	e9c6 4c00 	strd	r4, ip, [r6]
 8000c12:	e7dd      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000c14:	b902      	cbnz	r2, 8000c18 <__udivmoddi4+0xe8>
 8000c16:	deff      	udf	#255	; 0xff
 8000c18:	fab2 f282 	clz	r2, r2
 8000c1c:	2a00      	cmp	r2, #0
 8000c1e:	f040 808f 	bne.w	8000d40 <__udivmoddi4+0x210>
 8000c22:	2701      	movs	r7, #1
 8000c24:	1b49      	subs	r1, r1, r5
 8000c26:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000c2a:	fa1f f985 	uxth.w	r9, r5
 8000c2e:	fbb1 fef8 	udiv	lr, r1, r8
 8000c32:	fb08 111e 	mls	r1, r8, lr, r1
 8000c36:	fb09 f00e 	mul.w	r0, r9, lr
 8000c3a:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8000c3e:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
 8000c42:	4298      	cmp	r0, r3
 8000c44:	d907      	bls.n	8000c56 <__udivmoddi4+0x126>
 8000c46:	18eb      	adds	r3, r5, r3
 8000c48:	f10e 31ff 	add.w	r1, lr, #4294967295
 8000c4c:	d202      	bcs.n	8000c54 <__udivmoddi4+0x124>
 8000c4e:	4298      	cmp	r0, r3
 8000c50:	f200 80cd 	bhi.w	8000dee <__udivmoddi4+0x2be>
 8000c54:	468e      	mov	lr, r1
 8000c56:	1a1b      	subs	r3, r3, r0
 8000c58:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c5c:	fb08 3310 	mls	r3, r8, r0, r3
 8000c60:	fb09 f900 	mul.w	r9, r9, r0
 8000c64:	b2a4      	uxth	r4, r4
 8000c66:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c6a:	45a1      	cmp	r9, r4
 8000c6c:	d907      	bls.n	8000c7e <__udivmoddi4+0x14e>
 8000c6e:	192c      	adds	r4, r5, r4
 8000c70:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c74:	d202      	bcs.n	8000c7c <__udivmoddi4+0x14c>
 8000c76:	45a1      	cmp	r9, r4
 8000c78:	f200 80b6 	bhi.w	8000de8 <__udivmoddi4+0x2b8>
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	eba4 0409 	sub.w	r4, r4, r9
 8000c82:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 8000c86:	e79e      	b.n	8000bc6 <__udivmoddi4+0x96>
 8000c88:	f1c7 0520 	rsb	r5, r7, #32
 8000c8c:	40bb      	lsls	r3, r7
 8000c8e:	fa22 fc05 	lsr.w	ip, r2, r5
 8000c92:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c96:	fa21 f405 	lsr.w	r4, r1, r5
 8000c9a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c9e:	fbb4 f9fe 	udiv	r9, r4, lr
 8000ca2:	fa1f f88c 	uxth.w	r8, ip
 8000ca6:	fb0e 4419 	mls	r4, lr, r9, r4
 8000caa:	fa20 f305 	lsr.w	r3, r0, r5
 8000cae:	40b9      	lsls	r1, r7
 8000cb0:	fb09 fa08 	mul.w	sl, r9, r8
 8000cb4:	4319      	orrs	r1, r3
 8000cb6:	0c0b      	lsrs	r3, r1, #16
 8000cb8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000cbc:	45a2      	cmp	sl, r4
 8000cbe:	fa02 f207 	lsl.w	r2, r2, r7
 8000cc2:	fa00 f307 	lsl.w	r3, r0, r7
 8000cc6:	d90b      	bls.n	8000ce0 <__udivmoddi4+0x1b0>
 8000cc8:	eb1c 0404 	adds.w	r4, ip, r4
 8000ccc:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cd0:	f080 8088 	bcs.w	8000de4 <__udivmoddi4+0x2b4>
 8000cd4:	45a2      	cmp	sl, r4
 8000cd6:	f240 8085 	bls.w	8000de4 <__udivmoddi4+0x2b4>
 8000cda:	f1a9 0902 	sub.w	r9, r9, #2
 8000cde:	4464      	add	r4, ip
 8000ce0:	eba4 040a 	sub.w	r4, r4, sl
 8000ce4:	fbb4 f0fe 	udiv	r0, r4, lr
 8000ce8:	fb0e 4410 	mls	r4, lr, r0, r4
 8000cec:	fb00 fa08 	mul.w	sl, r0, r8
 8000cf0:	b289      	uxth	r1, r1
 8000cf2:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 8000cf6:	45a2      	cmp	sl, r4
 8000cf8:	d908      	bls.n	8000d0c <__udivmoddi4+0x1dc>
 8000cfa:	eb1c 0404 	adds.w	r4, ip, r4
 8000cfe:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d02:	d26b      	bcs.n	8000ddc <__udivmoddi4+0x2ac>
 8000d04:	45a2      	cmp	sl, r4
 8000d06:	d969      	bls.n	8000ddc <__udivmoddi4+0x2ac>
 8000d08:	3802      	subs	r0, #2
 8000d0a:	4464      	add	r4, ip
 8000d0c:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d10:	fba0 8902 	umull	r8, r9, r0, r2
 8000d14:	eba4 040a 	sub.w	r4, r4, sl
 8000d18:	454c      	cmp	r4, r9
 8000d1a:	4641      	mov	r1, r8
 8000d1c:	46ce      	mov	lr, r9
 8000d1e:	d354      	bcc.n	8000dca <__udivmoddi4+0x29a>
 8000d20:	d051      	beq.n	8000dc6 <__udivmoddi4+0x296>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	d069      	beq.n	8000dfa <__udivmoddi4+0x2ca>
 8000d26:	1a5a      	subs	r2, r3, r1
 8000d28:	eb64 040e 	sbc.w	r4, r4, lr
 8000d2c:	fa04 f505 	lsl.w	r5, r4, r5
 8000d30:	fa22 f307 	lsr.w	r3, r2, r7
 8000d34:	40fc      	lsrs	r4, r7
 8000d36:	431d      	orrs	r5, r3
 8000d38:	e9c6 5400 	strd	r5, r4, [r6]
 8000d3c:	2700      	movs	r7, #0
 8000d3e:	e747      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000d40:	4095      	lsls	r5, r2
 8000d42:	f1c2 0320 	rsb	r3, r2, #32
 8000d46:	fa21 f003 	lsr.w	r0, r1, r3
 8000d4a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000d4e:	fbb0 f7f8 	udiv	r7, r0, r8
 8000d52:	fa1f f985 	uxth.w	r9, r5
 8000d56:	fb08 0017 	mls	r0, r8, r7, r0
 8000d5a:	fa24 f303 	lsr.w	r3, r4, r3
 8000d5e:	4091      	lsls	r1, r2
 8000d60:	fb07 fc09 	mul.w	ip, r7, r9
 8000d64:	430b      	orrs	r3, r1
 8000d66:	0c19      	lsrs	r1, r3, #16
 8000d68:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d6c:	458c      	cmp	ip, r1
 8000d6e:	fa04 f402 	lsl.w	r4, r4, r2
 8000d72:	d907      	bls.n	8000d84 <__udivmoddi4+0x254>
 8000d74:	1869      	adds	r1, r5, r1
 8000d76:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d7a:	d231      	bcs.n	8000de0 <__udivmoddi4+0x2b0>
 8000d7c:	458c      	cmp	ip, r1
 8000d7e:	d92f      	bls.n	8000de0 <__udivmoddi4+0x2b0>
 8000d80:	3f02      	subs	r7, #2
 8000d82:	4429      	add	r1, r5
 8000d84:	eba1 010c 	sub.w	r1, r1, ip
 8000d88:	fbb1 f0f8 	udiv	r0, r1, r8
 8000d8c:	fb08 1c10 	mls	ip, r8, r0, r1
 8000d90:	fb00 fe09 	mul.w	lr, r0, r9
 8000d94:	b299      	uxth	r1, r3
 8000d96:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d9a:	458e      	cmp	lr, r1
 8000d9c:	d907      	bls.n	8000dae <__udivmoddi4+0x27e>
 8000d9e:	1869      	adds	r1, r5, r1
 8000da0:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da4:	d218      	bcs.n	8000dd8 <__udivmoddi4+0x2a8>
 8000da6:	458e      	cmp	lr, r1
 8000da8:	d916      	bls.n	8000dd8 <__udivmoddi4+0x2a8>
 8000daa:	3802      	subs	r0, #2
 8000dac:	4429      	add	r1, r5
 8000dae:	eba1 010e 	sub.w	r1, r1, lr
 8000db2:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000db6:	e73a      	b.n	8000c2e <__udivmoddi4+0xfe>
 8000db8:	4637      	mov	r7, r6
 8000dba:	4630      	mov	r0, r6
 8000dbc:	e708      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000dbe:	460f      	mov	r7, r1
 8000dc0:	e6e6      	b.n	8000b90 <__udivmoddi4+0x60>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	e6fb      	b.n	8000bbe <__udivmoddi4+0x8e>
 8000dc6:	4543      	cmp	r3, r8
 8000dc8:	d2ab      	bcs.n	8000d22 <__udivmoddi4+0x1f2>
 8000dca:	ebb8 0102 	subs.w	r1, r8, r2
 8000dce:	eb69 020c 	sbc.w	r2, r9, ip
 8000dd2:	3801      	subs	r0, #1
 8000dd4:	4696      	mov	lr, r2
 8000dd6:	e7a4      	b.n	8000d22 <__udivmoddi4+0x1f2>
 8000dd8:	4618      	mov	r0, r3
 8000dda:	e7e8      	b.n	8000dae <__udivmoddi4+0x27e>
 8000ddc:	4608      	mov	r0, r1
 8000dde:	e795      	b.n	8000d0c <__udivmoddi4+0x1dc>
 8000de0:	4607      	mov	r7, r0
 8000de2:	e7cf      	b.n	8000d84 <__udivmoddi4+0x254>
 8000de4:	4681      	mov	r9, r0
 8000de6:	e77b      	b.n	8000ce0 <__udivmoddi4+0x1b0>
 8000de8:	3802      	subs	r0, #2
 8000dea:	442c      	add	r4, r5
 8000dec:	e747      	b.n	8000c7e <__udivmoddi4+0x14e>
 8000dee:	f1ae 0e02 	sub.w	lr, lr, #2
 8000df2:	442b      	add	r3, r5
 8000df4:	e72f      	b.n	8000c56 <__udivmoddi4+0x126>
 8000df6:	4638      	mov	r0, r7
 8000df8:	e707      	b.n	8000c0a <__udivmoddi4+0xda>
 8000dfa:	4637      	mov	r7, r6
 8000dfc:	e6e8      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000dfe:	bf00      	nop

08000e00 <__aeabi_idiv0>:
 8000e00:	4770      	bx	lr
 8000e02:	bf00      	nop

08000e04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e08:	4b04      	ldr	r3, [pc, #16]	; (8000e1c <__NVIC_GetPriorityGrouping+0x18>)
 8000e0a:	68db      	ldr	r3, [r3, #12]
 8000e0c:	0a1b      	lsrs	r3, r3, #8
 8000e0e:	f003 0307 	and.w	r3, r3, #7
}
 8000e12:	4618      	mov	r0, r3
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bc80      	pop	{r7}
 8000e18:	4770      	bx	lr
 8000e1a:	bf00      	nop
 8000e1c:	e000ed00 	.word	0xe000ed00

08000e20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e20:	b480      	push	{r7}
 8000e22:	b083      	sub	sp, #12
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	4603      	mov	r3, r0
 8000e28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	db0b      	blt.n	8000e4a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e32:	79fb      	ldrb	r3, [r7, #7]
 8000e34:	f003 021f 	and.w	r2, r3, #31
 8000e38:	4906      	ldr	r1, [pc, #24]	; (8000e54 <__NVIC_EnableIRQ+0x34>)
 8000e3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e3e:	095b      	lsrs	r3, r3, #5
 8000e40:	2001      	movs	r0, #1
 8000e42:	fa00 f202 	lsl.w	r2, r0, r2
 8000e46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000e4a:	bf00      	nop
 8000e4c:	370c      	adds	r7, #12
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bc80      	pop	{r7}
 8000e52:	4770      	bx	lr
 8000e54:	e000e100 	.word	0xe000e100

08000e58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	b083      	sub	sp, #12
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	4603      	mov	r3, r0
 8000e60:	6039      	str	r1, [r7, #0]
 8000e62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	db0a      	blt.n	8000e82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	b2da      	uxtb	r2, r3
 8000e70:	490c      	ldr	r1, [pc, #48]	; (8000ea4 <__NVIC_SetPriority+0x4c>)
 8000e72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e76:	0112      	lsls	r2, r2, #4
 8000e78:	b2d2      	uxtb	r2, r2
 8000e7a:	440b      	add	r3, r1
 8000e7c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e80:	e00a      	b.n	8000e98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	b2da      	uxtb	r2, r3
 8000e86:	4908      	ldr	r1, [pc, #32]	; (8000ea8 <__NVIC_SetPriority+0x50>)
 8000e88:	79fb      	ldrb	r3, [r7, #7]
 8000e8a:	f003 030f 	and.w	r3, r3, #15
 8000e8e:	3b04      	subs	r3, #4
 8000e90:	0112      	lsls	r2, r2, #4
 8000e92:	b2d2      	uxtb	r2, r2
 8000e94:	440b      	add	r3, r1
 8000e96:	761a      	strb	r2, [r3, #24]
}
 8000e98:	bf00      	nop
 8000e9a:	370c      	adds	r7, #12
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bc80      	pop	{r7}
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop
 8000ea4:	e000e100 	.word	0xe000e100
 8000ea8:	e000ed00 	.word	0xe000ed00

08000eac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b089      	sub	sp, #36	; 0x24
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	60f8      	str	r0, [r7, #12]
 8000eb4:	60b9      	str	r1, [r7, #8]
 8000eb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	f003 0307 	and.w	r3, r3, #7
 8000ebe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ec0:	69fb      	ldr	r3, [r7, #28]
 8000ec2:	f1c3 0307 	rsb	r3, r3, #7
 8000ec6:	2b04      	cmp	r3, #4
 8000ec8:	bf28      	it	cs
 8000eca:	2304      	movcs	r3, #4
 8000ecc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ece:	69fb      	ldr	r3, [r7, #28]
 8000ed0:	3304      	adds	r3, #4
 8000ed2:	2b06      	cmp	r3, #6
 8000ed4:	d902      	bls.n	8000edc <NVIC_EncodePriority+0x30>
 8000ed6:	69fb      	ldr	r3, [r7, #28]
 8000ed8:	3b03      	subs	r3, #3
 8000eda:	e000      	b.n	8000ede <NVIC_EncodePriority+0x32>
 8000edc:	2300      	movs	r3, #0
 8000ede:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ee0:	f04f 32ff 	mov.w	r2, #4294967295
 8000ee4:	69bb      	ldr	r3, [r7, #24]
 8000ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eea:	43da      	mvns	r2, r3
 8000eec:	68bb      	ldr	r3, [r7, #8]
 8000eee:	401a      	ands	r2, r3
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ef4:	f04f 31ff 	mov.w	r1, #4294967295
 8000ef8:	697b      	ldr	r3, [r7, #20]
 8000efa:	fa01 f303 	lsl.w	r3, r1, r3
 8000efe:	43d9      	mvns	r1, r3
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f04:	4313      	orrs	r3, r2
         );
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	3724      	adds	r7, #36	; 0x24
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bc80      	pop	{r7}
 8000f0e:	4770      	bx	lr

08000f10 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b083      	sub	sp, #12
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	601a      	str	r2, [r3, #0]
}
 8000f24:	bf00      	nop
 8000f26:	370c      	adds	r7, #12
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bc80      	pop	{r7}
 8000f2c:	4770      	bx	lr

08000f2e <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8000f2e:	b480      	push	{r7}
 8000f30:	b083      	sub	sp, #12
 8000f32:	af00      	add	r7, sp, #0
 8000f34:	6078      	str	r0, [r7, #4]
 8000f36:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	689b      	ldr	r3, [r3, #8]
 8000f3c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000f40:	f023 0307 	bic.w	r3, r3, #7
 8000f44:	683a      	ldr	r2, [r7, #0]
 8000f46:	431a      	orrs	r2, r3
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	609a      	str	r2, [r3, #8]
}
 8000f4c:	bf00      	nop
 8000f4e:	370c      	adds	r7, #12
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bc80      	pop	{r7}
 8000f54:	4770      	bx	lr

08000f56 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8000f56:	b480      	push	{r7}
 8000f58:	b083      	sub	sp, #12
 8000f5a:	af00      	add	r7, sp, #0
 8000f5c:	6078      	str	r0, [r7, #4]
 8000f5e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	685b      	ldr	r3, [r3, #4]
 8000f64:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	431a      	orrs	r2, r3
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	605a      	str	r2, [r3, #4]
}
 8000f70:	bf00      	nop
 8000f72:	370c      	adds	r7, #12
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bc80      	pop	{r7}
 8000f78:	4770      	bx	lr

08000f7a <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8000f7a:	b480      	push	{r7}
 8000f7c:	b083      	sub	sp, #12
 8000f7e:	af00      	add	r7, sp, #0
 8000f80:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	689b      	ldr	r3, [r3, #8]
 8000f86:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	609a      	str	r2, [r3, #8]
}
 8000f8e:	bf00      	nop
 8000f90:	370c      	adds	r7, #12
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bc80      	pop	{r7}
 8000f96:	4770      	bx	lr

08000f98 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	b083      	sub	sp, #12
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	68db      	ldr	r3, [r3, #12]
 8000fa4:	f043 0201 	orr.w	r2, r3, #1
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	60da      	str	r2, [r3, #12]
}
 8000fac:	bf00      	nop
 8000fae:	370c      	adds	r7, #12
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bc80      	pop	{r7}
 8000fb4:	4770      	bx	lr
	...

08000fb8 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b085      	sub	sp, #20
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000fc0:	4b08      	ldr	r3, [pc, #32]	; (8000fe4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000fc2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000fc4:	4907      	ldr	r1, [pc, #28]	; (8000fe4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	4313      	orrs	r3, r2
 8000fca:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000fcc:	4b05      	ldr	r3, [pc, #20]	; (8000fe4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000fce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	4013      	ands	r3, r2
 8000fd4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000fd6:	68fb      	ldr	r3, [r7, #12]
}
 8000fd8:	bf00      	nop
 8000fda:	3714      	adds	r7, #20
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bc80      	pop	{r7}
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop
 8000fe4:	40023800 	.word	0x40023800

08000fe8 <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{ // Strobe CHK
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	4603      	mov	r3, r0
 8000ff0:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin & STROBE0_Pin)
 8000ff2:	88fb      	ldrh	r3, [r7, #6]
 8000ff4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d012      	beq.n	8001022 <HAL_GPIO_EXTI_Callback+0x3a>
	{
		HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8000ffc:	2101      	movs	r1, #1
 8000ffe:	4824      	ldr	r0, [pc, #144]	; (8001090 <HAL_GPIO_EXTI_Callback+0xa8>)
 8001000:	f004 f963 	bl	80052ca <HAL_GPIO_TogglePin>
		stbchk0 = 1;
 8001004:	4b23      	ldr	r3, [pc, #140]	; (8001094 <HAL_GPIO_EXTI_Callback+0xac>)
 8001006:	2201      	movs	r2, #1
 8001008:	701a      	strb	r2, [r3, #0]
		stb0++;
 800100a:	4b23      	ldr	r3, [pc, #140]	; (8001098 <HAL_GPIO_EXTI_Callback+0xb0>)
 800100c:	881b      	ldrh	r3, [r3, #0]
 800100e:	3301      	adds	r3, #1
 8001010:	b29a      	uxth	r2, r3
 8001012:	4b21      	ldr	r3, [pc, #132]	; (8001098 <HAL_GPIO_EXTI_Callback+0xb0>)
 8001014:	801a      	strh	r2, [r3, #0]
		HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, GPIO_PIN_SET);
 8001016:	2201      	movs	r2, #1
 8001018:	f44f 7100 	mov.w	r1, #512	; 0x200
 800101c:	481f      	ldr	r0, [pc, #124]	; (800109c <HAL_GPIO_EXTI_Callback+0xb4>)
 800101e:	f004 f93c 	bl	800529a <HAL_GPIO_WritePin>
	}

	if (GPIO_Pin & STROBE1_Pin)
 8001022:	88fb      	ldrh	r3, [r7, #6]
 8001024:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001028:	2b00      	cmp	r3, #0
 800102a:	d00c      	beq.n	8001046 <HAL_GPIO_EXTI_Callback+0x5e>
	{
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800102c:	2180      	movs	r1, #128	; 0x80
 800102e:	4818      	ldr	r0, [pc, #96]	; (8001090 <HAL_GPIO_EXTI_Callback+0xa8>)
 8001030:	f004 f94b 	bl	80052ca <HAL_GPIO_TogglePin>
		stbchk1 = 1;
 8001034:	4b1a      	ldr	r3, [pc, #104]	; (80010a0 <HAL_GPIO_EXTI_Callback+0xb8>)
 8001036:	2201      	movs	r2, #1
 8001038:	701a      	strb	r2, [r3, #0]
		stb1++;
 800103a:	4b1a      	ldr	r3, [pc, #104]	; (80010a4 <HAL_GPIO_EXTI_Callback+0xbc>)
 800103c:	881b      	ldrh	r3, [r3, #0]
 800103e:	3301      	adds	r3, #1
 8001040:	b29a      	uxth	r2, r3
 8001042:	4b18      	ldr	r3, [pc, #96]	; (80010a4 <HAL_GPIO_EXTI_Callback+0xbc>)
 8001044:	801a      	strh	r2, [r3, #0]
	}
	if (GPIO_Pin & STROBE2_Pin)
 8001046:	88fb      	ldrh	r3, [r7, #6]
 8001048:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800104c:	2b00      	cmp	r3, #0
 800104e:	d00d      	beq.n	800106c <HAL_GPIO_EXTI_Callback+0x84>
	{
		HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8001050:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001054:	480e      	ldr	r0, [pc, #56]	; (8001090 <HAL_GPIO_EXTI_Callback+0xa8>)
 8001056:	f004 f938 	bl	80052ca <HAL_GPIO_TogglePin>
		stbchk2 = 1;
 800105a:	4b13      	ldr	r3, [pc, #76]	; (80010a8 <HAL_GPIO_EXTI_Callback+0xc0>)
 800105c:	2201      	movs	r2, #1
 800105e:	701a      	strb	r2, [r3, #0]
		stb2++;
 8001060:	4b12      	ldr	r3, [pc, #72]	; (80010ac <HAL_GPIO_EXTI_Callback+0xc4>)
 8001062:	881b      	ldrh	r3, [r3, #0]
 8001064:	3301      	adds	r3, #1
 8001066:	b29a      	uxth	r2, r3
 8001068:	4b10      	ldr	r3, [pc, #64]	; (80010ac <HAL_GPIO_EXTI_Callback+0xc4>)
 800106a:	801a      	strh	r2, [r3, #0]
	}
	if (GPIO_Pin & STROBE3_Pin)
 800106c:	88fb      	ldrh	r3, [r7, #6]
 800106e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001072:	2b00      	cmp	r3, #0
 8001074:	d008      	beq.n	8001088 <HAL_GPIO_EXTI_Callback+0xa0>
	{
		stbchk3 = 1;
 8001076:	4b0e      	ldr	r3, [pc, #56]	; (80010b0 <HAL_GPIO_EXTI_Callback+0xc8>)
 8001078:	2201      	movs	r2, #1
 800107a:	701a      	strb	r2, [r3, #0]
		stb3++;
 800107c:	4b0d      	ldr	r3, [pc, #52]	; (80010b4 <HAL_GPIO_EXTI_Callback+0xcc>)
 800107e:	881b      	ldrh	r3, [r3, #0]
 8001080:	3301      	adds	r3, #1
 8001082:	b29a      	uxth	r2, r3
 8001084:	4b0b      	ldr	r3, [pc, #44]	; (80010b4 <HAL_GPIO_EXTI_Callback+0xcc>)
 8001086:	801a      	strh	r2, [r3, #0]
	 stbchk0 = 0;
	 stbchk1 = 0;
	 stbchk2 = 0;
	 stbchk3 = 0;
	 }*/
}
 8001088:	bf00      	nop
 800108a:	3708      	adds	r7, #8
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	40020400 	.word	0x40020400
 8001094:	20000e44 	.word	0x20000e44
 8001098:	20000c14 	.word	0x20000c14
 800109c:	40021000 	.word	0x40021000
 80010a0:	200008f0 	.word	0x200008f0
 80010a4:	200007e2 	.word	0x200007e2
 80010a8:	20000fe0 	.word	0x20000fe0
 80010ac:	20000738 	.word	0x20000738
 80010b0:	200007e0 	.word	0x200007e0
 80010b4:	20000e46 	.word	0x20000e46

080010b8 <CAN_Transmit>:

void CAN_Transmit(int data)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
	TxMailBox = HAL_CAN_GetTxMailboxesFreeLevel(&hcan1);
 80010c0:	4809      	ldr	r0, [pc, #36]	; (80010e8 <CAN_Transmit+0x30>)
 80010c2:	f002 fbe9 	bl	8003898 <HAL_CAN_GetTxMailboxesFreeLevel>
 80010c6:	4602      	mov	r2, r0
 80010c8:	4b08      	ldr	r3, [pc, #32]	; (80010ec <CAN_Transmit+0x34>)
 80010ca:	601a      	str	r2, [r3, #0]
	TxData[0] = data;
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	b2da      	uxtb	r2, r3
 80010d0:	4b07      	ldr	r3, [pc, #28]	; (80010f0 <CAN_Transmit+0x38>)
 80010d2:	701a      	strb	r2, [r3, #0]
	HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailBox);
 80010d4:	4b05      	ldr	r3, [pc, #20]	; (80010ec <CAN_Transmit+0x34>)
 80010d6:	4a06      	ldr	r2, [pc, #24]	; (80010f0 <CAN_Transmit+0x38>)
 80010d8:	4906      	ldr	r1, [pc, #24]	; (80010f4 <CAN_Transmit+0x3c>)
 80010da:	4803      	ldr	r0, [pc, #12]	; (80010e8 <CAN_Transmit+0x30>)
 80010dc:	f002 fb02 	bl	80036e4 <HAL_CAN_AddTxMessage>
}
 80010e0:	bf00      	nop
 80010e2:	3708      	adds	r7, #8
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	20000f14 	.word	0x20000f14
 80010ec:	2000077c 	.word	0x2000077c
 80010f0:	20000b84 	.word	0x20000b84
 80010f4:	20000f3c 	.word	0x20000f3c

080010f8 <ADC_Print>:
	LL_TIM_ClearFlag_UPDATE(TIM3);
	LL_TIM_EnableCounter(TIM3);
}

void ADC_Print()
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adcValue, 4);
 80010fe:	2204      	movs	r2, #4
 8001100:	491d      	ldr	r1, [pc, #116]	; (8001178 <ADC_Print+0x80>)
 8001102:	481e      	ldr	r0, [pc, #120]	; (800117c <ADC_Print+0x84>)
 8001104:	f001 fcca 	bl	8002a9c <HAL_ADC_Start_DMA>
	for (int i = 0; i < 4; i++)
 8001108:	2300      	movs	r3, #0
 800110a:	607b      	str	r3, [r7, #4]
 800110c:	e008      	b.n	8001120 <ADC_Print+0x28>
	{
		HAL_DMA_PollForTransfer(&hdma_adc1, HAL_DMA_FULL_TRANSFER, 1000);
 800110e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001112:	2100      	movs	r1, #0
 8001114:	481a      	ldr	r0, [pc, #104]	; (8001180 <ADC_Print+0x88>)
 8001116:	f003 f8e4 	bl	80042e2 <HAL_DMA_PollForTransfer>
	for (int i = 0; i < 4; i++)
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	3301      	adds	r3, #1
 800111e:	607b      	str	r3, [r7, #4]
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	2b03      	cmp	r3, #3
 8001124:	ddf3      	ble.n	800110e <ADC_Print+0x16>
	}
	HAL_ADC_Stop_DMA(&hadc1);
 8001126:	4815      	ldr	r0, [pc, #84]	; (800117c <ADC_Print+0x84>)
 8001128:	f001 fd96 	bl	8002c58 <HAL_ADC_Stop_DMA>
	switch (setcdsvalue)
 800112c:	4b15      	ldr	r3, [pc, #84]	; (8001184 <ADC_Print+0x8c>)
 800112e:	781b      	ldrb	r3, [r3, #0]
 8001130:	3b01      	subs	r3, #1
 8001132:	2b03      	cmp	r3, #3
 8001134:	d80a      	bhi.n	800114c <ADC_Print+0x54>
 8001136:	a201      	add	r2, pc, #4	; (adr r2, 800113c <ADC_Print+0x44>)
 8001138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800113c:	0800115f 	.word	0x0800115f
 8001140:	0800115f 	.word	0x0800115f
 8001144:	0800115f 	.word	0x0800115f
 8001148:	0800115f 	.word	0x0800115f
	case 4:
		break;
		sprintf(buf, "#%04d%04d%04d%04d\r\n", adcValue[0], adcValue[1],
				adcValue[2], adcValue[3]);
	default:
		sprintf(buf, "#%04d%04d\r\n", adcValue[0], adcValue[1]);
 800114c:	4b0a      	ldr	r3, [pc, #40]	; (8001178 <ADC_Print+0x80>)
 800114e:	681a      	ldr	r2, [r3, #0]
 8001150:	4b09      	ldr	r3, [pc, #36]	; (8001178 <ADC_Print+0x80>)
 8001152:	685b      	ldr	r3, [r3, #4]
 8001154:	490c      	ldr	r1, [pc, #48]	; (8001188 <ADC_Print+0x90>)
 8001156:	480d      	ldr	r0, [pc, #52]	; (800118c <ADC_Print+0x94>)
 8001158:	f00d fdf2 	bl	800ed40 <siprintf>
		break;
 800115c:	e000      	b.n	8001160 <ADC_Print+0x68>
		break;
 800115e:	bf00      	nop
	}
	CDC_Transmit_FS((uint8_t*) buf, strlen(buf));
 8001160:	480a      	ldr	r0, [pc, #40]	; (800118c <ADC_Print+0x94>)
 8001162:	f7ff f831 	bl	80001c8 <strlen>
 8001166:	4603      	mov	r3, r0
 8001168:	4619      	mov	r1, r3
 800116a:	4808      	ldr	r0, [pc, #32]	; (800118c <ADC_Print+0x94>)
 800116c:	f00c fc5c 	bl	800da28 <CDC_Transmit_FS>
}
 8001170:	bf00      	nop
 8001172:	3708      	adds	r7, #8
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}
 8001178:	20000fd0 	.word	0x20000fd0
 800117c:	200007e4 	.word	0x200007e4
 8001180:	20000890 	.word	0x20000890
 8001184:	200007e1 	.word	0x200007e1
 8001188:	080104e0 	.word	0x080104e0
 800118c:	20000e48 	.word	0x20000e48

08001190 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 1 */
	WheelParam wP;
	memcpy(&wP, (void*) (BACKUP_FLASH_ADDR), sizeof(WheelParam));
 8001196:	4b48      	ldr	r3, [pc, #288]	; (80012b8 <main+0x128>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	607b      	str	r3, [r7, #4]

	stb0 = 0;
 800119c:	4b47      	ldr	r3, [pc, #284]	; (80012bc <main+0x12c>)
 800119e:	2200      	movs	r2, #0
 80011a0:	801a      	strh	r2, [r3, #0]
	stb1 = 0;
 80011a2:	4b47      	ldr	r3, [pc, #284]	; (80012c0 <main+0x130>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	801a      	strh	r2, [r3, #0]
	stb2 = 0;
 80011a8:	4b46      	ldr	r3, [pc, #280]	; (80012c4 <main+0x134>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	801a      	strh	r2, [r3, #0]
	stb3 = 0;
 80011ae:	4b46      	ldr	r3, [pc, #280]	; (80012c8 <main+0x138>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	801a      	strh	r2, [r3, #0]
	stb_all = 0;
 80011b4:	4b45      	ldr	r3, [pc, #276]	; (80012cc <main+0x13c>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	801a      	strh	r2, [r3, #0]
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80011ba:	f001 fa5b 	bl	8002674 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80011be:	f000 f89d 	bl	80012fc <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80011c2:	f000 fb69 	bl	8001898 <MX_GPIO_Init>
	MX_DMA_Init();
 80011c6:	f000 fb09 	bl	80017dc <MX_DMA_Init>
	MX_USART3_UART_Init();
 80011ca:	f000 fadd 	bl	8001788 <MX_USART3_UART_Init>
	MX_USB_DEVICE_Init();
 80011ce:	f00c f8ff 	bl	800d3d0 <MX_USB_DEVICE_Init>
	MX_TIM3_Init();
 80011d2:	f000 fa17 	bl	8001604 <MX_TIM3_Init>
	MX_ADC1_Init();
 80011d6:	f000 f8d9 	bl	800138c <MX_ADC1_Init>
	MX_SDIO_SD_Init();
 80011da:	f000 f9bd 	bl	8001558 <MX_SDIO_SD_Init>
	MX_TIM8_Init();
 80011de:	f000 fa51 	bl	8001684 <MX_TIM8_Init>
	MX_FATFS_Init();
 80011e2:	f00a fb19 	bl	800b818 <MX_FATFS_Init>
	MX_SPI2_Init();
 80011e6:	f000 f9d7 	bl	8001598 <MX_SPI2_Init>
	MX_CAN1_Init();
 80011ea:	f000 f94b 	bl	8001484 <MX_CAN1_Init>
	MX_USART2_UART_Init();
 80011ee:	f000 faa1 	bl	8001734 <MX_USART2_UART_Init>
	/* USER CODE BEGIN 2 */
	LL_TIM_EnableIT_UPDATE(TIM3);
 80011f2:	4837      	ldr	r0, [pc, #220]	; (80012d0 <main+0x140>)
 80011f4:	f7ff fed0 	bl	8000f98 <LL_TIM_EnableIT_UPDATE>
	HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_1); // DMI TIMER
 80011f8:	2100      	movs	r1, #0
 80011fa:	4836      	ldr	r0, [pc, #216]	; (80012d4 <main+0x144>)
 80011fc:	f007 fcad 	bl	8008b5a <HAL_TIM_Encoder_Start>
	//udp_echoserver_init(); // UDP

	HAL_CAN_Start(&hcan1); // CANBUS
 8001200:	4835      	ldr	r0, [pc, #212]	; (80012d8 <main+0x148>)
 8001202:	f002 fa2b 	bl	800365c <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001206:	2102      	movs	r1, #2
 8001208:	4833      	ldr	r0, [pc, #204]	; (80012d8 <main+0x148>)
 800120a:	f002 fb79 	bl	8003900 <HAL_CAN_ActivateNotification>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	UFlag = 0;
 800120e:	4b33      	ldr	r3, [pc, #204]	; (80012dc <main+0x14c>)
 8001210:	2200      	movs	r2, #0
 8001212:	701a      	strb	r2, [r3, #0]
	bFlag = 0;
 8001214:	4b32      	ldr	r3, [pc, #200]	; (80012e0 <main+0x150>)
 8001216:	2200      	movs	r2, #0
 8001218:	701a      	strb	r2, [r3, #0]

	while (1)
	{
		// MX_LWIP_Process();
		// UDP_INPUT();
		switch (UFlag)
 800121a:	4b30      	ldr	r3, [pc, #192]	; (80012dc <main+0x14c>)
 800121c:	781b      	ldrb	r3, [r3, #0]
 800121e:	2b01      	cmp	r3, #1
 8001220:	d11b      	bne.n	800125a <main+0xca>
		{
		/* Key board Input */
		case 1:
			CDC_Transmit_FS((uint8_t*) "Input EncoderTargetCount\r\n", 26);
 8001222:	211a      	movs	r1, #26
 8001224:	482f      	ldr	r0, [pc, #188]	; (80012e4 <main+0x154>)
 8001226:	f00c fbff 	bl	800da28 <CDC_Transmit_FS>
			while (!EnterFlag)
 800122a:	bf00      	nop
 800122c:	4b2e      	ldr	r3, [pc, #184]	; (80012e8 <main+0x158>)
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	2b00      	cmp	r3, #0
 8001232:	d0fb      	beq.n	800122c <main+0x9c>
			{
			}
			EnterFlag = 0;
 8001234:	4b2c      	ldr	r3, [pc, #176]	; (80012e8 <main+0x158>)
 8001236:	2200      	movs	r2, #0
 8001238:	701a      	strb	r2, [r3, #0]
			encoderval = atoi(URxbuf);
 800123a:	482c      	ldr	r0, [pc, #176]	; (80012ec <main+0x15c>)
 800123c:	f00d f834 	bl	800e2a8 <atoi>
 8001240:	4602      	mov	r2, r0
 8001242:	4b2b      	ldr	r3, [pc, #172]	; (80012f0 <main+0x160>)
 8001244:	601a      	str	r2, [r3, #0]
			wP.encoderTargetCount = encoderval;
 8001246:	4b2a      	ldr	r3, [pc, #168]	; (80012f0 <main+0x160>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	607b      	str	r3, [r7, #4]
			UFlag = 0;
 800124c:	4b23      	ldr	r3, [pc, #140]	; (80012dc <main+0x14c>)
 800124e:	2200      	movs	r2, #0
 8001250:	701a      	strb	r2, [r3, #0]
			bFlag = 0;
 8001252:	4b23      	ldr	r3, [pc, #140]	; (80012e0 <main+0x150>)
 8001254:	2200      	movs	r2, #0
 8001256:	701a      	strb	r2, [r3, #0]
			break;
 8001258:	e002      	b.n	8001260 <main+0xd0>
		default:
			UFlag = 0;
 800125a:	4b20      	ldr	r3, [pc, #128]	; (80012dc <main+0x14c>)
 800125c:	2200      	movs	r2, #0
 800125e:	701a      	strb	r2, [r3, #0]
		}

		if (bFlag == 1)
 8001260:	4b1f      	ldr	r3, [pc, #124]	; (80012e0 <main+0x150>)
 8001262:	781b      	ldrb	r3, [r3, #0]
 8001264:	2b00      	cmp	r3, #0
 8001266:	d0d8      	beq.n	800121a <main+0x8a>
		{
			A_PLS_CNT = TIM8->CNT;
 8001268:	4b22      	ldr	r3, [pc, #136]	; (80012f4 <main+0x164>)
 800126a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800126c:	461a      	mov	r2, r3
 800126e:	4b22      	ldr	r3, [pc, #136]	; (80012f8 <main+0x168>)
 8001270:	601a      	str	r2, [r3, #0]

			// CW CODE
			if (A_PLS_CNT >= wP.encoderTargetCount && A_PLS_CNT < 65500)
 8001272:	687a      	ldr	r2, [r7, #4]
 8001274:	4b20      	ldr	r3, [pc, #128]	; (80012f8 <main+0x168>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	429a      	cmp	r2, r3
 800127a:	dc0b      	bgt.n	8001294 <main+0x104>
 800127c:	4b1e      	ldr	r3, [pc, #120]	; (80012f8 <main+0x168>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	f64f 72db 	movw	r2, #65499	; 0xffdb
 8001284:	4293      	cmp	r3, r2
 8001286:	dc05      	bgt.n	8001294 <main+0x104>
			{
				TIM8->CNT = 0;
 8001288:	4b1a      	ldr	r3, [pc, #104]	; (80012f4 <main+0x164>)
 800128a:	2200      	movs	r2, #0
 800128c:	625a      	str	r2, [r3, #36]	; 0x24
				ADC_Print();
 800128e:	f7ff ff33 	bl	80010f8 <ADC_Print>
 8001292:	e00f      	b.n	80012b4 <main+0x124>
				//DSLR_Action(); // Driver Control
			}
			else if (A_PLS_CNT <= 0 || A_PLS_CNT > 65500)
 8001294:	4b18      	ldr	r3, [pc, #96]	; (80012f8 <main+0x168>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	2b00      	cmp	r3, #0
 800129a:	dd05      	ble.n	80012a8 <main+0x118>
 800129c:	4b16      	ldr	r3, [pc, #88]	; (80012f8 <main+0x168>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 80012a4:	4293      	cmp	r3, r2
 80012a6:	ddb8      	ble.n	800121a <main+0x8a>
			{
				A_PLS_CNT = 0;
 80012a8:	4b13      	ldr	r3, [pc, #76]	; (80012f8 <main+0x168>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	601a      	str	r2, [r3, #0]
				//B_PLS_CNT = 0;
				TIM8->CNT = 0;
 80012ae:	4b11      	ldr	r3, [pc, #68]	; (80012f4 <main+0x164>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	625a      	str	r2, [r3, #36]	; 0x24
		switch (UFlag)
 80012b4:	e7b1      	b.n	800121a <main+0x8a>
 80012b6:	bf00      	nop
 80012b8:	080e0000 	.word	0x080e0000
 80012bc:	20000c14 	.word	0x20000c14
 80012c0:	200007e2 	.word	0x200007e2
 80012c4:	20000738 	.word	0x20000738
 80012c8:	20000e46 	.word	0x20000e46
 80012cc:	20000b8c 	.word	0x20000b8c
 80012d0:	40000400 	.word	0x40000400
 80012d4:	200006f0 	.word	0x200006f0
 80012d8:	20000f14 	.word	0x20000f14
 80012dc:	20000461 	.word	0x20000461
 80012e0:	20000460 	.word	0x20000460
 80012e4:	080104ec 	.word	0x080104ec
 80012e8:	20000462 	.word	0x20000462
 80012ec:	20001730 	.word	0x20001730
 80012f0:	20000464 	.word	0x20000464
 80012f4:	40010400 	.word	0x40010400
 80012f8:	20000458 	.word	0x20000458

080012fc <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b092      	sub	sp, #72	; 0x48
 8001300:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 8001302:	f107 0318 	add.w	r3, r7, #24
 8001306:	2230      	movs	r2, #48	; 0x30
 8001308:	2100      	movs	r1, #0
 800130a:	4618      	mov	r0, r3
 800130c:	f00d f80a 	bl	800e324 <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 8001310:	1d3b      	adds	r3, r7, #4
 8001312:	2200      	movs	r2, #0
 8001314:	601a      	str	r2, [r3, #0]
 8001316:	605a      	str	r2, [r3, #4]
 8001318:	609a      	str	r2, [r3, #8]
 800131a:	60da      	str	r2, [r3, #12]
 800131c:	611a      	str	r2, [r3, #16]
	{ 0 };

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800131e:	2302      	movs	r3, #2
 8001320:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001322:	2301      	movs	r3, #1
 8001324:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001326:	2310      	movs	r3, #16
 8001328:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800132a:	2302      	movs	r3, #2
 800132c:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800132e:	2300      	movs	r3, #0
 8001330:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLM = 13;
 8001332:	230d      	movs	r3, #13
 8001334:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLN = 195;
 8001336:	23c3      	movs	r3, #195	; 0xc3
 8001338:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800133a:	2302      	movs	r3, #2
 800133c:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLQ = 5;
 800133e:	2305      	movs	r3, #5
 8001340:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001342:	f107 0318 	add.w	r3, r7, #24
 8001346:	4618      	mov	r0, r3
 8001348:	f005 f946 	bl	80065d8 <HAL_RCC_OscConfig>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <SystemClock_Config+0x5a>
	{
		Error_Handler();
 8001352:	f000 fbb3 	bl	8001abc <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001356:	230f      	movs	r3, #15
 8001358:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800135a:	2302      	movs	r3, #2
 800135c:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800135e:	2300      	movs	r3, #0
 8001360:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001362:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001366:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001368:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800136c:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800136e:	1d3b      	adds	r3, r7, #4
 8001370:	2103      	movs	r1, #3
 8001372:	4618      	mov	r0, r3
 8001374:	f005 fb80 	bl	8006a78 <HAL_RCC_ClockConfig>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d001      	beq.n	8001382 <SystemClock_Config+0x86>
	{
		Error_Handler();
 800137e:	f000 fb9d 	bl	8001abc <Error_Handler>
	}
}
 8001382:	bf00      	nop
 8001384:	3748      	adds	r7, #72	; 0x48
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
	...

0800138c <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b084      	sub	sp, #16
 8001390:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig =
 8001392:	463b      	mov	r3, r7
 8001394:	2200      	movs	r2, #0
 8001396:	601a      	str	r2, [r3, #0]
 8001398:	605a      	str	r2, [r3, #4]
 800139a:	609a      	str	r2, [r3, #8]
 800139c:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN ADC1_Init 1 */

	/* USER CODE END ADC1_Init 1 */
	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 800139e:	4b36      	ldr	r3, [pc, #216]	; (8001478 <MX_ADC1_Init+0xec>)
 80013a0:	4a36      	ldr	r2, [pc, #216]	; (800147c <MX_ADC1_Init+0xf0>)
 80013a2:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80013a4:	4b34      	ldr	r3, [pc, #208]	; (8001478 <MX_ADC1_Init+0xec>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 80013aa:	4b33      	ldr	r3, [pc, #204]	; (8001478 <MX_ADC1_Init+0xec>)
 80013ac:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80013b0:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = ENABLE;
 80013b2:	4b31      	ldr	r3, [pc, #196]	; (8001478 <MX_ADC1_Init+0xec>)
 80013b4:	2201      	movs	r2, #1
 80013b6:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = DISABLE;
 80013b8:	4b2f      	ldr	r3, [pc, #188]	; (8001478 <MX_ADC1_Init+0xec>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	761a      	strb	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 80013be:	4b2e      	ldr	r3, [pc, #184]	; (8001478 <MX_ADC1_Init+0xec>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80013c6:	4b2c      	ldr	r3, [pc, #176]	; (8001478 <MX_ADC1_Init+0xec>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013cc:	4b2a      	ldr	r3, [pc, #168]	; (8001478 <MX_ADC1_Init+0xec>)
 80013ce:	4a2c      	ldr	r2, [pc, #176]	; (8001480 <MX_ADC1_Init+0xf4>)
 80013d0:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013d2:	4b29      	ldr	r3, [pc, #164]	; (8001478 <MX_ADC1_Init+0xec>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 4;
 80013d8:	4b27      	ldr	r3, [pc, #156]	; (8001478 <MX_ADC1_Init+0xec>)
 80013da:	2204      	movs	r2, #4
 80013dc:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 80013de:	4b26      	ldr	r3, [pc, #152]	; (8001478 <MX_ADC1_Init+0xec>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013e6:	4b24      	ldr	r3, [pc, #144]	; (8001478 <MX_ADC1_Init+0xec>)
 80013e8:	2201      	movs	r2, #1
 80013ea:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80013ec:	4822      	ldr	r0, [pc, #136]	; (8001478 <MX_ADC1_Init+0xec>)
 80013ee:	f001 f9d1 	bl	8002794 <HAL_ADC_Init>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d001      	beq.n	80013fc <MX_ADC1_Init+0x70>
	{
		Error_Handler();
 80013f8:	f000 fb60 	bl	8001abc <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_3;
 80013fc:	2303      	movs	r3, #3
 80013fe:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 8001400:	2301      	movs	r3, #1
 8001402:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001404:	2300      	movs	r3, #0
 8001406:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001408:	463b      	mov	r3, r7
 800140a:	4619      	mov	r1, r3
 800140c:	481a      	ldr	r0, [pc, #104]	; (8001478 <MX_ADC1_Init+0xec>)
 800140e:	f001 fc99 	bl	8002d44 <HAL_ADC_ConfigChannel>
 8001412:	4603      	mov	r3, r0
 8001414:	2b00      	cmp	r3, #0
 8001416:	d001      	beq.n	800141c <MX_ADC1_Init+0x90>
	{
		Error_Handler();
 8001418:	f000 fb50 	bl	8001abc <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_4;
 800141c:	2304      	movs	r3, #4
 800141e:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 2;
 8001420:	2302      	movs	r3, #2
 8001422:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001424:	463b      	mov	r3, r7
 8001426:	4619      	mov	r1, r3
 8001428:	4813      	ldr	r0, [pc, #76]	; (8001478 <MX_ADC1_Init+0xec>)
 800142a:	f001 fc8b 	bl	8002d44 <HAL_ADC_ConfigChannel>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d001      	beq.n	8001438 <MX_ADC1_Init+0xac>
	{
		Error_Handler();
 8001434:	f000 fb42 	bl	8001abc <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_5;
 8001438:	2305      	movs	r3, #5
 800143a:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 3;
 800143c:	2303      	movs	r3, #3
 800143e:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001440:	463b      	mov	r3, r7
 8001442:	4619      	mov	r1, r3
 8001444:	480c      	ldr	r0, [pc, #48]	; (8001478 <MX_ADC1_Init+0xec>)
 8001446:	f001 fc7d 	bl	8002d44 <HAL_ADC_ConfigChannel>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d001      	beq.n	8001454 <MX_ADC1_Init+0xc8>
	{
		Error_Handler();
 8001450:	f000 fb34 	bl	8001abc <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_6;
 8001454:	2306      	movs	r3, #6
 8001456:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 4;
 8001458:	2304      	movs	r3, #4
 800145a:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800145c:	463b      	mov	r3, r7
 800145e:	4619      	mov	r1, r3
 8001460:	4805      	ldr	r0, [pc, #20]	; (8001478 <MX_ADC1_Init+0xec>)
 8001462:	f001 fc6f 	bl	8002d44 <HAL_ADC_ConfigChannel>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d001      	beq.n	8001470 <MX_ADC1_Init+0xe4>
	{
		Error_Handler();
 800146c:	f000 fb26 	bl	8001abc <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8001470:	bf00      	nop
 8001472:	3710      	adds	r7, #16
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}
 8001478:	200007e4 	.word	0x200007e4
 800147c:	40012000 	.word	0x40012000
 8001480:	0f000001 	.word	0x0f000001

08001484 <MX_CAN1_Init>:
 * @brief CAN1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN1_Init(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b08a      	sub	sp, #40	; 0x28
 8001488:	af00      	add	r7, sp, #0
	/* USER CODE END CAN1_Init 0 */

	/* USER CODE BEGIN CAN1_Init 1 */

	/* USER CODE END CAN1_Init 1 */
	hcan1.Instance = CAN1;
 800148a:	4b30      	ldr	r3, [pc, #192]	; (800154c <MX_CAN1_Init+0xc8>)
 800148c:	4a30      	ldr	r2, [pc, #192]	; (8001550 <MX_CAN1_Init+0xcc>)
 800148e:	601a      	str	r2, [r3, #0]
	hcan1.Init.Prescaler = 3;
 8001490:	4b2e      	ldr	r3, [pc, #184]	; (800154c <MX_CAN1_Init+0xc8>)
 8001492:	2203      	movs	r2, #3
 8001494:	605a      	str	r2, [r3, #4]
	hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001496:	4b2d      	ldr	r3, [pc, #180]	; (800154c <MX_CAN1_Init+0xc8>)
 8001498:	2200      	movs	r2, #0
 800149a:	609a      	str	r2, [r3, #8]
	hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800149c:	4b2b      	ldr	r3, [pc, #172]	; (800154c <MX_CAN1_Init+0xc8>)
 800149e:	2200      	movs	r2, #0
 80014a0:	60da      	str	r2, [r3, #12]
	hcan1.Init.TimeSeg1 = CAN_BS1_8TQ;
 80014a2:	4b2a      	ldr	r3, [pc, #168]	; (800154c <MX_CAN1_Init+0xc8>)
 80014a4:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 80014a8:	611a      	str	r2, [r3, #16]
	hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80014aa:	4b28      	ldr	r3, [pc, #160]	; (800154c <MX_CAN1_Init+0xc8>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	615a      	str	r2, [r3, #20]
	hcan1.Init.TimeTriggeredMode = DISABLE;
 80014b0:	4b26      	ldr	r3, [pc, #152]	; (800154c <MX_CAN1_Init+0xc8>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	761a      	strb	r2, [r3, #24]
	hcan1.Init.AutoBusOff = DISABLE;
 80014b6:	4b25      	ldr	r3, [pc, #148]	; (800154c <MX_CAN1_Init+0xc8>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	765a      	strb	r2, [r3, #25]
	hcan1.Init.AutoWakeUp = DISABLE;
 80014bc:	4b23      	ldr	r3, [pc, #140]	; (800154c <MX_CAN1_Init+0xc8>)
 80014be:	2200      	movs	r2, #0
 80014c0:	769a      	strb	r2, [r3, #26]
	hcan1.Init.AutoRetransmission = DISABLE;
 80014c2:	4b22      	ldr	r3, [pc, #136]	; (800154c <MX_CAN1_Init+0xc8>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	76da      	strb	r2, [r3, #27]
	hcan1.Init.ReceiveFifoLocked = DISABLE;
 80014c8:	4b20      	ldr	r3, [pc, #128]	; (800154c <MX_CAN1_Init+0xc8>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	771a      	strb	r2, [r3, #28]
	hcan1.Init.TransmitFifoPriority = DISABLE;
 80014ce:	4b1f      	ldr	r3, [pc, #124]	; (800154c <MX_CAN1_Init+0xc8>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	775a      	strb	r2, [r3, #29]
	if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80014d4:	481d      	ldr	r0, [pc, #116]	; (800154c <MX_CAN1_Init+0xc8>)
 80014d6:	f001 fee6 	bl	80032a6 <HAL_CAN_Init>
 80014da:	4603      	mov	r3, r0
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d001      	beq.n	80014e4 <MX_CAN1_Init+0x60>
	{
		Error_Handler();
 80014e0:	f000 faec 	bl	8001abc <Error_Handler>
	}
	/* USER CODE BEGIN CAN1_Init 2 */
	sFilterConfig.FilterBank = 0;
 80014e4:	2300      	movs	r3, #0
 80014e6:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80014e8:	2300      	movs	r3, #0
 80014ea:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80014ec:	2301      	movs	r3, #1
 80014ee:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterIdHigh = 0x0000 << 5;
 80014f0:	2300      	movs	r3, #0
 80014f2:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow = 0x0000;
 80014f4:	2300      	movs	r3, #0
 80014f6:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh = 0x0000 << 5;
 80014f8:	2300      	movs	r3, #0
 80014fa:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 80014fc:	2300      	movs	r3, #0
 80014fe:	60fb      	str	r3, [r7, #12]
	//sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
	sFilterConfig.FilterFIFOAssignment = 0;
 8001500:	2300      	movs	r3, #0
 8001502:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterActivation = ENABLE;
 8001504:	2301      	movs	r3, #1
 8001506:	623b      	str	r3, [r7, #32]
	//sFilterConfig.SlaveStartFilterBank = 14;
	sFilterConfig.SlaveStartFilterBank = 0;
 8001508:	2300      	movs	r3, #0
 800150a:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 800150c:	463b      	mov	r3, r7
 800150e:	4619      	mov	r1, r3
 8001510:	480e      	ldr	r0, [pc, #56]	; (800154c <MX_CAN1_Init+0xc8>)
 8001512:	f001 ffc3 	bl	800349c <HAL_CAN_ConfigFilter>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <MX_CAN1_Init+0x9c>
	{
		/* Filter configuration Error */
		Error_Handler();
 800151c:	f000 face 	bl	8001abc <Error_Handler>
	}

	/*##-5- Configure Transmission process #####################################*/
	TxHeader.StdId = 0x01;
 8001520:	4b0c      	ldr	r3, [pc, #48]	; (8001554 <MX_CAN1_Init+0xd0>)
 8001522:	2201      	movs	r2, #1
 8001524:	601a      	str	r2, [r3, #0]
	TxHeader.ExtId = 0x01;
 8001526:	4b0b      	ldr	r3, [pc, #44]	; (8001554 <MX_CAN1_Init+0xd0>)
 8001528:	2201      	movs	r2, #1
 800152a:	605a      	str	r2, [r3, #4]
	TxHeader.RTR = CAN_RTR_DATA;
 800152c:	4b09      	ldr	r3, [pc, #36]	; (8001554 <MX_CAN1_Init+0xd0>)
 800152e:	2200      	movs	r2, #0
 8001530:	60da      	str	r2, [r3, #12]
	TxHeader.IDE = CAN_ID_STD;
 8001532:	4b08      	ldr	r3, [pc, #32]	; (8001554 <MX_CAN1_Init+0xd0>)
 8001534:	2200      	movs	r2, #0
 8001536:	609a      	str	r2, [r3, #8]
	TxHeader.DLC = 8;
 8001538:	4b06      	ldr	r3, [pc, #24]	; (8001554 <MX_CAN1_Init+0xd0>)
 800153a:	2208      	movs	r2, #8
 800153c:	611a      	str	r2, [r3, #16]
	TxHeader.TransmitGlobalTime = DISABLE;
 800153e:	4b05      	ldr	r3, [pc, #20]	; (8001554 <MX_CAN1_Init+0xd0>)
 8001540:	2200      	movs	r2, #0
 8001542:	751a      	strb	r2, [r3, #20]
	/* USER CODE END CAN1_Init 2 */

}
 8001544:	bf00      	nop
 8001546:	3728      	adds	r7, #40	; 0x28
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}
 800154c:	20000f14 	.word	0x20000f14
 8001550:	40006400 	.word	0x40006400
 8001554:	20000f3c 	.word	0x20000f3c

08001558 <MX_SDIO_SD_Init>:
 * @brief SDIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_SDIO_SD_Init(void)
{
 8001558:	b480      	push	{r7}
 800155a:	af00      	add	r7, sp, #0
	/* USER CODE END SDIO_Init 0 */

	/* USER CODE BEGIN SDIO_Init 1 */

	/* USER CODE END SDIO_Init 1 */
	hsd.Instance = SDIO;
 800155c:	4b0c      	ldr	r3, [pc, #48]	; (8001590 <MX_SDIO_SD_Init+0x38>)
 800155e:	4a0d      	ldr	r2, [pc, #52]	; (8001594 <MX_SDIO_SD_Init+0x3c>)
 8001560:	601a      	str	r2, [r3, #0]
	hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8001562:	4b0b      	ldr	r3, [pc, #44]	; (8001590 <MX_SDIO_SD_Init+0x38>)
 8001564:	2200      	movs	r2, #0
 8001566:	605a      	str	r2, [r3, #4]
	hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8001568:	4b09      	ldr	r3, [pc, #36]	; (8001590 <MX_SDIO_SD_Init+0x38>)
 800156a:	2200      	movs	r2, #0
 800156c:	609a      	str	r2, [r3, #8]
	hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800156e:	4b08      	ldr	r3, [pc, #32]	; (8001590 <MX_SDIO_SD_Init+0x38>)
 8001570:	2200      	movs	r2, #0
 8001572:	60da      	str	r2, [r3, #12]
	hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8001574:	4b06      	ldr	r3, [pc, #24]	; (8001590 <MX_SDIO_SD_Init+0x38>)
 8001576:	2200      	movs	r2, #0
 8001578:	611a      	str	r2, [r3, #16]
	hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800157a:	4b05      	ldr	r3, [pc, #20]	; (8001590 <MX_SDIO_SD_Init+0x38>)
 800157c:	2200      	movs	r2, #0
 800157e:	615a      	str	r2, [r3, #20]
	hsd.Init.ClockDiv = 1;
 8001580:	4b03      	ldr	r3, [pc, #12]	; (8001590 <MX_SDIO_SD_Init+0x38>)
 8001582:	2201      	movs	r2, #1
 8001584:	619a      	str	r2, [r3, #24]
	/* USER CODE BEGIN SDIO_Init 2 */

	/* USER CODE END SDIO_Init 2 */

}
 8001586:	bf00      	nop
 8001588:	46bd      	mov	sp, r7
 800158a:	bc80      	pop	{r7}
 800158c:	4770      	bx	lr
 800158e:	bf00      	nop
 8001590:	20000b90 	.word	0x20000b90
 8001594:	40012c00 	.word	0x40012c00

08001598 <MX_SPI2_Init>:
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 800159c:	4b17      	ldr	r3, [pc, #92]	; (80015fc <MX_SPI2_Init+0x64>)
 800159e:	4a18      	ldr	r2, [pc, #96]	; (8001600 <MX_SPI2_Init+0x68>)
 80015a0:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 80015a2:	4b16      	ldr	r3, [pc, #88]	; (80015fc <MX_SPI2_Init+0x64>)
 80015a4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80015a8:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80015aa:	4b14      	ldr	r3, [pc, #80]	; (80015fc <MX_SPI2_Init+0x64>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80015b0:	4b12      	ldr	r3, [pc, #72]	; (80015fc <MX_SPI2_Init+0x64>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80015b6:	4b11      	ldr	r3, [pc, #68]	; (80015fc <MX_SPI2_Init+0x64>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80015bc:	4b0f      	ldr	r3, [pc, #60]	; (80015fc <MX_SPI2_Init+0x64>)
 80015be:	2200      	movs	r2, #0
 80015c0:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 80015c2:	4b0e      	ldr	r3, [pc, #56]	; (80015fc <MX_SPI2_Init+0x64>)
 80015c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80015c8:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80015ca:	4b0c      	ldr	r3, [pc, #48]	; (80015fc <MX_SPI2_Init+0x64>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015d0:	4b0a      	ldr	r3, [pc, #40]	; (80015fc <MX_SPI2_Init+0x64>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80015d6:	4b09      	ldr	r3, [pc, #36]	; (80015fc <MX_SPI2_Init+0x64>)
 80015d8:	2200      	movs	r2, #0
 80015da:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015dc:	4b07      	ldr	r3, [pc, #28]	; (80015fc <MX_SPI2_Init+0x64>)
 80015de:	2200      	movs	r2, #0
 80015e0:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 10;
 80015e2:	4b06      	ldr	r3, [pc, #24]	; (80015fc <MX_SPI2_Init+0x64>)
 80015e4:	220a      	movs	r2, #10
 80015e6:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80015e8:	4804      	ldr	r0, [pc, #16]	; (80015fc <MX_SPI2_Init+0x64>)
 80015ea:	f007 f869 	bl	80086c0 <HAL_SPI_Init>
 80015ee:	4603      	mov	r3, r0
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d001      	beq.n	80015f8 <MX_SPI2_Init+0x60>
	{
		Error_Handler();
 80015f4:	f000 fa62 	bl	8001abc <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 80015f8:	bf00      	nop
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	20000698 	.word	0x20000698
 8001600:	40003800 	.word	0x40003800

08001604 <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b086      	sub	sp, #24
 8001608:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	LL_TIM_InitTypeDef TIM_InitStruct =
 800160a:	1d3b      	adds	r3, r7, #4
 800160c:	2200      	movs	r2, #0
 800160e:	601a      	str	r2, [r3, #0]
 8001610:	605a      	str	r2, [r3, #4]
 8001612:	609a      	str	r2, [r3, #8]
 8001614:	60da      	str	r2, [r3, #12]
 8001616:	611a      	str	r2, [r3, #16]
	{ 0 };

	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8001618:	2002      	movs	r0, #2
 800161a:	f7ff fccd 	bl	8000fb8 <LL_APB1_GRP1_EnableClock>

	/* TIM3 interrupt Init */
	NVIC_SetPriority(TIM3_IRQn,
 800161e:	f7ff fbf1 	bl	8000e04 <__NVIC_GetPriorityGrouping>
 8001622:	4603      	mov	r3, r0
 8001624:	2200      	movs	r2, #0
 8001626:	2101      	movs	r1, #1
 8001628:	4618      	mov	r0, r3
 800162a:	f7ff fc3f 	bl	8000eac <NVIC_EncodePriority>
 800162e:	4603      	mov	r3, r0
 8001630:	4619      	mov	r1, r3
 8001632:	201d      	movs	r0, #29
 8001634:	f7ff fc10 	bl	8000e58 <__NVIC_SetPriority>
			NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 1, 0));
	NVIC_EnableIRQ(TIM3_IRQn);
 8001638:	201d      	movs	r0, #29
 800163a:	f7ff fbf1 	bl	8000e20 <__NVIC_EnableIRQ>

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	TIM_InitStruct.Prescaler = 5999;
 800163e:	f241 736f 	movw	r3, #5999	; 0x176f
 8001642:	80bb      	strh	r3, [r7, #4]
	TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001644:	2300      	movs	r3, #0
 8001646:	60bb      	str	r3, [r7, #8]
	TIM_InitStruct.Autoreload = 99;
 8001648:	2363      	movs	r3, #99	; 0x63
 800164a:	60fb      	str	r3, [r7, #12]
	TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 800164c:	2300      	movs	r3, #0
 800164e:	613b      	str	r3, [r7, #16]
	LL_TIM_Init(TIM3, &TIM_InitStruct);
 8001650:	1d3b      	adds	r3, r7, #4
 8001652:	4619      	mov	r1, r3
 8001654:	480a      	ldr	r0, [pc, #40]	; (8001680 <MX_TIM3_Init+0x7c>)
 8001656:	f008 fd47 	bl	800a0e8 <LL_TIM_Init>
	LL_TIM_DisableARRPreload(TIM3);
 800165a:	4809      	ldr	r0, [pc, #36]	; (8001680 <MX_TIM3_Init+0x7c>)
 800165c:	f7ff fc58 	bl	8000f10 <LL_TIM_DisableARRPreload>
	LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 8001660:	2100      	movs	r1, #0
 8001662:	4807      	ldr	r0, [pc, #28]	; (8001680 <MX_TIM3_Init+0x7c>)
 8001664:	f7ff fc63 	bl	8000f2e <LL_TIM_SetClockSource>
	LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8001668:	2100      	movs	r1, #0
 800166a:	4805      	ldr	r0, [pc, #20]	; (8001680 <MX_TIM3_Init+0x7c>)
 800166c:	f7ff fc73 	bl	8000f56 <LL_TIM_SetTriggerOutput>
	LL_TIM_DisableMasterSlaveMode(TIM3);
 8001670:	4803      	ldr	r0, [pc, #12]	; (8001680 <MX_TIM3_Init+0x7c>)
 8001672:	f7ff fc82 	bl	8000f7a <LL_TIM_DisableMasterSlaveMode>
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 8001676:	bf00      	nop
 8001678:	3718      	adds	r7, #24
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	40000400 	.word	0x40000400

08001684 <MX_TIM8_Init>:
 * @brief TIM8 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM8_Init(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b08c      	sub	sp, #48	; 0x30
 8001688:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM8_Init 0 */

	/* USER CODE END TIM8_Init 0 */

	TIM_Encoder_InitTypeDef sConfig =
 800168a:	f107 030c 	add.w	r3, r7, #12
 800168e:	2224      	movs	r2, #36	; 0x24
 8001690:	2100      	movs	r1, #0
 8001692:	4618      	mov	r0, r3
 8001694:	f00c fe46 	bl	800e324 <memset>
	{ 0 };
	TIM_MasterConfigTypeDef sMasterConfig =
 8001698:	1d3b      	adds	r3, r7, #4
 800169a:	2200      	movs	r2, #0
 800169c:	601a      	str	r2, [r3, #0]
 800169e:	605a      	str	r2, [r3, #4]
	{ 0 };

	/* USER CODE BEGIN TIM8_Init 1 */

	/* USER CODE END TIM8_Init 1 */
	htim8.Instance = TIM8;
 80016a0:	4b22      	ldr	r3, [pc, #136]	; (800172c <MX_TIM8_Init+0xa8>)
 80016a2:	4a23      	ldr	r2, [pc, #140]	; (8001730 <MX_TIM8_Init+0xac>)
 80016a4:	601a      	str	r2, [r3, #0]
	htim8.Init.Prescaler = 0;
 80016a6:	4b21      	ldr	r3, [pc, #132]	; (800172c <MX_TIM8_Init+0xa8>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	605a      	str	r2, [r3, #4]
	htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016ac:	4b1f      	ldr	r3, [pc, #124]	; (800172c <MX_TIM8_Init+0xa8>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	609a      	str	r2, [r3, #8]
	htim8.Init.Period = 65535;
 80016b2:	4b1e      	ldr	r3, [pc, #120]	; (800172c <MX_TIM8_Init+0xa8>)
 80016b4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80016b8:	60da      	str	r2, [r3, #12]
	htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016ba:	4b1c      	ldr	r3, [pc, #112]	; (800172c <MX_TIM8_Init+0xa8>)
 80016bc:	2200      	movs	r2, #0
 80016be:	611a      	str	r2, [r3, #16]
	htim8.Init.RepetitionCounter = 0;
 80016c0:	4b1a      	ldr	r3, [pc, #104]	; (800172c <MX_TIM8_Init+0xa8>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	615a      	str	r2, [r3, #20]
	htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80016c6:	4b19      	ldr	r3, [pc, #100]	; (800172c <MX_TIM8_Init+0xa8>)
 80016c8:	2280      	movs	r2, #128	; 0x80
 80016ca:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80016cc:	2301      	movs	r3, #1
 80016ce:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80016d0:	2300      	movs	r3, #0
 80016d2:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80016d4:	2301      	movs	r3, #1
 80016d6:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80016d8:	2300      	movs	r3, #0
 80016da:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 80016dc:	2300      	movs	r3, #0
 80016de:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80016e0:	2300      	movs	r3, #0
 80016e2:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80016e4:	2301      	movs	r3, #1
 80016e6:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80016e8:	2300      	movs	r3, #0
 80016ea:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 0;
 80016ec:	2300      	movs	r3, #0
 80016ee:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 80016f0:	f107 030c 	add.w	r3, r7, #12
 80016f4:	4619      	mov	r1, r3
 80016f6:	480d      	ldr	r0, [pc, #52]	; (800172c <MX_TIM8_Init+0xa8>)
 80016f8:	f007 f989 	bl	8008a0e <HAL_TIM_Encoder_Init>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <MX_TIM8_Init+0x82>
	{
		Error_Handler();
 8001702:	f000 f9db 	bl	8001abc <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001706:	2300      	movs	r3, #0
 8001708:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800170a:	2300      	movs	r3, #0
 800170c:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800170e:	1d3b      	adds	r3, r7, #4
 8001710:	4619      	mov	r1, r3
 8001712:	4806      	ldr	r0, [pc, #24]	; (800172c <MX_TIM8_Init+0xa8>)
 8001714:	f007 fb70 	bl	8008df8 <HAL_TIMEx_MasterConfigSynchronization>
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	d001      	beq.n	8001722 <MX_TIM8_Init+0x9e>
	{
		Error_Handler();
 800171e:	f000 f9cd 	bl	8001abc <Error_Handler>
	}
	/* USER CODE BEGIN TIM8_Init 2 */

	/* USER CODE END TIM8_Init 2 */

}
 8001722:	bf00      	nop
 8001724:	3730      	adds	r7, #48	; 0x30
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	200006f0 	.word	0x200006f0
 8001730:	40010400 	.word	0x40010400

08001734 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8001738:	4b11      	ldr	r3, [pc, #68]	; (8001780 <MX_USART2_UART_Init+0x4c>)
 800173a:	4a12      	ldr	r2, [pc, #72]	; (8001784 <MX_USART2_UART_Init+0x50>)
 800173c:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 800173e:	4b10      	ldr	r3, [pc, #64]	; (8001780 <MX_USART2_UART_Init+0x4c>)
 8001740:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001744:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001746:	4b0e      	ldr	r3, [pc, #56]	; (8001780 <MX_USART2_UART_Init+0x4c>)
 8001748:	2200      	movs	r2, #0
 800174a:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 800174c:	4b0c      	ldr	r3, [pc, #48]	; (8001780 <MX_USART2_UART_Init+0x4c>)
 800174e:	2200      	movs	r2, #0
 8001750:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8001752:	4b0b      	ldr	r3, [pc, #44]	; (8001780 <MX_USART2_UART_Init+0x4c>)
 8001754:	2200      	movs	r2, #0
 8001756:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001758:	4b09      	ldr	r3, [pc, #36]	; (8001780 <MX_USART2_UART_Init+0x4c>)
 800175a:	220c      	movs	r2, #12
 800175c:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800175e:	4b08      	ldr	r3, [pc, #32]	; (8001780 <MX_USART2_UART_Init+0x4c>)
 8001760:	2200      	movs	r2, #0
 8001762:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001764:	4b06      	ldr	r3, [pc, #24]	; (8001780 <MX_USART2_UART_Init+0x4c>)
 8001766:	2200      	movs	r2, #0
 8001768:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 800176a:	4805      	ldr	r0, [pc, #20]	; (8001780 <MX_USART2_UART_Init+0x4c>)
 800176c:	f007 fbbe 	bl	8008eec <HAL_UART_Init>
 8001770:	4603      	mov	r3, r0
 8001772:	2b00      	cmp	r3, #0
 8001774:	d001      	beq.n	800177a <MX_USART2_UART_Init+0x46>
	{
		Error_Handler();
 8001776:	f000 f9a1 	bl	8001abc <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 800177a:	bf00      	nop
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	20000ed4 	.word	0x20000ed4
 8001784:	40004400 	.word	0x40004400

08001788 <MX_USART3_UART_Init>:
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 800178c:	4b11      	ldr	r3, [pc, #68]	; (80017d4 <MX_USART3_UART_Init+0x4c>)
 800178e:	4a12      	ldr	r2, [pc, #72]	; (80017d8 <MX_USART3_UART_Init+0x50>)
 8001790:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 8001792:	4b10      	ldr	r3, [pc, #64]	; (80017d4 <MX_USART3_UART_Init+0x4c>)
 8001794:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001798:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800179a:	4b0e      	ldr	r3, [pc, #56]	; (80017d4 <MX_USART3_UART_Init+0x4c>)
 800179c:	2200      	movs	r2, #0
 800179e:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 80017a0:	4b0c      	ldr	r3, [pc, #48]	; (80017d4 <MX_USART3_UART_Init+0x4c>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 80017a6:	4b0b      	ldr	r3, [pc, #44]	; (80017d4 <MX_USART3_UART_Init+0x4c>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 80017ac:	4b09      	ldr	r3, [pc, #36]	; (80017d4 <MX_USART3_UART_Init+0x4c>)
 80017ae:	220c      	movs	r2, #12
 80017b0:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017b2:	4b08      	ldr	r3, [pc, #32]	; (80017d4 <MX_USART3_UART_Init+0x4c>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80017b8:	4b06      	ldr	r3, [pc, #24]	; (80017d4 <MX_USART3_UART_Init+0x4c>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK)
 80017be:	4805      	ldr	r0, [pc, #20]	; (80017d4 <MX_USART3_UART_Init+0x4c>)
 80017c0:	f007 fb94 	bl	8008eec <HAL_UART_Init>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d001      	beq.n	80017ce <MX_USART3_UART_Init+0x46>
	{
		Error_Handler();
 80017ca:	f000 f977 	bl	8001abc <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 80017ce:	bf00      	nop
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	2000073c 	.word	0x2000073c
 80017d8:	40004800 	.word	0x40004800

080017dc <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 80017e2:	2300      	movs	r3, #0
 80017e4:	607b      	str	r3, [r7, #4]
 80017e6:	4b2b      	ldr	r3, [pc, #172]	; (8001894 <MX_DMA_Init+0xb8>)
 80017e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ea:	4a2a      	ldr	r2, [pc, #168]	; (8001894 <MX_DMA_Init+0xb8>)
 80017ec:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80017f0:	6313      	str	r3, [r2, #48]	; 0x30
 80017f2:	4b28      	ldr	r3, [pc, #160]	; (8001894 <MX_DMA_Init+0xb8>)
 80017f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80017fa:	607b      	str	r3, [r7, #4]
 80017fc:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_DMA1_CLK_ENABLE();
 80017fe:	2300      	movs	r3, #0
 8001800:	603b      	str	r3, [r7, #0]
 8001802:	4b24      	ldr	r3, [pc, #144]	; (8001894 <MX_DMA_Init+0xb8>)
 8001804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001806:	4a23      	ldr	r2, [pc, #140]	; (8001894 <MX_DMA_Init+0xb8>)
 8001808:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800180c:	6313      	str	r3, [r2, #48]	; 0x30
 800180e:	4b21      	ldr	r3, [pc, #132]	; (8001894 <MX_DMA_Init+0xb8>)
 8001810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001812:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001816:	603b      	str	r3, [r7, #0]
 8001818:	683b      	ldr	r3, [r7, #0]

	/* DMA interrupt init */
	/* DMA1_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 1, 0);
 800181a:	2200      	movs	r2, #0
 800181c:	2101      	movs	r1, #1
 800181e:	200e      	movs	r0, #14
 8001820:	f002 fb91 	bl	8003f46 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001824:	200e      	movs	r0, #14
 8001826:	f002 fbaa 	bl	8003f7e <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 1, 0);
 800182a:	2200      	movs	r2, #0
 800182c:	2101      	movs	r1, #1
 800182e:	200f      	movs	r0, #15
 8001830:	f002 fb89 	bl	8003f46 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001834:	200f      	movs	r0, #15
 8001836:	f002 fba2 	bl	8003f7e <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream5_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 1, 0);
 800183a:	2200      	movs	r2, #0
 800183c:	2101      	movs	r1, #1
 800183e:	2010      	movs	r0, #16
 8001840:	f002 fb81 	bl	8003f46 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001844:	2010      	movs	r0, #16
 8001846:	f002 fb9a 	bl	8003f7e <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 1, 0);
 800184a:	2200      	movs	r2, #0
 800184c:	2101      	movs	r1, #1
 800184e:	2011      	movs	r0, #17
 8001850:	f002 fb79 	bl	8003f46 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001854:	2011      	movs	r0, #17
 8001856:	f002 fb92 	bl	8003f7e <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 1, 0);
 800185a:	2200      	movs	r2, #0
 800185c:	2101      	movs	r1, #1
 800185e:	2038      	movs	r0, #56	; 0x38
 8001860:	f002 fb71 	bl	8003f46 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001864:	2038      	movs	r0, #56	; 0x38
 8001866:	f002 fb8a 	bl	8003f7e <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 1, 0);
 800186a:	2200      	movs	r2, #0
 800186c:	2101      	movs	r1, #1
 800186e:	203b      	movs	r0, #59	; 0x3b
 8001870:	f002 fb69 	bl	8003f46 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001874:	203b      	movs	r0, #59	; 0x3b
 8001876:	f002 fb82 	bl	8003f7e <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 1, 0);
 800187a:	2200      	movs	r2, #0
 800187c:	2101      	movs	r1, #1
 800187e:	2045      	movs	r0, #69	; 0x45
 8001880:	f002 fb61 	bl	8003f46 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001884:	2045      	movs	r0, #69	; 0x45
 8001886:	f002 fb7a 	bl	8003f7e <HAL_NVIC_EnableIRQ>

}
 800188a:	bf00      	nop
 800188c:	3708      	adds	r7, #8
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	40023800 	.word	0x40023800

08001898 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b08e      	sub	sp, #56	; 0x38
 800189c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct =
 800189e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018a2:	2200      	movs	r2, #0
 80018a4:	601a      	str	r2, [r3, #0]
 80018a6:	605a      	str	r2, [r3, #4]
 80018a8:	609a      	str	r2, [r3, #8]
 80018aa:	60da      	str	r2, [r3, #12]
 80018ac:	611a      	str	r2, [r3, #16]
	{ 0 };

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80018ae:	2300      	movs	r3, #0
 80018b0:	623b      	str	r3, [r7, #32]
 80018b2:	4b7c      	ldr	r3, [pc, #496]	; (8001aa4 <MX_GPIO_Init+0x20c>)
 80018b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b6:	4a7b      	ldr	r2, [pc, #492]	; (8001aa4 <MX_GPIO_Init+0x20c>)
 80018b8:	f043 0304 	orr.w	r3, r3, #4
 80018bc:	6313      	str	r3, [r2, #48]	; 0x30
 80018be:	4b79      	ldr	r3, [pc, #484]	; (8001aa4 <MX_GPIO_Init+0x20c>)
 80018c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c2:	f003 0304 	and.w	r3, r3, #4
 80018c6:	623b      	str	r3, [r7, #32]
 80018c8:	6a3b      	ldr	r3, [r7, #32]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80018ca:	2300      	movs	r3, #0
 80018cc:	61fb      	str	r3, [r7, #28]
 80018ce:	4b75      	ldr	r3, [pc, #468]	; (8001aa4 <MX_GPIO_Init+0x20c>)
 80018d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d2:	4a74      	ldr	r2, [pc, #464]	; (8001aa4 <MX_GPIO_Init+0x20c>)
 80018d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80018d8:	6313      	str	r3, [r2, #48]	; 0x30
 80018da:	4b72      	ldr	r3, [pc, #456]	; (8001aa4 <MX_GPIO_Init+0x20c>)
 80018dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80018e2:	61fb      	str	r3, [r7, #28]
 80018e4:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80018e6:	2300      	movs	r3, #0
 80018e8:	61bb      	str	r3, [r7, #24]
 80018ea:	4b6e      	ldr	r3, [pc, #440]	; (8001aa4 <MX_GPIO_Init+0x20c>)
 80018ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ee:	4a6d      	ldr	r2, [pc, #436]	; (8001aa4 <MX_GPIO_Init+0x20c>)
 80018f0:	f043 0301 	orr.w	r3, r3, #1
 80018f4:	6313      	str	r3, [r2, #48]	; 0x30
 80018f6:	4b6b      	ldr	r3, [pc, #428]	; (8001aa4 <MX_GPIO_Init+0x20c>)
 80018f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018fa:	f003 0301 	and.w	r3, r3, #1
 80018fe:	61bb      	str	r3, [r7, #24]
 8001900:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001902:	2300      	movs	r3, #0
 8001904:	617b      	str	r3, [r7, #20]
 8001906:	4b67      	ldr	r3, [pc, #412]	; (8001aa4 <MX_GPIO_Init+0x20c>)
 8001908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800190a:	4a66      	ldr	r2, [pc, #408]	; (8001aa4 <MX_GPIO_Init+0x20c>)
 800190c:	f043 0302 	orr.w	r3, r3, #2
 8001910:	6313      	str	r3, [r2, #48]	; 0x30
 8001912:	4b64      	ldr	r3, [pc, #400]	; (8001aa4 <MX_GPIO_Init+0x20c>)
 8001914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001916:	f003 0302 	and.w	r3, r3, #2
 800191a:	617b      	str	r3, [r7, #20]
 800191c:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 800191e:	2300      	movs	r3, #0
 8001920:	613b      	str	r3, [r7, #16]
 8001922:	4b60      	ldr	r3, [pc, #384]	; (8001aa4 <MX_GPIO_Init+0x20c>)
 8001924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001926:	4a5f      	ldr	r2, [pc, #380]	; (8001aa4 <MX_GPIO_Init+0x20c>)
 8001928:	f043 0320 	orr.w	r3, r3, #32
 800192c:	6313      	str	r3, [r2, #48]	; 0x30
 800192e:	4b5d      	ldr	r3, [pc, #372]	; (8001aa4 <MX_GPIO_Init+0x20c>)
 8001930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001932:	f003 0320 	and.w	r3, r3, #32
 8001936:	613b      	str	r3, [r7, #16]
 8001938:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800193a:	2300      	movs	r3, #0
 800193c:	60fb      	str	r3, [r7, #12]
 800193e:	4b59      	ldr	r3, [pc, #356]	; (8001aa4 <MX_GPIO_Init+0x20c>)
 8001940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001942:	4a58      	ldr	r2, [pc, #352]	; (8001aa4 <MX_GPIO_Init+0x20c>)
 8001944:	f043 0310 	orr.w	r3, r3, #16
 8001948:	6313      	str	r3, [r2, #48]	; 0x30
 800194a:	4b56      	ldr	r3, [pc, #344]	; (8001aa4 <MX_GPIO_Init+0x20c>)
 800194c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800194e:	f003 0310 	and.w	r3, r3, #16
 8001952:	60fb      	str	r3, [r7, #12]
 8001954:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001956:	2300      	movs	r3, #0
 8001958:	60bb      	str	r3, [r7, #8]
 800195a:	4b52      	ldr	r3, [pc, #328]	; (8001aa4 <MX_GPIO_Init+0x20c>)
 800195c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195e:	4a51      	ldr	r2, [pc, #324]	; (8001aa4 <MX_GPIO_Init+0x20c>)
 8001960:	f043 0308 	orr.w	r3, r3, #8
 8001964:	6313      	str	r3, [r2, #48]	; 0x30
 8001966:	4b4f      	ldr	r3, [pc, #316]	; (8001aa4 <MX_GPIO_Init+0x20c>)
 8001968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196a:	f003 0308 	and.w	r3, r3, #8
 800196e:	60bb      	str	r3, [r7, #8]
 8001970:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8001972:	2300      	movs	r3, #0
 8001974:	607b      	str	r3, [r7, #4]
 8001976:	4b4b      	ldr	r3, [pc, #300]	; (8001aa4 <MX_GPIO_Init+0x20c>)
 8001978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800197a:	4a4a      	ldr	r2, [pc, #296]	; (8001aa4 <MX_GPIO_Init+0x20c>)
 800197c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001980:	6313      	str	r3, [r2, #48]	; 0x30
 8001982:	4b48      	ldr	r3, [pc, #288]	; (8001aa4 <MX_GPIO_Init+0x20c>)
 8001984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001986:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800198a:	607b      	str	r3, [r7, #4]
 800198c:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, LD1_Pin | LD3_Pin | LD2_Pin, GPIO_PIN_RESET);
 800198e:	2200      	movs	r2, #0
 8001990:	f244 0181 	movw	r1, #16513	; 0x4081
 8001994:	4844      	ldr	r0, [pc, #272]	; (8001aa8 <MX_GPIO_Init+0x210>)
 8001996:	f003 fc80 	bl	800529a <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, GPIO_PIN_RESET);
 800199a:	2200      	movs	r2, #0
 800199c:	f44f 7100 	mov.w	r1, #512	; 0x200
 80019a0:	4842      	ldr	r0, [pc, #264]	; (8001aac <MX_GPIO_Init+0x214>)
 80019a2:	f003 fc7a 	bl	800529a <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOG,
 80019a6:	2200      	movs	r2, #0
 80019a8:	f245 7170 	movw	r1, #22384	; 0x5770
 80019ac:	4840      	ldr	r0, [pc, #256]	; (8001ab0 <MX_GPIO_Init+0x218>)
 80019ae:	f003 fc74 	bl	800529a <HAL_GPIO_WritePin>
			SIG_SHUTTER_Pin | SIG_AUTOFOCUS_Pin | USB_PowerSW_Pin
					| ENCODER_Z_Pin | CS0_Pin | CS1_Pin | CS2_Pin | CS3_Pin,
			GPIO_PIN_RESET);

	/*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
	GPIO_InitStruct.Pin = LD1_Pin | LD3_Pin | LD2_Pin;
 80019b2:	f244 0381 	movw	r3, #16513	; 0x4081
 80019b6:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019b8:	2301      	movs	r3, #1
 80019ba:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019bc:	2300      	movs	r3, #0
 80019be:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019c0:	2303      	movs	r3, #3
 80019c2:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019c8:	4619      	mov	r1, r3
 80019ca:	4837      	ldr	r0, [pc, #220]	; (8001aa8 <MX_GPIO_Init+0x210>)
 80019cc:	f003 fab0 	bl	8004f30 <HAL_GPIO_Init>

	/*Configure GPIO pin : PWRCHECK_Pin */
	GPIO_InitStruct.Pin = PWRCHECK_Pin;
 80019d0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80019d4:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019d6:	2300      	movs	r3, #0
 80019d8:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80019da:	2302      	movs	r3, #2
 80019dc:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(PWRCHECK_GPIO_Port, &GPIO_InitStruct);
 80019de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019e2:	4619      	mov	r1, r3
 80019e4:	4833      	ldr	r0, [pc, #204]	; (8001ab4 <MX_GPIO_Init+0x21c>)
 80019e6:	f003 faa3 	bl	8004f30 <HAL_GPIO_Init>

	/*Configure GPIO pin : STROBE_DRV_Pin */
	GPIO_InitStruct.Pin = STROBE_DRV_Pin;
 80019ea:	f44f 7300 	mov.w	r3, #512	; 0x200
 80019ee:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019f0:	2301      	movs	r3, #1
 80019f2:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f4:	2300      	movs	r3, #0
 80019f6:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019f8:	2303      	movs	r3, #3
 80019fa:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(STROBE_DRV_GPIO_Port, &GPIO_InitStruct);
 80019fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a00:	4619      	mov	r1, r3
 8001a02:	482a      	ldr	r0, [pc, #168]	; (8001aac <MX_GPIO_Init+0x214>)
 8001a04:	f003 fa94 	bl	8004f30 <HAL_GPIO_Init>

	/*Configure GPIO pins : STROBE0_Pin STROBE1_Pin STROBE2_Pin STROBE3_Pin
	 STROBE_CHK_Pin */
	GPIO_InitStruct.Pin = STROBE0_Pin | STROBE1_Pin | STROBE2_Pin | STROBE3_Pin
 8001a08:	f44f 43f8 	mov.w	r3, #31744	; 0x7c00
 8001a0c:	627b      	str	r3, [r7, #36]	; 0x24
			| STROBE_CHK_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a0e:	4b2a      	ldr	r3, [pc, #168]	; (8001ab8 <MX_GPIO_Init+0x220>)
 8001a10:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a12:	2300      	movs	r3, #0
 8001a14:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a16:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	4823      	ldr	r0, [pc, #140]	; (8001aac <MX_GPIO_Init+0x214>)
 8001a1e:	f003 fa87 	bl	8004f30 <HAL_GPIO_Init>

	/*Configure GPIO pin : CardDetect_Pin */
	GPIO_InitStruct.Pin = CardDetect_Pin;
 8001a22:	2304      	movs	r3, #4
 8001a24:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a26:	2300      	movs	r3, #0
 8001a28:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(CardDetect_GPIO_Port, &GPIO_InitStruct);
 8001a2e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a32:	4619      	mov	r1, r3
 8001a34:	481e      	ldr	r0, [pc, #120]	; (8001ab0 <MX_GPIO_Init+0x218>)
 8001a36:	f003 fa7b 	bl	8004f30 <HAL_GPIO_Init>

	/*Configure GPIO pin : SIG_SHUTTER_Pin */
	GPIO_InitStruct.Pin = SIG_SHUTTER_Pin;
 8001a3a:	2310      	movs	r3, #16
 8001a3c:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a42:	2300      	movs	r3, #0
 8001a44:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a46:	2303      	movs	r3, #3
 8001a48:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(SIG_SHUTTER_GPIO_Port, &GPIO_InitStruct);
 8001a4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a4e:	4619      	mov	r1, r3
 8001a50:	4817      	ldr	r0, [pc, #92]	; (8001ab0 <MX_GPIO_Init+0x218>)
 8001a52:	f003 fa6d 	bl	8004f30 <HAL_GPIO_Init>

	/*Configure GPIO pins : SIG_AUTOFOCUS_Pin USB_PowerSW_Pin ENCODER_Z_Pin CS0_Pin
	 CS1_Pin CS2_Pin CS3_Pin */
	GPIO_InitStruct.Pin = SIG_AUTOFOCUS_Pin | USB_PowerSW_Pin | ENCODER_Z_Pin
 8001a56:	f245 7360 	movw	r3, #22368	; 0x5760
 8001a5a:	627b      	str	r3, [r7, #36]	; 0x24
			| CS0_Pin | CS1_Pin | CS2_Pin | CS3_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a60:	2300      	movs	r3, #0
 8001a62:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a64:	2300      	movs	r3, #0
 8001a66:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001a68:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a6c:	4619      	mov	r1, r3
 8001a6e:	4810      	ldr	r0, [pc, #64]	; (8001ab0 <MX_GPIO_Init+0x218>)
 8001a70:	f003 fa5e 	bl	8004f30 <HAL_GPIO_Init>

	/*Configure GPIO pin : USB_OverCurrent_Pin */
	GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001a74:	2380      	movs	r3, #128	; 0x80
 8001a76:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001a80:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a84:	4619      	mov	r1, r3
 8001a86:	480a      	ldr	r0, [pc, #40]	; (8001ab0 <MX_GPIO_Init+0x218>)
 8001a88:	f003 fa52 	bl	8004f30 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	2100      	movs	r1, #0
 8001a90:	2028      	movs	r0, #40	; 0x28
 8001a92:	f002 fa58 	bl	8003f46 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001a96:	2028      	movs	r0, #40	; 0x28
 8001a98:	f002 fa71 	bl	8003f7e <HAL_NVIC_EnableIRQ>

}
 8001a9c:	bf00      	nop
 8001a9e:	3738      	adds	r7, #56	; 0x38
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}
 8001aa4:	40023800 	.word	0x40023800
 8001aa8:	40020400 	.word	0x40020400
 8001aac:	40021000 	.word	0x40021000
 8001ab0:	40021800 	.word	0x40021800
 8001ab4:	40021400 	.word	0x40021400
 8001ab8:	10110000 	.word	0x10110000

08001abc <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8001ac0:	bf00      	nop
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bc80      	pop	{r7}
 8001ac6:	4770      	bx	lr

08001ac8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b082      	sub	sp, #8
 8001acc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ace:	2300      	movs	r3, #0
 8001ad0:	607b      	str	r3, [r7, #4]
 8001ad2:	4b1e      	ldr	r3, [pc, #120]	; (8001b4c <HAL_MspInit+0x84>)
 8001ad4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ad6:	4a1d      	ldr	r2, [pc, #116]	; (8001b4c <HAL_MspInit+0x84>)
 8001ad8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001adc:	6453      	str	r3, [r2, #68]	; 0x44
 8001ade:	4b1b      	ldr	r3, [pc, #108]	; (8001b4c <HAL_MspInit+0x84>)
 8001ae0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ae2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ae6:	607b      	str	r3, [r7, #4]
 8001ae8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001aea:	2300      	movs	r3, #0
 8001aec:	603b      	str	r3, [r7, #0]
 8001aee:	4b17      	ldr	r3, [pc, #92]	; (8001b4c <HAL_MspInit+0x84>)
 8001af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001af2:	4a16      	ldr	r2, [pc, #88]	; (8001b4c <HAL_MspInit+0x84>)
 8001af4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001af8:	6413      	str	r3, [r2, #64]	; 0x40
 8001afa:	4b14      	ldr	r3, [pc, #80]	; (8001b4c <HAL_MspInit+0x84>)
 8001afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001afe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b02:	603b      	str	r3, [r7, #0]
 8001b04:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 1, 0);
 8001b06:	2200      	movs	r2, #0
 8001b08:	2101      	movs	r1, #1
 8001b0a:	f06f 000b 	mvn.w	r0, #11
 8001b0e:	f002 fa1a 	bl	8003f46 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 1, 0);
 8001b12:	2200      	movs	r2, #0
 8001b14:	2101      	movs	r1, #1
 8001b16:	f06f 000a 	mvn.w	r0, #10
 8001b1a:	f002 fa14 	bl	8003f46 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 1, 0);
 8001b1e:	2200      	movs	r2, #0
 8001b20:	2101      	movs	r1, #1
 8001b22:	f06f 0009 	mvn.w	r0, #9
 8001b26:	f002 fa0e 	bl	8003f46 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 1, 0);
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	2101      	movs	r1, #1
 8001b2e:	f06f 0004 	mvn.w	r0, #4
 8001b32:	f002 fa08 	bl	8003f46 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 1, 0);
 8001b36:	2200      	movs	r2, #0
 8001b38:	2101      	movs	r1, #1
 8001b3a:	f06f 0001 	mvn.w	r0, #1
 8001b3e:	f002 fa02 	bl	8003f46 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b42:	bf00      	nop
 8001b44:	3708      	adds	r7, #8
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	40023800 	.word	0x40023800

08001b50 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b08a      	sub	sp, #40	; 0x28
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b58:	f107 0314 	add.w	r3, r7, #20
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	601a      	str	r2, [r3, #0]
 8001b60:	605a      	str	r2, [r3, #4]
 8001b62:	609a      	str	r2, [r3, #8]
 8001b64:	60da      	str	r2, [r3, #12]
 8001b66:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4a33      	ldr	r2, [pc, #204]	; (8001c3c <HAL_ADC_MspInit+0xec>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d15f      	bne.n	8001c32 <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001b72:	2300      	movs	r3, #0
 8001b74:	613b      	str	r3, [r7, #16]
 8001b76:	4b32      	ldr	r3, [pc, #200]	; (8001c40 <HAL_ADC_MspInit+0xf0>)
 8001b78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b7a:	4a31      	ldr	r2, [pc, #196]	; (8001c40 <HAL_ADC_MspInit+0xf0>)
 8001b7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b80:	6453      	str	r3, [r2, #68]	; 0x44
 8001b82:	4b2f      	ldr	r3, [pc, #188]	; (8001c40 <HAL_ADC_MspInit+0xf0>)
 8001b84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b8a:	613b      	str	r3, [r7, #16]
 8001b8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b8e:	2300      	movs	r3, #0
 8001b90:	60fb      	str	r3, [r7, #12]
 8001b92:	4b2b      	ldr	r3, [pc, #172]	; (8001c40 <HAL_ADC_MspInit+0xf0>)
 8001b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b96:	4a2a      	ldr	r2, [pc, #168]	; (8001c40 <HAL_ADC_MspInit+0xf0>)
 8001b98:	f043 0301 	orr.w	r3, r3, #1
 8001b9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b9e:	4b28      	ldr	r3, [pc, #160]	; (8001c40 <HAL_ADC_MspInit+0xf0>)
 8001ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ba2:	f003 0301 	and.w	r3, r3, #1
 8001ba6:	60fb      	str	r3, [r7, #12]
 8001ba8:	68fb      	ldr	r3, [r7, #12]
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = CDS0_Pin|CDS1_Pin|CDS2_Pin|CDS3_Pin;
 8001baa:	2378      	movs	r3, #120	; 0x78
 8001bac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001bae:	2303      	movs	r3, #3
 8001bb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bb6:	f107 0314 	add.w	r3, r7, #20
 8001bba:	4619      	mov	r1, r3
 8001bbc:	4821      	ldr	r0, [pc, #132]	; (8001c44 <HAL_ADC_MspInit+0xf4>)
 8001bbe:	f003 f9b7 	bl	8004f30 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001bc2:	4b21      	ldr	r3, [pc, #132]	; (8001c48 <HAL_ADC_MspInit+0xf8>)
 8001bc4:	4a21      	ldr	r2, [pc, #132]	; (8001c4c <HAL_ADC_MspInit+0xfc>)
 8001bc6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001bc8:	4b1f      	ldr	r3, [pc, #124]	; (8001c48 <HAL_ADC_MspInit+0xf8>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001bce:	4b1e      	ldr	r3, [pc, #120]	; (8001c48 <HAL_ADC_MspInit+0xf8>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001bd4:	4b1c      	ldr	r3, [pc, #112]	; (8001c48 <HAL_ADC_MspInit+0xf8>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001bda:	4b1b      	ldr	r3, [pc, #108]	; (8001c48 <HAL_ADC_MspInit+0xf8>)
 8001bdc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001be0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001be2:	4b19      	ldr	r3, [pc, #100]	; (8001c48 <HAL_ADC_MspInit+0xf8>)
 8001be4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001be8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001bea:	4b17      	ldr	r3, [pc, #92]	; (8001c48 <HAL_ADC_MspInit+0xf8>)
 8001bec:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001bf0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001bf2:	4b15      	ldr	r3, [pc, #84]	; (8001c48 <HAL_ADC_MspInit+0xf8>)
 8001bf4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001bf8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001bfa:	4b13      	ldr	r3, [pc, #76]	; (8001c48 <HAL_ADC_MspInit+0xf8>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001c00:	4b11      	ldr	r3, [pc, #68]	; (8001c48 <HAL_ADC_MspInit+0xf8>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001c06:	4810      	ldr	r0, [pc, #64]	; (8001c48 <HAL_ADC_MspInit+0xf8>)
 8001c08:	f002 f9d4 	bl	8003fb4 <HAL_DMA_Init>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d001      	beq.n	8001c16 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001c12:	f7ff ff53 	bl	8001abc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	4a0b      	ldr	r2, [pc, #44]	; (8001c48 <HAL_ADC_MspInit+0xf8>)
 8001c1a:	639a      	str	r2, [r3, #56]	; 0x38
 8001c1c:	4a0a      	ldr	r2, [pc, #40]	; (8001c48 <HAL_ADC_MspInit+0xf8>)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 1, 0);
 8001c22:	2200      	movs	r2, #0
 8001c24:	2101      	movs	r1, #1
 8001c26:	2012      	movs	r0, #18
 8001c28:	f002 f98d 	bl	8003f46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001c2c:	2012      	movs	r0, #18
 8001c2e:	f002 f9a6 	bl	8003f7e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001c32:	bf00      	nop
 8001c34:	3728      	adds	r7, #40	; 0x28
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	40012000 	.word	0x40012000
 8001c40:	40023800 	.word	0x40023800
 8001c44:	40020000 	.word	0x40020000
 8001c48:	20000890 	.word	0x20000890
 8001c4c:	40026410 	.word	0x40026410

08001c50 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b08a      	sub	sp, #40	; 0x28
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c58:	f107 0314 	add.w	r3, r7, #20
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	601a      	str	r2, [r3, #0]
 8001c60:	605a      	str	r2, [r3, #4]
 8001c62:	609a      	str	r2, [r3, #8]
 8001c64:	60da      	str	r2, [r3, #12]
 8001c66:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a29      	ldr	r2, [pc, #164]	; (8001d14 <HAL_CAN_MspInit+0xc4>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d14c      	bne.n	8001d0c <HAL_CAN_MspInit+0xbc>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001c72:	2300      	movs	r3, #0
 8001c74:	613b      	str	r3, [r7, #16]
 8001c76:	4b28      	ldr	r3, [pc, #160]	; (8001d18 <HAL_CAN_MspInit+0xc8>)
 8001c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c7a:	4a27      	ldr	r2, [pc, #156]	; (8001d18 <HAL_CAN_MspInit+0xc8>)
 8001c7c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001c80:	6413      	str	r3, [r2, #64]	; 0x40
 8001c82:	4b25      	ldr	r3, [pc, #148]	; (8001d18 <HAL_CAN_MspInit+0xc8>)
 8001c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c8a:	613b      	str	r3, [r7, #16]
 8001c8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c8e:	2300      	movs	r3, #0
 8001c90:	60fb      	str	r3, [r7, #12]
 8001c92:	4b21      	ldr	r3, [pc, #132]	; (8001d18 <HAL_CAN_MspInit+0xc8>)
 8001c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c96:	4a20      	ldr	r2, [pc, #128]	; (8001d18 <HAL_CAN_MspInit+0xc8>)
 8001c98:	f043 0302 	orr.w	r3, r3, #2
 8001c9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c9e:	4b1e      	ldr	r3, [pc, #120]	; (8001d18 <HAL_CAN_MspInit+0xc8>)
 8001ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ca2:	f003 0302 	and.w	r3, r3, #2
 8001ca6:	60fb      	str	r3, [r7, #12]
 8001ca8:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001caa:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001cae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cb0:	2302      	movs	r3, #2
 8001cb2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cb8:	2303      	movs	r3, #3
 8001cba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001cbc:	2309      	movs	r3, #9
 8001cbe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cc0:	f107 0314 	add.w	r3, r7, #20
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	4815      	ldr	r0, [pc, #84]	; (8001d1c <HAL_CAN_MspInit+0xcc>)
 8001cc8:	f003 f932 	bl	8004f30 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 1, 0);
 8001ccc:	2200      	movs	r2, #0
 8001cce:	2101      	movs	r1, #1
 8001cd0:	2013      	movs	r0, #19
 8001cd2:	f002 f938 	bl	8003f46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8001cd6:	2013      	movs	r0, #19
 8001cd8:	f002 f951 	bl	8003f7e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 1, 0);
 8001cdc:	2200      	movs	r2, #0
 8001cde:	2101      	movs	r1, #1
 8001ce0:	2014      	movs	r0, #20
 8001ce2:	f002 f930 	bl	8003f46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001ce6:	2014      	movs	r0, #20
 8001ce8:	f002 f949 	bl	8003f7e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 1, 0);
 8001cec:	2200      	movs	r2, #0
 8001cee:	2101      	movs	r1, #1
 8001cf0:	2015      	movs	r0, #21
 8001cf2:	f002 f928 	bl	8003f46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8001cf6:	2015      	movs	r0, #21
 8001cf8:	f002 f941 	bl	8003f7e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 1, 0);
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	2101      	movs	r1, #1
 8001d00:	2016      	movs	r0, #22
 8001d02:	f002 f920 	bl	8003f46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8001d06:	2016      	movs	r0, #22
 8001d08:	f002 f939 	bl	8003f7e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001d0c:	bf00      	nop
 8001d0e:	3728      	adds	r7, #40	; 0x28
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}
 8001d14:	40006400 	.word	0x40006400
 8001d18:	40023800 	.word	0x40023800
 8001d1c:	40020400 	.word	0x40020400

08001d20 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b08a      	sub	sp, #40	; 0x28
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d28:	f107 0314 	add.w	r3, r7, #20
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	601a      	str	r2, [r3, #0]
 8001d30:	605a      	str	r2, [r3, #4]
 8001d32:	609a      	str	r2, [r3, #8]
 8001d34:	60da      	str	r2, [r3, #12]
 8001d36:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a70      	ldr	r2, [pc, #448]	; (8001f00 <HAL_SD_MspInit+0x1e0>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	f040 80da 	bne.w	8001ef8 <HAL_SD_MspInit+0x1d8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8001d44:	2300      	movs	r3, #0
 8001d46:	613b      	str	r3, [r7, #16]
 8001d48:	4b6e      	ldr	r3, [pc, #440]	; (8001f04 <HAL_SD_MspInit+0x1e4>)
 8001d4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d4c:	4a6d      	ldr	r2, [pc, #436]	; (8001f04 <HAL_SD_MspInit+0x1e4>)
 8001d4e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001d52:	6453      	str	r3, [r2, #68]	; 0x44
 8001d54:	4b6b      	ldr	r3, [pc, #428]	; (8001f04 <HAL_SD_MspInit+0x1e4>)
 8001d56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d58:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001d5c:	613b      	str	r3, [r7, #16]
 8001d5e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d60:	2300      	movs	r3, #0
 8001d62:	60fb      	str	r3, [r7, #12]
 8001d64:	4b67      	ldr	r3, [pc, #412]	; (8001f04 <HAL_SD_MspInit+0x1e4>)
 8001d66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d68:	4a66      	ldr	r2, [pc, #408]	; (8001f04 <HAL_SD_MspInit+0x1e4>)
 8001d6a:	f043 0304 	orr.w	r3, r3, #4
 8001d6e:	6313      	str	r3, [r2, #48]	; 0x30
 8001d70:	4b64      	ldr	r3, [pc, #400]	; (8001f04 <HAL_SD_MspInit+0x1e4>)
 8001d72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d74:	f003 0304 	and.w	r3, r3, #4
 8001d78:	60fb      	str	r3, [r7, #12]
 8001d7a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	60bb      	str	r3, [r7, #8]
 8001d80:	4b60      	ldr	r3, [pc, #384]	; (8001f04 <HAL_SD_MspInit+0x1e4>)
 8001d82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d84:	4a5f      	ldr	r2, [pc, #380]	; (8001f04 <HAL_SD_MspInit+0x1e4>)
 8001d86:	f043 0308 	orr.w	r3, r3, #8
 8001d8a:	6313      	str	r3, [r2, #48]	; 0x30
 8001d8c:	4b5d      	ldr	r3, [pc, #372]	; (8001f04 <HAL_SD_MspInit+0x1e4>)
 8001d8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d90:	f003 0308 	and.w	r3, r3, #8
 8001d94:	60bb      	str	r3, [r7, #8]
 8001d96:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8001d98:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8001d9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d9e:	2302      	movs	r3, #2
 8001da0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001da2:	2301      	movs	r3, #1
 8001da4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001da6:	2303      	movs	r3, #3
 8001da8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001daa:	230c      	movs	r3, #12
 8001dac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dae:	f107 0314 	add.w	r3, r7, #20
 8001db2:	4619      	mov	r1, r3
 8001db4:	4854      	ldr	r0, [pc, #336]	; (8001f08 <HAL_SD_MspInit+0x1e8>)
 8001db6:	f003 f8bb 	bl	8004f30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001dba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001dbe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dc0:	2302      	movs	r3, #2
 8001dc2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dc8:	2303      	movs	r3, #3
 8001dca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001dcc:	230c      	movs	r3, #12
 8001dce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dd0:	f107 0314 	add.w	r3, r7, #20
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	484c      	ldr	r0, [pc, #304]	; (8001f08 <HAL_SD_MspInit+0x1e8>)
 8001dd8:	f003 f8aa 	bl	8004f30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001ddc:	2304      	movs	r3, #4
 8001dde:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001de0:	2302      	movs	r3, #2
 8001de2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001de4:	2301      	movs	r3, #1
 8001de6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001de8:	2303      	movs	r3, #3
 8001dea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001dec:	230c      	movs	r3, #12
 8001dee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001df0:	f107 0314 	add.w	r3, r7, #20
 8001df4:	4619      	mov	r1, r3
 8001df6:	4845      	ldr	r0, [pc, #276]	; (8001f0c <HAL_SD_MspInit+0x1ec>)
 8001df8:	f003 f89a 	bl	8004f30 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8001dfc:	4b44      	ldr	r3, [pc, #272]	; (8001f10 <HAL_SD_MspInit+0x1f0>)
 8001dfe:	4a45      	ldr	r2, [pc, #276]	; (8001f14 <HAL_SD_MspInit+0x1f4>)
 8001e00:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8001e02:	4b43      	ldr	r3, [pc, #268]	; (8001f10 <HAL_SD_MspInit+0x1f0>)
 8001e04:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e08:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e0a:	4b41      	ldr	r3, [pc, #260]	; (8001f10 <HAL_SD_MspInit+0x1f0>)
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e10:	4b3f      	ldr	r3, [pc, #252]	; (8001f10 <HAL_SD_MspInit+0x1f0>)
 8001e12:	2200      	movs	r2, #0
 8001e14:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001e16:	4b3e      	ldr	r3, [pc, #248]	; (8001f10 <HAL_SD_MspInit+0x1f0>)
 8001e18:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e1c:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001e1e:	4b3c      	ldr	r3, [pc, #240]	; (8001f10 <HAL_SD_MspInit+0x1f0>)
 8001e20:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001e24:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001e26:	4b3a      	ldr	r3, [pc, #232]	; (8001f10 <HAL_SD_MspInit+0x1f0>)
 8001e28:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001e2c:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8001e2e:	4b38      	ldr	r3, [pc, #224]	; (8001f10 <HAL_SD_MspInit+0x1f0>)
 8001e30:	2220      	movs	r2, #32
 8001e32:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001e34:	4b36      	ldr	r3, [pc, #216]	; (8001f10 <HAL_SD_MspInit+0x1f0>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001e3a:	4b35      	ldr	r3, [pc, #212]	; (8001f10 <HAL_SD_MspInit+0x1f0>)
 8001e3c:	2204      	movs	r2, #4
 8001e3e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001e40:	4b33      	ldr	r3, [pc, #204]	; (8001f10 <HAL_SD_MspInit+0x1f0>)
 8001e42:	2203      	movs	r2, #3
 8001e44:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8001e46:	4b32      	ldr	r3, [pc, #200]	; (8001f10 <HAL_SD_MspInit+0x1f0>)
 8001e48:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001e4c:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001e4e:	4b30      	ldr	r3, [pc, #192]	; (8001f10 <HAL_SD_MspInit+0x1f0>)
 8001e50:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001e54:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8001e56:	482e      	ldr	r0, [pc, #184]	; (8001f10 <HAL_SD_MspInit+0x1f0>)
 8001e58:	f002 f8ac 	bl	8003fb4 <HAL_DMA_Init>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d001      	beq.n	8001e66 <HAL_SD_MspInit+0x146>
    {
      Error_Handler();
 8001e62:	f7ff fe2b 	bl	8001abc <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	4a29      	ldr	r2, [pc, #164]	; (8001f10 <HAL_SD_MspInit+0x1f0>)
 8001e6a:	641a      	str	r2, [r3, #64]	; 0x40
 8001e6c:	4a28      	ldr	r2, [pc, #160]	; (8001f10 <HAL_SD_MspInit+0x1f0>)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8001e72:	4b29      	ldr	r3, [pc, #164]	; (8001f18 <HAL_SD_MspInit+0x1f8>)
 8001e74:	4a29      	ldr	r2, [pc, #164]	; (8001f1c <HAL_SD_MspInit+0x1fc>)
 8001e76:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8001e78:	4b27      	ldr	r3, [pc, #156]	; (8001f18 <HAL_SD_MspInit+0x1f8>)
 8001e7a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e7e:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001e80:	4b25      	ldr	r3, [pc, #148]	; (8001f18 <HAL_SD_MspInit+0x1f8>)
 8001e82:	2240      	movs	r2, #64	; 0x40
 8001e84:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e86:	4b24      	ldr	r3, [pc, #144]	; (8001f18 <HAL_SD_MspInit+0x1f8>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001e8c:	4b22      	ldr	r3, [pc, #136]	; (8001f18 <HAL_SD_MspInit+0x1f8>)
 8001e8e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e92:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001e94:	4b20      	ldr	r3, [pc, #128]	; (8001f18 <HAL_SD_MspInit+0x1f8>)
 8001e96:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001e9a:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001e9c:	4b1e      	ldr	r3, [pc, #120]	; (8001f18 <HAL_SD_MspInit+0x1f8>)
 8001e9e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001ea2:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8001ea4:	4b1c      	ldr	r3, [pc, #112]	; (8001f18 <HAL_SD_MspInit+0x1f8>)
 8001ea6:	2220      	movs	r2, #32
 8001ea8:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001eaa:	4b1b      	ldr	r3, [pc, #108]	; (8001f18 <HAL_SD_MspInit+0x1f8>)
 8001eac:	2200      	movs	r2, #0
 8001eae:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001eb0:	4b19      	ldr	r3, [pc, #100]	; (8001f18 <HAL_SD_MspInit+0x1f8>)
 8001eb2:	2204      	movs	r2, #4
 8001eb4:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001eb6:	4b18      	ldr	r3, [pc, #96]	; (8001f18 <HAL_SD_MspInit+0x1f8>)
 8001eb8:	2203      	movs	r2, #3
 8001eba:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8001ebc:	4b16      	ldr	r3, [pc, #88]	; (8001f18 <HAL_SD_MspInit+0x1f8>)
 8001ebe:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001ec2:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001ec4:	4b14      	ldr	r3, [pc, #80]	; (8001f18 <HAL_SD_MspInit+0x1f8>)
 8001ec6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001eca:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8001ecc:	4812      	ldr	r0, [pc, #72]	; (8001f18 <HAL_SD_MspInit+0x1f8>)
 8001ece:	f002 f871 	bl	8003fb4 <HAL_DMA_Init>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d001      	beq.n	8001edc <HAL_SD_MspInit+0x1bc>
    {
      Error_Handler();
 8001ed8:	f7ff fdf0 	bl	8001abc <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	4a0e      	ldr	r2, [pc, #56]	; (8001f18 <HAL_SD_MspInit+0x1f8>)
 8001ee0:	63da      	str	r2, [r3, #60]	; 0x3c
 8001ee2:	4a0d      	ldr	r2, [pc, #52]	; (8001f18 <HAL_SD_MspInit+0x1f8>)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 1, 0);
 8001ee8:	2200      	movs	r2, #0
 8001eea:	2101      	movs	r1, #1
 8001eec:	2031      	movs	r0, #49	; 0x31
 8001eee:	f002 f82a 	bl	8003f46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8001ef2:	2031      	movs	r0, #49	; 0x31
 8001ef4:	f002 f843 	bl	8003f7e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8001ef8:	bf00      	nop
 8001efa:	3728      	adds	r7, #40	; 0x28
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	40012c00 	.word	0x40012c00
 8001f04:	40023800 	.word	0x40023800
 8001f08:	40020800 	.word	0x40020800
 8001f0c:	40020c00 	.word	0x40020c00
 8001f10:	200005d8 	.word	0x200005d8
 8001f14:	40026458 	.word	0x40026458
 8001f18:	20000b24 	.word	0x20000b24
 8001f1c:	400264a0 	.word	0x400264a0

08001f20 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b08a      	sub	sp, #40	; 0x28
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f28:	f107 0314 	add.w	r3, r7, #20
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	601a      	str	r2, [r3, #0]
 8001f30:	605a      	str	r2, [r3, #4]
 8001f32:	609a      	str	r2, [r3, #8]
 8001f34:	60da      	str	r2, [r3, #12]
 8001f36:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a5a      	ldr	r2, [pc, #360]	; (80020a8 <HAL_SPI_MspInit+0x188>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	f040 80ad 	bne.w	800209e <HAL_SPI_MspInit+0x17e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001f44:	2300      	movs	r3, #0
 8001f46:	613b      	str	r3, [r7, #16]
 8001f48:	4b58      	ldr	r3, [pc, #352]	; (80020ac <HAL_SPI_MspInit+0x18c>)
 8001f4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f4c:	4a57      	ldr	r2, [pc, #348]	; (80020ac <HAL_SPI_MspInit+0x18c>)
 8001f4e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f52:	6413      	str	r3, [r2, #64]	; 0x40
 8001f54:	4b55      	ldr	r3, [pc, #340]	; (80020ac <HAL_SPI_MspInit+0x18c>)
 8001f56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f58:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f5c:	613b      	str	r3, [r7, #16]
 8001f5e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f60:	2300      	movs	r3, #0
 8001f62:	60fb      	str	r3, [r7, #12]
 8001f64:	4b51      	ldr	r3, [pc, #324]	; (80020ac <HAL_SPI_MspInit+0x18c>)
 8001f66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f68:	4a50      	ldr	r2, [pc, #320]	; (80020ac <HAL_SPI_MspInit+0x18c>)
 8001f6a:	f043 0304 	orr.w	r3, r3, #4
 8001f6e:	6313      	str	r3, [r2, #48]	; 0x30
 8001f70:	4b4e      	ldr	r3, [pc, #312]	; (80020ac <HAL_SPI_MspInit+0x18c>)
 8001f72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f74:	f003 0304 	and.w	r3, r3, #4
 8001f78:	60fb      	str	r3, [r7, #12]
 8001f7a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	60bb      	str	r3, [r7, #8]
 8001f80:	4b4a      	ldr	r3, [pc, #296]	; (80020ac <HAL_SPI_MspInit+0x18c>)
 8001f82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f84:	4a49      	ldr	r2, [pc, #292]	; (80020ac <HAL_SPI_MspInit+0x18c>)
 8001f86:	f043 0302 	orr.w	r3, r3, #2
 8001f8a:	6313      	str	r3, [r2, #48]	; 0x30
 8001f8c:	4b47      	ldr	r3, [pc, #284]	; (80020ac <HAL_SPI_MspInit+0x18c>)
 8001f8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f90:	f003 0302 	and.w	r3, r3, #2
 8001f94:	60bb      	str	r3, [r7, #8]
 8001f96:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001f98:	230c      	movs	r3, #12
 8001f9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f9c:	2302      	movs	r3, #2
 8001f9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fa4:	2303      	movs	r3, #3
 8001fa6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001fa8:	2305      	movs	r3, #5
 8001faa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fac:	f107 0314 	add.w	r3, r7, #20
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	483f      	ldr	r0, [pc, #252]	; (80020b0 <HAL_SPI_MspInit+0x190>)
 8001fb4:	f002 ffbc 	bl	8004f30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001fb8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001fbc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fbe:	2302      	movs	r3, #2
 8001fc0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fc6:	2303      	movs	r3, #3
 8001fc8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001fca:	2305      	movs	r3, #5
 8001fcc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fce:	f107 0314 	add.w	r3, r7, #20
 8001fd2:	4619      	mov	r1, r3
 8001fd4:	4837      	ldr	r0, [pc, #220]	; (80020b4 <HAL_SPI_MspInit+0x194>)
 8001fd6:	f002 ffab 	bl	8004f30 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8001fda:	4b37      	ldr	r3, [pc, #220]	; (80020b8 <HAL_SPI_MspInit+0x198>)
 8001fdc:	4a37      	ldr	r2, [pc, #220]	; (80020bc <HAL_SPI_MspInit+0x19c>)
 8001fde:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8001fe0:	4b35      	ldr	r3, [pc, #212]	; (80020b8 <HAL_SPI_MspInit+0x198>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001fe6:	4b34      	ldr	r3, [pc, #208]	; (80020b8 <HAL_SPI_MspInit+0x198>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001fec:	4b32      	ldr	r3, [pc, #200]	; (80020b8 <HAL_SPI_MspInit+0x198>)
 8001fee:	2200      	movs	r2, #0
 8001ff0:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001ff2:	4b31      	ldr	r3, [pc, #196]	; (80020b8 <HAL_SPI_MspInit+0x198>)
 8001ff4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ff8:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ffa:	4b2f      	ldr	r3, [pc, #188]	; (80020b8 <HAL_SPI_MspInit+0x198>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002000:	4b2d      	ldr	r3, [pc, #180]	; (80020b8 <HAL_SPI_MspInit+0x198>)
 8002002:	2200      	movs	r2, #0
 8002004:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8002006:	4b2c      	ldr	r3, [pc, #176]	; (80020b8 <HAL_SPI_MspInit+0x198>)
 8002008:	2200      	movs	r2, #0
 800200a:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800200c:	4b2a      	ldr	r3, [pc, #168]	; (80020b8 <HAL_SPI_MspInit+0x198>)
 800200e:	2200      	movs	r2, #0
 8002010:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002012:	4b29      	ldr	r3, [pc, #164]	; (80020b8 <HAL_SPI_MspInit+0x198>)
 8002014:	2200      	movs	r2, #0
 8002016:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8002018:	4827      	ldr	r0, [pc, #156]	; (80020b8 <HAL_SPI_MspInit+0x198>)
 800201a:	f001 ffcb 	bl	8003fb4 <HAL_DMA_Init>
 800201e:	4603      	mov	r3, r0
 8002020:	2b00      	cmp	r3, #0
 8002022:	d001      	beq.n	8002028 <HAL_SPI_MspInit+0x108>
    {
      Error_Handler();
 8002024:	f7ff fd4a 	bl	8001abc <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	4a23      	ldr	r2, [pc, #140]	; (80020b8 <HAL_SPI_MspInit+0x198>)
 800202c:	64da      	str	r2, [r3, #76]	; 0x4c
 800202e:	4a22      	ldr	r2, [pc, #136]	; (80020b8 <HAL_SPI_MspInit+0x198>)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8002034:	4b22      	ldr	r3, [pc, #136]	; (80020c0 <HAL_SPI_MspInit+0x1a0>)
 8002036:	4a23      	ldr	r2, [pc, #140]	; (80020c4 <HAL_SPI_MspInit+0x1a4>)
 8002038:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 800203a:	4b21      	ldr	r3, [pc, #132]	; (80020c0 <HAL_SPI_MspInit+0x1a0>)
 800203c:	2200      	movs	r2, #0
 800203e:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002040:	4b1f      	ldr	r3, [pc, #124]	; (80020c0 <HAL_SPI_MspInit+0x1a0>)
 8002042:	2240      	movs	r2, #64	; 0x40
 8002044:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002046:	4b1e      	ldr	r3, [pc, #120]	; (80020c0 <HAL_SPI_MspInit+0x1a0>)
 8002048:	2200      	movs	r2, #0
 800204a:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800204c:	4b1c      	ldr	r3, [pc, #112]	; (80020c0 <HAL_SPI_MspInit+0x1a0>)
 800204e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002052:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002054:	4b1a      	ldr	r3, [pc, #104]	; (80020c0 <HAL_SPI_MspInit+0x1a0>)
 8002056:	2200      	movs	r2, #0
 8002058:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800205a:	4b19      	ldr	r3, [pc, #100]	; (80020c0 <HAL_SPI_MspInit+0x1a0>)
 800205c:	2200      	movs	r2, #0
 800205e:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8002060:	4b17      	ldr	r3, [pc, #92]	; (80020c0 <HAL_SPI_MspInit+0x1a0>)
 8002062:	2200      	movs	r2, #0
 8002064:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002066:	4b16      	ldr	r3, [pc, #88]	; (80020c0 <HAL_SPI_MspInit+0x1a0>)
 8002068:	2200      	movs	r2, #0
 800206a:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800206c:	4b14      	ldr	r3, [pc, #80]	; (80020c0 <HAL_SPI_MspInit+0x1a0>)
 800206e:	2200      	movs	r2, #0
 8002070:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8002072:	4813      	ldr	r0, [pc, #76]	; (80020c0 <HAL_SPI_MspInit+0x1a0>)
 8002074:	f001 ff9e 	bl	8003fb4 <HAL_DMA_Init>
 8002078:	4603      	mov	r3, r0
 800207a:	2b00      	cmp	r3, #0
 800207c:	d001      	beq.n	8002082 <HAL_SPI_MspInit+0x162>
    {
      Error_Handler();
 800207e:	f7ff fd1d 	bl	8001abc <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	4a0e      	ldr	r2, [pc, #56]	; (80020c0 <HAL_SPI_MspInit+0x1a0>)
 8002086:	649a      	str	r2, [r3, #72]	; 0x48
 8002088:	4a0d      	ldr	r2, [pc, #52]	; (80020c0 <HAL_SPI_MspInit+0x1a0>)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 1, 0);
 800208e:	2200      	movs	r2, #0
 8002090:	2101      	movs	r1, #1
 8002092:	2024      	movs	r0, #36	; 0x24
 8002094:	f001 ff57 	bl	8003f46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8002098:	2024      	movs	r0, #36	; 0x24
 800209a:	f001 ff70 	bl	8003f7e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800209e:	bf00      	nop
 80020a0:	3728      	adds	r7, #40	; 0x28
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	bf00      	nop
 80020a8:	40003800 	.word	0x40003800
 80020ac:	40023800 	.word	0x40023800
 80020b0:	40020800 	.word	0x40020800
 80020b4:	40020400 	.word	0x40020400
 80020b8:	20000780 	.word	0x20000780
 80020bc:	40026058 	.word	0x40026058
 80020c0:	20000f54 	.word	0x20000f54
 80020c4:	40026070 	.word	0x40026070

080020c8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b08a      	sub	sp, #40	; 0x28
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020d0:	f107 0314 	add.w	r3, r7, #20
 80020d4:	2200      	movs	r2, #0
 80020d6:	601a      	str	r2, [r3, #0]
 80020d8:	605a      	str	r2, [r3, #4]
 80020da:	609a      	str	r2, [r3, #8]
 80020dc:	60da      	str	r2, [r3, #12]
 80020de:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a19      	ldr	r2, [pc, #100]	; (800214c <HAL_TIM_Encoder_MspInit+0x84>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d12b      	bne.n	8002142 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 80020ea:	2300      	movs	r3, #0
 80020ec:	613b      	str	r3, [r7, #16]
 80020ee:	4b18      	ldr	r3, [pc, #96]	; (8002150 <HAL_TIM_Encoder_MspInit+0x88>)
 80020f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020f2:	4a17      	ldr	r2, [pc, #92]	; (8002150 <HAL_TIM_Encoder_MspInit+0x88>)
 80020f4:	f043 0302 	orr.w	r3, r3, #2
 80020f8:	6453      	str	r3, [r2, #68]	; 0x44
 80020fa:	4b15      	ldr	r3, [pc, #84]	; (8002150 <HAL_TIM_Encoder_MspInit+0x88>)
 80020fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020fe:	f003 0302 	and.w	r3, r3, #2
 8002102:	613b      	str	r3, [r7, #16]
 8002104:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002106:	2300      	movs	r3, #0
 8002108:	60fb      	str	r3, [r7, #12]
 800210a:	4b11      	ldr	r3, [pc, #68]	; (8002150 <HAL_TIM_Encoder_MspInit+0x88>)
 800210c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800210e:	4a10      	ldr	r2, [pc, #64]	; (8002150 <HAL_TIM_Encoder_MspInit+0x88>)
 8002110:	f043 0304 	orr.w	r3, r3, #4
 8002114:	6313      	str	r3, [r2, #48]	; 0x30
 8002116:	4b0e      	ldr	r3, [pc, #56]	; (8002150 <HAL_TIM_Encoder_MspInit+0x88>)
 8002118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800211a:	f003 0304 	and.w	r3, r3, #4
 800211e:	60fb      	str	r3, [r7, #12]
 8002120:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_A_Pin|ENCODER_B_Pin;
 8002122:	23c0      	movs	r3, #192	; 0xc0
 8002124:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002126:	2302      	movs	r3, #2
 8002128:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800212a:	2300      	movs	r3, #0
 800212c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800212e:	2300      	movs	r3, #0
 8002130:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002132:	2303      	movs	r3, #3
 8002134:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002136:	f107 0314 	add.w	r3, r7, #20
 800213a:	4619      	mov	r1, r3
 800213c:	4805      	ldr	r0, [pc, #20]	; (8002154 <HAL_TIM_Encoder_MspInit+0x8c>)
 800213e:	f002 fef7 	bl	8004f30 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8002142:	bf00      	nop
 8002144:	3728      	adds	r7, #40	; 0x28
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	40010400 	.word	0x40010400
 8002150:	40023800 	.word	0x40023800
 8002154:	40020800 	.word	0x40020800

08002158 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b08c      	sub	sp, #48	; 0x30
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002160:	f107 031c 	add.w	r3, r7, #28
 8002164:	2200      	movs	r2, #0
 8002166:	601a      	str	r2, [r3, #0]
 8002168:	605a      	str	r2, [r3, #4]
 800216a:	609a      	str	r2, [r3, #8]
 800216c:	60da      	str	r2, [r3, #12]
 800216e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a65      	ldr	r2, [pc, #404]	; (800230c <HAL_UART_MspInit+0x1b4>)
 8002176:	4293      	cmp	r3, r2
 8002178:	f040 8091 	bne.w	800229e <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800217c:	2300      	movs	r3, #0
 800217e:	61bb      	str	r3, [r7, #24]
 8002180:	4b63      	ldr	r3, [pc, #396]	; (8002310 <HAL_UART_MspInit+0x1b8>)
 8002182:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002184:	4a62      	ldr	r2, [pc, #392]	; (8002310 <HAL_UART_MspInit+0x1b8>)
 8002186:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800218a:	6413      	str	r3, [r2, #64]	; 0x40
 800218c:	4b60      	ldr	r3, [pc, #384]	; (8002310 <HAL_UART_MspInit+0x1b8>)
 800218e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002190:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002194:	61bb      	str	r3, [r7, #24]
 8002196:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002198:	2300      	movs	r3, #0
 800219a:	617b      	str	r3, [r7, #20]
 800219c:	4b5c      	ldr	r3, [pc, #368]	; (8002310 <HAL_UART_MspInit+0x1b8>)
 800219e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a0:	4a5b      	ldr	r2, [pc, #364]	; (8002310 <HAL_UART_MspInit+0x1b8>)
 80021a2:	f043 0308 	orr.w	r3, r3, #8
 80021a6:	6313      	str	r3, [r2, #48]	; 0x30
 80021a8:	4b59      	ldr	r3, [pc, #356]	; (8002310 <HAL_UART_MspInit+0x1b8>)
 80021aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ac:	f003 0308 	and.w	r3, r3, #8
 80021b0:	617b      	str	r3, [r7, #20]
 80021b2:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80021b4:	2360      	movs	r3, #96	; 0x60
 80021b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021b8:	2302      	movs	r3, #2
 80021ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021bc:	2300      	movs	r3, #0
 80021be:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021c0:	2303      	movs	r3, #3
 80021c2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80021c4:	2307      	movs	r3, #7
 80021c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021c8:	f107 031c 	add.w	r3, r7, #28
 80021cc:	4619      	mov	r1, r3
 80021ce:	4851      	ldr	r0, [pc, #324]	; (8002314 <HAL_UART_MspInit+0x1bc>)
 80021d0:	f002 feae 	bl	8004f30 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80021d4:	4b50      	ldr	r3, [pc, #320]	; (8002318 <HAL_UART_MspInit+0x1c0>)
 80021d6:	4a51      	ldr	r2, [pc, #324]	; (800231c <HAL_UART_MspInit+0x1c4>)
 80021d8:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80021da:	4b4f      	ldr	r3, [pc, #316]	; (8002318 <HAL_UART_MspInit+0x1c0>)
 80021dc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80021e0:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80021e2:	4b4d      	ldr	r3, [pc, #308]	; (8002318 <HAL_UART_MspInit+0x1c0>)
 80021e4:	2200      	movs	r2, #0
 80021e6:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80021e8:	4b4b      	ldr	r3, [pc, #300]	; (8002318 <HAL_UART_MspInit+0x1c0>)
 80021ea:	2200      	movs	r2, #0
 80021ec:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80021ee:	4b4a      	ldr	r3, [pc, #296]	; (8002318 <HAL_UART_MspInit+0x1c0>)
 80021f0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80021f4:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80021f6:	4b48      	ldr	r3, [pc, #288]	; (8002318 <HAL_UART_MspInit+0x1c0>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80021fc:	4b46      	ldr	r3, [pc, #280]	; (8002318 <HAL_UART_MspInit+0x1c0>)
 80021fe:	2200      	movs	r2, #0
 8002200:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002202:	4b45      	ldr	r3, [pc, #276]	; (8002318 <HAL_UART_MspInit+0x1c0>)
 8002204:	2200      	movs	r2, #0
 8002206:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002208:	4b43      	ldr	r3, [pc, #268]	; (8002318 <HAL_UART_MspInit+0x1c0>)
 800220a:	2200      	movs	r2, #0
 800220c:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800220e:	4b42      	ldr	r3, [pc, #264]	; (8002318 <HAL_UART_MspInit+0x1c0>)
 8002210:	2200      	movs	r2, #0
 8002212:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002214:	4840      	ldr	r0, [pc, #256]	; (8002318 <HAL_UART_MspInit+0x1c0>)
 8002216:	f001 fecd 	bl	8003fb4 <HAL_DMA_Init>
 800221a:	4603      	mov	r3, r0
 800221c:	2b00      	cmp	r3, #0
 800221e:	d001      	beq.n	8002224 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8002220:	f7ff fc4c 	bl	8001abc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	4a3c      	ldr	r2, [pc, #240]	; (8002318 <HAL_UART_MspInit+0x1c0>)
 8002228:	635a      	str	r2, [r3, #52]	; 0x34
 800222a:	4a3b      	ldr	r2, [pc, #236]	; (8002318 <HAL_UART_MspInit+0x1c0>)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8002230:	4b3b      	ldr	r3, [pc, #236]	; (8002320 <HAL_UART_MspInit+0x1c8>)
 8002232:	4a3c      	ldr	r2, [pc, #240]	; (8002324 <HAL_UART_MspInit+0x1cc>)
 8002234:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8002236:	4b3a      	ldr	r3, [pc, #232]	; (8002320 <HAL_UART_MspInit+0x1c8>)
 8002238:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800223c:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800223e:	4b38      	ldr	r3, [pc, #224]	; (8002320 <HAL_UART_MspInit+0x1c8>)
 8002240:	2240      	movs	r2, #64	; 0x40
 8002242:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002244:	4b36      	ldr	r3, [pc, #216]	; (8002320 <HAL_UART_MspInit+0x1c8>)
 8002246:	2200      	movs	r2, #0
 8002248:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800224a:	4b35      	ldr	r3, [pc, #212]	; (8002320 <HAL_UART_MspInit+0x1c8>)
 800224c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002250:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002252:	4b33      	ldr	r3, [pc, #204]	; (8002320 <HAL_UART_MspInit+0x1c8>)
 8002254:	2200      	movs	r2, #0
 8002256:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002258:	4b31      	ldr	r3, [pc, #196]	; (8002320 <HAL_UART_MspInit+0x1c8>)
 800225a:	2200      	movs	r2, #0
 800225c:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800225e:	4b30      	ldr	r3, [pc, #192]	; (8002320 <HAL_UART_MspInit+0x1c8>)
 8002260:	2200      	movs	r2, #0
 8002262:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002264:	4b2e      	ldr	r3, [pc, #184]	; (8002320 <HAL_UART_MspInit+0x1c8>)
 8002266:	2200      	movs	r2, #0
 8002268:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800226a:	4b2d      	ldr	r3, [pc, #180]	; (8002320 <HAL_UART_MspInit+0x1c8>)
 800226c:	2200      	movs	r2, #0
 800226e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002270:	482b      	ldr	r0, [pc, #172]	; (8002320 <HAL_UART_MspInit+0x1c8>)
 8002272:	f001 fe9f 	bl	8003fb4 <HAL_DMA_Init>
 8002276:	4603      	mov	r3, r0
 8002278:	2b00      	cmp	r3, #0
 800227a:	d001      	beq.n	8002280 <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 800227c:	f7ff fc1e 	bl	8001abc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	4a27      	ldr	r2, [pc, #156]	; (8002320 <HAL_UART_MspInit+0x1c8>)
 8002284:	631a      	str	r2, [r3, #48]	; 0x30
 8002286:	4a26      	ldr	r2, [pc, #152]	; (8002320 <HAL_UART_MspInit+0x1c8>)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 800228c:	2200      	movs	r2, #0
 800228e:	2101      	movs	r1, #1
 8002290:	2026      	movs	r0, #38	; 0x26
 8002292:	f001 fe58 	bl	8003f46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002296:	2026      	movs	r0, #38	; 0x26
 8002298:	f001 fe71 	bl	8003f7e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800229c:	e031      	b.n	8002302 <HAL_UART_MspInit+0x1aa>
  else if(huart->Instance==USART3)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a21      	ldr	r2, [pc, #132]	; (8002328 <HAL_UART_MspInit+0x1d0>)
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d12c      	bne.n	8002302 <HAL_UART_MspInit+0x1aa>
    __HAL_RCC_USART3_CLK_ENABLE();
 80022a8:	2300      	movs	r3, #0
 80022aa:	613b      	str	r3, [r7, #16]
 80022ac:	4b18      	ldr	r3, [pc, #96]	; (8002310 <HAL_UART_MspInit+0x1b8>)
 80022ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022b0:	4a17      	ldr	r2, [pc, #92]	; (8002310 <HAL_UART_MspInit+0x1b8>)
 80022b2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022b6:	6413      	str	r3, [r2, #64]	; 0x40
 80022b8:	4b15      	ldr	r3, [pc, #84]	; (8002310 <HAL_UART_MspInit+0x1b8>)
 80022ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022bc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80022c0:	613b      	str	r3, [r7, #16]
 80022c2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80022c4:	2300      	movs	r3, #0
 80022c6:	60fb      	str	r3, [r7, #12]
 80022c8:	4b11      	ldr	r3, [pc, #68]	; (8002310 <HAL_UART_MspInit+0x1b8>)
 80022ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022cc:	4a10      	ldr	r2, [pc, #64]	; (8002310 <HAL_UART_MspInit+0x1b8>)
 80022ce:	f043 0308 	orr.w	r3, r3, #8
 80022d2:	6313      	str	r3, [r2, #48]	; 0x30
 80022d4:	4b0e      	ldr	r3, [pc, #56]	; (8002310 <HAL_UART_MspInit+0x1b8>)
 80022d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022d8:	f003 0308 	and.w	r3, r3, #8
 80022dc:	60fb      	str	r3, [r7, #12]
 80022de:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80022e0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80022e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022e6:	2302      	movs	r3, #2
 80022e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ea:	2300      	movs	r3, #0
 80022ec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022ee:	2303      	movs	r3, #3
 80022f0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80022f2:	2307      	movs	r3, #7
 80022f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022f6:	f107 031c 	add.w	r3, r7, #28
 80022fa:	4619      	mov	r1, r3
 80022fc:	4805      	ldr	r0, [pc, #20]	; (8002314 <HAL_UART_MspInit+0x1bc>)
 80022fe:	f002 fe17 	bl	8004f30 <HAL_GPIO_Init>
}
 8002302:	bf00      	nop
 8002304:	3730      	adds	r7, #48	; 0x30
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	40004400 	.word	0x40004400
 8002310:	40023800 	.word	0x40023800
 8002314:	40020c00 	.word	0x40020c00
 8002318:	20000638 	.word	0x20000638
 800231c:	40026088 	.word	0x40026088
 8002320:	2000082c 	.word	0x2000082c
 8002324:	400260a0 	.word	0x400260a0
 8002328:	40004800 	.word	0x40004800

0800232c <LL_TIM_DisableCounter>:
{
 800232c:	b480      	push	{r7}
 800232e:	b083      	sub	sp, #12
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f023 0201 	bic.w	r2, r3, #1
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	601a      	str	r2, [r3, #0]
}
 8002340:	bf00      	nop
 8002342:	370c      	adds	r7, #12
 8002344:	46bd      	mov	sp, r7
 8002346:	bc80      	pop	{r7}
 8002348:	4770      	bx	lr

0800234a <LL_TIM_ClearFlag_UPDATE>:
{
 800234a:	b480      	push	{r7}
 800234c:	b083      	sub	sp, #12
 800234e:	af00      	add	r7, sp, #0
 8002350:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	f06f 0201 	mvn.w	r2, #1
 8002358:	611a      	str	r2, [r3, #16]
}
 800235a:	bf00      	nop
 800235c:	370c      	adds	r7, #12
 800235e:	46bd      	mov	sp, r7
 8002360:	bc80      	pop	{r7}
 8002362:	4770      	bx	lr

08002364 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002364:	b480      	push	{r7}
 8002366:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002368:	bf00      	nop
 800236a:	46bd      	mov	sp, r7
 800236c:	bc80      	pop	{r7}
 800236e:	4770      	bx	lr

08002370 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002370:	b480      	push	{r7}
 8002372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002374:	e7fe      	b.n	8002374 <HardFault_Handler+0x4>

08002376 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002376:	b480      	push	{r7}
 8002378:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800237a:	e7fe      	b.n	800237a <MemManage_Handler+0x4>

0800237c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800237c:	b480      	push	{r7}
 800237e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002380:	e7fe      	b.n	8002380 <BusFault_Handler+0x4>

08002382 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002382:	b480      	push	{r7}
 8002384:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002386:	e7fe      	b.n	8002386 <UsageFault_Handler+0x4>

08002388 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002388:	b480      	push	{r7}
 800238a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800238c:	bf00      	nop
 800238e:	46bd      	mov	sp, r7
 8002390:	bc80      	pop	{r7}
 8002392:	4770      	bx	lr

08002394 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002394:	b480      	push	{r7}
 8002396:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002398:	bf00      	nop
 800239a:	46bd      	mov	sp, r7
 800239c:	bc80      	pop	{r7}
 800239e:	4770      	bx	lr

080023a0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023a0:	b480      	push	{r7}
 80023a2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023a4:	bf00      	nop
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bc80      	pop	{r7}
 80023aa:	4770      	bx	lr

080023ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023b0:	f000 f9b2 	bl	8002718 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023b4:	bf00      	nop
 80023b6:	bd80      	pop	{r7, pc}

080023b8 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80023bc:	4802      	ldr	r0, [pc, #8]	; (80023c8 <DMA1_Stream3_IRQHandler+0x10>)
 80023be:	f002 f86f 	bl	80044a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80023c2:	bf00      	nop
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	bf00      	nop
 80023c8:	20000780 	.word	0x20000780

080023cc <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80023d0:	4802      	ldr	r0, [pc, #8]	; (80023dc <DMA1_Stream4_IRQHandler+0x10>)
 80023d2:	f002 f865 	bl	80044a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80023d6:	bf00      	nop
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	20000f54 	.word	0x20000f54

080023e0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80023e4:	4802      	ldr	r0, [pc, #8]	; (80023f0 <DMA1_Stream5_IRQHandler+0x10>)
 80023e6:	f002 f85b 	bl	80044a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80023ea:	bf00      	nop
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	20000638 	.word	0x20000638

080023f4 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80023f8:	4802      	ldr	r0, [pc, #8]	; (8002404 <DMA1_Stream6_IRQHandler+0x10>)
 80023fa:	f002 f851 	bl	80044a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80023fe:	bf00      	nop
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	2000082c 	.word	0x2000082c

08002408 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800240c:	4802      	ldr	r0, [pc, #8]	; (8002418 <ADC_IRQHandler+0x10>)
 800240e:	f000 fa04 	bl	800281a <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002412:	bf00      	nop
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	200007e4 	.word	0x200007e4

0800241c <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002420:	4802      	ldr	r0, [pc, #8]	; (800242c <CAN1_TX_IRQHandler+0x10>)
 8002422:	f001 fa92 	bl	800394a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8002426:	bf00      	nop
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	20000f14 	.word	0x20000f14

08002430 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002434:	4802      	ldr	r0, [pc, #8]	; (8002440 <CAN1_RX0_IRQHandler+0x10>)
 8002436:	f001 fa88 	bl	800394a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800243a:	bf00      	nop
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	20000f14 	.word	0x20000f14

08002444 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002448:	4802      	ldr	r0, [pc, #8]	; (8002454 <CAN1_RX1_IRQHandler+0x10>)
 800244a:	f001 fa7e 	bl	800394a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 800244e:	bf00      	nop
 8002450:	bd80      	pop	{r7, pc}
 8002452:	bf00      	nop
 8002454:	20000f14 	.word	0x20000f14

08002458 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800245c:	4802      	ldr	r0, [pc, #8]	; (8002468 <CAN1_SCE_IRQHandler+0x10>)
 800245e:	f001 fa74 	bl	800394a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 8002462:	bf00      	nop
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	20000f14 	.word	0x20000f14

0800246c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	LL_TIM_DisableCounter(TIM3);
 8002470:	4808      	ldr	r0, [pc, #32]	; (8002494 <TIM3_IRQHandler+0x28>)
 8002472:	f7ff ff5b 	bl	800232c <LL_TIM_DisableCounter>
	// -- FLIR VERSIOKN --
	/*
	 //HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, RESET);
	 */

	HAL_GPIO_WritePin(SIG_AUTOFOCUS_GPIO_Port, SIG_AUTOFOCUS_Pin, RESET);
 8002476:	2200      	movs	r2, #0
 8002478:	2120      	movs	r1, #32
 800247a:	4807      	ldr	r0, [pc, #28]	; (8002498 <TIM3_IRQHandler+0x2c>)
 800247c:	f002 ff0d 	bl	800529a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, RESET);
 8002480:	2200      	movs	r2, #0
 8002482:	2110      	movs	r1, #16
 8002484:	4804      	ldr	r0, [pc, #16]	; (8002498 <TIM3_IRQHandler+0x2c>)
 8002486:	f002 ff08 	bl	800529a <HAL_GPIO_WritePin>

  /* USER CODE END TIM3_IRQn 0 */
  /* USER CODE BEGIN TIM3_IRQn 1 */
	LL_TIM_ClearFlag_UPDATE(TIM3);
 800248a:	4802      	ldr	r0, [pc, #8]	; (8002494 <TIM3_IRQHandler+0x28>)
 800248c:	f7ff ff5d 	bl	800234a <LL_TIM_ClearFlag_UPDATE>
  /* USER CODE END TIM3_IRQn 1 */
}
 8002490:	bf00      	nop
 8002492:	bd80      	pop	{r7, pc}
 8002494:	40000400 	.word	0x40000400
 8002498:	40021800 	.word	0x40021800

0800249c <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80024a0:	4802      	ldr	r0, [pc, #8]	; (80024ac <SPI2_IRQHandler+0x10>)
 80024a2:	f006 f997 	bl	80087d4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80024a6:	bf00      	nop
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	bf00      	nop
 80024ac:	20000698 	.word	0x20000698

080024b0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80024b4:	4802      	ldr	r0, [pc, #8]	; (80024c0 <USART2_IRQHandler+0x10>)
 80024b6:	f006 fd67 	bl	8008f88 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80024ba:	bf00      	nop
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	20000ed4 	.word	0x20000ed4

080024c4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI Line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 80024c8:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80024cc:	f002 ff16 	bl	80052fc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 80024d0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80024d4:	f002 ff12 	bl	80052fc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 80024d8:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80024dc:	f002 ff0e 	bl	80052fc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80024e0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80024e4:	f002 ff0a 	bl	80052fc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 80024e8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80024ec:	f002 ff06 	bl	80052fc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80024f0:	bf00      	nop
 80024f2:	bd80      	pop	{r7, pc}

080024f4 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 80024f8:	4802      	ldr	r0, [pc, #8]	; (8002504 <SDIO_IRQHandler+0x10>)
 80024fa:	f005 f8fb 	bl	80076f4 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 80024fe:	bf00      	nop
 8002500:	bd80      	pop	{r7, pc}
 8002502:	bf00      	nop
 8002504:	20000b90 	.word	0x20000b90

08002508 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800250c:	4802      	ldr	r0, [pc, #8]	; (8002518 <DMA2_Stream0_IRQHandler+0x10>)
 800250e:	f001 ffc7 	bl	80044a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002512:	bf00      	nop
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	20000890 	.word	0x20000890

0800251c <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8002520:	4802      	ldr	r0, [pc, #8]	; (800252c <DMA2_Stream3_IRQHandler+0x10>)
 8002522:	f001 ffbd 	bl	80044a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8002526:	bf00      	nop
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	200005d8 	.word	0x200005d8

08002530 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002534:	4802      	ldr	r0, [pc, #8]	; (8002540 <OTG_FS_IRQHandler+0x10>)
 8002536:	f003 f838 	bl	80055aa <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800253a:	bf00      	nop
 800253c:	bd80      	pop	{r7, pc}
 800253e:	bf00      	nop
 8002540:	20001c50 	.word	0x20001c50

08002544 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8002548:	4802      	ldr	r0, [pc, #8]	; (8002554 <DMA2_Stream6_IRQHandler+0x10>)
 800254a:	f001 ffa9 	bl	80044a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 800254e:	bf00      	nop
 8002550:	bd80      	pop	{r7, pc}
 8002552:	bf00      	nop
 8002554:	20000b24 	.word	0x20000b24

08002558 <_sbrk>:
 8002558:	b580      	push	{r7, lr}
 800255a:	b086      	sub	sp, #24
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
 8002560:	4a14      	ldr	r2, [pc, #80]	; (80025b4 <_sbrk+0x5c>)
 8002562:	4b15      	ldr	r3, [pc, #84]	; (80025b8 <_sbrk+0x60>)
 8002564:	1ad3      	subs	r3, r2, r3
 8002566:	617b      	str	r3, [r7, #20]
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	613b      	str	r3, [r7, #16]
 800256c:	4b13      	ldr	r3, [pc, #76]	; (80025bc <_sbrk+0x64>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d102      	bne.n	800257a <_sbrk+0x22>
 8002574:	4b11      	ldr	r3, [pc, #68]	; (80025bc <_sbrk+0x64>)
 8002576:	4a12      	ldr	r2, [pc, #72]	; (80025c0 <_sbrk+0x68>)
 8002578:	601a      	str	r2, [r3, #0]
 800257a:	4b10      	ldr	r3, [pc, #64]	; (80025bc <_sbrk+0x64>)
 800257c:	681a      	ldr	r2, [r3, #0]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	4413      	add	r3, r2
 8002582:	693a      	ldr	r2, [r7, #16]
 8002584:	429a      	cmp	r2, r3
 8002586:	d207      	bcs.n	8002598 <_sbrk+0x40>
 8002588:	f00b fe92 	bl	800e2b0 <__errno>
 800258c:	4602      	mov	r2, r0
 800258e:	230c      	movs	r3, #12
 8002590:	6013      	str	r3, [r2, #0]
 8002592:	f04f 33ff 	mov.w	r3, #4294967295
 8002596:	e009      	b.n	80025ac <_sbrk+0x54>
 8002598:	4b08      	ldr	r3, [pc, #32]	; (80025bc <_sbrk+0x64>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	60fb      	str	r3, [r7, #12]
 800259e:	4b07      	ldr	r3, [pc, #28]	; (80025bc <_sbrk+0x64>)
 80025a0:	681a      	ldr	r2, [r3, #0]
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	4413      	add	r3, r2
 80025a6:	4a05      	ldr	r2, [pc, #20]	; (80025bc <_sbrk+0x64>)
 80025a8:	6013      	str	r3, [r2, #0]
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	4618      	mov	r0, r3
 80025ae:	3718      	adds	r7, #24
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	20020000 	.word	0x20020000
 80025b8:	00000400 	.word	0x00000400
 80025bc:	20000468 	.word	0x20000468
 80025c0:	20002058 	.word	0x20002058

080025c4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80025c4:	b480      	push	{r7}
 80025c6:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80025c8:	4b12      	ldr	r3, [pc, #72]	; (8002614 <SystemInit+0x50>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4a11      	ldr	r2, [pc, #68]	; (8002614 <SystemInit+0x50>)
 80025ce:	f043 0301 	orr.w	r3, r3, #1
 80025d2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80025d4:	4b0f      	ldr	r3, [pc, #60]	; (8002614 <SystemInit+0x50>)
 80025d6:	2200      	movs	r2, #0
 80025d8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80025da:	4b0e      	ldr	r3, [pc, #56]	; (8002614 <SystemInit+0x50>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4a0d      	ldr	r2, [pc, #52]	; (8002614 <SystemInit+0x50>)
 80025e0:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80025e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025e8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80025ea:	4b0a      	ldr	r3, [pc, #40]	; (8002614 <SystemInit+0x50>)
 80025ec:	4a0a      	ldr	r2, [pc, #40]	; (8002618 <SystemInit+0x54>)
 80025ee:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80025f0:	4b08      	ldr	r3, [pc, #32]	; (8002614 <SystemInit+0x50>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a07      	ldr	r2, [pc, #28]	; (8002614 <SystemInit+0x50>)
 80025f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025fa:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80025fc:	4b05      	ldr	r3, [pc, #20]	; (8002614 <SystemInit+0x50>)
 80025fe:	2200      	movs	r2, #0
 8002600:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002602:	4b06      	ldr	r3, [pc, #24]	; (800261c <SystemInit+0x58>)
 8002604:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002608:	609a      	str	r2, [r3, #8]
#endif
}
 800260a:	bf00      	nop
 800260c:	46bd      	mov	sp, r7
 800260e:	bc80      	pop	{r7}
 8002610:	4770      	bx	lr
 8002612:	bf00      	nop
 8002614:	40023800 	.word	0x40023800
 8002618:	24003010 	.word	0x24003010
 800261c:	e000ed00 	.word	0xe000ed00

08002620 <Reset_Handler>:
 8002620:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002658 <LoopFillZerobss+0x14>
 8002624:	2100      	movs	r1, #0
 8002626:	e003      	b.n	8002630 <LoopCopyDataInit>

08002628 <CopyDataInit>:
 8002628:	4b0c      	ldr	r3, [pc, #48]	; (800265c <LoopFillZerobss+0x18>)
 800262a:	585b      	ldr	r3, [r3, r1]
 800262c:	5043      	str	r3, [r0, r1]
 800262e:	3104      	adds	r1, #4

08002630 <LoopCopyDataInit>:
 8002630:	480b      	ldr	r0, [pc, #44]	; (8002660 <LoopFillZerobss+0x1c>)
 8002632:	4b0c      	ldr	r3, [pc, #48]	; (8002664 <LoopFillZerobss+0x20>)
 8002634:	1842      	adds	r2, r0, r1
 8002636:	429a      	cmp	r2, r3
 8002638:	d3f6      	bcc.n	8002628 <CopyDataInit>
 800263a:	4a0b      	ldr	r2, [pc, #44]	; (8002668 <LoopFillZerobss+0x24>)
 800263c:	e002      	b.n	8002644 <LoopFillZerobss>

0800263e <FillZerobss>:
 800263e:	2300      	movs	r3, #0
 8002640:	f842 3b04 	str.w	r3, [r2], #4

08002644 <LoopFillZerobss>:
 8002644:	4b09      	ldr	r3, [pc, #36]	; (800266c <LoopFillZerobss+0x28>)
 8002646:	429a      	cmp	r2, r3
 8002648:	d3f9      	bcc.n	800263e <FillZerobss>
 800264a:	f7ff ffbb 	bl	80025c4 <SystemInit>
 800264e:	f00b fe35 	bl	800e2bc <__libc_init_array>
 8002652:	f7fe fd9d 	bl	8001190 <main>
 8002656:	4770      	bx	lr
 8002658:	20020000 	.word	0x20020000
 800265c:	08010930 	.word	0x08010930
 8002660:	20000000 	.word	0x20000000
 8002664:	2000043c 	.word	0x2000043c
 8002668:	2000043c 	.word	0x2000043c
 800266c:	20002054 	.word	0x20002054

08002670 <CAN2_RX0_IRQHandler>:
 8002670:	e7fe      	b.n	8002670 <CAN2_RX0_IRQHandler>
	...

08002674 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002678:	4b0e      	ldr	r3, [pc, #56]	; (80026b4 <HAL_Init+0x40>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4a0d      	ldr	r2, [pc, #52]	; (80026b4 <HAL_Init+0x40>)
 800267e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002682:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8002684:	4b0b      	ldr	r3, [pc, #44]	; (80026b4 <HAL_Init+0x40>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a0a      	ldr	r2, [pc, #40]	; (80026b4 <HAL_Init+0x40>)
 800268a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800268e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002690:	4b08      	ldr	r3, [pc, #32]	; (80026b4 <HAL_Init+0x40>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4a07      	ldr	r2, [pc, #28]	; (80026b4 <HAL_Init+0x40>)
 8002696:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800269a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800269c:	2003      	movs	r0, #3
 800269e:	f001 fc47 	bl	8003f30 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80026a2:	2001      	movs	r0, #1
 80026a4:	f000 f808 	bl	80026b8 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80026a8:	f7ff fa0e 	bl	8001ac8 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80026ac:	2300      	movs	r3, #0
}
 80026ae:	4618      	mov	r0, r3
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	40023c00 	.word	0x40023c00

080026b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b082      	sub	sp, #8
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80026c0:	4b12      	ldr	r3, [pc, #72]	; (800270c <HAL_InitTick+0x54>)
 80026c2:	681a      	ldr	r2, [r3, #0]
 80026c4:	4b12      	ldr	r3, [pc, #72]	; (8002710 <HAL_InitTick+0x58>)
 80026c6:	781b      	ldrb	r3, [r3, #0]
 80026c8:	4619      	mov	r1, r3
 80026ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80026ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80026d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80026d6:	4618      	mov	r0, r3
 80026d8:	f001 fc5f 	bl	8003f9a <HAL_SYSTICK_Config>
 80026dc:	4603      	mov	r3, r0
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d001      	beq.n	80026e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80026e2:	2301      	movs	r3, #1
 80026e4:	e00e      	b.n	8002704 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2b0f      	cmp	r3, #15
 80026ea:	d80a      	bhi.n	8002702 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026ec:	2200      	movs	r2, #0
 80026ee:	6879      	ldr	r1, [r7, #4]
 80026f0:	f04f 30ff 	mov.w	r0, #4294967295
 80026f4:	f001 fc27 	bl	8003f46 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80026f8:	4a06      	ldr	r2, [pc, #24]	; (8002714 <HAL_InitTick+0x5c>)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80026fe:	2300      	movs	r3, #0
 8002700:	e000      	b.n	8002704 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002702:	2301      	movs	r3, #1
}
 8002704:	4618      	mov	r0, r3
 8002706:	3708      	adds	r7, #8
 8002708:	46bd      	mov	sp, r7
 800270a:	bd80      	pop	{r7, pc}
 800270c:	20000000 	.word	0x20000000
 8002710:	20000008 	.word	0x20000008
 8002714:	20000004 	.word	0x20000004

08002718 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002718:	b480      	push	{r7}
 800271a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800271c:	4b05      	ldr	r3, [pc, #20]	; (8002734 <HAL_IncTick+0x1c>)
 800271e:	781b      	ldrb	r3, [r3, #0]
 8002720:	461a      	mov	r2, r3
 8002722:	4b05      	ldr	r3, [pc, #20]	; (8002738 <HAL_IncTick+0x20>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4413      	add	r3, r2
 8002728:	4a03      	ldr	r2, [pc, #12]	; (8002738 <HAL_IncTick+0x20>)
 800272a:	6013      	str	r3, [r2, #0]
}
 800272c:	bf00      	nop
 800272e:	46bd      	mov	sp, r7
 8002730:	bc80      	pop	{r7}
 8002732:	4770      	bx	lr
 8002734:	20000008 	.word	0x20000008
 8002738:	20000fe4 	.word	0x20000fe4

0800273c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800273c:	b480      	push	{r7}
 800273e:	af00      	add	r7, sp, #0
  return uwTick;
 8002740:	4b02      	ldr	r3, [pc, #8]	; (800274c <HAL_GetTick+0x10>)
 8002742:	681b      	ldr	r3, [r3, #0]
}
 8002744:	4618      	mov	r0, r3
 8002746:	46bd      	mov	sp, r7
 8002748:	bc80      	pop	{r7}
 800274a:	4770      	bx	lr
 800274c:	20000fe4 	.word	0x20000fe4

08002750 <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b084      	sub	sp, #16
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002758:	f7ff fff0 	bl	800273c <HAL_GetTick>
 800275c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002768:	d005      	beq.n	8002776 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800276a:	4b09      	ldr	r3, [pc, #36]	; (8002790 <HAL_Delay+0x40>)
 800276c:	781b      	ldrb	r3, [r3, #0]
 800276e:	461a      	mov	r2, r3
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	4413      	add	r3, r2
 8002774:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002776:	bf00      	nop
 8002778:	f7ff ffe0 	bl	800273c <HAL_GetTick>
 800277c:	4602      	mov	r2, r0
 800277e:	68bb      	ldr	r3, [r7, #8]
 8002780:	1ad3      	subs	r3, r2, r3
 8002782:	68fa      	ldr	r2, [r7, #12]
 8002784:	429a      	cmp	r2, r3
 8002786:	d8f7      	bhi.n	8002778 <HAL_Delay+0x28>
  {
  }
}
 8002788:	bf00      	nop
 800278a:	3710      	adds	r7, #16
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}
 8002790:	20000008 	.word	0x20000008

08002794 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b084      	sub	sp, #16
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800279c:	2300      	movs	r3, #0
 800279e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d101      	bne.n	80027aa <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80027a6:	2301      	movs	r3, #1
 80027a8:	e033      	b.n	8002812 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d109      	bne.n	80027c6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80027b2:	6878      	ldr	r0, [r7, #4]
 80027b4:	f7ff f9cc 	bl	8001b50 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2200      	movs	r2, #0
 80027bc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2200      	movs	r2, #0
 80027c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ca:	f003 0310 	and.w	r3, r3, #16
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d118      	bne.n	8002804 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80027da:	f023 0302 	bic.w	r3, r3, #2
 80027de:	f043 0202 	orr.w	r2, r3, #2
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80027e6:	6878      	ldr	r0, [r7, #4]
 80027e8:	f000 fbcc 	bl	8002f84 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2200      	movs	r2, #0
 80027f0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027f6:	f023 0303 	bic.w	r3, r3, #3
 80027fa:	f043 0201 	orr.w	r2, r3, #1
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	641a      	str	r2, [r3, #64]	; 0x40
 8002802:	e001      	b.n	8002808 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002804:	2301      	movs	r3, #1
 8002806:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2200      	movs	r2, #0
 800280c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002810:	7bfb      	ldrb	r3, [r7, #15]
}
 8002812:	4618      	mov	r0, r3
 8002814:	3710      	adds	r7, #16
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}

0800281a <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800281a:	b580      	push	{r7, lr}
 800281c:	b084      	sub	sp, #16
 800281e:	af00      	add	r7, sp, #0
 8002820:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002822:	2300      	movs	r3, #0
 8002824:	60fb      	str	r3, [r7, #12]
 8002826:	2300      	movs	r3, #0
 8002828:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f003 0302 	and.w	r3, r3, #2
 8002834:	2b02      	cmp	r3, #2
 8002836:	bf0c      	ite	eq
 8002838:	2301      	moveq	r3, #1
 800283a:	2300      	movne	r3, #0
 800283c:	b2db      	uxtb	r3, r3
 800283e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	f003 0320 	and.w	r3, r3, #32
 800284a:	2b20      	cmp	r3, #32
 800284c:	bf0c      	ite	eq
 800284e:	2301      	moveq	r3, #1
 8002850:	2300      	movne	r3, #0
 8002852:	b2db      	uxtb	r3, r3
 8002854:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d049      	beq.n	80028f0 <HAL_ADC_IRQHandler+0xd6>
 800285c:	68bb      	ldr	r3, [r7, #8]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d046      	beq.n	80028f0 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002866:	f003 0310 	and.w	r3, r3, #16
 800286a:	2b00      	cmp	r3, #0
 800286c:	d105      	bne.n	800287a <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002872:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F2, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002884:	2b00      	cmp	r3, #0
 8002886:	d12b      	bne.n	80028e0 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800288c:	2b00      	cmp	r3, #0
 800288e:	d127      	bne.n	80028e0 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002896:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800289a:	2b00      	cmp	r3, #0
 800289c:	d006      	beq.n	80028ac <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d119      	bne.n	80028e0 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	685a      	ldr	r2, [r3, #4]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f022 0220 	bic.w	r2, r2, #32
 80028ba:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d105      	bne.n	80028e0 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d8:	f043 0201 	orr.w	r2, r3, #1
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80028e0:	6878      	ldr	r0, [r7, #4]
 80028e2:	f000 fa0a 	bl	8002cfa <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f06f 0212 	mvn.w	r2, #18
 80028ee:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f003 0304 	and.w	r3, r3, #4
 80028fa:	2b04      	cmp	r3, #4
 80028fc:	bf0c      	ite	eq
 80028fe:	2301      	moveq	r3, #1
 8002900:	2300      	movne	r3, #0
 8002902:	b2db      	uxtb	r3, r3
 8002904:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002910:	2b80      	cmp	r3, #128	; 0x80
 8002912:	bf0c      	ite	eq
 8002914:	2301      	moveq	r3, #1
 8002916:	2300      	movne	r3, #0
 8002918:	b2db      	uxtb	r3, r3
 800291a:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d057      	beq.n	80029d2 <HAL_ADC_IRQHandler+0x1b8>
 8002922:	68bb      	ldr	r3, [r7, #8]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d054      	beq.n	80029d2 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800292c:	f003 0310 	and.w	r3, r3, #16
 8002930:	2b00      	cmp	r3, #0
 8002932:	d105      	bne.n	8002940 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002938:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	689b      	ldr	r3, [r3, #8]
 8002946:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800294a:	2b00      	cmp	r3, #0
 800294c:	d139      	bne.n	80029c2 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002954:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002958:	2b00      	cmp	r3, #0
 800295a:	d006      	beq.n	800296a <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	689b      	ldr	r3, [r3, #8]
 8002962:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002966:	2b00      	cmp	r3, #0
 8002968:	d12b      	bne.n	80029c2 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002974:	2b00      	cmp	r3, #0
 8002976:	d124      	bne.n	80029c2 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	689b      	ldr	r3, [r3, #8]
 800297e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002982:	2b00      	cmp	r3, #0
 8002984:	d11d      	bne.n	80029c2 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800298a:	2b00      	cmp	r3, #0
 800298c:	d119      	bne.n	80029c2 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	685a      	ldr	r2, [r3, #4]
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800299c:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d105      	bne.n	80029c2 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ba:	f043 0201 	orr.w	r2, r3, #1
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80029c2:	6878      	ldr	r0, [r7, #4]
 80029c4:	f000 fc66 	bl	8003294 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f06f 020c 	mvn.w	r2, #12
 80029d0:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f003 0301 	and.w	r3, r3, #1
 80029dc:	2b01      	cmp	r3, #1
 80029de:	bf0c      	ite	eq
 80029e0:	2301      	moveq	r3, #1
 80029e2:	2300      	movne	r3, #0
 80029e4:	b2db      	uxtb	r3, r3
 80029e6:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029f2:	2b40      	cmp	r3, #64	; 0x40
 80029f4:	bf0c      	ite	eq
 80029f6:	2301      	moveq	r3, #1
 80029f8:	2300      	movne	r3, #0
 80029fa:	b2db      	uxtb	r3, r3
 80029fc:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d017      	beq.n	8002a34 <HAL_ADC_IRQHandler+0x21a>
 8002a04:	68bb      	ldr	r3, [r7, #8]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d014      	beq.n	8002a34 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f003 0301 	and.w	r3, r3, #1
 8002a14:	2b01      	cmp	r3, #1
 8002a16:	d10d      	bne.n	8002a34 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a1c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002a24:	6878      	ldr	r0, [r7, #4]
 8002a26:	f000 f97a 	bl	8002d1e <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f06f 0201 	mvn.w	r2, #1
 8002a32:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f003 0320 	and.w	r3, r3, #32
 8002a3e:	2b20      	cmp	r3, #32
 8002a40:	bf0c      	ite	eq
 8002a42:	2301      	moveq	r3, #1
 8002a44:	2300      	movne	r3, #0
 8002a46:	b2db      	uxtb	r3, r3
 8002a48:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002a54:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002a58:	bf0c      	ite	eq
 8002a5a:	2301      	moveq	r3, #1
 8002a5c:	2300      	movne	r3, #0
 8002a5e:	b2db      	uxtb	r3, r3
 8002a60:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d015      	beq.n	8002a94 <HAL_ADC_IRQHandler+0x27a>
 8002a68:	68bb      	ldr	r3, [r7, #8]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d012      	beq.n	8002a94 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F2, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a72:	f043 0202 	orr.w	r2, r3, #2
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f06f 0220 	mvn.w	r2, #32
 8002a82:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002a84:	6878      	ldr	r0, [r7, #4]
 8002a86:	f000 f953 	bl	8002d30 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f06f 0220 	mvn.w	r2, #32
 8002a92:	601a      	str	r2, [r3, #0]
  }
}
 8002a94:	bf00      	nop
 8002a96:	3710      	adds	r7, #16
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bd80      	pop	{r7, pc}

08002a9c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b086      	sub	sp, #24
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	60f8      	str	r0, [r7, #12]
 8002aa4:	60b9      	str	r1, [r7, #8]
 8002aa6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ab2:	2b01      	cmp	r3, #1
 8002ab4:	d101      	bne.n	8002aba <HAL_ADC_Start_DMA+0x1e>
 8002ab6:	2302      	movs	r3, #2
 8002ab8:	e0bc      	b.n	8002c34 <HAL_ADC_Start_DMA+0x198>
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	2201      	movs	r2, #1
 8002abe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	689b      	ldr	r3, [r3, #8]
 8002ac8:	f003 0301 	and.w	r3, r3, #1
 8002acc:	2b01      	cmp	r3, #1
 8002ace:	d018      	beq.n	8002b02 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	689a      	ldr	r2, [r3, #8]
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f042 0201 	orr.w	r2, r2, #1
 8002ade:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002ae0:	4b56      	ldr	r3, [pc, #344]	; (8002c3c <HAL_ADC_Start_DMA+0x1a0>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a56      	ldr	r2, [pc, #344]	; (8002c40 <HAL_ADC_Start_DMA+0x1a4>)
 8002ae6:	fba2 2303 	umull	r2, r3, r2, r3
 8002aea:	0c9a      	lsrs	r2, r3, #18
 8002aec:	4613      	mov	r3, r2
 8002aee:	005b      	lsls	r3, r3, #1
 8002af0:	4413      	add	r3, r2
 8002af2:	617b      	str	r3, [r7, #20]
    while(counter != 0U)
 8002af4:	e002      	b.n	8002afc <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	3b01      	subs	r3, #1
 8002afa:	617b      	str	r3, [r7, #20]
    while(counter != 0U)
 8002afc:	697b      	ldr	r3, [r7, #20]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d1f9      	bne.n	8002af6 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	689b      	ldr	r3, [r3, #8]
 8002b08:	f003 0301 	and.w	r3, r3, #1
 8002b0c:	2b01      	cmp	r3, #1
 8002b0e:	f040 8084 	bne.w	8002c1a <HAL_ADC_Start_DMA+0x17e>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b16:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002b1a:	f023 0301 	bic.w	r3, r3, #1
 8002b1e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d007      	beq.n	8002b44 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b38:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002b3c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b48:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b4c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b50:	d106      	bne.n	8002b60 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b56:	f023 0206 	bic.w	r2, r3, #6
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	645a      	str	r2, [r3, #68]	; 0x44
 8002b5e:	e002      	b.n	8002b66 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	2200      	movs	r2, #0
 8002b64:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	2200      	movs	r2, #0
 8002b6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b72:	4a34      	ldr	r2, [pc, #208]	; (8002c44 <HAL_ADC_Start_DMA+0x1a8>)
 8002b74:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b7a:	4a33      	ldr	r2, [pc, #204]	; (8002c48 <HAL_ADC_Start_DMA+0x1ac>)
 8002b7c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b82:	4a32      	ldr	r2, [pc, #200]	; (8002c4c <HAL_ADC_Start_DMA+0x1b0>)
 8002b84:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002b8e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	685a      	ldr	r2, [r3, #4]
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002b9e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	689a      	ldr	r2, [r3, #8]
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002bae:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	334c      	adds	r3, #76	; 0x4c
 8002bba:	4619      	mov	r1, r3
 8002bbc:	68ba      	ldr	r2, [r7, #8]
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	f001 faa6 	bl	8004110 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8002bc4:	4b22      	ldr	r3, [pc, #136]	; (8002c50 <HAL_ADC_Start_DMA+0x1b4>)
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	f003 031f 	and.w	r3, r3, #31
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d10f      	bne.n	8002bf0 <HAL_ADC_Start_DMA+0x154>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d129      	bne.n	8002c32 <HAL_ADC_Start_DMA+0x196>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	689a      	ldr	r2, [r3, #8]
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002bec:	609a      	str	r2, [r3, #8]
 8002bee:	e020      	b.n	8002c32 <HAL_ADC_Start_DMA+0x196>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a17      	ldr	r2, [pc, #92]	; (8002c54 <HAL_ADC_Start_DMA+0x1b8>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d11b      	bne.n	8002c32 <HAL_ADC_Start_DMA+0x196>
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	689b      	ldr	r3, [r3, #8]
 8002c00:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d114      	bne.n	8002c32 <HAL_ADC_Start_DMA+0x196>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	689a      	ldr	r2, [r3, #8]
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002c16:	609a      	str	r2, [r3, #8]
 8002c18:	e00b      	b.n	8002c32 <HAL_ADC_Start_DMA+0x196>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c1e:	f043 0210 	orr.w	r2, r3, #16
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c2a:	f043 0201 	orr.w	r2, r3, #1
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002c32:	2300      	movs	r3, #0
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	3718      	adds	r7, #24
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	bd80      	pop	{r7, pc}
 8002c3c:	20000000 	.word	0x20000000
 8002c40:	431bde83 	.word	0x431bde83
 8002c44:	08003191 	.word	0x08003191
 8002c48:	0800324b 	.word	0x0800324b
 8002c4c:	08003267 	.word	0x08003267
 8002c50:	40012300 	.word	0x40012300
 8002c54:	40012000 	.word	0x40012000

08002c58 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b084      	sub	sp, #16
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c60:	2300      	movs	r3, #0
 8002c62:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c6a:	2b01      	cmp	r3, #1
 8002c6c:	d101      	bne.n	8002c72 <HAL_ADC_Stop_DMA+0x1a>
 8002c6e:	2302      	movs	r3, #2
 8002c70:	e03f      	b.n	8002cf2 <HAL_ADC_Stop_DMA+0x9a>
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2201      	movs	r2, #1
 8002c76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	689a      	ldr	r2, [r3, #8]
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f022 0201 	bic.w	r2, r2, #1
 8002c88:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	f003 0301 	and.w	r3, r3, #1
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d127      	bne.n	8002ce8 <HAL_ADC_Stop_DMA+0x90>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	689a      	ldr	r2, [r3, #8]
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002ca6:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002cb0:	b2db      	uxtb	r3, r3
 8002cb2:	2b02      	cmp	r3, #2
 8002cb4:	d118      	bne.n	8002ce8 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f001 fa80 	bl	80041c0 <HAL_DMA_Abort>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	73fb      	strb	r3, [r7, #15]
      
      /* Disable ADC overrun interrupt */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	685a      	ldr	r2, [r3, #4]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8002cd2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002cdc:	f023 0301 	bic.w	r3, r3, #1
 8002ce0:	f043 0201 	orr.w	r2, r3, #1
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2200      	movs	r2, #0
 8002cec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002cf0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	3710      	adds	r7, #16
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd80      	pop	{r7, pc}

08002cfa <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002cfa:	b480      	push	{r7}
 8002cfc:	b083      	sub	sp, #12
 8002cfe:	af00      	add	r7, sp, #0
 8002d00:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002d02:	bf00      	nop
 8002d04:	370c      	adds	r7, #12
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bc80      	pop	{r7}
 8002d0a:	4770      	bx	lr

08002d0c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b083      	sub	sp, #12
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002d14:	bf00      	nop
 8002d16:	370c      	adds	r7, #12
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bc80      	pop	{r7}
 8002d1c:	4770      	bx	lr

08002d1e <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002d1e:	b480      	push	{r7}
 8002d20:	b083      	sub	sp, #12
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002d26:	bf00      	nop
 8002d28:	370c      	adds	r7, #12
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bc80      	pop	{r7}
 8002d2e:	4770      	bx	lr

08002d30 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b083      	sub	sp, #12
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002d38:	bf00      	nop
 8002d3a:	370c      	adds	r7, #12
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bc80      	pop	{r7}
 8002d40:	4770      	bx	lr
	...

08002d44 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b085      	sub	sp, #20
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
 8002d4c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d58:	2b01      	cmp	r3, #1
 8002d5a:	d101      	bne.n	8002d60 <HAL_ADC_ConfigChannel+0x1c>
 8002d5c:	2302      	movs	r3, #2
 8002d5e:	e103      	b.n	8002f68 <HAL_ADC_ConfigChannel+0x224>
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2201      	movs	r2, #1
 8002d64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	2b09      	cmp	r3, #9
 8002d6e:	d925      	bls.n	8002dbc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	68d9      	ldr	r1, [r3, #12]
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	b29b      	uxth	r3, r3
 8002d7c:	461a      	mov	r2, r3
 8002d7e:	4613      	mov	r3, r2
 8002d80:	005b      	lsls	r3, r3, #1
 8002d82:	4413      	add	r3, r2
 8002d84:	3b1e      	subs	r3, #30
 8002d86:	2207      	movs	r2, #7
 8002d88:	fa02 f303 	lsl.w	r3, r2, r3
 8002d8c:	43da      	mvns	r2, r3
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	400a      	ands	r2, r1
 8002d94:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	68d9      	ldr	r1, [r3, #12]
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	689a      	ldr	r2, [r3, #8]
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	b29b      	uxth	r3, r3
 8002da6:	4618      	mov	r0, r3
 8002da8:	4603      	mov	r3, r0
 8002daa:	005b      	lsls	r3, r3, #1
 8002dac:	4403      	add	r3, r0
 8002dae:	3b1e      	subs	r3, #30
 8002db0:	409a      	lsls	r2, r3
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	430a      	orrs	r2, r1
 8002db8:	60da      	str	r2, [r3, #12]
 8002dba:	e022      	b.n	8002e02 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	6919      	ldr	r1, [r3, #16]
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	b29b      	uxth	r3, r3
 8002dc8:	461a      	mov	r2, r3
 8002dca:	4613      	mov	r3, r2
 8002dcc:	005b      	lsls	r3, r3, #1
 8002dce:	4413      	add	r3, r2
 8002dd0:	2207      	movs	r2, #7
 8002dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd6:	43da      	mvns	r2, r3
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	400a      	ands	r2, r1
 8002dde:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	6919      	ldr	r1, [r3, #16]
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	689a      	ldr	r2, [r3, #8]
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	b29b      	uxth	r3, r3
 8002df0:	4618      	mov	r0, r3
 8002df2:	4603      	mov	r3, r0
 8002df4:	005b      	lsls	r3, r3, #1
 8002df6:	4403      	add	r3, r0
 8002df8:	409a      	lsls	r2, r3
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	430a      	orrs	r2, r1
 8002e00:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	2b06      	cmp	r3, #6
 8002e08:	d824      	bhi.n	8002e54 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	685a      	ldr	r2, [r3, #4]
 8002e14:	4613      	mov	r3, r2
 8002e16:	009b      	lsls	r3, r3, #2
 8002e18:	4413      	add	r3, r2
 8002e1a:	3b05      	subs	r3, #5
 8002e1c:	221f      	movs	r2, #31
 8002e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e22:	43da      	mvns	r2, r3
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	400a      	ands	r2, r1
 8002e2a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	b29b      	uxth	r3, r3
 8002e38:	4618      	mov	r0, r3
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	685a      	ldr	r2, [r3, #4]
 8002e3e:	4613      	mov	r3, r2
 8002e40:	009b      	lsls	r3, r3, #2
 8002e42:	4413      	add	r3, r2
 8002e44:	3b05      	subs	r3, #5
 8002e46:	fa00 f203 	lsl.w	r2, r0, r3
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	430a      	orrs	r2, r1
 8002e50:	635a      	str	r2, [r3, #52]	; 0x34
 8002e52:	e04c      	b.n	8002eee <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	2b0c      	cmp	r3, #12
 8002e5a:	d824      	bhi.n	8002ea6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	685a      	ldr	r2, [r3, #4]
 8002e66:	4613      	mov	r3, r2
 8002e68:	009b      	lsls	r3, r3, #2
 8002e6a:	4413      	add	r3, r2
 8002e6c:	3b23      	subs	r3, #35	; 0x23
 8002e6e:	221f      	movs	r2, #31
 8002e70:	fa02 f303 	lsl.w	r3, r2, r3
 8002e74:	43da      	mvns	r2, r3
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	400a      	ands	r2, r1
 8002e7c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	b29b      	uxth	r3, r3
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	685a      	ldr	r2, [r3, #4]
 8002e90:	4613      	mov	r3, r2
 8002e92:	009b      	lsls	r3, r3, #2
 8002e94:	4413      	add	r3, r2
 8002e96:	3b23      	subs	r3, #35	; 0x23
 8002e98:	fa00 f203 	lsl.w	r2, r0, r3
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	430a      	orrs	r2, r1
 8002ea2:	631a      	str	r2, [r3, #48]	; 0x30
 8002ea4:	e023      	b.n	8002eee <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	685a      	ldr	r2, [r3, #4]
 8002eb0:	4613      	mov	r3, r2
 8002eb2:	009b      	lsls	r3, r3, #2
 8002eb4:	4413      	add	r3, r2
 8002eb6:	3b41      	subs	r3, #65	; 0x41
 8002eb8:	221f      	movs	r2, #31
 8002eba:	fa02 f303 	lsl.w	r3, r2, r3
 8002ebe:	43da      	mvns	r2, r3
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	400a      	ands	r2, r1
 8002ec6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	b29b      	uxth	r3, r3
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	685a      	ldr	r2, [r3, #4]
 8002eda:	4613      	mov	r3, r2
 8002edc:	009b      	lsls	r3, r3, #2
 8002ede:	4413      	add	r3, r2
 8002ee0:	3b41      	subs	r3, #65	; 0x41
 8002ee2:	fa00 f203 	lsl.w	r2, r0, r3
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	430a      	orrs	r2, r1
 8002eec:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4a20      	ldr	r2, [pc, #128]	; (8002f74 <HAL_ADC_ConfigChannel+0x230>)
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d109      	bne.n	8002f0c <HAL_ADC_ConfigChannel+0x1c8>
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	2b12      	cmp	r3, #18
 8002efe:	d105      	bne.n	8002f0c <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8002f00:	4b1d      	ldr	r3, [pc, #116]	; (8002f78 <HAL_ADC_ConfigChannel+0x234>)
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	4a1c      	ldr	r2, [pc, #112]	; (8002f78 <HAL_ADC_ConfigChannel+0x234>)
 8002f06:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002f0a:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a18      	ldr	r2, [pc, #96]	; (8002f74 <HAL_ADC_ConfigChannel+0x230>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d123      	bne.n	8002f5e <HAL_ADC_ConfigChannel+0x21a>
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	2b10      	cmp	r3, #16
 8002f1c:	d003      	beq.n	8002f26 <HAL_ADC_ConfigChannel+0x1e2>
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	2b11      	cmp	r3, #17
 8002f24:	d11b      	bne.n	8002f5e <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002f26:	4b14      	ldr	r3, [pc, #80]	; (8002f78 <HAL_ADC_ConfigChannel+0x234>)
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	4a13      	ldr	r2, [pc, #76]	; (8002f78 <HAL_ADC_ConfigChannel+0x234>)
 8002f2c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002f30:	6053      	str	r3, [r2, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	2b10      	cmp	r3, #16
 8002f38:	d111      	bne.n	8002f5e <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002f3a:	4b10      	ldr	r3, [pc, #64]	; (8002f7c <HAL_ADC_ConfigChannel+0x238>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4a10      	ldr	r2, [pc, #64]	; (8002f80 <HAL_ADC_ConfigChannel+0x23c>)
 8002f40:	fba2 2303 	umull	r2, r3, r2, r3
 8002f44:	0c9a      	lsrs	r2, r3, #18
 8002f46:	4613      	mov	r3, r2
 8002f48:	009b      	lsls	r3, r3, #2
 8002f4a:	4413      	add	r3, r2
 8002f4c:	005b      	lsls	r3, r3, #1
 8002f4e:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8002f50:	e002      	b.n	8002f58 <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	3b01      	subs	r3, #1
 8002f56:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d1f9      	bne.n	8002f52 <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2200      	movs	r2, #0
 8002f62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002f66:	2300      	movs	r3, #0
}
 8002f68:	4618      	mov	r0, r3
 8002f6a:	3714      	adds	r7, #20
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	bc80      	pop	{r7}
 8002f70:	4770      	bx	lr
 8002f72:	bf00      	nop
 8002f74:	40012000 	.word	0x40012000
 8002f78:	40012300 	.word	0x40012300
 8002f7c:	20000000 	.word	0x20000000
 8002f80:	431bde83 	.word	0x431bde83

08002f84 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002f84:	b480      	push	{r7}
 8002f86:	b085      	sub	sp, #20
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002f8c:	4b7e      	ldr	r3, [pc, #504]	; (8003188 <ADC_Init+0x204>)
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	4a7d      	ldr	r2, [pc, #500]	; (8003188 <ADC_Init+0x204>)
 8002f92:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002f96:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002f98:	4b7b      	ldr	r3, [pc, #492]	; (8003188 <ADC_Init+0x204>)
 8002f9a:	685a      	ldr	r2, [r3, #4]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	4979      	ldr	r1, [pc, #484]	; (8003188 <ADC_Init+0x204>)
 8002fa2:	4313      	orrs	r3, r2
 8002fa4:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	685a      	ldr	r2, [r3, #4]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002fb4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	6859      	ldr	r1, [r3, #4]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	691b      	ldr	r3, [r3, #16]
 8002fc0:	021a      	lsls	r2, r3, #8
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	430a      	orrs	r2, r1
 8002fc8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	685a      	ldr	r2, [r3, #4]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002fd8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	6859      	ldr	r1, [r3, #4]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	689a      	ldr	r2, [r3, #8]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	430a      	orrs	r2, r1
 8002fea:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	689a      	ldr	r2, [r3, #8]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002ffa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	6899      	ldr	r1, [r3, #8]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	68da      	ldr	r2, [r3, #12]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	430a      	orrs	r2, r1
 800300c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003012:	4a5e      	ldr	r2, [pc, #376]	; (800318c <ADC_Init+0x208>)
 8003014:	4293      	cmp	r3, r2
 8003016:	d022      	beq.n	800305e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	689a      	ldr	r2, [r3, #8]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003026:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	6899      	ldr	r1, [r3, #8]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	430a      	orrs	r2, r1
 8003038:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	689a      	ldr	r2, [r3, #8]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003048:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	6899      	ldr	r1, [r3, #8]
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	430a      	orrs	r2, r1
 800305a:	609a      	str	r2, [r3, #8]
 800305c:	e00f      	b.n	800307e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	689a      	ldr	r2, [r3, #8]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800306c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	689a      	ldr	r2, [r3, #8]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800307c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	689a      	ldr	r2, [r3, #8]
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f022 0202 	bic.w	r2, r2, #2
 800308c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	6899      	ldr	r1, [r3, #8]
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	7e1b      	ldrb	r3, [r3, #24]
 8003098:	005a      	lsls	r2, r3, #1
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	430a      	orrs	r2, r1
 80030a0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d027      	beq.n	80030fc <ADC_Init+0x178>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	685a      	ldr	r2, [r3, #4]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80030ba:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	685a      	ldr	r2, [r3, #4]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80030ca:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d0:	3b01      	subs	r3, #1
 80030d2:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 80030d6:	60fa      	str	r2, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030d8:	68fa      	ldr	r2, [r7, #12]
 80030da:	fa92 f2a2 	rbit	r2, r2
 80030de:	60ba      	str	r2, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80030e0:	68ba      	ldr	r2, [r7, #8]
 80030e2:	fab2 f282 	clz	r2, r2
 80030e6:	b2d2      	uxtb	r2, r2
 80030e8:	fa03 f102 	lsl.w	r1, r3, r2
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	685a      	ldr	r2, [r3, #4]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	430a      	orrs	r2, r1
 80030f8:	605a      	str	r2, [r3, #4]
 80030fa:	e007      	b.n	800310c <ADC_Init+0x188>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	685a      	ldr	r2, [r3, #4]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800310a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800311a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	69db      	ldr	r3, [r3, #28]
 8003126:	3b01      	subs	r3, #1
 8003128:	051a      	lsls	r2, r3, #20
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	430a      	orrs	r2, r1
 8003130:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	689a      	ldr	r2, [r3, #8]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003140:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	6899      	ldr	r1, [r3, #8]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800314e:	025a      	lsls	r2, r3, #9
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	430a      	orrs	r2, r1
 8003156:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	689a      	ldr	r2, [r3, #8]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003166:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	6899      	ldr	r1, [r3, #8]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	695b      	ldr	r3, [r3, #20]
 8003172:	029a      	lsls	r2, r3, #10
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	430a      	orrs	r2, r1
 800317a:	609a      	str	r2, [r3, #8]
}
 800317c:	bf00      	nop
 800317e:	3714      	adds	r7, #20
 8003180:	46bd      	mov	sp, r7
 8003182:	bc80      	pop	{r7}
 8003184:	4770      	bx	lr
 8003186:	bf00      	nop
 8003188:	40012300 	.word	0x40012300
 800318c:	0f000001 	.word	0x0f000001

08003190 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b084      	sub	sp, #16
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800319c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d13c      	bne.n	8003224 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ae:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F2, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	689b      	ldr	r3, [r3, #8]
 80031bc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d12b      	bne.n	800321c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d127      	bne.n	800321c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031d2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d006      	beq.n	80031e8 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	689b      	ldr	r3, [r3, #8]
 80031e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d119      	bne.n	800321c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	685a      	ldr	r2, [r3, #4]
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f022 0220 	bic.w	r2, r2, #32
 80031f6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031fc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003208:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800320c:	2b00      	cmp	r3, #0
 800320e:	d105      	bne.n	800321c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003214:	f043 0201 	orr.w	r2, r3, #1
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800321c:	68f8      	ldr	r0, [r7, #12]
 800321e:	f7ff fd6c 	bl	8002cfa <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003222:	e00e      	b.n	8003242 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003228:	f003 0310 	and.w	r3, r3, #16
 800322c:	2b00      	cmp	r3, #0
 800322e:	d003      	beq.n	8003238 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003230:	68f8      	ldr	r0, [r7, #12]
 8003232:	f7ff fd7d 	bl	8002d30 <HAL_ADC_ErrorCallback>
}
 8003236:	e004      	b.n	8003242 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800323c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800323e:	6878      	ldr	r0, [r7, #4]
 8003240:	4798      	blx	r3
}
 8003242:	bf00      	nop
 8003244:	3710      	adds	r7, #16
 8003246:	46bd      	mov	sp, r7
 8003248:	bd80      	pop	{r7, pc}

0800324a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800324a:	b580      	push	{r7, lr}
 800324c:	b084      	sub	sp, #16
 800324e:	af00      	add	r7, sp, #0
 8003250:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003256:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003258:	68f8      	ldr	r0, [r7, #12]
 800325a:	f7ff fd57 	bl	8002d0c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800325e:	bf00      	nop
 8003260:	3710      	adds	r7, #16
 8003262:	46bd      	mov	sp, r7
 8003264:	bd80      	pop	{r7, pc}

08003266 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003266:	b580      	push	{r7, lr}
 8003268:	b084      	sub	sp, #16
 800326a:	af00      	add	r7, sp, #0
 800326c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003272:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	2240      	movs	r2, #64	; 0x40
 8003278:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800327e:	f043 0204 	orr.w	r2, r3, #4
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003286:	68f8      	ldr	r0, [r7, #12]
 8003288:	f7ff fd52 	bl	8002d30 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800328c:	bf00      	nop
 800328e:	3710      	adds	r7, #16
 8003290:	46bd      	mov	sp, r7
 8003292:	bd80      	pop	{r7, pc}

08003294 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003294:	b480      	push	{r7}
 8003296:	b083      	sub	sp, #12
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800329c:	bf00      	nop
 800329e:	370c      	adds	r7, #12
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bc80      	pop	{r7}
 80032a4:	4770      	bx	lr

080032a6 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80032a6:	b580      	push	{r7, lr}
 80032a8:	b084      	sub	sp, #16
 80032aa:	af00      	add	r7, sp, #0
 80032ac:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d101      	bne.n	80032b8 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80032b4:	2301      	movs	r3, #1
 80032b6:	e0ed      	b.n	8003494 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	f893 3020 	ldrb.w	r3, [r3, #32]
 80032be:	b2db      	uxtb	r3, r3
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d102      	bne.n	80032ca <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80032c4:	6878      	ldr	r0, [r7, #4]
 80032c6:	f7fe fcc3 	bl	8001c50 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	681a      	ldr	r2, [r3, #0]
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f022 0202 	bic.w	r2, r2, #2
 80032d8:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80032da:	f7ff fa2f 	bl	800273c <HAL_GetTick>
 80032de:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80032e0:	e012      	b.n	8003308 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80032e2:	f7ff fa2b 	bl	800273c <HAL_GetTick>
 80032e6:	4602      	mov	r2, r0
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	1ad3      	subs	r3, r2, r3
 80032ec:	2b0a      	cmp	r3, #10
 80032ee:	d90b      	bls.n	8003308 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032f4:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2205      	movs	r2, #5
 8003300:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003304:	2301      	movs	r3, #1
 8003306:	e0c5      	b.n	8003494 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	f003 0302 	and.w	r3, r3, #2
 8003312:	2b00      	cmp	r3, #0
 8003314:	d1e5      	bne.n	80032e2 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	681a      	ldr	r2, [r3, #0]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f042 0201 	orr.w	r2, r2, #1
 8003324:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003326:	f7ff fa09 	bl	800273c <HAL_GetTick>
 800332a:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800332c:	e012      	b.n	8003354 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800332e:	f7ff fa05 	bl	800273c <HAL_GetTick>
 8003332:	4602      	mov	r2, r0
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	1ad3      	subs	r3, r2, r3
 8003338:	2b0a      	cmp	r3, #10
 800333a:	d90b      	bls.n	8003354 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003340:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2205      	movs	r2, #5
 800334c:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003350:	2301      	movs	r3, #1
 8003352:	e09f      	b.n	8003494 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	f003 0301 	and.w	r3, r3, #1
 800335e:	2b00      	cmp	r3, #0
 8003360:	d0e5      	beq.n	800332e <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	7e1b      	ldrb	r3, [r3, #24]
 8003366:	2b01      	cmp	r3, #1
 8003368:	d108      	bne.n	800337c <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	681a      	ldr	r2, [r3, #0]
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003378:	601a      	str	r2, [r3, #0]
 800337a:	e007      	b.n	800338c <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	681a      	ldr	r2, [r3, #0]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800338a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	7e5b      	ldrb	r3, [r3, #25]
 8003390:	2b01      	cmp	r3, #1
 8003392:	d108      	bne.n	80033a6 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	681a      	ldr	r2, [r3, #0]
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80033a2:	601a      	str	r2, [r3, #0]
 80033a4:	e007      	b.n	80033b6 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	681a      	ldr	r2, [r3, #0]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80033b4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	7e9b      	ldrb	r3, [r3, #26]
 80033ba:	2b01      	cmp	r3, #1
 80033bc:	d108      	bne.n	80033d0 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	681a      	ldr	r2, [r3, #0]
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f042 0220 	orr.w	r2, r2, #32
 80033cc:	601a      	str	r2, [r3, #0]
 80033ce:	e007      	b.n	80033e0 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	681a      	ldr	r2, [r3, #0]
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f022 0220 	bic.w	r2, r2, #32
 80033de:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	7edb      	ldrb	r3, [r3, #27]
 80033e4:	2b01      	cmp	r3, #1
 80033e6:	d108      	bne.n	80033fa <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	681a      	ldr	r2, [r3, #0]
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f022 0210 	bic.w	r2, r2, #16
 80033f6:	601a      	str	r2, [r3, #0]
 80033f8:	e007      	b.n	800340a <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f042 0210 	orr.w	r2, r2, #16
 8003408:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	7f1b      	ldrb	r3, [r3, #28]
 800340e:	2b01      	cmp	r3, #1
 8003410:	d108      	bne.n	8003424 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	681a      	ldr	r2, [r3, #0]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f042 0208 	orr.w	r2, r2, #8
 8003420:	601a      	str	r2, [r3, #0]
 8003422:	e007      	b.n	8003434 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	681a      	ldr	r2, [r3, #0]
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f022 0208 	bic.w	r2, r2, #8
 8003432:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	7f5b      	ldrb	r3, [r3, #29]
 8003438:	2b01      	cmp	r3, #1
 800343a:	d108      	bne.n	800344e <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	681a      	ldr	r2, [r3, #0]
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f042 0204 	orr.w	r2, r2, #4
 800344a:	601a      	str	r2, [r3, #0]
 800344c:	e007      	b.n	800345e <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	681a      	ldr	r2, [r3, #0]
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f022 0204 	bic.w	r2, r2, #4
 800345c:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	689a      	ldr	r2, [r3, #8]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	68db      	ldr	r3, [r3, #12]
 8003466:	431a      	orrs	r2, r3
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	691b      	ldr	r3, [r3, #16]
 800346c:	431a      	orrs	r2, r3
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	695b      	ldr	r3, [r3, #20]
 8003472:	ea42 0103 	orr.w	r1, r2, r3
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	1e5a      	subs	r2, r3, #1
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	430a      	orrs	r2, r1
 8003482:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2200      	movs	r2, #0
 8003488:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2201      	movs	r2, #1
 800348e:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003492:	2300      	movs	r3, #0
}
 8003494:	4618      	mov	r0, r3
 8003496:	3710      	adds	r7, #16
 8003498:	46bd      	mov	sp, r7
 800349a:	bd80      	pop	{r7, pc}

0800349c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 800349c:	b480      	push	{r7}
 800349e:	b087      	sub	sp, #28
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
 80034a4:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	f893 3020 	ldrb.w	r3, [r3, #32]
 80034b2:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80034b4:	7cfb      	ldrb	r3, [r7, #19]
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d003      	beq.n	80034c2 <HAL_CAN_ConfigFilter+0x26>
 80034ba:	7cfb      	ldrb	r3, [r7, #19]
 80034bc:	2b02      	cmp	r3, #2
 80034be:	f040 80be 	bne.w	800363e <HAL_CAN_ConfigFilter+0x1a2>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if   defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80034c2:	4b65      	ldr	r3, [pc, #404]	; (8003658 <HAL_CAN_ConfigFilter+0x1bc>)
 80034c4:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80034c6:	697b      	ldr	r3, [r7, #20]
 80034c8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80034cc:	f043 0201 	orr.w	r2, r3, #1
 80034d0:	697b      	ldr	r3, [r7, #20]
 80034d2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if   defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80034d6:	697b      	ldr	r3, [r7, #20]
 80034d8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80034dc:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80034e0:	697b      	ldr	r3, [r7, #20]
 80034e2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034f0:	021b      	lsls	r3, r3, #8
 80034f2:	431a      	orrs	r2, r3
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	695b      	ldr	r3, [r3, #20]
 80034fe:	f003 031f 	and.w	r3, r3, #31
 8003502:	2201      	movs	r2, #1
 8003504:	fa02 f303 	lsl.w	r3, r2, r3
 8003508:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800350a:	697b      	ldr	r3, [r7, #20]
 800350c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	43db      	mvns	r3, r3
 8003514:	401a      	ands	r2, r3
 8003516:	697b      	ldr	r3, [r7, #20]
 8003518:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	69db      	ldr	r3, [r3, #28]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d123      	bne.n	800356c <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003524:	697b      	ldr	r3, [r7, #20]
 8003526:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	43db      	mvns	r3, r3
 800352e:	401a      	ands	r2, r3
 8003530:	697b      	ldr	r3, [r7, #20]
 8003532:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	68db      	ldr	r3, [r3, #12]
 800353a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003542:	683a      	ldr	r2, [r7, #0]
 8003544:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003546:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003548:	697b      	ldr	r3, [r7, #20]
 800354a:	3248      	adds	r2, #72	; 0x48
 800354c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	689b      	ldr	r3, [r3, #8]
 8003554:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003560:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003562:	6979      	ldr	r1, [r7, #20]
 8003564:	3348      	adds	r3, #72	; 0x48
 8003566:	00db      	lsls	r3, r3, #3
 8003568:	440b      	add	r3, r1
 800356a:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	69db      	ldr	r3, [r3, #28]
 8003570:	2b01      	cmp	r3, #1
 8003572:	d122      	bne.n	80035ba <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003574:	697b      	ldr	r3, [r7, #20]
 8003576:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	431a      	orrs	r2, r3
 800357e:	697b      	ldr	r3, [r7, #20]
 8003580:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003590:	683a      	ldr	r2, [r7, #0]
 8003592:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003594:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	3248      	adds	r2, #72	; 0x48
 800359a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	689b      	ldr	r3, [r3, #8]
 80035a2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	68db      	ldr	r3, [r3, #12]
 80035a8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80035ae:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80035b0:	6979      	ldr	r1, [r7, #20]
 80035b2:	3348      	adds	r3, #72	; 0x48
 80035b4:	00db      	lsls	r3, r3, #3
 80035b6:	440b      	add	r3, r1
 80035b8:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	699b      	ldr	r3, [r3, #24]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d109      	bne.n	80035d6 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80035c2:	697b      	ldr	r3, [r7, #20]
 80035c4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	43db      	mvns	r3, r3
 80035cc:	401a      	ands	r2, r3
 80035ce:	697b      	ldr	r3, [r7, #20]
 80035d0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80035d4:	e007      	b.n	80035e6 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80035d6:	697b      	ldr	r3, [r7, #20]
 80035d8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	431a      	orrs	r2, r3
 80035e0:	697b      	ldr	r3, [r7, #20]
 80035e2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	691b      	ldr	r3, [r3, #16]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d109      	bne.n	8003602 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80035ee:	697b      	ldr	r3, [r7, #20]
 80035f0:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	43db      	mvns	r3, r3
 80035f8:	401a      	ands	r2, r3
 80035fa:	697b      	ldr	r3, [r7, #20]
 80035fc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8003600:	e007      	b.n	8003612 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003602:	697b      	ldr	r3, [r7, #20]
 8003604:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	431a      	orrs	r2, r3
 800360c:	697b      	ldr	r3, [r7, #20]
 800360e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	6a1b      	ldr	r3, [r3, #32]
 8003616:	2b01      	cmp	r3, #1
 8003618:	d107      	bne.n	800362a <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800361a:	697b      	ldr	r3, [r7, #20]
 800361c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	431a      	orrs	r2, r3
 8003624:	697b      	ldr	r3, [r7, #20]
 8003626:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800362a:	697b      	ldr	r3, [r7, #20]
 800362c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003630:	f023 0201 	bic.w	r2, r3, #1
 8003634:	697b      	ldr	r3, [r7, #20]
 8003636:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 800363a:	2300      	movs	r3, #0
 800363c:	e006      	b.n	800364c <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003642:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800364a:	2301      	movs	r3, #1
  }
}
 800364c:	4618      	mov	r0, r3
 800364e:	371c      	adds	r7, #28
 8003650:	46bd      	mov	sp, r7
 8003652:	bc80      	pop	{r7}
 8003654:	4770      	bx	lr
 8003656:	bf00      	nop
 8003658:	40006400 	.word	0x40006400

0800365c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b084      	sub	sp, #16
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	f893 3020 	ldrb.w	r3, [r3, #32]
 800366a:	b2db      	uxtb	r3, r3
 800366c:	2b01      	cmp	r3, #1
 800366e:	d12e      	bne.n	80036ce <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2202      	movs	r2, #2
 8003674:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	681a      	ldr	r2, [r3, #0]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f022 0201 	bic.w	r2, r2, #1
 8003686:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003688:	f7ff f858 	bl	800273c <HAL_GetTick>
 800368c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800368e:	e012      	b.n	80036b6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003690:	f7ff f854 	bl	800273c <HAL_GetTick>
 8003694:	4602      	mov	r2, r0
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	1ad3      	subs	r3, r2, r3
 800369a:	2b0a      	cmp	r3, #10
 800369c:	d90b      	bls.n	80036b6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036a2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2205      	movs	r2, #5
 80036ae:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	e012      	b.n	80036dc <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	f003 0301 	and.w	r3, r3, #1
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d1e5      	bne.n	8003690 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2200      	movs	r2, #0
 80036c8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80036ca:	2300      	movs	r3, #0
 80036cc:	e006      	b.n	80036dc <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036d2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80036da:	2301      	movs	r3, #1
  }
}
 80036dc:	4618      	mov	r0, r3
 80036de:	3710      	adds	r7, #16
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bd80      	pop	{r7, pc}

080036e4 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b089      	sub	sp, #36	; 0x24
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	60f8      	str	r0, [r7, #12]
 80036ec:	60b9      	str	r1, [r7, #8]
 80036ee:	607a      	str	r2, [r7, #4]
 80036f0:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80036f8:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	689b      	ldr	r3, [r3, #8]
 8003700:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8003702:	7ffb      	ldrb	r3, [r7, #31]
 8003704:	2b01      	cmp	r3, #1
 8003706:	d003      	beq.n	8003710 <HAL_CAN_AddTxMessage+0x2c>
 8003708:	7ffb      	ldrb	r3, [r7, #31]
 800370a:	2b02      	cmp	r3, #2
 800370c:	f040 80b8 	bne.w	8003880 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003710:	69bb      	ldr	r3, [r7, #24]
 8003712:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003716:	2b00      	cmp	r3, #0
 8003718:	d10a      	bne.n	8003730 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800371a:	69bb      	ldr	r3, [r7, #24]
 800371c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003720:	2b00      	cmp	r3, #0
 8003722:	d105      	bne.n	8003730 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8003724:	69bb      	ldr	r3, [r7, #24]
 8003726:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800372a:	2b00      	cmp	r3, #0
 800372c:	f000 80a0 	beq.w	8003870 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003730:	69bb      	ldr	r3, [r7, #24]
 8003732:	0e1b      	lsrs	r3, r3, #24
 8003734:	f003 0303 	and.w	r3, r3, #3
 8003738:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 800373a:	697b      	ldr	r3, [r7, #20]
 800373c:	2b02      	cmp	r3, #2
 800373e:	d907      	bls.n	8003750 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003744:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800374c:	2301      	movs	r3, #1
 800374e:	e09e      	b.n	800388e <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8003750:	2201      	movs	r2, #1
 8003752:	697b      	ldr	r3, [r7, #20]
 8003754:	409a      	lsls	r2, r3
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800375a:	68bb      	ldr	r3, [r7, #8]
 800375c:	689b      	ldr	r3, [r3, #8]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d10d      	bne.n	800377e <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003762:	68bb      	ldr	r3, [r7, #8]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003768:	68bb      	ldr	r3, [r7, #8]
 800376a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800376c:	68f9      	ldr	r1, [r7, #12]
 800376e:	6809      	ldr	r1, [r1, #0]
 8003770:	431a      	orrs	r2, r3
 8003772:	697b      	ldr	r3, [r7, #20]
 8003774:	3318      	adds	r3, #24
 8003776:	011b      	lsls	r3, r3, #4
 8003778:	440b      	add	r3, r1
 800377a:	601a      	str	r2, [r3, #0]
 800377c:	e00f      	b.n	800379e <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	685b      	ldr	r3, [r3, #4]
 8003782:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8003784:	68bb      	ldr	r3, [r7, #8]
 8003786:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003788:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800378a:	68bb      	ldr	r3, [r7, #8]
 800378c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800378e:	68f9      	ldr	r1, [r7, #12]
 8003790:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8003792:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	3318      	adds	r3, #24
 8003798:	011b      	lsls	r3, r3, #4
 800379a:	440b      	add	r3, r1
 800379c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	6819      	ldr	r1, [r3, #0]
 80037a2:	68bb      	ldr	r3, [r7, #8]
 80037a4:	691a      	ldr	r2, [r3, #16]
 80037a6:	697b      	ldr	r3, [r7, #20]
 80037a8:	3318      	adds	r3, #24
 80037aa:	011b      	lsls	r3, r3, #4
 80037ac:	440b      	add	r3, r1
 80037ae:	3304      	adds	r3, #4
 80037b0:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80037b2:	68bb      	ldr	r3, [r7, #8]
 80037b4:	7d1b      	ldrb	r3, [r3, #20]
 80037b6:	2b01      	cmp	r3, #1
 80037b8:	d111      	bne.n	80037de <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	697b      	ldr	r3, [r7, #20]
 80037c0:	3318      	adds	r3, #24
 80037c2:	011b      	lsls	r3, r3, #4
 80037c4:	4413      	add	r3, r2
 80037c6:	3304      	adds	r3, #4
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	68fa      	ldr	r2, [r7, #12]
 80037cc:	6811      	ldr	r1, [r2, #0]
 80037ce:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80037d2:	697b      	ldr	r3, [r7, #20]
 80037d4:	3318      	adds	r3, #24
 80037d6:	011b      	lsls	r3, r3, #4
 80037d8:	440b      	add	r3, r1
 80037da:	3304      	adds	r3, #4
 80037dc:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	3307      	adds	r3, #7
 80037e2:	781b      	ldrb	r3, [r3, #0]
 80037e4:	061a      	lsls	r2, r3, #24
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	3306      	adds	r3, #6
 80037ea:	781b      	ldrb	r3, [r3, #0]
 80037ec:	041b      	lsls	r3, r3, #16
 80037ee:	431a      	orrs	r2, r3
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	3305      	adds	r3, #5
 80037f4:	781b      	ldrb	r3, [r3, #0]
 80037f6:	021b      	lsls	r3, r3, #8
 80037f8:	4313      	orrs	r3, r2
 80037fa:	687a      	ldr	r2, [r7, #4]
 80037fc:	3204      	adds	r2, #4
 80037fe:	7812      	ldrb	r2, [r2, #0]
 8003800:	4610      	mov	r0, r2
 8003802:	68fa      	ldr	r2, [r7, #12]
 8003804:	6811      	ldr	r1, [r2, #0]
 8003806:	ea43 0200 	orr.w	r2, r3, r0
 800380a:	697b      	ldr	r3, [r7, #20]
 800380c:	011b      	lsls	r3, r3, #4
 800380e:	440b      	add	r3, r1
 8003810:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8003814:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	3303      	adds	r3, #3
 800381a:	781b      	ldrb	r3, [r3, #0]
 800381c:	061a      	lsls	r2, r3, #24
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	3302      	adds	r3, #2
 8003822:	781b      	ldrb	r3, [r3, #0]
 8003824:	041b      	lsls	r3, r3, #16
 8003826:	431a      	orrs	r2, r3
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	3301      	adds	r3, #1
 800382c:	781b      	ldrb	r3, [r3, #0]
 800382e:	021b      	lsls	r3, r3, #8
 8003830:	4313      	orrs	r3, r2
 8003832:	687a      	ldr	r2, [r7, #4]
 8003834:	7812      	ldrb	r2, [r2, #0]
 8003836:	4610      	mov	r0, r2
 8003838:	68fa      	ldr	r2, [r7, #12]
 800383a:	6811      	ldr	r1, [r2, #0]
 800383c:	ea43 0200 	orr.w	r2, r3, r0
 8003840:	697b      	ldr	r3, [r7, #20]
 8003842:	011b      	lsls	r3, r3, #4
 8003844:	440b      	add	r3, r1
 8003846:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800384a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681a      	ldr	r2, [r3, #0]
 8003850:	697b      	ldr	r3, [r7, #20]
 8003852:	3318      	adds	r3, #24
 8003854:	011b      	lsls	r3, r3, #4
 8003856:	4413      	add	r3, r2
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	68fa      	ldr	r2, [r7, #12]
 800385c:	6811      	ldr	r1, [r2, #0]
 800385e:	f043 0201 	orr.w	r2, r3, #1
 8003862:	697b      	ldr	r3, [r7, #20]
 8003864:	3318      	adds	r3, #24
 8003866:	011b      	lsls	r3, r3, #4
 8003868:	440b      	add	r3, r1
 800386a:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800386c:	2300      	movs	r3, #0
 800386e:	e00e      	b.n	800388e <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003874:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 800387c:	2301      	movs	r3, #1
 800387e:	e006      	b.n	800388e <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003884:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800388c:	2301      	movs	r3, #1
  }
}
 800388e:	4618      	mov	r0, r3
 8003890:	3724      	adds	r7, #36	; 0x24
 8003892:	46bd      	mov	sp, r7
 8003894:	bc80      	pop	{r7}
 8003896:	4770      	bx	lr

08003898 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 8003898:	b480      	push	{r7}
 800389a:	b085      	sub	sp, #20
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 80038a0:	2300      	movs	r3, #0
 80038a2:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80038aa:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 80038ac:	7afb      	ldrb	r3, [r7, #11]
 80038ae:	2b01      	cmp	r3, #1
 80038b0:	d002      	beq.n	80038b8 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 80038b2:	7afb      	ldrb	r3, [r7, #11]
 80038b4:	2b02      	cmp	r3, #2
 80038b6:	d11d      	bne.n	80038f4 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	689b      	ldr	r3, [r3, #8]
 80038be:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d002      	beq.n	80038cc <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	3301      	adds	r3, #1
 80038ca:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	689b      	ldr	r3, [r3, #8]
 80038d2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d002      	beq.n	80038e0 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	3301      	adds	r3, #1
 80038de:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	689b      	ldr	r3, [r3, #8]
 80038e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d002      	beq.n	80038f4 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	3301      	adds	r3, #1
 80038f2:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 80038f4:	68fb      	ldr	r3, [r7, #12]
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	3714      	adds	r7, #20
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bc80      	pop	{r7}
 80038fe:	4770      	bx	lr

08003900 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003900:	b480      	push	{r7}
 8003902:	b085      	sub	sp, #20
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
 8003908:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003910:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003912:	7bfb      	ldrb	r3, [r7, #15]
 8003914:	2b01      	cmp	r3, #1
 8003916:	d002      	beq.n	800391e <HAL_CAN_ActivateNotification+0x1e>
 8003918:	7bfb      	ldrb	r3, [r7, #15]
 800391a:	2b02      	cmp	r3, #2
 800391c:	d109      	bne.n	8003932 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	6959      	ldr	r1, [r3, #20]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	683a      	ldr	r2, [r7, #0]
 800392a:	430a      	orrs	r2, r1
 800392c:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800392e:	2300      	movs	r3, #0
 8003930:	e006      	b.n	8003940 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003936:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800393e:	2301      	movs	r3, #1
  }
}
 8003940:	4618      	mov	r0, r3
 8003942:	3714      	adds	r7, #20
 8003944:	46bd      	mov	sp, r7
 8003946:	bc80      	pop	{r7}
 8003948:	4770      	bx	lr

0800394a <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800394a:	b580      	push	{r7, lr}
 800394c:	b08a      	sub	sp, #40	; 0x28
 800394e:	af00      	add	r7, sp, #0
 8003950:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003952:	2300      	movs	r3, #0
 8003954:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	695b      	ldr	r3, [r3, #20]
 800395c:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	689b      	ldr	r3, [r3, #8]
 800396c:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	68db      	ldr	r3, [r3, #12]
 8003974:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	691b      	ldr	r3, [r3, #16]
 800397c:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	699b      	ldr	r3, [r3, #24]
 8003984:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003986:	6a3b      	ldr	r3, [r7, #32]
 8003988:	f003 0301 	and.w	r3, r3, #1
 800398c:	2b00      	cmp	r3, #0
 800398e:	d07c      	beq.n	8003a8a <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003990:	69bb      	ldr	r3, [r7, #24]
 8003992:	f003 0301 	and.w	r3, r3, #1
 8003996:	2b00      	cmp	r3, #0
 8003998:	d023      	beq.n	80039e2 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	2201      	movs	r2, #1
 80039a0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80039a2:	69bb      	ldr	r3, [r7, #24]
 80039a4:	f003 0302 	and.w	r3, r3, #2
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d003      	beq.n	80039b4 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80039ac:	6878      	ldr	r0, [r7, #4]
 80039ae:	f000 f97d 	bl	8003cac <HAL_CAN_TxMailbox0CompleteCallback>
 80039b2:	e016      	b.n	80039e2 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80039b4:	69bb      	ldr	r3, [r7, #24]
 80039b6:	f003 0304 	and.w	r3, r3, #4
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d004      	beq.n	80039c8 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80039be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039c0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80039c4:	627b      	str	r3, [r7, #36]	; 0x24
 80039c6:	e00c      	b.n	80039e2 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80039c8:	69bb      	ldr	r3, [r7, #24]
 80039ca:	f003 0308 	and.w	r3, r3, #8
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d004      	beq.n	80039dc <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80039d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039d4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80039d8:	627b      	str	r3, [r7, #36]	; 0x24
 80039da:	e002      	b.n	80039e2 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80039dc:	6878      	ldr	r0, [r7, #4]
 80039de:	f000 f980 	bl	8003ce2 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80039e2:	69bb      	ldr	r3, [r7, #24]
 80039e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d024      	beq.n	8003a36 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80039f4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80039f6:	69bb      	ldr	r3, [r7, #24]
 80039f8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d003      	beq.n	8003a08 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003a00:	6878      	ldr	r0, [r7, #4]
 8003a02:	f000 f95c 	bl	8003cbe <HAL_CAN_TxMailbox1CompleteCallback>
 8003a06:	e016      	b.n	8003a36 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003a08:	69bb      	ldr	r3, [r7, #24]
 8003a0a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d004      	beq.n	8003a1c <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a14:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003a18:	627b      	str	r3, [r7, #36]	; 0x24
 8003a1a:	e00c      	b.n	8003a36 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003a1c:	69bb      	ldr	r3, [r7, #24]
 8003a1e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d004      	beq.n	8003a30 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a28:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003a2c:	627b      	str	r3, [r7, #36]	; 0x24
 8003a2e:	e002      	b.n	8003a36 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003a30:	6878      	ldr	r0, [r7, #4]
 8003a32:	f000 f95f 	bl	8003cf4 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003a36:	69bb      	ldr	r3, [r7, #24]
 8003a38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d024      	beq.n	8003a8a <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003a48:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003a4a:	69bb      	ldr	r3, [r7, #24]
 8003a4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d003      	beq.n	8003a5c <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003a54:	6878      	ldr	r0, [r7, #4]
 8003a56:	f000 f93b 	bl	8003cd0 <HAL_CAN_TxMailbox2CompleteCallback>
 8003a5a:	e016      	b.n	8003a8a <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003a5c:	69bb      	ldr	r3, [r7, #24]
 8003a5e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d004      	beq.n	8003a70 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a68:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003a6c:	627b      	str	r3, [r7, #36]	; 0x24
 8003a6e:	e00c      	b.n	8003a8a <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003a70:	69bb      	ldr	r3, [r7, #24]
 8003a72:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d004      	beq.n	8003a84 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a80:	627b      	str	r3, [r7, #36]	; 0x24
 8003a82:	e002      	b.n	8003a8a <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003a84:	6878      	ldr	r0, [r7, #4]
 8003a86:	f000 f93e 	bl	8003d06 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003a8a:	6a3b      	ldr	r3, [r7, #32]
 8003a8c:	f003 0308 	and.w	r3, r3, #8
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d00c      	beq.n	8003aae <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003a94:	697b      	ldr	r3, [r7, #20]
 8003a96:	f003 0310 	and.w	r3, r3, #16
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d007      	beq.n	8003aae <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aa0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003aa4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	2210      	movs	r2, #16
 8003aac:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003aae:	6a3b      	ldr	r3, [r7, #32]
 8003ab0:	f003 0304 	and.w	r3, r3, #4
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d00b      	beq.n	8003ad0 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003ab8:	697b      	ldr	r3, [r7, #20]
 8003aba:	f003 0308 	and.w	r3, r3, #8
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d006      	beq.n	8003ad0 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	2208      	movs	r2, #8
 8003ac8:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003aca:	6878      	ldr	r0, [r7, #4]
 8003acc:	f000 f92d 	bl	8003d2a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003ad0:	6a3b      	ldr	r3, [r7, #32]
 8003ad2:	f003 0302 	and.w	r3, r3, #2
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d009      	beq.n	8003aee <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	68db      	ldr	r3, [r3, #12]
 8003ae0:	f003 0303 	and.w	r3, r3, #3
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d002      	beq.n	8003aee <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003ae8:	6878      	ldr	r0, [r7, #4]
 8003aea:	f000 f915 	bl	8003d18 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003aee:	6a3b      	ldr	r3, [r7, #32]
 8003af0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d00c      	beq.n	8003b12 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003af8:	693b      	ldr	r3, [r7, #16]
 8003afa:	f003 0310 	and.w	r3, r3, #16
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d007      	beq.n	8003b12 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b04:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003b08:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	2210      	movs	r2, #16
 8003b10:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003b12:	6a3b      	ldr	r3, [r7, #32]
 8003b14:	f003 0320 	and.w	r3, r3, #32
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d00b      	beq.n	8003b34 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003b1c:	693b      	ldr	r3, [r7, #16]
 8003b1e:	f003 0308 	and.w	r3, r3, #8
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d006      	beq.n	8003b34 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	2208      	movs	r2, #8
 8003b2c:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003b2e:	6878      	ldr	r0, [r7, #4]
 8003b30:	f000 f90d 	bl	8003d4e <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003b34:	6a3b      	ldr	r3, [r7, #32]
 8003b36:	f003 0310 	and.w	r3, r3, #16
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d009      	beq.n	8003b52 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	691b      	ldr	r3, [r3, #16]
 8003b44:	f003 0303 	and.w	r3, r3, #3
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d002      	beq.n	8003b52 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003b4c:	6878      	ldr	r0, [r7, #4]
 8003b4e:	f000 f8f5 	bl	8003d3c <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003b52:	6a3b      	ldr	r3, [r7, #32]
 8003b54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d00b      	beq.n	8003b74 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003b5c:	69fb      	ldr	r3, [r7, #28]
 8003b5e:	f003 0310 	and.w	r3, r3, #16
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d006      	beq.n	8003b74 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	2210      	movs	r2, #16
 8003b6c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003b6e:	6878      	ldr	r0, [r7, #4]
 8003b70:	f000 f8f6 	bl	8003d60 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003b74:	6a3b      	ldr	r3, [r7, #32]
 8003b76:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d00b      	beq.n	8003b96 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003b7e:	69fb      	ldr	r3, [r7, #28]
 8003b80:	f003 0308 	and.w	r3, r3, #8
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d006      	beq.n	8003b96 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	2208      	movs	r2, #8
 8003b8e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003b90:	6878      	ldr	r0, [r7, #4]
 8003b92:	f000 f8ee 	bl	8003d72 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003b96:	6a3b      	ldr	r3, [r7, #32]
 8003b98:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d075      	beq.n	8003c8c <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003ba0:	69fb      	ldr	r3, [r7, #28]
 8003ba2:	f003 0304 	and.w	r3, r3, #4
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d06c      	beq.n	8003c84 <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003baa:	6a3b      	ldr	r3, [r7, #32]
 8003bac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d008      	beq.n	8003bc6 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d003      	beq.n	8003bc6 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bc0:	f043 0301 	orr.w	r3, r3, #1
 8003bc4:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003bc6:	6a3b      	ldr	r3, [r7, #32]
 8003bc8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d008      	beq.n	8003be2 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d003      	beq.n	8003be2 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bdc:	f043 0302 	orr.w	r3, r3, #2
 8003be0:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003be2:	6a3b      	ldr	r3, [r7, #32]
 8003be4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d008      	beq.n	8003bfe <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d003      	beq.n	8003bfe <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bf8:	f043 0304 	orr.w	r3, r3, #4
 8003bfc:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003bfe:	6a3b      	ldr	r3, [r7, #32]
 8003c00:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d03d      	beq.n	8003c84 <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d038      	beq.n	8003c84 <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003c18:	2b30      	cmp	r3, #48	; 0x30
 8003c1a:	d017      	beq.n	8003c4c <HAL_CAN_IRQHandler+0x302>
 8003c1c:	2b30      	cmp	r3, #48	; 0x30
 8003c1e:	d804      	bhi.n	8003c2a <HAL_CAN_IRQHandler+0x2e0>
 8003c20:	2b10      	cmp	r3, #16
 8003c22:	d009      	beq.n	8003c38 <HAL_CAN_IRQHandler+0x2ee>
 8003c24:	2b20      	cmp	r3, #32
 8003c26:	d00c      	beq.n	8003c42 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003c28:	e024      	b.n	8003c74 <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 8003c2a:	2b50      	cmp	r3, #80	; 0x50
 8003c2c:	d018      	beq.n	8003c60 <HAL_CAN_IRQHandler+0x316>
 8003c2e:	2b60      	cmp	r3, #96	; 0x60
 8003c30:	d01b      	beq.n	8003c6a <HAL_CAN_IRQHandler+0x320>
 8003c32:	2b40      	cmp	r3, #64	; 0x40
 8003c34:	d00f      	beq.n	8003c56 <HAL_CAN_IRQHandler+0x30c>
            break;
 8003c36:	e01d      	b.n	8003c74 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 8003c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c3a:	f043 0308 	orr.w	r3, r3, #8
 8003c3e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003c40:	e018      	b.n	8003c74 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c44:	f043 0310 	orr.w	r3, r3, #16
 8003c48:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003c4a:	e013      	b.n	8003c74 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c4e:	f043 0320 	orr.w	r3, r3, #32
 8003c52:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003c54:	e00e      	b.n	8003c74 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 8003c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003c5c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003c5e:	e009      	b.n	8003c74 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 8003c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c66:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003c68:	e004      	b.n	8003c74 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c70:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003c72:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	699a      	ldr	r2, [r3, #24]
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003c82:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	2204      	movs	r2, #4
 8003c8a:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d008      	beq.n	8003ca4 <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c98:	431a      	orrs	r2, r3
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003c9e:	6878      	ldr	r0, [r7, #4]
 8003ca0:	f000 f870 	bl	8003d84 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003ca4:	bf00      	nop
 8003ca6:	3728      	adds	r7, #40	; 0x28
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	bd80      	pop	{r7, pc}

08003cac <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b083      	sub	sp, #12
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003cb4:	bf00      	nop
 8003cb6:	370c      	adds	r7, #12
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	bc80      	pop	{r7}
 8003cbc:	4770      	bx	lr

08003cbe <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003cbe:	b480      	push	{r7}
 8003cc0:	b083      	sub	sp, #12
 8003cc2:	af00      	add	r7, sp, #0
 8003cc4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003cc6:	bf00      	nop
 8003cc8:	370c      	adds	r7, #12
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bc80      	pop	{r7}
 8003cce:	4770      	bx	lr

08003cd0 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	b083      	sub	sp, #12
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003cd8:	bf00      	nop
 8003cda:	370c      	adds	r7, #12
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	bc80      	pop	{r7}
 8003ce0:	4770      	bx	lr

08003ce2 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003ce2:	b480      	push	{r7}
 8003ce4:	b083      	sub	sp, #12
 8003ce6:	af00      	add	r7, sp, #0
 8003ce8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003cea:	bf00      	nop
 8003cec:	370c      	adds	r7, #12
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bc80      	pop	{r7}
 8003cf2:	4770      	bx	lr

08003cf4 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	b083      	sub	sp, #12
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003cfc:	bf00      	nop
 8003cfe:	370c      	adds	r7, #12
 8003d00:	46bd      	mov	sp, r7
 8003d02:	bc80      	pop	{r7}
 8003d04:	4770      	bx	lr

08003d06 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003d06:	b480      	push	{r7}
 8003d08:	b083      	sub	sp, #12
 8003d0a:	af00      	add	r7, sp, #0
 8003d0c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003d0e:	bf00      	nop
 8003d10:	370c      	adds	r7, #12
 8003d12:	46bd      	mov	sp, r7
 8003d14:	bc80      	pop	{r7}
 8003d16:	4770      	bx	lr

08003d18 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003d18:	b480      	push	{r7}
 8003d1a:	b083      	sub	sp, #12
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8003d20:	bf00      	nop
 8003d22:	370c      	adds	r7, #12
 8003d24:	46bd      	mov	sp, r7
 8003d26:	bc80      	pop	{r7}
 8003d28:	4770      	bx	lr

08003d2a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003d2a:	b480      	push	{r7}
 8003d2c:	b083      	sub	sp, #12
 8003d2e:	af00      	add	r7, sp, #0
 8003d30:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003d32:	bf00      	nop
 8003d34:	370c      	adds	r7, #12
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bc80      	pop	{r7}
 8003d3a:	4770      	bx	lr

08003d3c <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	b083      	sub	sp, #12
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003d44:	bf00      	nop
 8003d46:	370c      	adds	r7, #12
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bc80      	pop	{r7}
 8003d4c:	4770      	bx	lr

08003d4e <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003d4e:	b480      	push	{r7}
 8003d50:	b083      	sub	sp, #12
 8003d52:	af00      	add	r7, sp, #0
 8003d54:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003d56:	bf00      	nop
 8003d58:	370c      	adds	r7, #12
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bc80      	pop	{r7}
 8003d5e:	4770      	bx	lr

08003d60 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003d60:	b480      	push	{r7}
 8003d62:	b083      	sub	sp, #12
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003d68:	bf00      	nop
 8003d6a:	370c      	adds	r7, #12
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bc80      	pop	{r7}
 8003d70:	4770      	bx	lr

08003d72 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003d72:	b480      	push	{r7}
 8003d74:	b083      	sub	sp, #12
 8003d76:	af00      	add	r7, sp, #0
 8003d78:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003d7a:	bf00      	nop
 8003d7c:	370c      	adds	r7, #12
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bc80      	pop	{r7}
 8003d82:	4770      	bx	lr

08003d84 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003d84:	b480      	push	{r7}
 8003d86:	b083      	sub	sp, #12
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003d8c:	bf00      	nop
 8003d8e:	370c      	adds	r7, #12
 8003d90:	46bd      	mov	sp, r7
 8003d92:	bc80      	pop	{r7}
 8003d94:	4770      	bx	lr
	...

08003d98 <__NVIC_SetPriorityGrouping>:
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b085      	sub	sp, #20
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	f003 0307 	and.w	r3, r3, #7
 8003da6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003da8:	4b0c      	ldr	r3, [pc, #48]	; (8003ddc <__NVIC_SetPriorityGrouping+0x44>)
 8003daa:	68db      	ldr	r3, [r3, #12]
 8003dac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003dae:	68ba      	ldr	r2, [r7, #8]
 8003db0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003db4:	4013      	ands	r3, r2
 8003db6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003dbc:	68bb      	ldr	r3, [r7, #8]
 8003dbe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003dc0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003dc4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003dc8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003dca:	4a04      	ldr	r2, [pc, #16]	; (8003ddc <__NVIC_SetPriorityGrouping+0x44>)
 8003dcc:	68bb      	ldr	r3, [r7, #8]
 8003dce:	60d3      	str	r3, [r2, #12]
}
 8003dd0:	bf00      	nop
 8003dd2:	3714      	adds	r7, #20
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bc80      	pop	{r7}
 8003dd8:	4770      	bx	lr
 8003dda:	bf00      	nop
 8003ddc:	e000ed00 	.word	0xe000ed00

08003de0 <__NVIC_GetPriorityGrouping>:
{
 8003de0:	b480      	push	{r7}
 8003de2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003de4:	4b04      	ldr	r3, [pc, #16]	; (8003df8 <__NVIC_GetPriorityGrouping+0x18>)
 8003de6:	68db      	ldr	r3, [r3, #12]
 8003de8:	0a1b      	lsrs	r3, r3, #8
 8003dea:	f003 0307 	and.w	r3, r3, #7
}
 8003dee:	4618      	mov	r0, r3
 8003df0:	46bd      	mov	sp, r7
 8003df2:	bc80      	pop	{r7}
 8003df4:	4770      	bx	lr
 8003df6:	bf00      	nop
 8003df8:	e000ed00 	.word	0xe000ed00

08003dfc <__NVIC_EnableIRQ>:
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	b083      	sub	sp, #12
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	4603      	mov	r3, r0
 8003e04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	db0b      	blt.n	8003e26 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e0e:	79fb      	ldrb	r3, [r7, #7]
 8003e10:	f003 021f 	and.w	r2, r3, #31
 8003e14:	4906      	ldr	r1, [pc, #24]	; (8003e30 <__NVIC_EnableIRQ+0x34>)
 8003e16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e1a:	095b      	lsrs	r3, r3, #5
 8003e1c:	2001      	movs	r0, #1
 8003e1e:	fa00 f202 	lsl.w	r2, r0, r2
 8003e22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003e26:	bf00      	nop
 8003e28:	370c      	adds	r7, #12
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	bc80      	pop	{r7}
 8003e2e:	4770      	bx	lr
 8003e30:	e000e100 	.word	0xe000e100

08003e34 <__NVIC_SetPriority>:
{
 8003e34:	b480      	push	{r7}
 8003e36:	b083      	sub	sp, #12
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	6039      	str	r1, [r7, #0]
 8003e3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	db0a      	blt.n	8003e5e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	b2da      	uxtb	r2, r3
 8003e4c:	490c      	ldr	r1, [pc, #48]	; (8003e80 <__NVIC_SetPriority+0x4c>)
 8003e4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e52:	0112      	lsls	r2, r2, #4
 8003e54:	b2d2      	uxtb	r2, r2
 8003e56:	440b      	add	r3, r1
 8003e58:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003e5c:	e00a      	b.n	8003e74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	b2da      	uxtb	r2, r3
 8003e62:	4908      	ldr	r1, [pc, #32]	; (8003e84 <__NVIC_SetPriority+0x50>)
 8003e64:	79fb      	ldrb	r3, [r7, #7]
 8003e66:	f003 030f 	and.w	r3, r3, #15
 8003e6a:	3b04      	subs	r3, #4
 8003e6c:	0112      	lsls	r2, r2, #4
 8003e6e:	b2d2      	uxtb	r2, r2
 8003e70:	440b      	add	r3, r1
 8003e72:	761a      	strb	r2, [r3, #24]
}
 8003e74:	bf00      	nop
 8003e76:	370c      	adds	r7, #12
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bc80      	pop	{r7}
 8003e7c:	4770      	bx	lr
 8003e7e:	bf00      	nop
 8003e80:	e000e100 	.word	0xe000e100
 8003e84:	e000ed00 	.word	0xe000ed00

08003e88 <NVIC_EncodePriority>:
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b089      	sub	sp, #36	; 0x24
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	60f8      	str	r0, [r7, #12]
 8003e90:	60b9      	str	r1, [r7, #8]
 8003e92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	f003 0307 	and.w	r3, r3, #7
 8003e9a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e9c:	69fb      	ldr	r3, [r7, #28]
 8003e9e:	f1c3 0307 	rsb	r3, r3, #7
 8003ea2:	2b04      	cmp	r3, #4
 8003ea4:	bf28      	it	cs
 8003ea6:	2304      	movcs	r3, #4
 8003ea8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003eaa:	69fb      	ldr	r3, [r7, #28]
 8003eac:	3304      	adds	r3, #4
 8003eae:	2b06      	cmp	r3, #6
 8003eb0:	d902      	bls.n	8003eb8 <NVIC_EncodePriority+0x30>
 8003eb2:	69fb      	ldr	r3, [r7, #28]
 8003eb4:	3b03      	subs	r3, #3
 8003eb6:	e000      	b.n	8003eba <NVIC_EncodePriority+0x32>
 8003eb8:	2300      	movs	r3, #0
 8003eba:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ebc:	f04f 32ff 	mov.w	r2, #4294967295
 8003ec0:	69bb      	ldr	r3, [r7, #24]
 8003ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec6:	43da      	mvns	r2, r3
 8003ec8:	68bb      	ldr	r3, [r7, #8]
 8003eca:	401a      	ands	r2, r3
 8003ecc:	697b      	ldr	r3, [r7, #20]
 8003ece:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ed0:	f04f 31ff 	mov.w	r1, #4294967295
 8003ed4:	697b      	ldr	r3, [r7, #20]
 8003ed6:	fa01 f303 	lsl.w	r3, r1, r3
 8003eda:	43d9      	mvns	r1, r3
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ee0:	4313      	orrs	r3, r2
}
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	3724      	adds	r7, #36	; 0x24
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bc80      	pop	{r7}
 8003eea:	4770      	bx	lr

08003eec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b082      	sub	sp, #8
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	3b01      	subs	r3, #1
 8003ef8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003efc:	d301      	bcc.n	8003f02 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003efe:	2301      	movs	r3, #1
 8003f00:	e00f      	b.n	8003f22 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f02:	4a0a      	ldr	r2, [pc, #40]	; (8003f2c <SysTick_Config+0x40>)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	3b01      	subs	r3, #1
 8003f08:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f0a:	210f      	movs	r1, #15
 8003f0c:	f04f 30ff 	mov.w	r0, #4294967295
 8003f10:	f7ff ff90 	bl	8003e34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f14:	4b05      	ldr	r3, [pc, #20]	; (8003f2c <SysTick_Config+0x40>)
 8003f16:	2200      	movs	r2, #0
 8003f18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f1a:	4b04      	ldr	r3, [pc, #16]	; (8003f2c <SysTick_Config+0x40>)
 8003f1c:	2207      	movs	r2, #7
 8003f1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f20:	2300      	movs	r3, #0
}
 8003f22:	4618      	mov	r0, r3
 8003f24:	3708      	adds	r7, #8
 8003f26:	46bd      	mov	sp, r7
 8003f28:	bd80      	pop	{r7, pc}
 8003f2a:	bf00      	nop
 8003f2c:	e000e010 	.word	0xe000e010

08003f30 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b082      	sub	sp, #8
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f38:	6878      	ldr	r0, [r7, #4]
 8003f3a:	f7ff ff2d 	bl	8003d98 <__NVIC_SetPriorityGrouping>
}
 8003f3e:	bf00      	nop
 8003f40:	3708      	adds	r7, #8
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bd80      	pop	{r7, pc}

08003f46 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003f46:	b580      	push	{r7, lr}
 8003f48:	b086      	sub	sp, #24
 8003f4a:	af00      	add	r7, sp, #0
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	60b9      	str	r1, [r7, #8]
 8003f50:	607a      	str	r2, [r7, #4]
 8003f52:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003f54:	2300      	movs	r3, #0
 8003f56:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003f58:	f7ff ff42 	bl	8003de0 <__NVIC_GetPriorityGrouping>
 8003f5c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f5e:	687a      	ldr	r2, [r7, #4]
 8003f60:	68b9      	ldr	r1, [r7, #8]
 8003f62:	6978      	ldr	r0, [r7, #20]
 8003f64:	f7ff ff90 	bl	8003e88 <NVIC_EncodePriority>
 8003f68:	4602      	mov	r2, r0
 8003f6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f6e:	4611      	mov	r1, r2
 8003f70:	4618      	mov	r0, r3
 8003f72:	f7ff ff5f 	bl	8003e34 <__NVIC_SetPriority>
}
 8003f76:	bf00      	nop
 8003f78:	3718      	adds	r7, #24
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bd80      	pop	{r7, pc}

08003f7e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f7e:	b580      	push	{r7, lr}
 8003f80:	b082      	sub	sp, #8
 8003f82:	af00      	add	r7, sp, #0
 8003f84:	4603      	mov	r3, r0
 8003f86:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	f7ff ff35 	bl	8003dfc <__NVIC_EnableIRQ>
}
 8003f92:	bf00      	nop
 8003f94:	3708      	adds	r7, #8
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bd80      	pop	{r7, pc}

08003f9a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f9a:	b580      	push	{r7, lr}
 8003f9c:	b082      	sub	sp, #8
 8003f9e:	af00      	add	r7, sp, #0
 8003fa0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003fa2:	6878      	ldr	r0, [r7, #4]
 8003fa4:	f7ff ffa2 	bl	8003eec <SysTick_Config>
 8003fa8:	4603      	mov	r3, r0
}
 8003faa:	4618      	mov	r0, r3
 8003fac:	3708      	adds	r7, #8
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}
	...

08003fb4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b086      	sub	sp, #24
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003fc0:	f7fe fbbc 	bl	800273c <HAL_GetTick>
 8003fc4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d101      	bne.n	8003fd0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003fcc:	2301      	movs	r3, #1
 8003fce:	e099      	b.n	8004104 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2202      	movs	r2, #2
 8003fdc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	681a      	ldr	r2, [r3, #0]
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f022 0201 	bic.w	r2, r2, #1
 8003fee:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ff0:	e00f      	b.n	8004012 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003ff2:	f7fe fba3 	bl	800273c <HAL_GetTick>
 8003ff6:	4602      	mov	r2, r0
 8003ff8:	693b      	ldr	r3, [r7, #16]
 8003ffa:	1ad3      	subs	r3, r2, r3
 8003ffc:	2b05      	cmp	r3, #5
 8003ffe:	d908      	bls.n	8004012 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2220      	movs	r2, #32
 8004004:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2203      	movs	r2, #3
 800400a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800400e:	2303      	movs	r3, #3
 8004010:	e078      	b.n	8004104 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f003 0301 	and.w	r3, r3, #1
 800401c:	2b00      	cmp	r3, #0
 800401e:	d1e8      	bne.n	8003ff2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004028:	697a      	ldr	r2, [r7, #20]
 800402a:	4b38      	ldr	r3, [pc, #224]	; (800410c <HAL_DMA_Init+0x158>)
 800402c:	4013      	ands	r3, r2
 800402e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	685a      	ldr	r2, [r3, #4]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	689b      	ldr	r3, [r3, #8]
 8004038:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800403e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	691b      	ldr	r3, [r3, #16]
 8004044:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800404a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	699b      	ldr	r3, [r3, #24]
 8004050:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004056:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6a1b      	ldr	r3, [r3, #32]
 800405c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800405e:	697a      	ldr	r2, [r7, #20]
 8004060:	4313      	orrs	r3, r2
 8004062:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004068:	2b04      	cmp	r3, #4
 800406a:	d107      	bne.n	800407c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004074:	4313      	orrs	r3, r2
 8004076:	697a      	ldr	r2, [r7, #20]
 8004078:	4313      	orrs	r3, r2
 800407a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	697a      	ldr	r2, [r7, #20]
 8004082:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	695b      	ldr	r3, [r3, #20]
 800408a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800408c:	697b      	ldr	r3, [r7, #20]
 800408e:	f023 0307 	bic.w	r3, r3, #7
 8004092:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004098:	697a      	ldr	r2, [r7, #20]
 800409a:	4313      	orrs	r3, r2
 800409c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040a2:	2b04      	cmp	r3, #4
 80040a4:	d117      	bne.n	80040d6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040aa:	697a      	ldr	r2, [r7, #20]
 80040ac:	4313      	orrs	r3, r2
 80040ae:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d00e      	beq.n	80040d6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80040b8:	6878      	ldr	r0, [r7, #4]
 80040ba:	f000 fbdd 	bl	8004878 <DMA_CheckFifoParam>
 80040be:	4603      	mov	r3, r0
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d008      	beq.n	80040d6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2240      	movs	r2, #64	; 0x40
 80040c8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2201      	movs	r2, #1
 80040ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80040d2:	2301      	movs	r3, #1
 80040d4:	e016      	b.n	8004104 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	697a      	ldr	r2, [r7, #20]
 80040dc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80040de:	6878      	ldr	r0, [r7, #4]
 80040e0:	f000 fb96 	bl	8004810 <DMA_CalcBaseAndBitshift>
 80040e4:	4603      	mov	r3, r0
 80040e6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040ec:	223f      	movs	r2, #63	; 0x3f
 80040ee:	409a      	lsls	r2, r3
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2200      	movs	r2, #0
 80040f8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2201      	movs	r2, #1
 80040fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004102:	2300      	movs	r3, #0
}
 8004104:	4618      	mov	r0, r3
 8004106:	3718      	adds	r7, #24
 8004108:	46bd      	mov	sp, r7
 800410a:	bd80      	pop	{r7, pc}
 800410c:	f010803f 	.word	0xf010803f

08004110 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b086      	sub	sp, #24
 8004114:	af00      	add	r7, sp, #0
 8004116:	60f8      	str	r0, [r7, #12]
 8004118:	60b9      	str	r1, [r7, #8]
 800411a:	607a      	str	r2, [r7, #4]
 800411c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800411e:	2300      	movs	r3, #0
 8004120:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004126:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800412e:	2b01      	cmp	r3, #1
 8004130:	d101      	bne.n	8004136 <HAL_DMA_Start_IT+0x26>
 8004132:	2302      	movs	r3, #2
 8004134:	e040      	b.n	80041b8 <HAL_DMA_Start_IT+0xa8>
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	2201      	movs	r2, #1
 800413a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004144:	b2db      	uxtb	r3, r3
 8004146:	2b01      	cmp	r3, #1
 8004148:	d12f      	bne.n	80041aa <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	2202      	movs	r2, #2
 800414e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	2200      	movs	r2, #0
 8004156:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	687a      	ldr	r2, [r7, #4]
 800415c:	68b9      	ldr	r1, [r7, #8]
 800415e:	68f8      	ldr	r0, [r7, #12]
 8004160:	f000 fb28 	bl	80047b4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004168:	223f      	movs	r2, #63	; 0x3f
 800416a:	409a      	lsls	r2, r3
 800416c:	693b      	ldr	r3, [r7, #16]
 800416e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f042 0216 	orr.w	r2, r2, #22
 800417e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004184:	2b00      	cmp	r3, #0
 8004186:	d007      	beq.n	8004198 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	681a      	ldr	r2, [r3, #0]
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f042 0208 	orr.w	r2, r2, #8
 8004196:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	681a      	ldr	r2, [r3, #0]
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f042 0201 	orr.w	r2, r2, #1
 80041a6:	601a      	str	r2, [r3, #0]
 80041a8:	e005      	b.n	80041b6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	2200      	movs	r2, #0
 80041ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80041b2:	2302      	movs	r3, #2
 80041b4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80041b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80041b8:	4618      	mov	r0, r3
 80041ba:	3718      	adds	r7, #24
 80041bc:	46bd      	mov	sp, r7
 80041be:	bd80      	pop	{r7, pc}

080041c0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b084      	sub	sp, #16
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041cc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80041ce:	f7fe fab5 	bl	800273c <HAL_GetTick>
 80041d2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80041da:	b2db      	uxtb	r3, r3
 80041dc:	2b02      	cmp	r3, #2
 80041de:	d008      	beq.n	80041f2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2280      	movs	r2, #128	; 0x80
 80041e4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2200      	movs	r2, #0
 80041ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80041ee:	2301      	movs	r3, #1
 80041f0:	e052      	b.n	8004298 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	681a      	ldr	r2, [r3, #0]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f022 0216 	bic.w	r2, r2, #22
 8004200:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	695a      	ldr	r2, [r3, #20]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004210:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004216:	2b00      	cmp	r3, #0
 8004218:	d103      	bne.n	8004222 <HAL_DMA_Abort+0x62>
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800421e:	2b00      	cmp	r3, #0
 8004220:	d007      	beq.n	8004232 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	681a      	ldr	r2, [r3, #0]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f022 0208 	bic.w	r2, r2, #8
 8004230:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	681a      	ldr	r2, [r3, #0]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f022 0201 	bic.w	r2, r2, #1
 8004240:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004242:	e013      	b.n	800426c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004244:	f7fe fa7a 	bl	800273c <HAL_GetTick>
 8004248:	4602      	mov	r2, r0
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	1ad3      	subs	r3, r2, r3
 800424e:	2b05      	cmp	r3, #5
 8004250:	d90c      	bls.n	800426c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2220      	movs	r2, #32
 8004256:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2200      	movs	r2, #0
 800425c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2203      	movs	r2, #3
 8004264:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8004268:	2303      	movs	r3, #3
 800426a:	e015      	b.n	8004298 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f003 0301 	and.w	r3, r3, #1
 8004276:	2b00      	cmp	r3, #0
 8004278:	d1e4      	bne.n	8004244 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800427e:	223f      	movs	r2, #63	; 0x3f
 8004280:	409a      	lsls	r2, r3
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2200      	movs	r2, #0
 800428a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2201      	movs	r2, #1
 8004292:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8004296:	2300      	movs	r3, #0
}
 8004298:	4618      	mov	r0, r3
 800429a:	3710      	adds	r7, #16
 800429c:	46bd      	mov	sp, r7
 800429e:	bd80      	pop	{r7, pc}

080042a0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80042a0:	b480      	push	{r7}
 80042a2:	b083      	sub	sp, #12
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80042ae:	b2db      	uxtb	r3, r3
 80042b0:	2b02      	cmp	r3, #2
 80042b2:	d004      	beq.n	80042be <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2280      	movs	r2, #128	; 0x80
 80042b8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80042ba:	2301      	movs	r3, #1
 80042bc:	e00c      	b.n	80042d8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2205      	movs	r2, #5
 80042c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	681a      	ldr	r2, [r3, #0]
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f022 0201 	bic.w	r2, r2, #1
 80042d4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80042d6:	2300      	movs	r3, #0
}
 80042d8:	4618      	mov	r0, r3
 80042da:	370c      	adds	r7, #12
 80042dc:	46bd      	mov	sp, r7
 80042de:	bc80      	pop	{r7}
 80042e0:	4770      	bx	lr

080042e2 <HAL_DMA_PollForTransfer>:
  * @note   The HAL_DMA_PollForTransfer API cannot be used in circular and double buffering mode (automatic circular mode). 
  * @param  Timeout       Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, HAL_DMA_LevelCompleteTypeDef CompleteLevel, uint32_t Timeout)
{
 80042e2:	b580      	push	{r7, lr}
 80042e4:	b08a      	sub	sp, #40	; 0x28
 80042e6:	af00      	add	r7, sp, #0
 80042e8:	60f8      	str	r0, [r7, #12]
 80042ea:	460b      	mov	r3, r1
 80042ec:	607a      	str	r2, [r7, #4]
 80042ee:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK; 
 80042f0:	2300      	movs	r3, #0
 80042f2:	77fb      	strb	r3, [r7, #31]
  uint32_t mask_cpltlevel;
  uint32_t tickstart = HAL_GetTick(); 
 80042f4:	f7fe fa22 	bl	800273c <HAL_GetTick>
 80042f8:	61b8      	str	r0, [r7, #24]
  uint32_t tmpisr;
  
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs;

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004300:	b2db      	uxtb	r3, r3
 8004302:	2b02      	cmp	r3, #2
 8004304:	d008      	beq.n	8004318 <HAL_DMA_PollForTransfer+0x36>
  {
    /* No transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	2280      	movs	r2, #128	; 0x80
 800430a:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	2200      	movs	r2, #0
 8004310:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8004314:	2301      	movs	r3, #1
 8004316:	e0bf      	b.n	8004498 <HAL_DMA_PollForTransfer+0x1b6>
  }

  /* Polling mode not supported in circular mode and double buffering mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != RESET)
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004322:	2b00      	cmp	r3, #0
 8004324:	d005      	beq.n	8004332 <HAL_DMA_PollForTransfer+0x50>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	f44f 7280 	mov.w	r2, #256	; 0x100
 800432c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800432e:	2301      	movs	r3, #1
 8004330:	e0b2      	b.n	8004498 <HAL_DMA_PollForTransfer+0x1b6>
  }
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 8004332:	7afb      	ldrb	r3, [r7, #11]
 8004334:	2b00      	cmp	r3, #0
 8004336:	d106      	bne.n	8004346 <HAL_DMA_PollForTransfer+0x64>
  {
    /* Transfer Complete flag */
    mask_cpltlevel = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800433c:	2220      	movs	r2, #32
 800433e:	fa02 f303 	lsl.w	r3, r2, r3
 8004342:	627b      	str	r3, [r7, #36]	; 0x24
 8004344:	e005      	b.n	8004352 <HAL_DMA_PollForTransfer+0x70>
  }
  else
  {
    /* Half Transfer Complete flag */
    mask_cpltlevel = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800434a:	2210      	movs	r2, #16
 800434c:	fa02 f303 	lsl.w	r3, r2, r3
 8004350:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004356:	617b      	str	r3, [r7, #20]
  tmpisr = regs->ISR;
 8004358:	697b      	ldr	r3, [r7, #20]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	623b      	str	r3, [r7, #32]
  
  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
 800435e:	e05a      	b.n	8004416 <HAL_DMA_PollForTransfer+0x134>
  {
    /* Check for the Timeout (Not applicable in circular mode)*/
    if(Timeout != HAL_MAX_DELAY)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004366:	d017      	beq.n	8004398 <HAL_DMA_PollForTransfer+0xb6>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d007      	beq.n	800437e <HAL_DMA_PollForTransfer+0x9c>
 800436e:	f7fe f9e5 	bl	800273c <HAL_GetTick>
 8004372:	4602      	mov	r2, r0
 8004374:	69bb      	ldr	r3, [r7, #24]
 8004376:	1ad3      	subs	r3, r2, r3
 8004378:	687a      	ldr	r2, [r7, #4]
 800437a:	429a      	cmp	r2, r3
 800437c:	d20c      	bcs.n	8004398 <HAL_DMA_PollForTransfer+0xb6>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	2220      	movs	r2, #32
 8004382:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	2200      	movs	r2, #0
 8004388:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	2201      	movs	r2, #1
 8004390:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8004394:	2303      	movs	r3, #3
 8004396:	e07f      	b.n	8004498 <HAL_DMA_PollForTransfer+0x1b6>
      }
    }

    /* Get the ISR register value */
    tmpisr = regs->ISR;
 8004398:	697b      	ldr	r3, [r7, #20]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	623b      	str	r3, [r7, #32]

    if((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043a2:	2208      	movs	r2, #8
 80043a4:	409a      	lsls	r2, r3
 80043a6:	6a3b      	ldr	r3, [r7, #32]
 80043a8:	4013      	ands	r3, r2
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d00b      	beq.n	80043c6 <HAL_DMA_PollForTransfer+0xe4>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043b2:	f043 0201 	orr.w	r2, r3, #1
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043be:	2208      	movs	r2, #8
 80043c0:	409a      	lsls	r2, r3
 80043c2:	697b      	ldr	r3, [r7, #20]
 80043c4:	609a      	str	r2, [r3, #8]
    }
    
    if((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043ca:	2201      	movs	r2, #1
 80043cc:	409a      	lsls	r2, r3
 80043ce:	6a3b      	ldr	r3, [r7, #32]
 80043d0:	4013      	ands	r3, r2
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d00b      	beq.n	80043ee <HAL_DMA_PollForTransfer+0x10c>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043da:	f043 0202 	orr.w	r2, r3, #2
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043e6:	2201      	movs	r2, #1
 80043e8:	409a      	lsls	r2, r3
 80043ea:	697b      	ldr	r3, [r7, #20]
 80043ec:	609a      	str	r2, [r3, #8]
    }
    
    if((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043f2:	2204      	movs	r2, #4
 80043f4:	409a      	lsls	r2, r3
 80043f6:	6a3b      	ldr	r3, [r7, #32]
 80043f8:	4013      	ands	r3, r2
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d00b      	beq.n	8004416 <HAL_DMA_PollForTransfer+0x134>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004402:	f043 0204 	orr.w	r2, r3, #4
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the Direct Mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800440e:	2204      	movs	r2, #4
 8004410:	409a      	lsls	r2, r3
 8004412:	697b      	ldr	r3, [r7, #20]
 8004414:	609a      	str	r2, [r3, #8]
  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
 8004416:	6a3a      	ldr	r2, [r7, #32]
 8004418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800441a:	4013      	ands	r3, r2
 800441c:	2b00      	cmp	r3, #0
 800441e:	d105      	bne.n	800442c <HAL_DMA_PollForTransfer+0x14a>
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004424:	f003 0301 	and.w	r3, r3, #1
 8004428:	2b00      	cmp	r3, #0
 800442a:	d099      	beq.n	8004360 <HAL_DMA_PollForTransfer+0x7e>
    }
  }
  
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004430:	2b00      	cmp	r3, #0
 8004432:	d018      	beq.n	8004466 <HAL_DMA_PollForTransfer+0x184>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004438:	f003 0301 	and.w	r3, r3, #1
 800443c:	2b00      	cmp	r3, #0
 800443e:	d012      	beq.n	8004466 <HAL_DMA_PollForTransfer+0x184>
    {
      HAL_DMA_Abort(hdma);
 8004440:	68f8      	ldr	r0, [r7, #12]
 8004442:	f7ff febd 	bl	80041c0 <HAL_DMA_Abort>
    
      /* Clear the half transfer and transfer complete flags */
      regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800444a:	2230      	movs	r2, #48	; 0x30
 800444c:	409a      	lsls	r2, r3
 800444e:	697b      	ldr	r3, [r7, #20]
 8004450:	609a      	str	r2, [r3, #8]
    
      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	2200      	movs	r2, #0
 8004456:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State= HAL_DMA_STATE_READY;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	2201      	movs	r2, #1
 800445e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      return HAL_ERROR;
 8004462:	2301      	movs	r3, #1
 8004464:	e018      	b.n	8004498 <HAL_DMA_PollForTransfer+0x1b6>
   }
  }
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 8004466:	7afb      	ldrb	r3, [r7, #11]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d10e      	bne.n	800448a <HAL_DMA_PollForTransfer+0x1a8>
  {
    /* Clear the half transfer and transfer complete flags */
    regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004470:	2230      	movs	r2, #48	; 0x30
 8004472:	409a      	lsls	r2, r3
 8004474:	697b      	ldr	r3, [r7, #20]
 8004476:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2200      	movs	r2, #0
 800447c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hdma->State = HAL_DMA_STATE_READY;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	2201      	movs	r2, #1
 8004484:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8004488:	e005      	b.n	8004496 <HAL_DMA_PollForTransfer+0x1b4>
  }
  else
  {
    /* Clear the half transfer and transfer complete flags */
    regs->IFCR = (DMA_FLAG_HTIF0_4) << hdma->StreamIndex;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800448e:	2210      	movs	r2, #16
 8004490:	409a      	lsls	r2, r3
 8004492:	697b      	ldr	r3, [r7, #20]
 8004494:	609a      	str	r2, [r3, #8]
  }
  
  return status;
 8004496:	7ffb      	ldrb	r3, [r7, #31]
}
 8004498:	4618      	mov	r0, r3
 800449a:	3728      	adds	r7, #40	; 0x28
 800449c:	46bd      	mov	sp, r7
 800449e:	bd80      	pop	{r7, pc}

080044a0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b086      	sub	sp, #24
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80044a8:	2300      	movs	r3, #0
 80044aa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80044ac:	4b92      	ldr	r3, [pc, #584]	; (80046f8 <HAL_DMA_IRQHandler+0x258>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a92      	ldr	r2, [pc, #584]	; (80046fc <HAL_DMA_IRQHandler+0x25c>)
 80044b2:	fba2 2303 	umull	r2, r3, r2, r3
 80044b6:	0a9b      	lsrs	r3, r3, #10
 80044b8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044be:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80044c0:	693b      	ldr	r3, [r7, #16]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044ca:	2208      	movs	r2, #8
 80044cc:	409a      	lsls	r2, r3
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	4013      	ands	r3, r2
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d01a      	beq.n	800450c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f003 0304 	and.w	r3, r3, #4
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d013      	beq.n	800450c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	681a      	ldr	r2, [r3, #0]
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f022 0204 	bic.w	r2, r2, #4
 80044f2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044f8:	2208      	movs	r2, #8
 80044fa:	409a      	lsls	r2, r3
 80044fc:	693b      	ldr	r3, [r7, #16]
 80044fe:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004504:	f043 0201 	orr.w	r2, r3, #1
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004510:	2201      	movs	r2, #1
 8004512:	409a      	lsls	r2, r3
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	4013      	ands	r3, r2
 8004518:	2b00      	cmp	r3, #0
 800451a:	d012      	beq.n	8004542 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	695b      	ldr	r3, [r3, #20]
 8004522:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004526:	2b00      	cmp	r3, #0
 8004528:	d00b      	beq.n	8004542 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800452e:	2201      	movs	r2, #1
 8004530:	409a      	lsls	r2, r3
 8004532:	693b      	ldr	r3, [r7, #16]
 8004534:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800453a:	f043 0202 	orr.w	r2, r3, #2
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004546:	2204      	movs	r2, #4
 8004548:	409a      	lsls	r2, r3
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	4013      	ands	r3, r2
 800454e:	2b00      	cmp	r3, #0
 8004550:	d012      	beq.n	8004578 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f003 0302 	and.w	r3, r3, #2
 800455c:	2b00      	cmp	r3, #0
 800455e:	d00b      	beq.n	8004578 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004564:	2204      	movs	r2, #4
 8004566:	409a      	lsls	r2, r3
 8004568:	693b      	ldr	r3, [r7, #16]
 800456a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004570:	f043 0204 	orr.w	r2, r3, #4
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800457c:	2210      	movs	r2, #16
 800457e:	409a      	lsls	r2, r3
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	4013      	ands	r3, r2
 8004584:	2b00      	cmp	r3, #0
 8004586:	d043      	beq.n	8004610 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f003 0308 	and.w	r3, r3, #8
 8004592:	2b00      	cmp	r3, #0
 8004594:	d03c      	beq.n	8004610 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800459a:	2210      	movs	r2, #16
 800459c:	409a      	lsls	r2, r3
 800459e:	693b      	ldr	r3, [r7, #16]
 80045a0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d018      	beq.n	80045e2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d108      	bne.n	80045d0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d024      	beq.n	8004610 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ca:	6878      	ldr	r0, [r7, #4]
 80045cc:	4798      	blx	r3
 80045ce:	e01f      	b.n	8004610 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d01b      	beq.n	8004610 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80045dc:	6878      	ldr	r0, [r7, #4]
 80045de:	4798      	blx	r3
 80045e0:	e016      	b.n	8004610 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d107      	bne.n	8004600 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	681a      	ldr	r2, [r3, #0]
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f022 0208 	bic.w	r2, r2, #8
 80045fe:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004604:	2b00      	cmp	r3, #0
 8004606:	d003      	beq.n	8004610 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800460c:	6878      	ldr	r0, [r7, #4]
 800460e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004614:	2220      	movs	r2, #32
 8004616:	409a      	lsls	r2, r3
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	4013      	ands	r3, r2
 800461c:	2b00      	cmp	r3, #0
 800461e:	f000 808e 	beq.w	800473e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f003 0310 	and.w	r3, r3, #16
 800462c:	2b00      	cmp	r3, #0
 800462e:	f000 8086 	beq.w	800473e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004636:	2220      	movs	r2, #32
 8004638:	409a      	lsls	r2, r3
 800463a:	693b      	ldr	r3, [r7, #16]
 800463c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004644:	b2db      	uxtb	r3, r3
 8004646:	2b05      	cmp	r3, #5
 8004648:	d136      	bne.n	80046b8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	681a      	ldr	r2, [r3, #0]
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f022 0216 	bic.w	r2, r2, #22
 8004658:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	695a      	ldr	r2, [r3, #20]
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004668:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800466e:	2b00      	cmp	r3, #0
 8004670:	d103      	bne.n	800467a <HAL_DMA_IRQHandler+0x1da>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004676:	2b00      	cmp	r3, #0
 8004678:	d007      	beq.n	800468a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	681a      	ldr	r2, [r3, #0]
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f022 0208 	bic.w	r2, r2, #8
 8004688:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800468e:	223f      	movs	r2, #63	; 0x3f
 8004690:	409a      	lsls	r2, r3
 8004692:	693b      	ldr	r3, [r7, #16]
 8004694:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2200      	movs	r2, #0
 800469a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2201      	movs	r2, #1
 80046a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d07d      	beq.n	80047aa <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046b2:	6878      	ldr	r0, [r7, #4]
 80046b4:	4798      	blx	r3
        }
        return;
 80046b6:	e078      	b.n	80047aa <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d01c      	beq.n	8004700 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d108      	bne.n	80046e6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d030      	beq.n	800473e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046e0:	6878      	ldr	r0, [r7, #4]
 80046e2:	4798      	blx	r3
 80046e4:	e02b      	b.n	800473e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d027      	beq.n	800473e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046f2:	6878      	ldr	r0, [r7, #4]
 80046f4:	4798      	blx	r3
 80046f6:	e022      	b.n	800473e <HAL_DMA_IRQHandler+0x29e>
 80046f8:	20000000 	.word	0x20000000
 80046fc:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800470a:	2b00      	cmp	r3, #0
 800470c:	d10f      	bne.n	800472e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	681a      	ldr	r2, [r3, #0]
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f022 0210 	bic.w	r2, r2, #16
 800471c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2200      	movs	r2, #0
 8004722:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2201      	movs	r2, #1
 800472a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004732:	2b00      	cmp	r3, #0
 8004734:	d003      	beq.n	800473e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800473a:	6878      	ldr	r0, [r7, #4]
 800473c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004742:	2b00      	cmp	r3, #0
 8004744:	d032      	beq.n	80047ac <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800474a:	f003 0301 	and.w	r3, r3, #1
 800474e:	2b00      	cmp	r3, #0
 8004750:	d022      	beq.n	8004798 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2205      	movs	r2, #5
 8004756:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	681a      	ldr	r2, [r3, #0]
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f022 0201 	bic.w	r2, r2, #1
 8004768:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800476a:	68bb      	ldr	r3, [r7, #8]
 800476c:	3301      	adds	r3, #1
 800476e:	60bb      	str	r3, [r7, #8]
 8004770:	697a      	ldr	r2, [r7, #20]
 8004772:	429a      	cmp	r2, r3
 8004774:	d307      	bcc.n	8004786 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f003 0301 	and.w	r3, r3, #1
 8004780:	2b00      	cmp	r3, #0
 8004782:	d1f2      	bne.n	800476a <HAL_DMA_IRQHandler+0x2ca>
 8004784:	e000      	b.n	8004788 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004786:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2200      	movs	r2, #0
 800478c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2201      	movs	r2, #1
 8004794:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800479c:	2b00      	cmp	r3, #0
 800479e:	d005      	beq.n	80047ac <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047a4:	6878      	ldr	r0, [r7, #4]
 80047a6:	4798      	blx	r3
 80047a8:	e000      	b.n	80047ac <HAL_DMA_IRQHandler+0x30c>
        return;
 80047aa:	bf00      	nop
    }
  }
}
 80047ac:	3718      	adds	r7, #24
 80047ae:	46bd      	mov	sp, r7
 80047b0:	bd80      	pop	{r7, pc}
 80047b2:	bf00      	nop

080047b4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80047b4:	b480      	push	{r7}
 80047b6:	b085      	sub	sp, #20
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	60f8      	str	r0, [r7, #12]
 80047bc:	60b9      	str	r1, [r7, #8]
 80047be:	607a      	str	r2, [r7, #4]
 80047c0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	681a      	ldr	r2, [r3, #0]
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80047d0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	683a      	ldr	r2, [r7, #0]
 80047d8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	689b      	ldr	r3, [r3, #8]
 80047de:	2b40      	cmp	r3, #64	; 0x40
 80047e0:	d108      	bne.n	80047f4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	687a      	ldr	r2, [r7, #4]
 80047e8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	68ba      	ldr	r2, [r7, #8]
 80047f0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80047f2:	e007      	b.n	8004804 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	68ba      	ldr	r2, [r7, #8]
 80047fa:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	687a      	ldr	r2, [r7, #4]
 8004802:	60da      	str	r2, [r3, #12]
}
 8004804:	bf00      	nop
 8004806:	3714      	adds	r7, #20
 8004808:	46bd      	mov	sp, r7
 800480a:	bc80      	pop	{r7}
 800480c:	4770      	bx	lr
	...

08004810 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004810:	b480      	push	{r7}
 8004812:	b085      	sub	sp, #20
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	b2db      	uxtb	r3, r3
 800481e:	3b10      	subs	r3, #16
 8004820:	4a13      	ldr	r2, [pc, #76]	; (8004870 <DMA_CalcBaseAndBitshift+0x60>)
 8004822:	fba2 2303 	umull	r2, r3, r2, r3
 8004826:	091b      	lsrs	r3, r3, #4
 8004828:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800482a:	4a12      	ldr	r2, [pc, #72]	; (8004874 <DMA_CalcBaseAndBitshift+0x64>)
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	4413      	add	r3, r2
 8004830:	781b      	ldrb	r3, [r3, #0]
 8004832:	461a      	mov	r2, r3
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2b03      	cmp	r3, #3
 800483c:	d909      	bls.n	8004852 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004846:	f023 0303 	bic.w	r3, r3, #3
 800484a:	1d1a      	adds	r2, r3, #4
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	659a      	str	r2, [r3, #88]	; 0x58
 8004850:	e007      	b.n	8004862 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800485a:	f023 0303 	bic.w	r3, r3, #3
 800485e:	687a      	ldr	r2, [r7, #4]
 8004860:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004866:	4618      	mov	r0, r3
 8004868:	3714      	adds	r7, #20
 800486a:	46bd      	mov	sp, r7
 800486c:	bc80      	pop	{r7}
 800486e:	4770      	bx	lr
 8004870:	aaaaaaab 	.word	0xaaaaaaab
 8004874:	080106a4 	.word	0x080106a4

08004878 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004878:	b480      	push	{r7}
 800487a:	b085      	sub	sp, #20
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004880:	2300      	movs	r3, #0
 8004882:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004888:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	699b      	ldr	r3, [r3, #24]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d11f      	bne.n	80048d2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004892:	68bb      	ldr	r3, [r7, #8]
 8004894:	2b03      	cmp	r3, #3
 8004896:	d855      	bhi.n	8004944 <DMA_CheckFifoParam+0xcc>
 8004898:	a201      	add	r2, pc, #4	; (adr r2, 80048a0 <DMA_CheckFifoParam+0x28>)
 800489a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800489e:	bf00      	nop
 80048a0:	080048b1 	.word	0x080048b1
 80048a4:	080048c3 	.word	0x080048c3
 80048a8:	080048b1 	.word	0x080048b1
 80048ac:	08004945 	.word	0x08004945
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048b4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d045      	beq.n	8004948 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80048bc:	2301      	movs	r3, #1
 80048be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80048c0:	e042      	b.n	8004948 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048c6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80048ca:	d13f      	bne.n	800494c <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80048cc:	2301      	movs	r3, #1
 80048ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80048d0:	e03c      	b.n	800494c <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	699b      	ldr	r3, [r3, #24]
 80048d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048da:	d121      	bne.n	8004920 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80048dc:	68bb      	ldr	r3, [r7, #8]
 80048de:	2b03      	cmp	r3, #3
 80048e0:	d836      	bhi.n	8004950 <DMA_CheckFifoParam+0xd8>
 80048e2:	a201      	add	r2, pc, #4	; (adr r2, 80048e8 <DMA_CheckFifoParam+0x70>)
 80048e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048e8:	080048f9 	.word	0x080048f9
 80048ec:	080048ff 	.word	0x080048ff
 80048f0:	080048f9 	.word	0x080048f9
 80048f4:	08004911 	.word	0x08004911
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80048f8:	2301      	movs	r3, #1
 80048fa:	73fb      	strb	r3, [r7, #15]
      break;
 80048fc:	e02f      	b.n	800495e <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004902:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004906:	2b00      	cmp	r3, #0
 8004908:	d024      	beq.n	8004954 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800490a:	2301      	movs	r3, #1
 800490c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800490e:	e021      	b.n	8004954 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004914:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004918:	d11e      	bne.n	8004958 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800491a:	2301      	movs	r3, #1
 800491c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800491e:	e01b      	b.n	8004958 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004920:	68bb      	ldr	r3, [r7, #8]
 8004922:	2b02      	cmp	r3, #2
 8004924:	d902      	bls.n	800492c <DMA_CheckFifoParam+0xb4>
 8004926:	2b03      	cmp	r3, #3
 8004928:	d003      	beq.n	8004932 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800492a:	e018      	b.n	800495e <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800492c:	2301      	movs	r3, #1
 800492e:	73fb      	strb	r3, [r7, #15]
      break;
 8004930:	e015      	b.n	800495e <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004936:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800493a:	2b00      	cmp	r3, #0
 800493c:	d00e      	beq.n	800495c <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800493e:	2301      	movs	r3, #1
 8004940:	73fb      	strb	r3, [r7, #15]
      break;
 8004942:	e00b      	b.n	800495c <DMA_CheckFifoParam+0xe4>
      break;
 8004944:	bf00      	nop
 8004946:	e00a      	b.n	800495e <DMA_CheckFifoParam+0xe6>
      break;
 8004948:	bf00      	nop
 800494a:	e008      	b.n	800495e <DMA_CheckFifoParam+0xe6>
      break;
 800494c:	bf00      	nop
 800494e:	e006      	b.n	800495e <DMA_CheckFifoParam+0xe6>
      break;
 8004950:	bf00      	nop
 8004952:	e004      	b.n	800495e <DMA_CheckFifoParam+0xe6>
      break;
 8004954:	bf00      	nop
 8004956:	e002      	b.n	800495e <DMA_CheckFifoParam+0xe6>
      break;   
 8004958:	bf00      	nop
 800495a:	e000      	b.n	800495e <DMA_CheckFifoParam+0xe6>
      break;
 800495c:	bf00      	nop
    }
  } 
  
  return status; 
 800495e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004960:	4618      	mov	r0, r3
 8004962:	3714      	adds	r7, #20
 8004964:	46bd      	mov	sp, r7
 8004966:	bc80      	pop	{r7}
 8004968:	4770      	bx	lr
 800496a:	bf00      	nop

0800496c <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b086      	sub	sp, #24
 8004970:	af00      	add	r7, sp, #0
 8004972:	60f8      	str	r0, [r7, #12]
 8004974:	60b9      	str	r1, [r7, #8]
 8004976:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 800497a:	2301      	movs	r3, #1
 800497c:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800497e:	4b23      	ldr	r3, [pc, #140]	; (8004a0c <HAL_FLASH_Program+0xa0>)
 8004980:	7e1b      	ldrb	r3, [r3, #24]
 8004982:	2b01      	cmp	r3, #1
 8004984:	d101      	bne.n	800498a <HAL_FLASH_Program+0x1e>
 8004986:	2302      	movs	r3, #2
 8004988:	e03b      	b.n	8004a02 <HAL_FLASH_Program+0x96>
 800498a:	4b20      	ldr	r3, [pc, #128]	; (8004a0c <HAL_FLASH_Program+0xa0>)
 800498c:	2201      	movs	r2, #1
 800498e:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004990:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004994:	f000 f87a 	bl	8004a8c <FLASH_WaitForLastOperation>
 8004998:	4603      	mov	r3, r0
 800499a:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 800499c:	7dfb      	ldrb	r3, [r7, #23]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d12b      	bne.n	80049fa <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d105      	bne.n	80049b4 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 80049a8:	783b      	ldrb	r3, [r7, #0]
 80049aa:	4619      	mov	r1, r3
 80049ac:	68b8      	ldr	r0, [r7, #8]
 80049ae:	f000 f921 	bl	8004bf4 <FLASH_Program_Byte>
 80049b2:	e016      	b.n	80049e2 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	2b01      	cmp	r3, #1
 80049b8:	d105      	bne.n	80049c6 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 80049ba:	883b      	ldrh	r3, [r7, #0]
 80049bc:	4619      	mov	r1, r3
 80049be:	68b8      	ldr	r0, [r7, #8]
 80049c0:	f000 f8f6 	bl	8004bb0 <FLASH_Program_HalfWord>
 80049c4:	e00d      	b.n	80049e2 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	2b02      	cmp	r3, #2
 80049ca:	d105      	bne.n	80049d8 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	4619      	mov	r1, r3
 80049d0:	68b8      	ldr	r0, [r7, #8]
 80049d2:	f000 f8cb 	bl	8004b6c <FLASH_Program_Word>
 80049d6:	e004      	b.n	80049e2 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 80049d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80049dc:	68b8      	ldr	r0, [r7, #8]
 80049de:	f000 f895 	bl	8004b0c <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80049e2:	f24c 3050 	movw	r0, #50000	; 0xc350
 80049e6:	f000 f851 	bl	8004a8c <FLASH_WaitForLastOperation>
 80049ea:	4603      	mov	r3, r0
 80049ec:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 80049ee:	4b08      	ldr	r3, [pc, #32]	; (8004a10 <HAL_FLASH_Program+0xa4>)
 80049f0:	691b      	ldr	r3, [r3, #16]
 80049f2:	4a07      	ldr	r2, [pc, #28]	; (8004a10 <HAL_FLASH_Program+0xa4>)
 80049f4:	f023 0301 	bic.w	r3, r3, #1
 80049f8:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80049fa:	4b04      	ldr	r3, [pc, #16]	; (8004a0c <HAL_FLASH_Program+0xa0>)
 80049fc:	2200      	movs	r2, #0
 80049fe:	761a      	strb	r2, [r3, #24]
  
  return status;
 8004a00:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a02:	4618      	mov	r0, r3
 8004a04:	3718      	adds	r7, #24
 8004a06:	46bd      	mov	sp, r7
 8004a08:	bd80      	pop	{r7, pc}
 8004a0a:	bf00      	nop
 8004a0c:	20000fe8 	.word	0x20000fe8
 8004a10:	40023c00 	.word	0x40023c00

08004a14 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8004a14:	b480      	push	{r7}
 8004a16:	b083      	sub	sp, #12
 8004a18:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8004a1e:	4b0b      	ldr	r3, [pc, #44]	; (8004a4c <HAL_FLASH_Unlock+0x38>)
 8004a20:	691b      	ldr	r3, [r3, #16]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	da0b      	bge.n	8004a3e <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8004a26:	4b09      	ldr	r3, [pc, #36]	; (8004a4c <HAL_FLASH_Unlock+0x38>)
 8004a28:	4a09      	ldr	r2, [pc, #36]	; (8004a50 <HAL_FLASH_Unlock+0x3c>)
 8004a2a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8004a2c:	4b07      	ldr	r3, [pc, #28]	; (8004a4c <HAL_FLASH_Unlock+0x38>)
 8004a2e:	4a09      	ldr	r2, [pc, #36]	; (8004a54 <HAL_FLASH_Unlock+0x40>)
 8004a30:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8004a32:	4b06      	ldr	r3, [pc, #24]	; (8004a4c <HAL_FLASH_Unlock+0x38>)
 8004a34:	691b      	ldr	r3, [r3, #16]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	da01      	bge.n	8004a3e <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8004a3e:	79fb      	ldrb	r3, [r7, #7]
}
 8004a40:	4618      	mov	r0, r3
 8004a42:	370c      	adds	r7, #12
 8004a44:	46bd      	mov	sp, r7
 8004a46:	bc80      	pop	{r7}
 8004a48:	4770      	bx	lr
 8004a4a:	bf00      	nop
 8004a4c:	40023c00 	.word	0x40023c00
 8004a50:	45670123 	.word	0x45670123
 8004a54:	cdef89ab 	.word	0xcdef89ab

08004a58 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8004a58:	b480      	push	{r7}
 8004a5a:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8004a5c:	4b05      	ldr	r3, [pc, #20]	; (8004a74 <HAL_FLASH_Lock+0x1c>)
 8004a5e:	691b      	ldr	r3, [r3, #16]
 8004a60:	4a04      	ldr	r2, [pc, #16]	; (8004a74 <HAL_FLASH_Lock+0x1c>)
 8004a62:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004a66:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8004a68:	2300      	movs	r3, #0
}
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bc80      	pop	{r7}
 8004a70:	4770      	bx	lr
 8004a72:	bf00      	nop
 8004a74:	40023c00 	.word	0x40023c00

08004a78 <HAL_FLASH_GetError>:
  *            @arg HAL_FLASH_ERROR_PGA: FLASH Programming Alignment error flag
  *            @arg HAL_FLASH_ERROR_WRP: FLASH Write protected error flag
  *            @arg HAL_FLASH_ERROR_OPERATION: FLASH operation Error flag 
  */
uint32_t HAL_FLASH_GetError(void)
{ 
 8004a78:	b480      	push	{r7}
 8004a7a:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 8004a7c:	4b02      	ldr	r3, [pc, #8]	; (8004a88 <HAL_FLASH_GetError+0x10>)
 8004a7e:	69db      	ldr	r3, [r3, #28]
}  
 8004a80:	4618      	mov	r0, r3
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bc80      	pop	{r7}
 8004a86:	4770      	bx	lr
 8004a88:	20000fe8 	.word	0x20000fe8

08004a8c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b084      	sub	sp, #16
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004a94:	2300      	movs	r3, #0
 8004a96:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004a98:	4b1a      	ldr	r3, [pc, #104]	; (8004b04 <FLASH_WaitForLastOperation+0x78>)
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8004a9e:	f7fd fe4d 	bl	800273c <HAL_GetTick>
 8004aa2:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8004aa4:	e010      	b.n	8004ac8 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004aac:	d00c      	beq.n	8004ac8 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d007      	beq.n	8004ac4 <FLASH_WaitForLastOperation+0x38>
 8004ab4:	f7fd fe42 	bl	800273c <HAL_GetTick>
 8004ab8:	4602      	mov	r2, r0
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	1ad3      	subs	r3, r2, r3
 8004abe:	687a      	ldr	r2, [r7, #4]
 8004ac0:	429a      	cmp	r2, r3
 8004ac2:	d201      	bcs.n	8004ac8 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8004ac4:	2303      	movs	r3, #3
 8004ac6:	e019      	b.n	8004afc <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8004ac8:	4b0f      	ldr	r3, [pc, #60]	; (8004b08 <FLASH_WaitForLastOperation+0x7c>)
 8004aca:	68db      	ldr	r3, [r3, #12]
 8004acc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d1e8      	bne.n	8004aa6 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8004ad4:	4b0c      	ldr	r3, [pc, #48]	; (8004b08 <FLASH_WaitForLastOperation+0x7c>)
 8004ad6:	68db      	ldr	r3, [r3, #12]
 8004ad8:	f003 0301 	and.w	r3, r3, #1
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d002      	beq.n	8004ae6 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004ae0:	4b09      	ldr	r3, [pc, #36]	; (8004b08 <FLASH_WaitForLastOperation+0x7c>)
 8004ae2:	2201      	movs	r2, #1
 8004ae4:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8004ae6:	4b08      	ldr	r3, [pc, #32]	; (8004b08 <FLASH_WaitForLastOperation+0x7c>)
 8004ae8:	68db      	ldr	r3, [r3, #12]
 8004aea:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d003      	beq.n	8004afa <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8004af2:	f000 f89f 	bl	8004c34 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8004af6:	2301      	movs	r3, #1
 8004af8:	e000      	b.n	8004afc <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8004afa:	2300      	movs	r3, #0
  
}  
 8004afc:	4618      	mov	r0, r3
 8004afe:	3710      	adds	r7, #16
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bd80      	pop	{r7, pc}
 8004b04:	20000fe8 	.word	0x20000fe8
 8004b08:	40023c00 	.word	0x40023c00

08004b0c <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8004b0c:	b490      	push	{r4, r7}
 8004b0e:	b084      	sub	sp, #16
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	60f8      	str	r0, [r7, #12]
 8004b14:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004b18:	4b13      	ldr	r3, [pc, #76]	; (8004b68 <FLASH_Program_DoubleWord+0x5c>)
 8004b1a:	691b      	ldr	r3, [r3, #16]
 8004b1c:	4a12      	ldr	r2, [pc, #72]	; (8004b68 <FLASH_Program_DoubleWord+0x5c>)
 8004b1e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b22:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8004b24:	4b10      	ldr	r3, [pc, #64]	; (8004b68 <FLASH_Program_DoubleWord+0x5c>)
 8004b26:	691b      	ldr	r3, [r3, #16]
 8004b28:	4a0f      	ldr	r2, [pc, #60]	; (8004b68 <FLASH_Program_DoubleWord+0x5c>)
 8004b2a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8004b2e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004b30:	4b0d      	ldr	r3, [pc, #52]	; (8004b68 <FLASH_Program_DoubleWord+0x5c>)
 8004b32:	691b      	ldr	r3, [r3, #16]
 8004b34:	4a0c      	ldr	r2, [pc, #48]	; (8004b68 <FLASH_Program_DoubleWord+0x5c>)
 8004b36:	f043 0301 	orr.w	r3, r3, #1
 8004b3a:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	683a      	ldr	r2, [r7, #0]
 8004b40:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8004b42:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8004b46:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004b4a:	f04f 0300 	mov.w	r3, #0
 8004b4e:	f04f 0400 	mov.w	r4, #0
 8004b52:	0013      	movs	r3, r2
 8004b54:	2400      	movs	r4, #0
 8004b56:	68fa      	ldr	r2, [r7, #12]
 8004b58:	3204      	adds	r2, #4
 8004b5a:	6013      	str	r3, [r2, #0]
}
 8004b5c:	bf00      	nop
 8004b5e:	3710      	adds	r7, #16
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bc90      	pop	{r4, r7}
 8004b64:	4770      	bx	lr
 8004b66:	bf00      	nop
 8004b68:	40023c00 	.word	0x40023c00

08004b6c <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8004b6c:	b480      	push	{r7}
 8004b6e:	b083      	sub	sp, #12
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
 8004b74:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004b76:	4b0d      	ldr	r3, [pc, #52]	; (8004bac <FLASH_Program_Word+0x40>)
 8004b78:	691b      	ldr	r3, [r3, #16]
 8004b7a:	4a0c      	ldr	r2, [pc, #48]	; (8004bac <FLASH_Program_Word+0x40>)
 8004b7c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b80:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8004b82:	4b0a      	ldr	r3, [pc, #40]	; (8004bac <FLASH_Program_Word+0x40>)
 8004b84:	691b      	ldr	r3, [r3, #16]
 8004b86:	4a09      	ldr	r2, [pc, #36]	; (8004bac <FLASH_Program_Word+0x40>)
 8004b88:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004b8c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004b8e:	4b07      	ldr	r3, [pc, #28]	; (8004bac <FLASH_Program_Word+0x40>)
 8004b90:	691b      	ldr	r3, [r3, #16]
 8004b92:	4a06      	ldr	r2, [pc, #24]	; (8004bac <FLASH_Program_Word+0x40>)
 8004b94:	f043 0301 	orr.w	r3, r3, #1
 8004b98:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	683a      	ldr	r2, [r7, #0]
 8004b9e:	601a      	str	r2, [r3, #0]
}
 8004ba0:	bf00      	nop
 8004ba2:	370c      	adds	r7, #12
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	bc80      	pop	{r7}
 8004ba8:	4770      	bx	lr
 8004baa:	bf00      	nop
 8004bac:	40023c00 	.word	0x40023c00

08004bb0 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	b083      	sub	sp, #12
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
 8004bb8:	460b      	mov	r3, r1
 8004bba:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004bbc:	4b0c      	ldr	r3, [pc, #48]	; (8004bf0 <FLASH_Program_HalfWord+0x40>)
 8004bbe:	691b      	ldr	r3, [r3, #16]
 8004bc0:	4a0b      	ldr	r2, [pc, #44]	; (8004bf0 <FLASH_Program_HalfWord+0x40>)
 8004bc2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bc6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8004bc8:	4b09      	ldr	r3, [pc, #36]	; (8004bf0 <FLASH_Program_HalfWord+0x40>)
 8004bca:	691b      	ldr	r3, [r3, #16]
 8004bcc:	4a08      	ldr	r2, [pc, #32]	; (8004bf0 <FLASH_Program_HalfWord+0x40>)
 8004bce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004bd2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004bd4:	4b06      	ldr	r3, [pc, #24]	; (8004bf0 <FLASH_Program_HalfWord+0x40>)
 8004bd6:	691b      	ldr	r3, [r3, #16]
 8004bd8:	4a05      	ldr	r2, [pc, #20]	; (8004bf0 <FLASH_Program_HalfWord+0x40>)
 8004bda:	f043 0301 	orr.w	r3, r3, #1
 8004bde:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	887a      	ldrh	r2, [r7, #2]
 8004be4:	801a      	strh	r2, [r3, #0]
}
 8004be6:	bf00      	nop
 8004be8:	370c      	adds	r7, #12
 8004bea:	46bd      	mov	sp, r7
 8004bec:	bc80      	pop	{r7}
 8004bee:	4770      	bx	lr
 8004bf0:	40023c00 	.word	0x40023c00

08004bf4 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8004bf4:	b480      	push	{r7}
 8004bf6:	b083      	sub	sp, #12
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	6078      	str	r0, [r7, #4]
 8004bfc:	460b      	mov	r3, r1
 8004bfe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004c00:	4b0b      	ldr	r3, [pc, #44]	; (8004c30 <FLASH_Program_Byte+0x3c>)
 8004c02:	691b      	ldr	r3, [r3, #16]
 8004c04:	4a0a      	ldr	r2, [pc, #40]	; (8004c30 <FLASH_Program_Byte+0x3c>)
 8004c06:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c0a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8004c0c:	4b08      	ldr	r3, [pc, #32]	; (8004c30 <FLASH_Program_Byte+0x3c>)
 8004c0e:	4a08      	ldr	r2, [pc, #32]	; (8004c30 <FLASH_Program_Byte+0x3c>)
 8004c10:	691b      	ldr	r3, [r3, #16]
 8004c12:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004c14:	4b06      	ldr	r3, [pc, #24]	; (8004c30 <FLASH_Program_Byte+0x3c>)
 8004c16:	691b      	ldr	r3, [r3, #16]
 8004c18:	4a05      	ldr	r2, [pc, #20]	; (8004c30 <FLASH_Program_Byte+0x3c>)
 8004c1a:	f043 0301 	orr.w	r3, r3, #1
 8004c1e:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	78fa      	ldrb	r2, [r7, #3]
 8004c24:	701a      	strb	r2, [r3, #0]
}
 8004c26:	bf00      	nop
 8004c28:	370c      	adds	r7, #12
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	bc80      	pop	{r7}
 8004c2e:	4770      	bx	lr
 8004c30:	40023c00 	.word	0x40023c00

08004c34 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8004c34:	b480      	push	{r7}
 8004c36:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8004c38:	4b27      	ldr	r3, [pc, #156]	; (8004cd8 <FLASH_SetErrorCode+0xa4>)
 8004c3a:	68db      	ldr	r3, [r3, #12]
 8004c3c:	f003 0310 	and.w	r3, r3, #16
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d008      	beq.n	8004c56 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8004c44:	4b25      	ldr	r3, [pc, #148]	; (8004cdc <FLASH_SetErrorCode+0xa8>)
 8004c46:	69db      	ldr	r3, [r3, #28]
 8004c48:	f043 0308 	orr.w	r3, r3, #8
 8004c4c:	4a23      	ldr	r2, [pc, #140]	; (8004cdc <FLASH_SetErrorCode+0xa8>)
 8004c4e:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8004c50:	4b21      	ldr	r3, [pc, #132]	; (8004cd8 <FLASH_SetErrorCode+0xa4>)
 8004c52:	2210      	movs	r2, #16
 8004c54:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8004c56:	4b20      	ldr	r3, [pc, #128]	; (8004cd8 <FLASH_SetErrorCode+0xa4>)
 8004c58:	68db      	ldr	r3, [r3, #12]
 8004c5a:	f003 0320 	and.w	r3, r3, #32
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d008      	beq.n	8004c74 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8004c62:	4b1e      	ldr	r3, [pc, #120]	; (8004cdc <FLASH_SetErrorCode+0xa8>)
 8004c64:	69db      	ldr	r3, [r3, #28]
 8004c66:	f043 0304 	orr.w	r3, r3, #4
 8004c6a:	4a1c      	ldr	r2, [pc, #112]	; (8004cdc <FLASH_SetErrorCode+0xa8>)
 8004c6c:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8004c6e:	4b1a      	ldr	r3, [pc, #104]	; (8004cd8 <FLASH_SetErrorCode+0xa4>)
 8004c70:	2220      	movs	r2, #32
 8004c72:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8004c74:	4b18      	ldr	r3, [pc, #96]	; (8004cd8 <FLASH_SetErrorCode+0xa4>)
 8004c76:	68db      	ldr	r3, [r3, #12]
 8004c78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d008      	beq.n	8004c92 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8004c80:	4b16      	ldr	r3, [pc, #88]	; (8004cdc <FLASH_SetErrorCode+0xa8>)
 8004c82:	69db      	ldr	r3, [r3, #28]
 8004c84:	f043 0302 	orr.w	r3, r3, #2
 8004c88:	4a14      	ldr	r2, [pc, #80]	; (8004cdc <FLASH_SetErrorCode+0xa8>)
 8004c8a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8004c8c:	4b12      	ldr	r3, [pc, #72]	; (8004cd8 <FLASH_SetErrorCode+0xa4>)
 8004c8e:	2240      	movs	r2, #64	; 0x40
 8004c90:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8004c92:	4b11      	ldr	r3, [pc, #68]	; (8004cd8 <FLASH_SetErrorCode+0xa4>)
 8004c94:	68db      	ldr	r3, [r3, #12]
 8004c96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d008      	beq.n	8004cb0 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8004c9e:	4b0f      	ldr	r3, [pc, #60]	; (8004cdc <FLASH_SetErrorCode+0xa8>)
 8004ca0:	69db      	ldr	r3, [r3, #28]
 8004ca2:	f043 0301 	orr.w	r3, r3, #1
 8004ca6:	4a0d      	ldr	r2, [pc, #52]	; (8004cdc <FLASH_SetErrorCode+0xa8>)
 8004ca8:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8004caa:	4b0b      	ldr	r3, [pc, #44]	; (8004cd8 <FLASH_SetErrorCode+0xa4>)
 8004cac:	2280      	movs	r2, #128	; 0x80
 8004cae:	60da      	str	r2, [r3, #12]
  }
    
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8004cb0:	4b09      	ldr	r3, [pc, #36]	; (8004cd8 <FLASH_SetErrorCode+0xa4>)
 8004cb2:	68db      	ldr	r3, [r3, #12]
 8004cb4:	f003 0302 	and.w	r3, r3, #2
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d008      	beq.n	8004cce <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8004cbc:	4b07      	ldr	r3, [pc, #28]	; (8004cdc <FLASH_SetErrorCode+0xa8>)
 8004cbe:	69db      	ldr	r3, [r3, #28]
 8004cc0:	f043 0310 	orr.w	r3, r3, #16
 8004cc4:	4a05      	ldr	r2, [pc, #20]	; (8004cdc <FLASH_SetErrorCode+0xa8>)
 8004cc6:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8004cc8:	4b03      	ldr	r3, [pc, #12]	; (8004cd8 <FLASH_SetErrorCode+0xa4>)
 8004cca:	2202      	movs	r2, #2
 8004ccc:	60da      	str	r2, [r3, #12]
  }
}
 8004cce:	bf00      	nop
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	bc80      	pop	{r7}
 8004cd4:	4770      	bx	lr
 8004cd6:	bf00      	nop
 8004cd8:	40023c00 	.word	0x40023c00
 8004cdc:	20000fe8 	.word	0x20000fe8

08004ce0 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b084      	sub	sp, #16
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
 8004ce8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004cea:	2301      	movs	r3, #1
 8004cec:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8004cee:	2300      	movs	r3, #0
 8004cf0:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004cf2:	4b31      	ldr	r3, [pc, #196]	; (8004db8 <HAL_FLASHEx_Erase+0xd8>)
 8004cf4:	7e1b      	ldrb	r3, [r3, #24]
 8004cf6:	2b01      	cmp	r3, #1
 8004cf8:	d101      	bne.n	8004cfe <HAL_FLASHEx_Erase+0x1e>
 8004cfa:	2302      	movs	r3, #2
 8004cfc:	e058      	b.n	8004db0 <HAL_FLASHEx_Erase+0xd0>
 8004cfe:	4b2e      	ldr	r3, [pc, #184]	; (8004db8 <HAL_FLASHEx_Erase+0xd8>)
 8004d00:	2201      	movs	r2, #1
 8004d02:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004d04:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004d08:	f7ff fec0 	bl	8004a8c <FLASH_WaitForLastOperation>
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8004d10:	7bfb      	ldrb	r3, [r7, #15]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d148      	bne.n	8004da8 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	f04f 32ff 	mov.w	r2, #4294967295
 8004d1c:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	2b01      	cmp	r3, #1
 8004d24:	d115      	bne.n	8004d52 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	691b      	ldr	r3, [r3, #16]
 8004d2a:	b2da      	uxtb	r2, r3
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	685b      	ldr	r3, [r3, #4]
 8004d30:	4619      	mov	r1, r3
 8004d32:	4610      	mov	r0, r2
 8004d34:	f000 f8da 	bl	8004eec <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004d38:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004d3c:	f7ff fea6 	bl	8004a8c <FLASH_WaitForLastOperation>
 8004d40:	4603      	mov	r3, r0
 8004d42:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8004d44:	4b1d      	ldr	r3, [pc, #116]	; (8004dbc <HAL_FLASHEx_Erase+0xdc>)
 8004d46:	691b      	ldr	r3, [r3, #16]
 8004d48:	4a1c      	ldr	r2, [pc, #112]	; (8004dbc <HAL_FLASHEx_Erase+0xdc>)
 8004d4a:	f023 0304 	bic.w	r3, r3, #4
 8004d4e:	6113      	str	r3, [r2, #16]
 8004d50:	e028      	b.n	8004da4 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	689b      	ldr	r3, [r3, #8]
 8004d56:	60bb      	str	r3, [r7, #8]
 8004d58:	e01c      	b.n	8004d94 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	691b      	ldr	r3, [r3, #16]
 8004d5e:	b2db      	uxtb	r3, r3
 8004d60:	4619      	mov	r1, r3
 8004d62:	68b8      	ldr	r0, [r7, #8]
 8004d64:	f000 f82c 	bl	8004dc0 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004d68:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004d6c:	f7ff fe8e 	bl	8004a8c <FLASH_WaitForLastOperation>
 8004d70:	4603      	mov	r3, r0
 8004d72:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8004d74:	4b11      	ldr	r3, [pc, #68]	; (8004dbc <HAL_FLASHEx_Erase+0xdc>)
 8004d76:	691b      	ldr	r3, [r3, #16]
 8004d78:	4a10      	ldr	r2, [pc, #64]	; (8004dbc <HAL_FLASHEx_Erase+0xdc>)
 8004d7a:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8004d7e:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8004d80:	7bfb      	ldrb	r3, [r7, #15]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d003      	beq.n	8004d8e <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	68ba      	ldr	r2, [r7, #8]
 8004d8a:	601a      	str	r2, [r3, #0]
          break;
 8004d8c:	e00a      	b.n	8004da4 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8004d8e:	68bb      	ldr	r3, [r7, #8]
 8004d90:	3301      	adds	r3, #1
 8004d92:	60bb      	str	r3, [r7, #8]
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	68da      	ldr	r2, [r3, #12]
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	4413      	add	r3, r2
 8004d9e:	68ba      	ldr	r2, [r7, #8]
 8004da0:	429a      	cmp	r2, r3
 8004da2:	d3da      	bcc.n	8004d5a <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 8004da4:	f000 f85e 	bl	8004e64 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004da8:	4b03      	ldr	r3, [pc, #12]	; (8004db8 <HAL_FLASHEx_Erase+0xd8>)
 8004daa:	2200      	movs	r2, #0
 8004dac:	761a      	strb	r2, [r3, #24]

  return status;
 8004dae:	7bfb      	ldrb	r3, [r7, #15]
}
 8004db0:	4618      	mov	r0, r3
 8004db2:	3710      	adds	r7, #16
 8004db4:	46bd      	mov	sp, r7
 8004db6:	bd80      	pop	{r7, pc}
 8004db8:	20000fe8 	.word	0x20000fe8
 8004dbc:	40023c00 	.word	0x40023c00

08004dc0 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8004dc0:	b480      	push	{r7}
 8004dc2:	b087      	sub	sp, #28
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
 8004dc8:	460b      	mov	r3, r1
 8004dca:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8004dcc:	2300      	movs	r3, #0
 8004dce:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8004dd0:	78fb      	ldrb	r3, [r7, #3]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d102      	bne.n	8004ddc <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	617b      	str	r3, [r7, #20]
 8004dda:	e010      	b.n	8004dfe <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8004ddc:	78fb      	ldrb	r3, [r7, #3]
 8004dde:	2b01      	cmp	r3, #1
 8004de0:	d103      	bne.n	8004dea <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8004de2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004de6:	617b      	str	r3, [r7, #20]
 8004de8:	e009      	b.n	8004dfe <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8004dea:	78fb      	ldrb	r3, [r7, #3]
 8004dec:	2b02      	cmp	r3, #2
 8004dee:	d103      	bne.n	8004df8 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8004df0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004df4:	617b      	str	r3, [r7, #20]
 8004df6:	e002      	b.n	8004dfe <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8004df8:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004dfc:	617b      	str	r3, [r7, #20]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004dfe:	4b18      	ldr	r3, [pc, #96]	; (8004e60 <FLASH_Erase_Sector+0xa0>)
 8004e00:	691b      	ldr	r3, [r3, #16]
 8004e02:	4a17      	ldr	r2, [pc, #92]	; (8004e60 <FLASH_Erase_Sector+0xa0>)
 8004e04:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e08:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8004e0a:	4b15      	ldr	r3, [pc, #84]	; (8004e60 <FLASH_Erase_Sector+0xa0>)
 8004e0c:	691a      	ldr	r2, [r3, #16]
 8004e0e:	4914      	ldr	r1, [pc, #80]	; (8004e60 <FLASH_Erase_Sector+0xa0>)
 8004e10:	697b      	ldr	r3, [r7, #20]
 8004e12:	4313      	orrs	r3, r2
 8004e14:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8004e16:	4b12      	ldr	r3, [pc, #72]	; (8004e60 <FLASH_Erase_Sector+0xa0>)
 8004e18:	691b      	ldr	r3, [r3, #16]
 8004e1a:	4a11      	ldr	r2, [pc, #68]	; (8004e60 <FLASH_Erase_Sector+0xa0>)
 8004e1c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8004e20:	6113      	str	r3, [r2, #16]
 8004e22:	23f8      	movs	r3, #248	; 0xf8
 8004e24:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e26:	693b      	ldr	r3, [r7, #16]
 8004e28:	fa93 f3a3 	rbit	r3, r3
 8004e2c:	60fb      	str	r3, [r7, #12]
  return result;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
  FLASH->CR |= FLASH_CR_SER | (Sector << POSITION_VAL(FLASH_CR_SNB));
 8004e30:	fab3 f383 	clz	r3, r3
 8004e34:	b2db      	uxtb	r3, r3
 8004e36:	461a      	mov	r2, r3
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	4093      	lsls	r3, r2
 8004e3c:	f043 0202 	orr.w	r2, r3, #2
 8004e40:	4b07      	ldr	r3, [pc, #28]	; (8004e60 <FLASH_Erase_Sector+0xa0>)
 8004e42:	691b      	ldr	r3, [r3, #16]
 8004e44:	4906      	ldr	r1, [pc, #24]	; (8004e60 <FLASH_Erase_Sector+0xa0>)
 8004e46:	4313      	orrs	r3, r2
 8004e48:	610b      	str	r3, [r1, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8004e4a:	4b05      	ldr	r3, [pc, #20]	; (8004e60 <FLASH_Erase_Sector+0xa0>)
 8004e4c:	691b      	ldr	r3, [r3, #16]
 8004e4e:	4a04      	ldr	r2, [pc, #16]	; (8004e60 <FLASH_Erase_Sector+0xa0>)
 8004e50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e54:	6113      	str	r3, [r2, #16]
}
 8004e56:	bf00      	nop
 8004e58:	371c      	adds	r7, #28
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bc80      	pop	{r7}
 8004e5e:	4770      	bx	lr
 8004e60:	40023c00 	.word	0x40023c00

08004e64 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8004e64:	b480      	push	{r7}
 8004e66:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8004e68:	4b1f      	ldr	r3, [pc, #124]	; (8004ee8 <FLASH_FlushCaches+0x84>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d017      	beq.n	8004ea4 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8004e74:	4b1c      	ldr	r3, [pc, #112]	; (8004ee8 <FLASH_FlushCaches+0x84>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	4a1b      	ldr	r2, [pc, #108]	; (8004ee8 <FLASH_FlushCaches+0x84>)
 8004e7a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004e7e:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8004e80:	4b19      	ldr	r3, [pc, #100]	; (8004ee8 <FLASH_FlushCaches+0x84>)
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	4a18      	ldr	r2, [pc, #96]	; (8004ee8 <FLASH_FlushCaches+0x84>)
 8004e86:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004e8a:	6013      	str	r3, [r2, #0]
 8004e8c:	4b16      	ldr	r3, [pc, #88]	; (8004ee8 <FLASH_FlushCaches+0x84>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	4a15      	ldr	r2, [pc, #84]	; (8004ee8 <FLASH_FlushCaches+0x84>)
 8004e92:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004e96:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004e98:	4b13      	ldr	r3, [pc, #76]	; (8004ee8 <FLASH_FlushCaches+0x84>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	4a12      	ldr	r2, [pc, #72]	; (8004ee8 <FLASH_FlushCaches+0x84>)
 8004e9e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004ea2:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8004ea4:	4b10      	ldr	r3, [pc, #64]	; (8004ee8 <FLASH_FlushCaches+0x84>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d017      	beq.n	8004ee0 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8004eb0:	4b0d      	ldr	r3, [pc, #52]	; (8004ee8 <FLASH_FlushCaches+0x84>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4a0c      	ldr	r2, [pc, #48]	; (8004ee8 <FLASH_FlushCaches+0x84>)
 8004eb6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004eba:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8004ebc:	4b0a      	ldr	r3, [pc, #40]	; (8004ee8 <FLASH_FlushCaches+0x84>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a09      	ldr	r2, [pc, #36]	; (8004ee8 <FLASH_FlushCaches+0x84>)
 8004ec2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004ec6:	6013      	str	r3, [r2, #0]
 8004ec8:	4b07      	ldr	r3, [pc, #28]	; (8004ee8 <FLASH_FlushCaches+0x84>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4a06      	ldr	r2, [pc, #24]	; (8004ee8 <FLASH_FlushCaches+0x84>)
 8004ece:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004ed2:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8004ed4:	4b04      	ldr	r3, [pc, #16]	; (8004ee8 <FLASH_FlushCaches+0x84>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	4a03      	ldr	r2, [pc, #12]	; (8004ee8 <FLASH_FlushCaches+0x84>)
 8004eda:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004ede:	6013      	str	r3, [r2, #0]
  }
}
 8004ee0:	bf00      	nop
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	bc80      	pop	{r7}
 8004ee6:	4770      	bx	lr
 8004ee8:	40023c00 	.word	0x40023c00

08004eec <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{ 
 8004eec:	b480      	push	{r7}
 8004eee:	b083      	sub	sp, #12
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	6039      	str	r1, [r7, #0]
 8004ef6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004ef8:	4b0c      	ldr	r3, [pc, #48]	; (8004f2c <FLASH_MassErase+0x40>)
 8004efa:	691b      	ldr	r3, [r3, #16]
 8004efc:	4a0b      	ldr	r2, [pc, #44]	; (8004f2c <FLASH_MassErase+0x40>)
 8004efe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f02:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8004f04:	4b09      	ldr	r3, [pc, #36]	; (8004f2c <FLASH_MassErase+0x40>)
 8004f06:	691b      	ldr	r3, [r3, #16]
 8004f08:	4a08      	ldr	r2, [pc, #32]	; (8004f2c <FLASH_MassErase+0x40>)
 8004f0a:	f043 0304 	orr.w	r3, r3, #4
 8004f0e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 8004f10:	4b06      	ldr	r3, [pc, #24]	; (8004f2c <FLASH_MassErase+0x40>)
 8004f12:	691a      	ldr	r2, [r3, #16]
 8004f14:	79fb      	ldrb	r3, [r7, #7]
 8004f16:	021b      	lsls	r3, r3, #8
 8004f18:	4313      	orrs	r3, r2
 8004f1a:	4a04      	ldr	r2, [pc, #16]	; (8004f2c <FLASH_MassErase+0x40>)
 8004f1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f20:	6113      	str	r3, [r2, #16]
}
 8004f22:	bf00      	nop
 8004f24:	370c      	adds	r7, #12
 8004f26:	46bd      	mov	sp, r7
 8004f28:	bc80      	pop	{r7}
 8004f2a:	4770      	bx	lr
 8004f2c:	40023c00 	.word	0x40023c00

08004f30 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004f30:	b480      	push	{r7}
 8004f32:	b087      	sub	sp, #28
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
 8004f38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004f3e:	e16f      	b.n	8005220 <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	681a      	ldr	r2, [r3, #0]
 8004f44:	2101      	movs	r1, #1
 8004f46:	697b      	ldr	r3, [r7, #20]
 8004f48:	fa01 f303 	lsl.w	r3, r1, r3
 8004f4c:	4013      	ands	r3, r2
 8004f4e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	f000 8161 	beq.w	800521a <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	685b      	ldr	r3, [r3, #4]
 8004f5c:	2b01      	cmp	r3, #1
 8004f5e:	d00b      	beq.n	8004f78 <HAL_GPIO_Init+0x48>
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	685b      	ldr	r3, [r3, #4]
 8004f64:	2b02      	cmp	r3, #2
 8004f66:	d007      	beq.n	8004f78 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004f6c:	2b11      	cmp	r3, #17
 8004f6e:	d003      	beq.n	8004f78 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	685b      	ldr	r3, [r3, #4]
 8004f74:	2b12      	cmp	r3, #18
 8004f76:	d130      	bne.n	8004fda <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	689b      	ldr	r3, [r3, #8]
 8004f7c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004f7e:	697b      	ldr	r3, [r7, #20]
 8004f80:	005b      	lsls	r3, r3, #1
 8004f82:	2203      	movs	r2, #3
 8004f84:	fa02 f303 	lsl.w	r3, r2, r3
 8004f88:	43db      	mvns	r3, r3
 8004f8a:	693a      	ldr	r2, [r7, #16]
 8004f8c:	4013      	ands	r3, r2
 8004f8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	68da      	ldr	r2, [r3, #12]
 8004f94:	697b      	ldr	r3, [r7, #20]
 8004f96:	005b      	lsls	r3, r3, #1
 8004f98:	fa02 f303 	lsl.w	r3, r2, r3
 8004f9c:	693a      	ldr	r2, [r7, #16]
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	693a      	ldr	r2, [r7, #16]
 8004fa6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004fae:	2201      	movs	r2, #1
 8004fb0:	697b      	ldr	r3, [r7, #20]
 8004fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8004fb6:	43db      	mvns	r3, r3
 8004fb8:	693a      	ldr	r2, [r7, #16]
 8004fba:	4013      	ands	r3, r2
 8004fbc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	091b      	lsrs	r3, r3, #4
 8004fc4:	f003 0201 	and.w	r2, r3, #1
 8004fc8:	697b      	ldr	r3, [r7, #20]
 8004fca:	fa02 f303 	lsl.w	r3, r2, r3
 8004fce:	693a      	ldr	r2, [r7, #16]
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	693a      	ldr	r2, [r7, #16]
 8004fd8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	68db      	ldr	r3, [r3, #12]
 8004fde:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004fe0:	697b      	ldr	r3, [r7, #20]
 8004fe2:	005b      	lsls	r3, r3, #1
 8004fe4:	2203      	movs	r2, #3
 8004fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8004fea:	43db      	mvns	r3, r3
 8004fec:	693a      	ldr	r2, [r7, #16]
 8004fee:	4013      	ands	r3, r2
 8004ff0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	689a      	ldr	r2, [r3, #8]
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	005b      	lsls	r3, r3, #1
 8004ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8004ffe:	693a      	ldr	r2, [r7, #16]
 8005000:	4313      	orrs	r3, r2
 8005002:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	693a      	ldr	r2, [r7, #16]
 8005008:	60da      	str	r2, [r3, #12]

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	685b      	ldr	r3, [r3, #4]
 800500e:	2b02      	cmp	r3, #2
 8005010:	d003      	beq.n	800501a <HAL_GPIO_Init+0xea>
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	685b      	ldr	r3, [r3, #4]
 8005016:	2b12      	cmp	r3, #18
 8005018:	d123      	bne.n	8005062 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800501a:	697b      	ldr	r3, [r7, #20]
 800501c:	08da      	lsrs	r2, r3, #3
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	3208      	adds	r2, #8
 8005022:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005026:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005028:	697b      	ldr	r3, [r7, #20]
 800502a:	f003 0307 	and.w	r3, r3, #7
 800502e:	009b      	lsls	r3, r3, #2
 8005030:	220f      	movs	r2, #15
 8005032:	fa02 f303 	lsl.w	r3, r2, r3
 8005036:	43db      	mvns	r3, r3
 8005038:	693a      	ldr	r2, [r7, #16]
 800503a:	4013      	ands	r3, r2
 800503c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	691a      	ldr	r2, [r3, #16]
 8005042:	697b      	ldr	r3, [r7, #20]
 8005044:	f003 0307 	and.w	r3, r3, #7
 8005048:	009b      	lsls	r3, r3, #2
 800504a:	fa02 f303 	lsl.w	r3, r2, r3
 800504e:	693a      	ldr	r2, [r7, #16]
 8005050:	4313      	orrs	r3, r2
 8005052:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005054:	697b      	ldr	r3, [r7, #20]
 8005056:	08da      	lsrs	r2, r3, #3
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	3208      	adds	r2, #8
 800505c:	6939      	ldr	r1, [r7, #16]
 800505e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005068:	697b      	ldr	r3, [r7, #20]
 800506a:	005b      	lsls	r3, r3, #1
 800506c:	2203      	movs	r2, #3
 800506e:	fa02 f303 	lsl.w	r3, r2, r3
 8005072:	43db      	mvns	r3, r3
 8005074:	693a      	ldr	r2, [r7, #16]
 8005076:	4013      	ands	r3, r2
 8005078:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800507a:	683b      	ldr	r3, [r7, #0]
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	f003 0203 	and.w	r2, r3, #3
 8005082:	697b      	ldr	r3, [r7, #20]
 8005084:	005b      	lsls	r3, r3, #1
 8005086:	fa02 f303 	lsl.w	r3, r2, r3
 800508a:	693a      	ldr	r2, [r7, #16]
 800508c:	4313      	orrs	r3, r2
 800508e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	693a      	ldr	r2, [r7, #16]
 8005094:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	685b      	ldr	r3, [r3, #4]
 800509a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800509e:	2b00      	cmp	r3, #0
 80050a0:	f000 80bb 	beq.w	800521a <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80050a4:	2300      	movs	r3, #0
 80050a6:	60bb      	str	r3, [r7, #8]
 80050a8:	4b64      	ldr	r3, [pc, #400]	; (800523c <HAL_GPIO_Init+0x30c>)
 80050aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050ac:	4a63      	ldr	r2, [pc, #396]	; (800523c <HAL_GPIO_Init+0x30c>)
 80050ae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80050b2:	6453      	str	r3, [r2, #68]	; 0x44
 80050b4:	4b61      	ldr	r3, [pc, #388]	; (800523c <HAL_GPIO_Init+0x30c>)
 80050b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050b8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80050bc:	60bb      	str	r3, [r7, #8]
 80050be:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80050c0:	4a5f      	ldr	r2, [pc, #380]	; (8005240 <HAL_GPIO_Init+0x310>)
 80050c2:	697b      	ldr	r3, [r7, #20]
 80050c4:	089b      	lsrs	r3, r3, #2
 80050c6:	3302      	adds	r3, #2
 80050c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050cc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80050ce:	697b      	ldr	r3, [r7, #20]
 80050d0:	f003 0303 	and.w	r3, r3, #3
 80050d4:	009b      	lsls	r3, r3, #2
 80050d6:	220f      	movs	r2, #15
 80050d8:	fa02 f303 	lsl.w	r3, r2, r3
 80050dc:	43db      	mvns	r3, r3
 80050de:	693a      	ldr	r2, [r7, #16]
 80050e0:	4013      	ands	r3, r2
 80050e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	4a57      	ldr	r2, [pc, #348]	; (8005244 <HAL_GPIO_Init+0x314>)
 80050e8:	4293      	cmp	r3, r2
 80050ea:	d031      	beq.n	8005150 <HAL_GPIO_Init+0x220>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	4a56      	ldr	r2, [pc, #344]	; (8005248 <HAL_GPIO_Init+0x318>)
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d02b      	beq.n	800514c <HAL_GPIO_Init+0x21c>
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	4a55      	ldr	r2, [pc, #340]	; (800524c <HAL_GPIO_Init+0x31c>)
 80050f8:	4293      	cmp	r3, r2
 80050fa:	d025      	beq.n	8005148 <HAL_GPIO_Init+0x218>
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	4a54      	ldr	r2, [pc, #336]	; (8005250 <HAL_GPIO_Init+0x320>)
 8005100:	4293      	cmp	r3, r2
 8005102:	d01f      	beq.n	8005144 <HAL_GPIO_Init+0x214>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	4a53      	ldr	r2, [pc, #332]	; (8005254 <HAL_GPIO_Init+0x324>)
 8005108:	4293      	cmp	r3, r2
 800510a:	d019      	beq.n	8005140 <HAL_GPIO_Init+0x210>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	4a52      	ldr	r2, [pc, #328]	; (8005258 <HAL_GPIO_Init+0x328>)
 8005110:	4293      	cmp	r3, r2
 8005112:	d013      	beq.n	800513c <HAL_GPIO_Init+0x20c>
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	4a51      	ldr	r2, [pc, #324]	; (800525c <HAL_GPIO_Init+0x32c>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d00d      	beq.n	8005138 <HAL_GPIO_Init+0x208>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	4a50      	ldr	r2, [pc, #320]	; (8005260 <HAL_GPIO_Init+0x330>)
 8005120:	4293      	cmp	r3, r2
 8005122:	d007      	beq.n	8005134 <HAL_GPIO_Init+0x204>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	4a4f      	ldr	r2, [pc, #316]	; (8005264 <HAL_GPIO_Init+0x334>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d101      	bne.n	8005130 <HAL_GPIO_Init+0x200>
 800512c:	2308      	movs	r3, #8
 800512e:	e010      	b.n	8005152 <HAL_GPIO_Init+0x222>
 8005130:	2309      	movs	r3, #9
 8005132:	e00e      	b.n	8005152 <HAL_GPIO_Init+0x222>
 8005134:	2307      	movs	r3, #7
 8005136:	e00c      	b.n	8005152 <HAL_GPIO_Init+0x222>
 8005138:	2306      	movs	r3, #6
 800513a:	e00a      	b.n	8005152 <HAL_GPIO_Init+0x222>
 800513c:	2305      	movs	r3, #5
 800513e:	e008      	b.n	8005152 <HAL_GPIO_Init+0x222>
 8005140:	2304      	movs	r3, #4
 8005142:	e006      	b.n	8005152 <HAL_GPIO_Init+0x222>
 8005144:	2303      	movs	r3, #3
 8005146:	e004      	b.n	8005152 <HAL_GPIO_Init+0x222>
 8005148:	2302      	movs	r3, #2
 800514a:	e002      	b.n	8005152 <HAL_GPIO_Init+0x222>
 800514c:	2301      	movs	r3, #1
 800514e:	e000      	b.n	8005152 <HAL_GPIO_Init+0x222>
 8005150:	2300      	movs	r3, #0
 8005152:	697a      	ldr	r2, [r7, #20]
 8005154:	f002 0203 	and.w	r2, r2, #3
 8005158:	0092      	lsls	r2, r2, #2
 800515a:	4093      	lsls	r3, r2
 800515c:	461a      	mov	r2, r3
 800515e:	693b      	ldr	r3, [r7, #16]
 8005160:	4313      	orrs	r3, r2
 8005162:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005164:	4936      	ldr	r1, [pc, #216]	; (8005240 <HAL_GPIO_Init+0x310>)
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	089b      	lsrs	r3, r3, #2
 800516a:	3302      	adds	r3, #2
 800516c:	693a      	ldr	r2, [r7, #16]
 800516e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005172:	4b3d      	ldr	r3, [pc, #244]	; (8005268 <HAL_GPIO_Init+0x338>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	43db      	mvns	r3, r3
 800517c:	693a      	ldr	r2, [r7, #16]
 800517e:	4013      	ands	r3, r2
 8005180:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	685b      	ldr	r3, [r3, #4]
 8005186:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800518a:	2b00      	cmp	r3, #0
 800518c:	d003      	beq.n	8005196 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800518e:	693a      	ldr	r2, [r7, #16]
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	4313      	orrs	r3, r2
 8005194:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8005196:	4a34      	ldr	r2, [pc, #208]	; (8005268 <HAL_GPIO_Init+0x338>)
 8005198:	693b      	ldr	r3, [r7, #16]
 800519a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800519c:	4b32      	ldr	r3, [pc, #200]	; (8005268 <HAL_GPIO_Init+0x338>)
 800519e:	685b      	ldr	r3, [r3, #4]
 80051a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	43db      	mvns	r3, r3
 80051a6:	693a      	ldr	r2, [r7, #16]
 80051a8:	4013      	ands	r3, r2
 80051aa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	685b      	ldr	r3, [r3, #4]
 80051b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d003      	beq.n	80051c0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80051b8:	693a      	ldr	r2, [r7, #16]
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	4313      	orrs	r3, r2
 80051be:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80051c0:	4a29      	ldr	r2, [pc, #164]	; (8005268 <HAL_GPIO_Init+0x338>)
 80051c2:	693b      	ldr	r3, [r7, #16]
 80051c4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80051c6:	4b28      	ldr	r3, [pc, #160]	; (8005268 <HAL_GPIO_Init+0x338>)
 80051c8:	689b      	ldr	r3, [r3, #8]
 80051ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	43db      	mvns	r3, r3
 80051d0:	693a      	ldr	r2, [r7, #16]
 80051d2:	4013      	ands	r3, r2
 80051d4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	685b      	ldr	r3, [r3, #4]
 80051da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d003      	beq.n	80051ea <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80051e2:	693a      	ldr	r2, [r7, #16]
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	4313      	orrs	r3, r2
 80051e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80051ea:	4a1f      	ldr	r2, [pc, #124]	; (8005268 <HAL_GPIO_Init+0x338>)
 80051ec:	693b      	ldr	r3, [r7, #16]
 80051ee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80051f0:	4b1d      	ldr	r3, [pc, #116]	; (8005268 <HAL_GPIO_Init+0x338>)
 80051f2:	68db      	ldr	r3, [r3, #12]
 80051f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	43db      	mvns	r3, r3
 80051fa:	693a      	ldr	r2, [r7, #16]
 80051fc:	4013      	ands	r3, r2
 80051fe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	685b      	ldr	r3, [r3, #4]
 8005204:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005208:	2b00      	cmp	r3, #0
 800520a:	d003      	beq.n	8005214 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 800520c:	693a      	ldr	r2, [r7, #16]
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	4313      	orrs	r3, r2
 8005212:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8005214:	4a14      	ldr	r2, [pc, #80]	; (8005268 <HAL_GPIO_Init+0x338>)
 8005216:	693b      	ldr	r3, [r7, #16]
 8005218:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800521a:	697b      	ldr	r3, [r7, #20]
 800521c:	3301      	adds	r3, #1
 800521e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	681a      	ldr	r2, [r3, #0]
 8005224:	697b      	ldr	r3, [r7, #20]
 8005226:	fa22 f303 	lsr.w	r3, r2, r3
 800522a:	2b00      	cmp	r3, #0
 800522c:	f47f ae88 	bne.w	8004f40 <HAL_GPIO_Init+0x10>
  }
}
 8005230:	bf00      	nop
 8005232:	371c      	adds	r7, #28
 8005234:	46bd      	mov	sp, r7
 8005236:	bc80      	pop	{r7}
 8005238:	4770      	bx	lr
 800523a:	bf00      	nop
 800523c:	40023800 	.word	0x40023800
 8005240:	40013800 	.word	0x40013800
 8005244:	40020000 	.word	0x40020000
 8005248:	40020400 	.word	0x40020400
 800524c:	40020800 	.word	0x40020800
 8005250:	40020c00 	.word	0x40020c00
 8005254:	40021000 	.word	0x40021000
 8005258:	40021400 	.word	0x40021400
 800525c:	40021800 	.word	0x40021800
 8005260:	40021c00 	.word	0x40021c00
 8005264:	40022000 	.word	0x40022000
 8005268:	40013c00 	.word	0x40013c00

0800526c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800526c:	b480      	push	{r7}
 800526e:	b085      	sub	sp, #20
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
 8005274:	460b      	mov	r3, r1
 8005276:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	691a      	ldr	r2, [r3, #16]
 800527c:	887b      	ldrh	r3, [r7, #2]
 800527e:	4013      	ands	r3, r2
 8005280:	2b00      	cmp	r3, #0
 8005282:	d002      	beq.n	800528a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005284:	2301      	movs	r3, #1
 8005286:	73fb      	strb	r3, [r7, #15]
 8005288:	e001      	b.n	800528e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800528a:	2300      	movs	r3, #0
 800528c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800528e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005290:	4618      	mov	r0, r3
 8005292:	3714      	adds	r7, #20
 8005294:	46bd      	mov	sp, r7
 8005296:	bc80      	pop	{r7}
 8005298:	4770      	bx	lr

0800529a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800529a:	b480      	push	{r7}
 800529c:	b083      	sub	sp, #12
 800529e:	af00      	add	r7, sp, #0
 80052a0:	6078      	str	r0, [r7, #4]
 80052a2:	460b      	mov	r3, r1
 80052a4:	807b      	strh	r3, [r7, #2]
 80052a6:	4613      	mov	r3, r2
 80052a8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80052aa:	787b      	ldrb	r3, [r7, #1]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d003      	beq.n	80052b8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80052b0:	887a      	ldrh	r2, [r7, #2]
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80052b6:	e003      	b.n	80052c0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80052b8:	887b      	ldrh	r3, [r7, #2]
 80052ba:	041a      	lsls	r2, r3, #16
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	619a      	str	r2, [r3, #24]
}
 80052c0:	bf00      	nop
 80052c2:	370c      	adds	r7, #12
 80052c4:	46bd      	mov	sp, r7
 80052c6:	bc80      	pop	{r7}
 80052c8:	4770      	bx	lr

080052ca <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..I) to select the GPIO peripheral. 
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80052ca:	b480      	push	{r7}
 80052cc:	b085      	sub	sp, #20
 80052ce:	af00      	add	r7, sp, #0
 80052d0:	6078      	str	r0, [r7, #4]
 80052d2:	460b      	mov	r3, r1
 80052d4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	695b      	ldr	r3, [r3, #20]
 80052da:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80052dc:	887a      	ldrh	r2, [r7, #2]
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	4013      	ands	r3, r2
 80052e2:	041a      	lsls	r2, r3, #16
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	43d9      	mvns	r1, r3
 80052e8:	887b      	ldrh	r3, [r7, #2]
 80052ea:	400b      	ands	r3, r1
 80052ec:	431a      	orrs	r2, r3
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	619a      	str	r2, [r3, #24]
}
 80052f2:	bf00      	nop
 80052f4:	3714      	adds	r7, #20
 80052f6:	46bd      	mov	sp, r7
 80052f8:	bc80      	pop	{r7}
 80052fa:	4770      	bx	lr

080052fc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b082      	sub	sp, #8
 8005300:	af00      	add	r7, sp, #0
 8005302:	4603      	mov	r3, r0
 8005304:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005306:	4b08      	ldr	r3, [pc, #32]	; (8005328 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005308:	695a      	ldr	r2, [r3, #20]
 800530a:	88fb      	ldrh	r3, [r7, #6]
 800530c:	4013      	ands	r3, r2
 800530e:	2b00      	cmp	r3, #0
 8005310:	d006      	beq.n	8005320 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005312:	4a05      	ldr	r2, [pc, #20]	; (8005328 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005314:	88fb      	ldrh	r3, [r7, #6]
 8005316:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005318:	88fb      	ldrh	r3, [r7, #6]
 800531a:	4618      	mov	r0, r3
 800531c:	f7fb fe64 	bl	8000fe8 <HAL_GPIO_EXTI_Callback>
  }
}
 8005320:	bf00      	nop
 8005322:	3708      	adds	r7, #8
 8005324:	46bd      	mov	sp, r7
 8005326:	bd80      	pop	{r7, pc}
 8005328:	40013c00 	.word	0x40013c00

0800532c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800532c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800532e:	b08f      	sub	sp, #60	; 0x3c
 8005330:	af0a      	add	r7, sp, #40	; 0x28
 8005332:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d101      	bne.n	800533e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800533a:	2301      	movs	r3, #1
 800533c:	e10f      	b.n	800555e <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 800534a:	b2db      	uxtb	r3, r3
 800534c:	2b00      	cmp	r3, #0
 800534e:	d106      	bne.n	800535e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2200      	movs	r2, #0
 8005354:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005358:	6878      	ldr	r0, [r7, #4]
 800535a:	f008 fc99 	bl	800dc90 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2203      	movs	r2, #3
 8005362:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8005366:	68bb      	ldr	r3, [r7, #8]
 8005368:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800536a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800536e:	2b00      	cmp	r3, #0
 8005370:	d102      	bne.n	8005378 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2200      	movs	r2, #0
 8005376:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4618      	mov	r0, r3
 800537e:	f005 f857 	bl	800a430 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	603b      	str	r3, [r7, #0]
 8005388:	687e      	ldr	r6, [r7, #4]
 800538a:	466d      	mov	r5, sp
 800538c:	f106 0410 	add.w	r4, r6, #16
 8005390:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005392:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005394:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005396:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005398:	e894 0003 	ldmia.w	r4, {r0, r1}
 800539c:	e885 0003 	stmia.w	r5, {r0, r1}
 80053a0:	1d33      	adds	r3, r6, #4
 80053a2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80053a4:	6838      	ldr	r0, [r7, #0]
 80053a6:	f004 ff39 	bl	800a21c <USB_CoreInit>
 80053aa:	4603      	mov	r3, r0
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d005      	beq.n	80053bc <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2202      	movs	r2, #2
 80053b4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80053b8:	2301      	movs	r3, #1
 80053ba:	e0d0      	b.n	800555e <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	2100      	movs	r1, #0
 80053c2:	4618      	mov	r0, r3
 80053c4:	f005 f844 	bl	800a450 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80053c8:	2300      	movs	r3, #0
 80053ca:	73fb      	strb	r3, [r7, #15]
 80053cc:	e04a      	b.n	8005464 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80053ce:	7bfa      	ldrb	r2, [r7, #15]
 80053d0:	6879      	ldr	r1, [r7, #4]
 80053d2:	4613      	mov	r3, r2
 80053d4:	00db      	lsls	r3, r3, #3
 80053d6:	1a9b      	subs	r3, r3, r2
 80053d8:	009b      	lsls	r3, r3, #2
 80053da:	440b      	add	r3, r1
 80053dc:	333d      	adds	r3, #61	; 0x3d
 80053de:	2201      	movs	r2, #1
 80053e0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80053e2:	7bfa      	ldrb	r2, [r7, #15]
 80053e4:	6879      	ldr	r1, [r7, #4]
 80053e6:	4613      	mov	r3, r2
 80053e8:	00db      	lsls	r3, r3, #3
 80053ea:	1a9b      	subs	r3, r3, r2
 80053ec:	009b      	lsls	r3, r3, #2
 80053ee:	440b      	add	r3, r1
 80053f0:	333c      	adds	r3, #60	; 0x3c
 80053f2:	7bfa      	ldrb	r2, [r7, #15]
 80053f4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80053f6:	7bfa      	ldrb	r2, [r7, #15]
 80053f8:	7bfb      	ldrb	r3, [r7, #15]
 80053fa:	b298      	uxth	r0, r3
 80053fc:	6879      	ldr	r1, [r7, #4]
 80053fe:	4613      	mov	r3, r2
 8005400:	00db      	lsls	r3, r3, #3
 8005402:	1a9b      	subs	r3, r3, r2
 8005404:	009b      	lsls	r3, r3, #2
 8005406:	440b      	add	r3, r1
 8005408:	3342      	adds	r3, #66	; 0x42
 800540a:	4602      	mov	r2, r0
 800540c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800540e:	7bfa      	ldrb	r2, [r7, #15]
 8005410:	6879      	ldr	r1, [r7, #4]
 8005412:	4613      	mov	r3, r2
 8005414:	00db      	lsls	r3, r3, #3
 8005416:	1a9b      	subs	r3, r3, r2
 8005418:	009b      	lsls	r3, r3, #2
 800541a:	440b      	add	r3, r1
 800541c:	333f      	adds	r3, #63	; 0x3f
 800541e:	2200      	movs	r2, #0
 8005420:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005422:	7bfa      	ldrb	r2, [r7, #15]
 8005424:	6879      	ldr	r1, [r7, #4]
 8005426:	4613      	mov	r3, r2
 8005428:	00db      	lsls	r3, r3, #3
 800542a:	1a9b      	subs	r3, r3, r2
 800542c:	009b      	lsls	r3, r3, #2
 800542e:	440b      	add	r3, r1
 8005430:	3344      	adds	r3, #68	; 0x44
 8005432:	2200      	movs	r2, #0
 8005434:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005436:	7bfa      	ldrb	r2, [r7, #15]
 8005438:	6879      	ldr	r1, [r7, #4]
 800543a:	4613      	mov	r3, r2
 800543c:	00db      	lsls	r3, r3, #3
 800543e:	1a9b      	subs	r3, r3, r2
 8005440:	009b      	lsls	r3, r3, #2
 8005442:	440b      	add	r3, r1
 8005444:	3348      	adds	r3, #72	; 0x48
 8005446:	2200      	movs	r2, #0
 8005448:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800544a:	7bfa      	ldrb	r2, [r7, #15]
 800544c:	6879      	ldr	r1, [r7, #4]
 800544e:	4613      	mov	r3, r2
 8005450:	00db      	lsls	r3, r3, #3
 8005452:	1a9b      	subs	r3, r3, r2
 8005454:	009b      	lsls	r3, r3, #2
 8005456:	440b      	add	r3, r1
 8005458:	3350      	adds	r3, #80	; 0x50
 800545a:	2200      	movs	r2, #0
 800545c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800545e:	7bfb      	ldrb	r3, [r7, #15]
 8005460:	3301      	adds	r3, #1
 8005462:	73fb      	strb	r3, [r7, #15]
 8005464:	7bfa      	ldrb	r2, [r7, #15]
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	685b      	ldr	r3, [r3, #4]
 800546a:	429a      	cmp	r2, r3
 800546c:	d3af      	bcc.n	80053ce <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800546e:	2300      	movs	r3, #0
 8005470:	73fb      	strb	r3, [r7, #15]
 8005472:	e044      	b.n	80054fe <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005474:	7bfa      	ldrb	r2, [r7, #15]
 8005476:	6879      	ldr	r1, [r7, #4]
 8005478:	4613      	mov	r3, r2
 800547a:	00db      	lsls	r3, r3, #3
 800547c:	1a9b      	subs	r3, r3, r2
 800547e:	009b      	lsls	r3, r3, #2
 8005480:	440b      	add	r3, r1
 8005482:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8005486:	2200      	movs	r2, #0
 8005488:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800548a:	7bfa      	ldrb	r2, [r7, #15]
 800548c:	6879      	ldr	r1, [r7, #4]
 800548e:	4613      	mov	r3, r2
 8005490:	00db      	lsls	r3, r3, #3
 8005492:	1a9b      	subs	r3, r3, r2
 8005494:	009b      	lsls	r3, r3, #2
 8005496:	440b      	add	r3, r1
 8005498:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800549c:	7bfa      	ldrb	r2, [r7, #15]
 800549e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80054a0:	7bfa      	ldrb	r2, [r7, #15]
 80054a2:	6879      	ldr	r1, [r7, #4]
 80054a4:	4613      	mov	r3, r2
 80054a6:	00db      	lsls	r3, r3, #3
 80054a8:	1a9b      	subs	r3, r3, r2
 80054aa:	009b      	lsls	r3, r3, #2
 80054ac:	440b      	add	r3, r1
 80054ae:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80054b2:	2200      	movs	r2, #0
 80054b4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80054b6:	7bfa      	ldrb	r2, [r7, #15]
 80054b8:	6879      	ldr	r1, [r7, #4]
 80054ba:	4613      	mov	r3, r2
 80054bc:	00db      	lsls	r3, r3, #3
 80054be:	1a9b      	subs	r3, r3, r2
 80054c0:	009b      	lsls	r3, r3, #2
 80054c2:	440b      	add	r3, r1
 80054c4:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80054c8:	2200      	movs	r2, #0
 80054ca:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80054cc:	7bfa      	ldrb	r2, [r7, #15]
 80054ce:	6879      	ldr	r1, [r7, #4]
 80054d0:	4613      	mov	r3, r2
 80054d2:	00db      	lsls	r3, r3, #3
 80054d4:	1a9b      	subs	r3, r3, r2
 80054d6:	009b      	lsls	r3, r3, #2
 80054d8:	440b      	add	r3, r1
 80054da:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80054de:	2200      	movs	r2, #0
 80054e0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80054e2:	7bfa      	ldrb	r2, [r7, #15]
 80054e4:	6879      	ldr	r1, [r7, #4]
 80054e6:	4613      	mov	r3, r2
 80054e8:	00db      	lsls	r3, r3, #3
 80054ea:	1a9b      	subs	r3, r3, r2
 80054ec:	009b      	lsls	r3, r3, #2
 80054ee:	440b      	add	r3, r1
 80054f0:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80054f4:	2200      	movs	r2, #0
 80054f6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80054f8:	7bfb      	ldrb	r3, [r7, #15]
 80054fa:	3301      	adds	r3, #1
 80054fc:	73fb      	strb	r3, [r7, #15]
 80054fe:	7bfa      	ldrb	r2, [r7, #15]
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	685b      	ldr	r3, [r3, #4]
 8005504:	429a      	cmp	r2, r3
 8005506:	d3b5      	bcc.n	8005474 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	603b      	str	r3, [r7, #0]
 800550e:	687e      	ldr	r6, [r7, #4]
 8005510:	466d      	mov	r5, sp
 8005512:	f106 0410 	add.w	r4, r6, #16
 8005516:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005518:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800551a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800551c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800551e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005522:	e885 0003 	stmia.w	r5, {r0, r1}
 8005526:	1d33      	adds	r3, r6, #4
 8005528:	cb0e      	ldmia	r3, {r1, r2, r3}
 800552a:	6838      	ldr	r0, [r7, #0]
 800552c:	f004 ffba 	bl	800a4a4 <USB_DevInit>
 8005530:	4603      	mov	r3, r0
 8005532:	2b00      	cmp	r3, #0
 8005534:	d005      	beq.n	8005542 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2202      	movs	r2, #2
 800553a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800553e:	2301      	movs	r3, #1
 8005540:	e00d      	b.n	800555e <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	2200      	movs	r2, #0
 8005546:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	2201      	movs	r2, #1
 800554e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  (void)USB_DevDisconnect(hpcd->Instance);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	4618      	mov	r0, r3
 8005558:	f005 fff3 	bl	800b542 <USB_DevDisconnect>

  return HAL_OK;
 800555c:	2300      	movs	r3, #0
}
 800555e:	4618      	mov	r0, r3
 8005560:	3714      	adds	r7, #20
 8005562:	46bd      	mov	sp, r7
 8005564:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005566 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005566:	b580      	push	{r7, lr}
 8005568:	b082      	sub	sp, #8
 800556a:	af00      	add	r7, sp, #0
 800556c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005574:	2b01      	cmp	r3, #1
 8005576:	d101      	bne.n	800557c <HAL_PCD_Start+0x16>
 8005578:	2302      	movs	r3, #2
 800557a:	e012      	b.n	80055a2 <HAL_PCD_Start+0x3c>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2201      	movs	r2, #1
 8005580:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  __HAL_PCD_ENABLE(hpcd);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4618      	mov	r0, r3
 800558a:	f004 ff41 	bl	800a410 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	4618      	mov	r0, r3
 8005594:	f005 ffb5 	bl	800b502 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2200      	movs	r2, #0
 800559c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80055a0:	2300      	movs	r3, #0
}
 80055a2:	4618      	mov	r0, r3
 80055a4:	3708      	adds	r7, #8
 80055a6:	46bd      	mov	sp, r7
 80055a8:	bd80      	pop	{r7, pc}

080055aa <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80055aa:	b590      	push	{r4, r7, lr}
 80055ac:	b08d      	sub	sp, #52	; 0x34
 80055ae:	af00      	add	r7, sp, #0
 80055b0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055b8:	6a3b      	ldr	r3, [r7, #32]
 80055ba:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4618      	mov	r0, r3
 80055c2:	f006 f86c 	bl	800b69e <USB_GetMode>
 80055c6:	4603      	mov	r3, r0
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	f040 838f 	bne.w	8005cec <HAL_PCD_IRQHandler+0x742>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	4618      	mov	r0, r3
 80055d4:	f005 ffd5 	bl	800b582 <USB_ReadInterrupts>
 80055d8:	4603      	mov	r3, r0
 80055da:	2b00      	cmp	r3, #0
 80055dc:	f000 8385 	beq.w	8005cea <HAL_PCD_IRQHandler+0x740>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4618      	mov	r0, r3
 80055e6:	f005 ffcc 	bl	800b582 <USB_ReadInterrupts>
 80055ea:	4603      	mov	r3, r0
 80055ec:	f003 0302 	and.w	r3, r3, #2
 80055f0:	2b02      	cmp	r3, #2
 80055f2:	d107      	bne.n	8005604 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	695a      	ldr	r2, [r3, #20]
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f002 0202 	and.w	r2, r2, #2
 8005602:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	4618      	mov	r0, r3
 800560a:	f005 ffba 	bl	800b582 <USB_ReadInterrupts>
 800560e:	4603      	mov	r3, r0
 8005610:	f003 0310 	and.w	r3, r3, #16
 8005614:	2b10      	cmp	r3, #16
 8005616:	d161      	bne.n	80056dc <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	699a      	ldr	r2, [r3, #24]
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f022 0210 	bic.w	r2, r2, #16
 8005626:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8005628:	6a3b      	ldr	r3, [r7, #32]
 800562a:	6a1b      	ldr	r3, [r3, #32]
 800562c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 800562e:	69bb      	ldr	r3, [r7, #24]
 8005630:	f003 020f 	and.w	r2, r3, #15
 8005634:	4613      	mov	r3, r2
 8005636:	00db      	lsls	r3, r3, #3
 8005638:	1a9b      	subs	r3, r3, r2
 800563a:	009b      	lsls	r3, r3, #2
 800563c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005640:	687a      	ldr	r2, [r7, #4]
 8005642:	4413      	add	r3, r2
 8005644:	3304      	adds	r3, #4
 8005646:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8005648:	69bb      	ldr	r3, [r7, #24]
 800564a:	0c5b      	lsrs	r3, r3, #17
 800564c:	f003 030f 	and.w	r3, r3, #15
 8005650:	2b02      	cmp	r3, #2
 8005652:	d124      	bne.n	800569e <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8005654:	69ba      	ldr	r2, [r7, #24]
 8005656:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800565a:	4013      	ands	r3, r2
 800565c:	2b00      	cmp	r3, #0
 800565e:	d035      	beq.n	80056cc <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005660:	697b      	ldr	r3, [r7, #20]
 8005662:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8005664:	69bb      	ldr	r3, [r7, #24]
 8005666:	091b      	lsrs	r3, r3, #4
 8005668:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800566a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800566e:	b29b      	uxth	r3, r3
 8005670:	461a      	mov	r2, r3
 8005672:	6a38      	ldr	r0, [r7, #32]
 8005674:	f005 fe26 	bl	800b2c4 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005678:	697b      	ldr	r3, [r7, #20]
 800567a:	68da      	ldr	r2, [r3, #12]
 800567c:	69bb      	ldr	r3, [r7, #24]
 800567e:	091b      	lsrs	r3, r3, #4
 8005680:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005684:	441a      	add	r2, r3
 8005686:	697b      	ldr	r3, [r7, #20]
 8005688:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	699a      	ldr	r2, [r3, #24]
 800568e:	69bb      	ldr	r3, [r7, #24]
 8005690:	091b      	lsrs	r3, r3, #4
 8005692:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005696:	441a      	add	r2, r3
 8005698:	697b      	ldr	r3, [r7, #20]
 800569a:	619a      	str	r2, [r3, #24]
 800569c:	e016      	b.n	80056cc <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 800569e:	69bb      	ldr	r3, [r7, #24]
 80056a0:	0c5b      	lsrs	r3, r3, #17
 80056a2:	f003 030f 	and.w	r3, r3, #15
 80056a6:	2b06      	cmp	r3, #6
 80056a8:	d110      	bne.n	80056cc <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80056b0:	2208      	movs	r2, #8
 80056b2:	4619      	mov	r1, r3
 80056b4:	6a38      	ldr	r0, [r7, #32]
 80056b6:	f005 fe05 	bl	800b2c4 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80056ba:	697b      	ldr	r3, [r7, #20]
 80056bc:	699a      	ldr	r2, [r3, #24]
 80056be:	69bb      	ldr	r3, [r7, #24]
 80056c0:	091b      	lsrs	r3, r3, #4
 80056c2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80056c6:	441a      	add	r2, r3
 80056c8:	697b      	ldr	r3, [r7, #20]
 80056ca:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	699a      	ldr	r2, [r3, #24]
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f042 0210 	orr.w	r2, r2, #16
 80056da:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	4618      	mov	r0, r3
 80056e2:	f005 ff4e 	bl	800b582 <USB_ReadInterrupts>
 80056e6:	4603      	mov	r3, r0
 80056e8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80056ec:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80056f0:	d16e      	bne.n	80057d0 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 80056f2:	2300      	movs	r3, #0
 80056f4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	4618      	mov	r0, r3
 80056fc:	f005 ff53 	bl	800b5a6 <USB_ReadDevAllOutEpInterrupt>
 8005700:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8005702:	e062      	b.n	80057ca <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8005704:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005706:	f003 0301 	and.w	r3, r3, #1
 800570a:	2b00      	cmp	r3, #0
 800570c:	d057      	beq.n	80057be <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005714:	b2d2      	uxtb	r2, r2
 8005716:	4611      	mov	r1, r2
 8005718:	4618      	mov	r0, r3
 800571a:	f005 ff76 	bl	800b60a <USB_ReadDevOutEPInterrupt>
 800571e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8005720:	693b      	ldr	r3, [r7, #16]
 8005722:	f003 0301 	and.w	r3, r3, #1
 8005726:	2b00      	cmp	r3, #0
 8005728:	d00c      	beq.n	8005744 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800572a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800572c:	015a      	lsls	r2, r3, #5
 800572e:	69fb      	ldr	r3, [r7, #28]
 8005730:	4413      	add	r3, r2
 8005732:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005736:	461a      	mov	r2, r3
 8005738:	2301      	movs	r3, #1
 800573a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800573c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800573e:	6878      	ldr	r0, [r7, #4]
 8005740:	f000 fda2 	bl	8006288 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005744:	693b      	ldr	r3, [r7, #16]
 8005746:	f003 0308 	and.w	r3, r3, #8
 800574a:	2b00      	cmp	r3, #0
 800574c:	d00c      	beq.n	8005768 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800574e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005750:	015a      	lsls	r2, r3, #5
 8005752:	69fb      	ldr	r3, [r7, #28]
 8005754:	4413      	add	r3, r2
 8005756:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800575a:	461a      	mov	r2, r3
 800575c:	2308      	movs	r3, #8
 800575e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8005760:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005762:	6878      	ldr	r0, [r7, #4]
 8005764:	f000 fe9c 	bl	80064a0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8005768:	693b      	ldr	r3, [r7, #16]
 800576a:	f003 0310 	and.w	r3, r3, #16
 800576e:	2b00      	cmp	r3, #0
 8005770:	d008      	beq.n	8005784 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8005772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005774:	015a      	lsls	r2, r3, #5
 8005776:	69fb      	ldr	r3, [r7, #28]
 8005778:	4413      	add	r3, r2
 800577a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800577e:	461a      	mov	r2, r3
 8005780:	2310      	movs	r3, #16
 8005782:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005784:	693b      	ldr	r3, [r7, #16]
 8005786:	f003 0320 	and.w	r3, r3, #32
 800578a:	2b00      	cmp	r3, #0
 800578c:	d008      	beq.n	80057a0 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800578e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005790:	015a      	lsls	r2, r3, #5
 8005792:	69fb      	ldr	r3, [r7, #28]
 8005794:	4413      	add	r3, r2
 8005796:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800579a:	461a      	mov	r2, r3
 800579c:	2320      	movs	r3, #32
 800579e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80057a0:	693b      	ldr	r3, [r7, #16]
 80057a2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d009      	beq.n	80057be <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80057aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057ac:	015a      	lsls	r2, r3, #5
 80057ae:	69fb      	ldr	r3, [r7, #28]
 80057b0:	4413      	add	r3, r2
 80057b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80057b6:	461a      	mov	r2, r3
 80057b8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80057bc:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80057be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057c0:	3301      	adds	r3, #1
 80057c2:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80057c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057c6:	085b      	lsrs	r3, r3, #1
 80057c8:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80057ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d199      	bne.n	8005704 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	4618      	mov	r0, r3
 80057d6:	f005 fed4 	bl	800b582 <USB_ReadInterrupts>
 80057da:	4603      	mov	r3, r0
 80057dc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80057e0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80057e4:	f040 80c0 	bne.w	8005968 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4618      	mov	r0, r3
 80057ee:	f005 fef3 	bl	800b5d8 <USB_ReadDevAllInEpInterrupt>
 80057f2:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80057f4:	2300      	movs	r3, #0
 80057f6:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80057f8:	e0b2      	b.n	8005960 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80057fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057fc:	f003 0301 	and.w	r3, r3, #1
 8005800:	2b00      	cmp	r3, #0
 8005802:	f000 80a7 	beq.w	8005954 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800580c:	b2d2      	uxtb	r2, r2
 800580e:	4611      	mov	r1, r2
 8005810:	4618      	mov	r0, r3
 8005812:	f005 ff17 	bl	800b644 <USB_ReadDevInEPInterrupt>
 8005816:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005818:	693b      	ldr	r3, [r7, #16]
 800581a:	f003 0301 	and.w	r3, r3, #1
 800581e:	2b00      	cmp	r3, #0
 8005820:	d057      	beq.n	80058d2 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005824:	f003 030f 	and.w	r3, r3, #15
 8005828:	2201      	movs	r2, #1
 800582a:	fa02 f303 	lsl.w	r3, r2, r3
 800582e:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005830:	69fb      	ldr	r3, [r7, #28]
 8005832:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005836:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	43db      	mvns	r3, r3
 800583c:	69f9      	ldr	r1, [r7, #28]
 800583e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005842:	4013      	ands	r3, r2
 8005844:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005848:	015a      	lsls	r2, r3, #5
 800584a:	69fb      	ldr	r3, [r7, #28]
 800584c:	4413      	add	r3, r2
 800584e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005852:	461a      	mov	r2, r3
 8005854:	2301      	movs	r3, #1
 8005856:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	691b      	ldr	r3, [r3, #16]
 800585c:	2b01      	cmp	r3, #1
 800585e:	d132      	bne.n	80058c6 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8005860:	6879      	ldr	r1, [r7, #4]
 8005862:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005864:	4613      	mov	r3, r2
 8005866:	00db      	lsls	r3, r3, #3
 8005868:	1a9b      	subs	r3, r3, r2
 800586a:	009b      	lsls	r3, r3, #2
 800586c:	440b      	add	r3, r1
 800586e:	3348      	adds	r3, #72	; 0x48
 8005870:	6819      	ldr	r1, [r3, #0]
 8005872:	6878      	ldr	r0, [r7, #4]
 8005874:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005876:	4613      	mov	r3, r2
 8005878:	00db      	lsls	r3, r3, #3
 800587a:	1a9b      	subs	r3, r3, r2
 800587c:	009b      	lsls	r3, r3, #2
 800587e:	4403      	add	r3, r0
 8005880:	3344      	adds	r3, #68	; 0x44
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4419      	add	r1, r3
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800588a:	4613      	mov	r3, r2
 800588c:	00db      	lsls	r3, r3, #3
 800588e:	1a9b      	subs	r3, r3, r2
 8005890:	009b      	lsls	r3, r3, #2
 8005892:	4403      	add	r3, r0
 8005894:	3348      	adds	r3, #72	; 0x48
 8005896:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8005898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800589a:	2b00      	cmp	r3, #0
 800589c:	d113      	bne.n	80058c6 <HAL_PCD_IRQHandler+0x31c>
 800589e:	6879      	ldr	r1, [r7, #4]
 80058a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058a2:	4613      	mov	r3, r2
 80058a4:	00db      	lsls	r3, r3, #3
 80058a6:	1a9b      	subs	r3, r3, r2
 80058a8:	009b      	lsls	r3, r3, #2
 80058aa:	440b      	add	r3, r1
 80058ac:	3350      	adds	r3, #80	; 0x50
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d108      	bne.n	80058c6 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6818      	ldr	r0, [r3, #0]
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80058be:	461a      	mov	r2, r3
 80058c0:	2101      	movs	r1, #1
 80058c2:	f005 ff1b 	bl	800b6fc <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80058c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058c8:	b2db      	uxtb	r3, r3
 80058ca:	4619      	mov	r1, r3
 80058cc:	6878      	ldr	r0, [r7, #4]
 80058ce:	f008 fa6e 	bl	800ddae <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80058d2:	693b      	ldr	r3, [r7, #16]
 80058d4:	f003 0308 	and.w	r3, r3, #8
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d008      	beq.n	80058ee <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80058dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058de:	015a      	lsls	r2, r3, #5
 80058e0:	69fb      	ldr	r3, [r7, #28]
 80058e2:	4413      	add	r3, r2
 80058e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80058e8:	461a      	mov	r2, r3
 80058ea:	2308      	movs	r3, #8
 80058ec:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80058ee:	693b      	ldr	r3, [r7, #16]
 80058f0:	f003 0310 	and.w	r3, r3, #16
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d008      	beq.n	800590a <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80058f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058fa:	015a      	lsls	r2, r3, #5
 80058fc:	69fb      	ldr	r3, [r7, #28]
 80058fe:	4413      	add	r3, r2
 8005900:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005904:	461a      	mov	r2, r3
 8005906:	2310      	movs	r3, #16
 8005908:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800590a:	693b      	ldr	r3, [r7, #16]
 800590c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005910:	2b00      	cmp	r3, #0
 8005912:	d008      	beq.n	8005926 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005916:	015a      	lsls	r2, r3, #5
 8005918:	69fb      	ldr	r3, [r7, #28]
 800591a:	4413      	add	r3, r2
 800591c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005920:	461a      	mov	r2, r3
 8005922:	2340      	movs	r3, #64	; 0x40
 8005924:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005926:	693b      	ldr	r3, [r7, #16]
 8005928:	f003 0302 	and.w	r3, r3, #2
 800592c:	2b00      	cmp	r3, #0
 800592e:	d008      	beq.n	8005942 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005932:	015a      	lsls	r2, r3, #5
 8005934:	69fb      	ldr	r3, [r7, #28]
 8005936:	4413      	add	r3, r2
 8005938:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800593c:	461a      	mov	r2, r3
 800593e:	2302      	movs	r3, #2
 8005940:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005942:	693b      	ldr	r3, [r7, #16]
 8005944:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005948:	2b00      	cmp	r3, #0
 800594a:	d003      	beq.n	8005954 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800594c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800594e:	6878      	ldr	r0, [r7, #4]
 8005950:	f000 fc0c 	bl	800616c <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005956:	3301      	adds	r3, #1
 8005958:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800595a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800595c:	085b      	lsrs	r3, r3, #1
 800595e:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8005960:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005962:	2b00      	cmp	r3, #0
 8005964:	f47f af49 	bne.w	80057fa <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	4618      	mov	r0, r3
 800596e:	f005 fe08 	bl	800b582 <USB_ReadInterrupts>
 8005972:	4603      	mov	r3, r0
 8005974:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005978:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800597c:	d114      	bne.n	80059a8 <HAL_PCD_IRQHandler+0x3fe>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800597e:	69fb      	ldr	r3, [r7, #28]
 8005980:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005984:	685b      	ldr	r3, [r3, #4]
 8005986:	69fa      	ldr	r2, [r7, #28]
 8005988:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800598c:	f023 0301 	bic.w	r3, r3, #1
 8005990:	6053      	str	r3, [r2, #4]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResumeCallback(hpcd);
#else
      HAL_PCD_ResumeCallback(hpcd);
 8005992:	6878      	ldr	r0, [r7, #4]
 8005994:	f008 fa82 	bl	800de9c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	695a      	ldr	r2, [r3, #20]
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80059a6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	4618      	mov	r0, r3
 80059ae:	f005 fde8 	bl	800b582 <USB_ReadInterrupts>
 80059b2:	4603      	mov	r3, r0
 80059b4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80059b8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80059bc:	d112      	bne.n	80059e4 <HAL_PCD_IRQHandler+0x43a>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80059be:	69fb      	ldr	r3, [r7, #28]
 80059c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059c4:	689b      	ldr	r3, [r3, #8]
 80059c6:	f003 0301 	and.w	r3, r3, #1
 80059ca:	2b01      	cmp	r3, #1
 80059cc:	d102      	bne.n	80059d4 <HAL_PCD_IRQHandler+0x42a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80059ce:	6878      	ldr	r0, [r7, #4]
 80059d0:	f008 fa3e 	bl	800de50 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	695a      	ldr	r2, [r3, #20]
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80059e2:	615a      	str	r2, [r3, #20]
    }
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	4618      	mov	r0, r3
 80059ea:	f005 fdca 	bl	800b582 <USB_ReadInterrupts>
 80059ee:	4603      	mov	r3, r0
 80059f0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80059f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059f8:	f040 80c7 	bne.w	8005b8a <HAL_PCD_IRQHandler+0x5e0>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80059fc:	69fb      	ldr	r3, [r7, #28]
 80059fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a02:	685b      	ldr	r3, [r3, #4]
 8005a04:	69fa      	ldr	r2, [r7, #28]
 8005a06:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005a0a:	f023 0301 	bic.w	r3, r3, #1
 8005a0e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	2110      	movs	r1, #16
 8005a16:	4618      	mov	r0, r3
 8005a18:	f004 fea8 	bl	800a76c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005a20:	e056      	b.n	8005ad0 <HAL_PCD_IRQHandler+0x526>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005a22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a24:	015a      	lsls	r2, r3, #5
 8005a26:	69fb      	ldr	r3, [r7, #28]
 8005a28:	4413      	add	r3, r2
 8005a2a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a2e:	461a      	mov	r2, r3
 8005a30:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005a34:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005a36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a38:	015a      	lsls	r2, r3, #5
 8005a3a:	69fb      	ldr	r3, [r7, #28]
 8005a3c:	4413      	add	r3, r2
 8005a3e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005a46:	0151      	lsls	r1, r2, #5
 8005a48:	69fa      	ldr	r2, [r7, #28]
 8005a4a:	440a      	add	r2, r1
 8005a4c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005a50:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005a54:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005a56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a58:	015a      	lsls	r2, r3, #5
 8005a5a:	69fb      	ldr	r3, [r7, #28]
 8005a5c:	4413      	add	r3, r2
 8005a5e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005a66:	0151      	lsls	r1, r2, #5
 8005a68:	69fa      	ldr	r2, [r7, #28]
 8005a6a:	440a      	add	r2, r1
 8005a6c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005a70:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005a74:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8005a76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a78:	015a      	lsls	r2, r3, #5
 8005a7a:	69fb      	ldr	r3, [r7, #28]
 8005a7c:	4413      	add	r3, r2
 8005a7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a82:	461a      	mov	r2, r3
 8005a84:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005a88:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005a8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a8c:	015a      	lsls	r2, r3, #5
 8005a8e:	69fb      	ldr	r3, [r7, #28]
 8005a90:	4413      	add	r3, r2
 8005a92:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005a9a:	0151      	lsls	r1, r2, #5
 8005a9c:	69fa      	ldr	r2, [r7, #28]
 8005a9e:	440a      	add	r2, r1
 8005aa0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005aa4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005aa8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005aaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005aac:	015a      	lsls	r2, r3, #5
 8005aae:	69fb      	ldr	r3, [r7, #28]
 8005ab0:	4413      	add	r3, r2
 8005ab2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005aba:	0151      	lsls	r1, r2, #5
 8005abc:	69fa      	ldr	r2, [r7, #28]
 8005abe:	440a      	add	r2, r1
 8005ac0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005ac4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005ac8:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005aca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005acc:	3301      	adds	r3, #1
 8005ace:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	685b      	ldr	r3, [r3, #4]
 8005ad4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005ad6:	429a      	cmp	r2, r3
 8005ad8:	d3a3      	bcc.n	8005a22 <HAL_PCD_IRQHandler+0x478>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005ada:	69fb      	ldr	r3, [r7, #28]
 8005adc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ae0:	69db      	ldr	r3, [r3, #28]
 8005ae2:	69fa      	ldr	r2, [r7, #28]
 8005ae4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005ae8:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8005aec:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d016      	beq.n	8005b24 <HAL_PCD_IRQHandler+0x57a>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005af6:	69fb      	ldr	r3, [r7, #28]
 8005af8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005afc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005b00:	69fa      	ldr	r2, [r7, #28]
 8005b02:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005b06:	f043 030b 	orr.w	r3, r3, #11
 8005b0a:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8005b0e:	69fb      	ldr	r3, [r7, #28]
 8005b10:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b16:	69fa      	ldr	r2, [r7, #28]
 8005b18:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005b1c:	f043 030b 	orr.w	r3, r3, #11
 8005b20:	6453      	str	r3, [r2, #68]	; 0x44
 8005b22:	e015      	b.n	8005b50 <HAL_PCD_IRQHandler+0x5a6>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005b24:	69fb      	ldr	r3, [r7, #28]
 8005b26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b2a:	695b      	ldr	r3, [r3, #20]
 8005b2c:	69fa      	ldr	r2, [r7, #28]
 8005b2e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005b32:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005b36:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8005b3a:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005b3c:	69fb      	ldr	r3, [r7, #28]
 8005b3e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b42:	691b      	ldr	r3, [r3, #16]
 8005b44:	69fa      	ldr	r2, [r7, #28]
 8005b46:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005b4a:	f043 030b 	orr.w	r3, r3, #11
 8005b4e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005b50:	69fb      	ldr	r3, [r7, #28]
 8005b52:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	69fa      	ldr	r2, [r7, #28]
 8005b5a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005b5e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8005b62:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	6818      	ldr	r0, [r3, #0]
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	691b      	ldr	r3, [r3, #16]
 8005b6c:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005b74:	461a      	mov	r2, r3
 8005b76:	f005 fdc1 	bl	800b6fc <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	695a      	ldr	r2, [r3, #20]
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8005b88:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4618      	mov	r0, r3
 8005b90:	f005 fcf7 	bl	800b582 <USB_ReadInterrupts>
 8005b94:	4603      	mov	r3, r0
 8005b96:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005b9a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005b9e:	d124      	bne.n	8005bea <HAL_PCD_IRQHandler+0x640>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	f005 fd87 	bl	800b6b8 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	4618      	mov	r0, r3
 8005bb0:	f004 fe38 	bl	800a824 <USB_GetDevSpeed>
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	461a      	mov	r2, r3
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681c      	ldr	r4, [r3, #0]
 8005bc0:	f001 f91e 	bl	8006e00 <HAL_RCC_GetHCLKFreq>
 8005bc4:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005bca:	b2db      	uxtb	r3, r3
 8005bcc:	461a      	mov	r2, r3
 8005bce:	4620      	mov	r0, r4
 8005bd0:	f004 fb7c 	bl	800a2cc <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8005bd4:	6878      	ldr	r0, [r7, #4]
 8005bd6:	f008 f912 	bl	800ddfe <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	695a      	ldr	r2, [r3, #20]
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8005be8:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	4618      	mov	r0, r3
 8005bf0:	f005 fcc7 	bl	800b582 <USB_ReadInterrupts>
 8005bf4:	4603      	mov	r3, r0
 8005bf6:	f003 0308 	and.w	r3, r3, #8
 8005bfa:	2b08      	cmp	r3, #8
 8005bfc:	d10a      	bne.n	8005c14 <HAL_PCD_IRQHandler+0x66a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005bfe:	6878      	ldr	r0, [r7, #4]
 8005c00:	f008 f8ef 	bl	800dde2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	695a      	ldr	r2, [r3, #20]
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f002 0208 	and.w	r2, r2, #8
 8005c12:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	4618      	mov	r0, r3
 8005c1a:	f005 fcb2 	bl	800b582 <USB_ReadInterrupts>
 8005c1e:	4603      	mov	r3, r0
 8005c20:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005c24:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005c28:	d10f      	bne.n	8005c4a <HAL_PCD_IRQHandler+0x6a0>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c30:	b2db      	uxtb	r3, r3
 8005c32:	4619      	mov	r1, r3
 8005c34:	6878      	ldr	r0, [r7, #4]
 8005c36:	f008 f951 	bl	800dedc <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	695a      	ldr	r2, [r3, #20]
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8005c48:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	4618      	mov	r0, r3
 8005c50:	f005 fc97 	bl	800b582 <USB_ReadInterrupts>
 8005c54:	4603      	mov	r3, r0
 8005c56:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005c5a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005c5e:	d10f      	bne.n	8005c80 <HAL_PCD_IRQHandler+0x6d6>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8005c60:	2300      	movs	r3, #0
 8005c62:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8005c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c66:	b2db      	uxtb	r3, r3
 8005c68:	4619      	mov	r1, r3
 8005c6a:	6878      	ldr	r0, [r7, #4]
 8005c6c:	f008 f924 	bl	800deb8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	695a      	ldr	r2, [r3, #20]
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8005c7e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	4618      	mov	r0, r3
 8005c86:	f005 fc7c 	bl	800b582 <USB_ReadInterrupts>
 8005c8a:	4603      	mov	r3, r0
 8005c8c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005c90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c94:	d10a      	bne.n	8005cac <HAL_PCD_IRQHandler+0x702>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005c96:	6878      	ldr	r0, [r7, #4]
 8005c98:	f008 f932 	bl	800df00 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	695a      	ldr	r2, [r3, #20]
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8005caa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	4618      	mov	r0, r3
 8005cb2:	f005 fc66 	bl	800b582 <USB_ReadInterrupts>
 8005cb6:	4603      	mov	r3, r0
 8005cb8:	f003 0304 	and.w	r3, r3, #4
 8005cbc:	2b04      	cmp	r3, #4
 8005cbe:	d115      	bne.n	8005cec <HAL_PCD_IRQHandler+0x742>
    {
      temp = hpcd->Instance->GOTGINT;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	685b      	ldr	r3, [r3, #4]
 8005cc6:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005cc8:	69bb      	ldr	r3, [r7, #24]
 8005cca:	f003 0304 	and.w	r3, r3, #4
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d002      	beq.n	8005cd8 <HAL_PCD_IRQHandler+0x72e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005cd2:	6878      	ldr	r0, [r7, #4]
 8005cd4:	f008 f922 	bl	800df1c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	6859      	ldr	r1, [r3, #4]
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	69ba      	ldr	r2, [r7, #24]
 8005ce4:	430a      	orrs	r2, r1
 8005ce6:	605a      	str	r2, [r3, #4]
 8005ce8:	e000      	b.n	8005cec <HAL_PCD_IRQHandler+0x742>
      return;
 8005cea:	bf00      	nop
    }
  }
}
 8005cec:	3734      	adds	r7, #52	; 0x34
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	bd90      	pop	{r4, r7, pc}

08005cf2 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005cf2:	b580      	push	{r7, lr}
 8005cf4:	b082      	sub	sp, #8
 8005cf6:	af00      	add	r7, sp, #0
 8005cf8:	6078      	str	r0, [r7, #4]
 8005cfa:	460b      	mov	r3, r1
 8005cfc:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005d04:	2b01      	cmp	r3, #1
 8005d06:	d101      	bne.n	8005d0c <HAL_PCD_SetAddress+0x1a>
 8005d08:	2302      	movs	r3, #2
 8005d0a:	e013      	b.n	8005d34 <HAL_PCD_SetAddress+0x42>
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2201      	movs	r2, #1
 8005d10:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	78fa      	ldrb	r2, [r7, #3]
 8005d18:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	78fa      	ldrb	r2, [r7, #3]
 8005d22:	4611      	mov	r1, r2
 8005d24:	4618      	mov	r0, r3
 8005d26:	f005 fbc7 	bl	800b4b8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8005d32:	2300      	movs	r3, #0
}
 8005d34:	4618      	mov	r0, r3
 8005d36:	3708      	adds	r7, #8
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	bd80      	pop	{r7, pc}

08005d3c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b084      	sub	sp, #16
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
 8005d44:	4608      	mov	r0, r1
 8005d46:	4611      	mov	r1, r2
 8005d48:	461a      	mov	r2, r3
 8005d4a:	4603      	mov	r3, r0
 8005d4c:	70fb      	strb	r3, [r7, #3]
 8005d4e:	460b      	mov	r3, r1
 8005d50:	803b      	strh	r3, [r7, #0]
 8005d52:	4613      	mov	r3, r2
 8005d54:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8005d56:	2300      	movs	r3, #0
 8005d58:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005d5a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	da0f      	bge.n	8005d82 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005d62:	78fb      	ldrb	r3, [r7, #3]
 8005d64:	f003 020f 	and.w	r2, r3, #15
 8005d68:	4613      	mov	r3, r2
 8005d6a:	00db      	lsls	r3, r3, #3
 8005d6c:	1a9b      	subs	r3, r3, r2
 8005d6e:	009b      	lsls	r3, r3, #2
 8005d70:	3338      	adds	r3, #56	; 0x38
 8005d72:	687a      	ldr	r2, [r7, #4]
 8005d74:	4413      	add	r3, r2
 8005d76:	3304      	adds	r3, #4
 8005d78:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	2201      	movs	r2, #1
 8005d7e:	705a      	strb	r2, [r3, #1]
 8005d80:	e00f      	b.n	8005da2 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005d82:	78fb      	ldrb	r3, [r7, #3]
 8005d84:	f003 020f 	and.w	r2, r3, #15
 8005d88:	4613      	mov	r3, r2
 8005d8a:	00db      	lsls	r3, r3, #3
 8005d8c:	1a9b      	subs	r3, r3, r2
 8005d8e:	009b      	lsls	r3, r3, #2
 8005d90:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005d94:	687a      	ldr	r2, [r7, #4]
 8005d96:	4413      	add	r3, r2
 8005d98:	3304      	adds	r3, #4
 8005d9a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	2200      	movs	r2, #0
 8005da0:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005da2:	78fb      	ldrb	r3, [r7, #3]
 8005da4:	f003 030f 	and.w	r3, r3, #15
 8005da8:	b2da      	uxtb	r2, r3
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8005dae:	883a      	ldrh	r2, [r7, #0]
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	78ba      	ldrb	r2, [r7, #2]
 8005db8:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	785b      	ldrb	r3, [r3, #1]
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d004      	beq.n	8005dcc <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	781b      	ldrb	r3, [r3, #0]
 8005dc6:	b29a      	uxth	r2, r3
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005dcc:	78bb      	ldrb	r3, [r7, #2]
 8005dce:	2b02      	cmp	r3, #2
 8005dd0:	d102      	bne.n	8005dd8 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005dde:	2b01      	cmp	r3, #1
 8005de0:	d101      	bne.n	8005de6 <HAL_PCD_EP_Open+0xaa>
 8005de2:	2302      	movs	r3, #2
 8005de4:	e00e      	b.n	8005e04 <HAL_PCD_EP_Open+0xc8>
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2201      	movs	r2, #1
 8005dea:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	68f9      	ldr	r1, [r7, #12]
 8005df4:	4618      	mov	r0, r3
 8005df6:	f004 fd39 	bl	800a86c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8005e02:	7afb      	ldrb	r3, [r7, #11]
}
 8005e04:	4618      	mov	r0, r3
 8005e06:	3710      	adds	r7, #16
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	bd80      	pop	{r7, pc}

08005e0c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b084      	sub	sp, #16
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
 8005e14:	460b      	mov	r3, r1
 8005e16:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005e18:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	da0f      	bge.n	8005e40 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005e20:	78fb      	ldrb	r3, [r7, #3]
 8005e22:	f003 020f 	and.w	r2, r3, #15
 8005e26:	4613      	mov	r3, r2
 8005e28:	00db      	lsls	r3, r3, #3
 8005e2a:	1a9b      	subs	r3, r3, r2
 8005e2c:	009b      	lsls	r3, r3, #2
 8005e2e:	3338      	adds	r3, #56	; 0x38
 8005e30:	687a      	ldr	r2, [r7, #4]
 8005e32:	4413      	add	r3, r2
 8005e34:	3304      	adds	r3, #4
 8005e36:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	2201      	movs	r2, #1
 8005e3c:	705a      	strb	r2, [r3, #1]
 8005e3e:	e00f      	b.n	8005e60 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005e40:	78fb      	ldrb	r3, [r7, #3]
 8005e42:	f003 020f 	and.w	r2, r3, #15
 8005e46:	4613      	mov	r3, r2
 8005e48:	00db      	lsls	r3, r3, #3
 8005e4a:	1a9b      	subs	r3, r3, r2
 8005e4c:	009b      	lsls	r3, r3, #2
 8005e4e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005e52:	687a      	ldr	r2, [r7, #4]
 8005e54:	4413      	add	r3, r2
 8005e56:	3304      	adds	r3, #4
 8005e58:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8005e60:	78fb      	ldrb	r3, [r7, #3]
 8005e62:	f003 030f 	and.w	r3, r3, #15
 8005e66:	b2da      	uxtb	r2, r3
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005e72:	2b01      	cmp	r3, #1
 8005e74:	d101      	bne.n	8005e7a <HAL_PCD_EP_Close+0x6e>
 8005e76:	2302      	movs	r3, #2
 8005e78:	e00e      	b.n	8005e98 <HAL_PCD_EP_Close+0x8c>
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2201      	movs	r2, #1
 8005e7e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	68f9      	ldr	r1, [r7, #12]
 8005e88:	4618      	mov	r0, r3
 8005e8a:	f004 fd75 	bl	800a978 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2200      	movs	r2, #0
 8005e92:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8005e96:	2300      	movs	r3, #0
}
 8005e98:	4618      	mov	r0, r3
 8005e9a:	3710      	adds	r7, #16
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	bd80      	pop	{r7, pc}

08005ea0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b086      	sub	sp, #24
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	60f8      	str	r0, [r7, #12]
 8005ea8:	607a      	str	r2, [r7, #4]
 8005eaa:	603b      	str	r3, [r7, #0]
 8005eac:	460b      	mov	r3, r1
 8005eae:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005eb0:	7afb      	ldrb	r3, [r7, #11]
 8005eb2:	f003 020f 	and.w	r2, r3, #15
 8005eb6:	4613      	mov	r3, r2
 8005eb8:	00db      	lsls	r3, r3, #3
 8005eba:	1a9b      	subs	r3, r3, r2
 8005ebc:	009b      	lsls	r3, r3, #2
 8005ebe:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005ec2:	68fa      	ldr	r2, [r7, #12]
 8005ec4:	4413      	add	r3, r2
 8005ec6:	3304      	adds	r3, #4
 8005ec8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005eca:	697b      	ldr	r3, [r7, #20]
 8005ecc:	687a      	ldr	r2, [r7, #4]
 8005ece:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005ed0:	697b      	ldr	r3, [r7, #20]
 8005ed2:	683a      	ldr	r2, [r7, #0]
 8005ed4:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8005ed6:	697b      	ldr	r3, [r7, #20]
 8005ed8:	2200      	movs	r2, #0
 8005eda:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8005edc:	697b      	ldr	r3, [r7, #20]
 8005ede:	2200      	movs	r2, #0
 8005ee0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005ee2:	7afb      	ldrb	r3, [r7, #11]
 8005ee4:	f003 030f 	and.w	r3, r3, #15
 8005ee8:	b2da      	uxtb	r2, r3
 8005eea:	697b      	ldr	r3, [r7, #20]
 8005eec:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	691b      	ldr	r3, [r3, #16]
 8005ef2:	2b01      	cmp	r3, #1
 8005ef4:	d102      	bne.n	8005efc <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005ef6:	687a      	ldr	r2, [r7, #4]
 8005ef8:	697b      	ldr	r3, [r7, #20]
 8005efa:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005efc:	7afb      	ldrb	r3, [r7, #11]
 8005efe:	f003 030f 	and.w	r3, r3, #15
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d109      	bne.n	8005f1a <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	6818      	ldr	r0, [r3, #0]
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	691b      	ldr	r3, [r3, #16]
 8005f0e:	b2db      	uxtb	r3, r3
 8005f10:	461a      	mov	r2, r3
 8005f12:	6979      	ldr	r1, [r7, #20]
 8005f14:	f005 f850 	bl	800afb8 <USB_EP0StartXfer>
 8005f18:	e008      	b.n	8005f2c <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	6818      	ldr	r0, [r3, #0]
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	691b      	ldr	r3, [r3, #16]
 8005f22:	b2db      	uxtb	r3, r3
 8005f24:	461a      	mov	r2, r3
 8005f26:	6979      	ldr	r1, [r7, #20]
 8005f28:	f004 fe02 	bl	800ab30 <USB_EPStartXfer>
  }

  return HAL_OK;
 8005f2c:	2300      	movs	r3, #0
}
 8005f2e:	4618      	mov	r0, r3
 8005f30:	3718      	adds	r7, #24
 8005f32:	46bd      	mov	sp, r7
 8005f34:	bd80      	pop	{r7, pc}

08005f36 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005f36:	b480      	push	{r7}
 8005f38:	b083      	sub	sp, #12
 8005f3a:	af00      	add	r7, sp, #0
 8005f3c:	6078      	str	r0, [r7, #4]
 8005f3e:	460b      	mov	r3, r1
 8005f40:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005f42:	78fb      	ldrb	r3, [r7, #3]
 8005f44:	f003 020f 	and.w	r2, r3, #15
 8005f48:	6879      	ldr	r1, [r7, #4]
 8005f4a:	4613      	mov	r3, r2
 8005f4c:	00db      	lsls	r3, r3, #3
 8005f4e:	1a9b      	subs	r3, r3, r2
 8005f50:	009b      	lsls	r3, r3, #2
 8005f52:	440b      	add	r3, r1
 8005f54:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8005f58:	681b      	ldr	r3, [r3, #0]
}
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	370c      	adds	r7, #12
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	bc80      	pop	{r7}
 8005f62:	4770      	bx	lr

08005f64 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b086      	sub	sp, #24
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	60f8      	str	r0, [r7, #12]
 8005f6c:	607a      	str	r2, [r7, #4]
 8005f6e:	603b      	str	r3, [r7, #0]
 8005f70:	460b      	mov	r3, r1
 8005f72:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005f74:	7afb      	ldrb	r3, [r7, #11]
 8005f76:	f003 020f 	and.w	r2, r3, #15
 8005f7a:	4613      	mov	r3, r2
 8005f7c:	00db      	lsls	r3, r3, #3
 8005f7e:	1a9b      	subs	r3, r3, r2
 8005f80:	009b      	lsls	r3, r3, #2
 8005f82:	3338      	adds	r3, #56	; 0x38
 8005f84:	68fa      	ldr	r2, [r7, #12]
 8005f86:	4413      	add	r3, r2
 8005f88:	3304      	adds	r3, #4
 8005f8a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005f8c:	697b      	ldr	r3, [r7, #20]
 8005f8e:	687a      	ldr	r2, [r7, #4]
 8005f90:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005f92:	697b      	ldr	r3, [r7, #20]
 8005f94:	683a      	ldr	r2, [r7, #0]
 8005f96:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8005f98:	697b      	ldr	r3, [r7, #20]
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8005f9e:	697b      	ldr	r3, [r7, #20]
 8005fa0:	2201      	movs	r2, #1
 8005fa2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005fa4:	7afb      	ldrb	r3, [r7, #11]
 8005fa6:	f003 030f 	and.w	r3, r3, #15
 8005faa:	b2da      	uxtb	r2, r3
 8005fac:	697b      	ldr	r3, [r7, #20]
 8005fae:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	691b      	ldr	r3, [r3, #16]
 8005fb4:	2b01      	cmp	r3, #1
 8005fb6:	d102      	bne.n	8005fbe <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005fb8:	687a      	ldr	r2, [r7, #4]
 8005fba:	697b      	ldr	r3, [r7, #20]
 8005fbc:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005fbe:	7afb      	ldrb	r3, [r7, #11]
 8005fc0:	f003 030f 	and.w	r3, r3, #15
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d109      	bne.n	8005fdc <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	6818      	ldr	r0, [r3, #0]
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	691b      	ldr	r3, [r3, #16]
 8005fd0:	b2db      	uxtb	r3, r3
 8005fd2:	461a      	mov	r2, r3
 8005fd4:	6979      	ldr	r1, [r7, #20]
 8005fd6:	f004 ffef 	bl	800afb8 <USB_EP0StartXfer>
 8005fda:	e008      	b.n	8005fee <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	6818      	ldr	r0, [r3, #0]
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	691b      	ldr	r3, [r3, #16]
 8005fe4:	b2db      	uxtb	r3, r3
 8005fe6:	461a      	mov	r2, r3
 8005fe8:	6979      	ldr	r1, [r7, #20]
 8005fea:	f004 fda1 	bl	800ab30 <USB_EPStartXfer>
  }

  return HAL_OK;
 8005fee:	2300      	movs	r3, #0
}
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	3718      	adds	r7, #24
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	bd80      	pop	{r7, pc}

08005ff8 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	b084      	sub	sp, #16
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
 8006000:	460b      	mov	r3, r1
 8006002:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006004:	78fb      	ldrb	r3, [r7, #3]
 8006006:	f003 020f 	and.w	r2, r3, #15
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	685b      	ldr	r3, [r3, #4]
 800600e:	429a      	cmp	r2, r3
 8006010:	d901      	bls.n	8006016 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8006012:	2301      	movs	r3, #1
 8006014:	e050      	b.n	80060b8 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006016:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800601a:	2b00      	cmp	r3, #0
 800601c:	da0f      	bge.n	800603e <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800601e:	78fb      	ldrb	r3, [r7, #3]
 8006020:	f003 020f 	and.w	r2, r3, #15
 8006024:	4613      	mov	r3, r2
 8006026:	00db      	lsls	r3, r3, #3
 8006028:	1a9b      	subs	r3, r3, r2
 800602a:	009b      	lsls	r3, r3, #2
 800602c:	3338      	adds	r3, #56	; 0x38
 800602e:	687a      	ldr	r2, [r7, #4]
 8006030:	4413      	add	r3, r2
 8006032:	3304      	adds	r3, #4
 8006034:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	2201      	movs	r2, #1
 800603a:	705a      	strb	r2, [r3, #1]
 800603c:	e00d      	b.n	800605a <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800603e:	78fa      	ldrb	r2, [r7, #3]
 8006040:	4613      	mov	r3, r2
 8006042:	00db      	lsls	r3, r3, #3
 8006044:	1a9b      	subs	r3, r3, r2
 8006046:	009b      	lsls	r3, r3, #2
 8006048:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800604c:	687a      	ldr	r2, [r7, #4]
 800604e:	4413      	add	r3, r2
 8006050:	3304      	adds	r3, #4
 8006052:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	2200      	movs	r2, #0
 8006058:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	2201      	movs	r2, #1
 800605e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006060:	78fb      	ldrb	r3, [r7, #3]
 8006062:	f003 030f 	and.w	r3, r3, #15
 8006066:	b2da      	uxtb	r2, r3
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8006072:	2b01      	cmp	r3, #1
 8006074:	d101      	bne.n	800607a <HAL_PCD_EP_SetStall+0x82>
 8006076:	2302      	movs	r3, #2
 8006078:	e01e      	b.n	80060b8 <HAL_PCD_EP_SetStall+0xc0>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	2201      	movs	r2, #1
 800607e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	68f9      	ldr	r1, [r7, #12]
 8006088:	4618      	mov	r0, r3
 800608a:	f005 f943 	bl	800b314 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800608e:	78fb      	ldrb	r3, [r7, #3]
 8006090:	f003 030f 	and.w	r3, r3, #15
 8006094:	2b00      	cmp	r3, #0
 8006096:	d10a      	bne.n	80060ae <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	6818      	ldr	r0, [r3, #0]
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	691b      	ldr	r3, [r3, #16]
 80060a0:	b2d9      	uxtb	r1, r3
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80060a8:	461a      	mov	r2, r3
 80060aa:	f005 fb27 	bl	800b6fc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	2200      	movs	r2, #0
 80060b2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80060b6:	2300      	movs	r3, #0
}
 80060b8:	4618      	mov	r0, r3
 80060ba:	3710      	adds	r7, #16
 80060bc:	46bd      	mov	sp, r7
 80060be:	bd80      	pop	{r7, pc}

080060c0 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	b084      	sub	sp, #16
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
 80060c8:	460b      	mov	r3, r1
 80060ca:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80060cc:	78fb      	ldrb	r3, [r7, #3]
 80060ce:	f003 020f 	and.w	r2, r3, #15
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	685b      	ldr	r3, [r3, #4]
 80060d6:	429a      	cmp	r2, r3
 80060d8:	d901      	bls.n	80060de <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80060da:	2301      	movs	r3, #1
 80060dc:	e042      	b.n	8006164 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80060de:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	da0f      	bge.n	8006106 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80060e6:	78fb      	ldrb	r3, [r7, #3]
 80060e8:	f003 020f 	and.w	r2, r3, #15
 80060ec:	4613      	mov	r3, r2
 80060ee:	00db      	lsls	r3, r3, #3
 80060f0:	1a9b      	subs	r3, r3, r2
 80060f2:	009b      	lsls	r3, r3, #2
 80060f4:	3338      	adds	r3, #56	; 0x38
 80060f6:	687a      	ldr	r2, [r7, #4]
 80060f8:	4413      	add	r3, r2
 80060fa:	3304      	adds	r3, #4
 80060fc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	2201      	movs	r2, #1
 8006102:	705a      	strb	r2, [r3, #1]
 8006104:	e00f      	b.n	8006126 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006106:	78fb      	ldrb	r3, [r7, #3]
 8006108:	f003 020f 	and.w	r2, r3, #15
 800610c:	4613      	mov	r3, r2
 800610e:	00db      	lsls	r3, r3, #3
 8006110:	1a9b      	subs	r3, r3, r2
 8006112:	009b      	lsls	r3, r3, #2
 8006114:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8006118:	687a      	ldr	r2, [r7, #4]
 800611a:	4413      	add	r3, r2
 800611c:	3304      	adds	r3, #4
 800611e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	2200      	movs	r2, #0
 8006124:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	2200      	movs	r2, #0
 800612a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800612c:	78fb      	ldrb	r3, [r7, #3]
 800612e:	f003 030f 	and.w	r3, r3, #15
 8006132:	b2da      	uxtb	r2, r3
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800613e:	2b01      	cmp	r3, #1
 8006140:	d101      	bne.n	8006146 <HAL_PCD_EP_ClrStall+0x86>
 8006142:	2302      	movs	r3, #2
 8006144:	e00e      	b.n	8006164 <HAL_PCD_EP_ClrStall+0xa4>
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	2201      	movs	r2, #1
 800614a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	68f9      	ldr	r1, [r7, #12]
 8006154:	4618      	mov	r0, r3
 8006156:	f005 f94a 	bl	800b3ee <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2200      	movs	r2, #0
 800615e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8006162:	2300      	movs	r3, #0
}
 8006164:	4618      	mov	r0, r3
 8006166:	3710      	adds	r7, #16
 8006168:	46bd      	mov	sp, r7
 800616a:	bd80      	pop	{r7, pc}

0800616c <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800616c:	b580      	push	{r7, lr}
 800616e:	b08a      	sub	sp, #40	; 0x28
 8006170:	af02      	add	r7, sp, #8
 8006172:	6078      	str	r0, [r7, #4]
 8006174:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800617c:	697b      	ldr	r3, [r7, #20]
 800617e:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8006180:	683a      	ldr	r2, [r7, #0]
 8006182:	4613      	mov	r3, r2
 8006184:	00db      	lsls	r3, r3, #3
 8006186:	1a9b      	subs	r3, r3, r2
 8006188:	009b      	lsls	r3, r3, #2
 800618a:	3338      	adds	r3, #56	; 0x38
 800618c:	687a      	ldr	r2, [r7, #4]
 800618e:	4413      	add	r3, r2
 8006190:	3304      	adds	r3, #4
 8006192:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	699a      	ldr	r2, [r3, #24]
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	695b      	ldr	r3, [r3, #20]
 800619c:	429a      	cmp	r2, r3
 800619e:	d901      	bls.n	80061a4 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80061a0:	2301      	movs	r3, #1
 80061a2:	e06c      	b.n	800627e <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	695a      	ldr	r2, [r3, #20]
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	699b      	ldr	r3, [r3, #24]
 80061ac:	1ad3      	subs	r3, r2, r3
 80061ae:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	689b      	ldr	r3, [r3, #8]
 80061b4:	69fa      	ldr	r2, [r7, #28]
 80061b6:	429a      	cmp	r2, r3
 80061b8:	d902      	bls.n	80061c0 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	689b      	ldr	r3, [r3, #8]
 80061be:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80061c0:	69fb      	ldr	r3, [r7, #28]
 80061c2:	3303      	adds	r3, #3
 80061c4:	089b      	lsrs	r3, r3, #2
 80061c6:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80061c8:	e02b      	b.n	8006222 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	695a      	ldr	r2, [r3, #20]
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	699b      	ldr	r3, [r3, #24]
 80061d2:	1ad3      	subs	r3, r2, r3
 80061d4:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	689b      	ldr	r3, [r3, #8]
 80061da:	69fa      	ldr	r2, [r7, #28]
 80061dc:	429a      	cmp	r2, r3
 80061de:	d902      	bls.n	80061e6 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	689b      	ldr	r3, [r3, #8]
 80061e4:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80061e6:	69fb      	ldr	r3, [r7, #28]
 80061e8:	3303      	adds	r3, #3
 80061ea:	089b      	lsrs	r3, r3, #2
 80061ec:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	68d9      	ldr	r1, [r3, #12]
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	b2da      	uxtb	r2, r3
 80061f6:	69fb      	ldr	r3, [r7, #28]
 80061f8:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80061fe:	b2db      	uxtb	r3, r3
 8006200:	9300      	str	r3, [sp, #0]
 8006202:	4603      	mov	r3, r0
 8006204:	6978      	ldr	r0, [r7, #20]
 8006206:	f005 f829 	bl	800b25c <USB_WritePacket>

    ep->xfer_buff  += len;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	68da      	ldr	r2, [r3, #12]
 800620e:	69fb      	ldr	r3, [r7, #28]
 8006210:	441a      	add	r2, r3
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	699a      	ldr	r2, [r3, #24]
 800621a:	69fb      	ldr	r3, [r7, #28]
 800621c:	441a      	add	r2, r3
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006222:	683b      	ldr	r3, [r7, #0]
 8006224:	015a      	lsls	r2, r3, #5
 8006226:	693b      	ldr	r3, [r7, #16]
 8006228:	4413      	add	r3, r2
 800622a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800622e:	699b      	ldr	r3, [r3, #24]
 8006230:	b29b      	uxth	r3, r3
 8006232:	69ba      	ldr	r2, [r7, #24]
 8006234:	429a      	cmp	r2, r3
 8006236:	d809      	bhi.n	800624c <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	699a      	ldr	r2, [r3, #24]
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006240:	429a      	cmp	r2, r3
 8006242:	d203      	bcs.n	800624c <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	695b      	ldr	r3, [r3, #20]
 8006248:	2b00      	cmp	r3, #0
 800624a:	d1be      	bne.n	80061ca <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	695a      	ldr	r2, [r3, #20]
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	699b      	ldr	r3, [r3, #24]
 8006254:	429a      	cmp	r2, r3
 8006256:	d811      	bhi.n	800627c <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	f003 030f 	and.w	r3, r3, #15
 800625e:	2201      	movs	r2, #1
 8006260:	fa02 f303 	lsl.w	r3, r2, r3
 8006264:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006266:	693b      	ldr	r3, [r7, #16]
 8006268:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800626c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800626e:	68bb      	ldr	r3, [r7, #8]
 8006270:	43db      	mvns	r3, r3
 8006272:	6939      	ldr	r1, [r7, #16]
 8006274:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006278:	4013      	ands	r3, r2
 800627a:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800627c:	2300      	movs	r3, #0
}
 800627e:	4618      	mov	r0, r3
 8006280:	3720      	adds	r7, #32
 8006282:	46bd      	mov	sp, r7
 8006284:	bd80      	pop	{r7, pc}
	...

08006288 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b086      	sub	sp, #24
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
 8006290:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006298:	697b      	ldr	r3, [r7, #20]
 800629a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800629c:	697b      	ldr	r3, [r7, #20]
 800629e:	333c      	adds	r3, #60	; 0x3c
 80062a0:	3304      	adds	r3, #4
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	015a      	lsls	r2, r3, #5
 80062aa:	693b      	ldr	r3, [r7, #16]
 80062ac:	4413      	add	r3, r2
 80062ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80062b2:	689b      	ldr	r3, [r3, #8]
 80062b4:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	691b      	ldr	r3, [r3, #16]
 80062ba:	2b01      	cmp	r3, #1
 80062bc:	f040 80a0 	bne.w	8006400 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80062c0:	68bb      	ldr	r3, [r7, #8]
 80062c2:	f003 0308 	and.w	r3, r3, #8
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d015      	beq.n	80062f6 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	4a72      	ldr	r2, [pc, #456]	; (8006498 <PCD_EP_OutXfrComplete_int+0x210>)
 80062ce:	4293      	cmp	r3, r2
 80062d0:	f240 80dd 	bls.w	800648e <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80062d4:	68bb      	ldr	r3, [r7, #8]
 80062d6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80062da:	2b00      	cmp	r3, #0
 80062dc:	f000 80d7 	beq.w	800648e <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	015a      	lsls	r2, r3, #5
 80062e4:	693b      	ldr	r3, [r7, #16]
 80062e6:	4413      	add	r3, r2
 80062e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80062ec:	461a      	mov	r2, r3
 80062ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80062f2:	6093      	str	r3, [r2, #8]
 80062f4:	e0cb      	b.n	800648e <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80062f6:	68bb      	ldr	r3, [r7, #8]
 80062f8:	f003 0320 	and.w	r3, r3, #32
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d009      	beq.n	8006314 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006300:	683b      	ldr	r3, [r7, #0]
 8006302:	015a      	lsls	r2, r3, #5
 8006304:	693b      	ldr	r3, [r7, #16]
 8006306:	4413      	add	r3, r2
 8006308:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800630c:	461a      	mov	r2, r3
 800630e:	2320      	movs	r3, #32
 8006310:	6093      	str	r3, [r2, #8]
 8006312:	e0bc      	b.n	800648e <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8006314:	68bb      	ldr	r3, [r7, #8]
 8006316:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800631a:	2b00      	cmp	r3, #0
 800631c:	f040 80b7 	bne.w	800648e <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	4a5d      	ldr	r2, [pc, #372]	; (8006498 <PCD_EP_OutXfrComplete_int+0x210>)
 8006324:	4293      	cmp	r3, r2
 8006326:	d90f      	bls.n	8006348 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006328:	68bb      	ldr	r3, [r7, #8]
 800632a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800632e:	2b00      	cmp	r3, #0
 8006330:	d00a      	beq.n	8006348 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006332:	683b      	ldr	r3, [r7, #0]
 8006334:	015a      	lsls	r2, r3, #5
 8006336:	693b      	ldr	r3, [r7, #16]
 8006338:	4413      	add	r3, r2
 800633a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800633e:	461a      	mov	r2, r3
 8006340:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006344:	6093      	str	r3, [r2, #8]
 8006346:	e0a2      	b.n	800648e <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8006348:	6879      	ldr	r1, [r7, #4]
 800634a:	683a      	ldr	r2, [r7, #0]
 800634c:	4613      	mov	r3, r2
 800634e:	00db      	lsls	r3, r3, #3
 8006350:	1a9b      	subs	r3, r3, r2
 8006352:	009b      	lsls	r3, r3, #2
 8006354:	440b      	add	r3, r1
 8006356:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800635a:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	0159      	lsls	r1, r3, #5
 8006360:	693b      	ldr	r3, [r7, #16]
 8006362:	440b      	add	r3, r1
 8006364:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006368:	691b      	ldr	r3, [r3, #16]
 800636a:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 800636e:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8006370:	6878      	ldr	r0, [r7, #4]
 8006372:	683a      	ldr	r2, [r7, #0]
 8006374:	4613      	mov	r3, r2
 8006376:	00db      	lsls	r3, r3, #3
 8006378:	1a9b      	subs	r3, r3, r2
 800637a:	009b      	lsls	r3, r3, #2
 800637c:	4403      	add	r3, r0
 800637e:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8006382:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8006384:	6879      	ldr	r1, [r7, #4]
 8006386:	683a      	ldr	r2, [r7, #0]
 8006388:	4613      	mov	r3, r2
 800638a:	00db      	lsls	r3, r3, #3
 800638c:	1a9b      	subs	r3, r3, r2
 800638e:	009b      	lsls	r3, r3, #2
 8006390:	440b      	add	r3, r1
 8006392:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8006396:	6819      	ldr	r1, [r3, #0]
 8006398:	6878      	ldr	r0, [r7, #4]
 800639a:	683a      	ldr	r2, [r7, #0]
 800639c:	4613      	mov	r3, r2
 800639e:	00db      	lsls	r3, r3, #3
 80063a0:	1a9b      	subs	r3, r3, r2
 80063a2:	009b      	lsls	r3, r3, #2
 80063a4:	4403      	add	r3, r0
 80063a6:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	4419      	add	r1, r3
 80063ae:	6878      	ldr	r0, [r7, #4]
 80063b0:	683a      	ldr	r2, [r7, #0]
 80063b2:	4613      	mov	r3, r2
 80063b4:	00db      	lsls	r3, r3, #3
 80063b6:	1a9b      	subs	r3, r3, r2
 80063b8:	009b      	lsls	r3, r3, #2
 80063ba:	4403      	add	r3, r0
 80063bc:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80063c0:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80063c2:	683b      	ldr	r3, [r7, #0]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d114      	bne.n	80063f2 <PCD_EP_OutXfrComplete_int+0x16a>
 80063c8:	6879      	ldr	r1, [r7, #4]
 80063ca:	683a      	ldr	r2, [r7, #0]
 80063cc:	4613      	mov	r3, r2
 80063ce:	00db      	lsls	r3, r3, #3
 80063d0:	1a9b      	subs	r3, r3, r2
 80063d2:	009b      	lsls	r3, r3, #2
 80063d4:	440b      	add	r3, r1
 80063d6:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d108      	bne.n	80063f2 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	6818      	ldr	r0, [r3, #0]
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80063ea:	461a      	mov	r2, r3
 80063ec:	2101      	movs	r1, #1
 80063ee:	f005 f985 	bl	800b6fc <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	b2db      	uxtb	r3, r3
 80063f6:	4619      	mov	r1, r3
 80063f8:	6878      	ldr	r0, [r7, #4]
 80063fa:	f007 fcbd 	bl	800dd78 <HAL_PCD_DataOutStageCallback>
 80063fe:	e046      	b.n	800648e <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	4a26      	ldr	r2, [pc, #152]	; (800649c <PCD_EP_OutXfrComplete_int+0x214>)
 8006404:	4293      	cmp	r3, r2
 8006406:	d124      	bne.n	8006452 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8006408:	68bb      	ldr	r3, [r7, #8]
 800640a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800640e:	2b00      	cmp	r3, #0
 8006410:	d00a      	beq.n	8006428 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006412:	683b      	ldr	r3, [r7, #0]
 8006414:	015a      	lsls	r2, r3, #5
 8006416:	693b      	ldr	r3, [r7, #16]
 8006418:	4413      	add	r3, r2
 800641a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800641e:	461a      	mov	r2, r3
 8006420:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006424:	6093      	str	r3, [r2, #8]
 8006426:	e032      	b.n	800648e <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	f003 0320 	and.w	r3, r3, #32
 800642e:	2b00      	cmp	r3, #0
 8006430:	d008      	beq.n	8006444 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	015a      	lsls	r2, r3, #5
 8006436:	693b      	ldr	r3, [r7, #16]
 8006438:	4413      	add	r3, r2
 800643a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800643e:	461a      	mov	r2, r3
 8006440:	2320      	movs	r3, #32
 8006442:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006444:	683b      	ldr	r3, [r7, #0]
 8006446:	b2db      	uxtb	r3, r3
 8006448:	4619      	mov	r1, r3
 800644a:	6878      	ldr	r0, [r7, #4]
 800644c:	f007 fc94 	bl	800dd78 <HAL_PCD_DataOutStageCallback>
 8006450:	e01d      	b.n	800648e <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8006452:	683b      	ldr	r3, [r7, #0]
 8006454:	2b00      	cmp	r3, #0
 8006456:	d114      	bne.n	8006482 <PCD_EP_OutXfrComplete_int+0x1fa>
 8006458:	6879      	ldr	r1, [r7, #4]
 800645a:	683a      	ldr	r2, [r7, #0]
 800645c:	4613      	mov	r3, r2
 800645e:	00db      	lsls	r3, r3, #3
 8006460:	1a9b      	subs	r3, r3, r2
 8006462:	009b      	lsls	r3, r3, #2
 8006464:	440b      	add	r3, r1
 8006466:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d108      	bne.n	8006482 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6818      	ldr	r0, [r3, #0]
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800647a:	461a      	mov	r2, r3
 800647c:	2100      	movs	r1, #0
 800647e:	f005 f93d 	bl	800b6fc <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006482:	683b      	ldr	r3, [r7, #0]
 8006484:	b2db      	uxtb	r3, r3
 8006486:	4619      	mov	r1, r3
 8006488:	6878      	ldr	r0, [r7, #4]
 800648a:	f007 fc75 	bl	800dd78 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800648e:	2300      	movs	r3, #0
}
 8006490:	4618      	mov	r0, r3
 8006492:	3718      	adds	r7, #24
 8006494:	46bd      	mov	sp, r7
 8006496:	bd80      	pop	{r7, pc}
 8006498:	4f54300a 	.word	0x4f54300a
 800649c:	4f54310a 	.word	0x4f54310a

080064a0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b086      	sub	sp, #24
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
 80064a8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064b0:	697b      	ldr	r3, [r7, #20]
 80064b2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80064b4:	697b      	ldr	r3, [r7, #20]
 80064b6:	333c      	adds	r3, #60	; 0x3c
 80064b8:	3304      	adds	r3, #4
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80064be:	683b      	ldr	r3, [r7, #0]
 80064c0:	015a      	lsls	r2, r3, #5
 80064c2:	693b      	ldr	r3, [r7, #16]
 80064c4:	4413      	add	r3, r2
 80064c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80064ca:	689b      	ldr	r3, [r3, #8]
 80064cc:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	4a15      	ldr	r2, [pc, #84]	; (8006528 <PCD_EP_OutSetupPacket_int+0x88>)
 80064d2:	4293      	cmp	r3, r2
 80064d4:	d90e      	bls.n	80064f4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80064d6:	68bb      	ldr	r3, [r7, #8]
 80064d8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d009      	beq.n	80064f4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	015a      	lsls	r2, r3, #5
 80064e4:	693b      	ldr	r3, [r7, #16]
 80064e6:	4413      	add	r3, r2
 80064e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80064ec:	461a      	mov	r2, r3
 80064ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80064f2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80064f4:	6878      	ldr	r0, [r7, #4]
 80064f6:	f007 fc2d 	bl	800dd54 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	4a0a      	ldr	r2, [pc, #40]	; (8006528 <PCD_EP_OutSetupPacket_int+0x88>)
 80064fe:	4293      	cmp	r3, r2
 8006500:	d90c      	bls.n	800651c <PCD_EP_OutSetupPacket_int+0x7c>
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	691b      	ldr	r3, [r3, #16]
 8006506:	2b01      	cmp	r3, #1
 8006508:	d108      	bne.n	800651c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	6818      	ldr	r0, [r3, #0]
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006514:	461a      	mov	r2, r3
 8006516:	2101      	movs	r1, #1
 8006518:	f005 f8f0 	bl	800b6fc <USB_EP0_OutStart>
  }

  return HAL_OK;
 800651c:	2300      	movs	r3, #0
}
 800651e:	4618      	mov	r0, r3
 8006520:	3718      	adds	r7, #24
 8006522:	46bd      	mov	sp, r7
 8006524:	bd80      	pop	{r7, pc}
 8006526:	bf00      	nop
 8006528:	4f54300a 	.word	0x4f54300a

0800652c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800652c:	b480      	push	{r7}
 800652e:	b085      	sub	sp, #20
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
 8006534:	460b      	mov	r3, r1
 8006536:	70fb      	strb	r3, [r7, #3]
 8006538:	4613      	mov	r3, r2
 800653a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006542:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8006544:	78fb      	ldrb	r3, [r7, #3]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d107      	bne.n	800655a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800654a:	883b      	ldrh	r3, [r7, #0]
 800654c:	0419      	lsls	r1, r3, #16
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	68ba      	ldr	r2, [r7, #8]
 8006554:	430a      	orrs	r2, r1
 8006556:	629a      	str	r2, [r3, #40]	; 0x28
 8006558:	e028      	b.n	80065ac <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006560:	0c1b      	lsrs	r3, r3, #16
 8006562:	68ba      	ldr	r2, [r7, #8]
 8006564:	4413      	add	r3, r2
 8006566:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006568:	2300      	movs	r3, #0
 800656a:	73fb      	strb	r3, [r7, #15]
 800656c:	e00d      	b.n	800658a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681a      	ldr	r2, [r3, #0]
 8006572:	7bfb      	ldrb	r3, [r7, #15]
 8006574:	3340      	adds	r3, #64	; 0x40
 8006576:	009b      	lsls	r3, r3, #2
 8006578:	4413      	add	r3, r2
 800657a:	685b      	ldr	r3, [r3, #4]
 800657c:	0c1b      	lsrs	r3, r3, #16
 800657e:	68ba      	ldr	r2, [r7, #8]
 8006580:	4413      	add	r3, r2
 8006582:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006584:	7bfb      	ldrb	r3, [r7, #15]
 8006586:	3301      	adds	r3, #1
 8006588:	73fb      	strb	r3, [r7, #15]
 800658a:	7bfa      	ldrb	r2, [r7, #15]
 800658c:	78fb      	ldrb	r3, [r7, #3]
 800658e:	3b01      	subs	r3, #1
 8006590:	429a      	cmp	r2, r3
 8006592:	d3ec      	bcc.n	800656e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006594:	883b      	ldrh	r3, [r7, #0]
 8006596:	0418      	lsls	r0, r3, #16
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	6819      	ldr	r1, [r3, #0]
 800659c:	78fb      	ldrb	r3, [r7, #3]
 800659e:	3b01      	subs	r3, #1
 80065a0:	68ba      	ldr	r2, [r7, #8]
 80065a2:	4302      	orrs	r2, r0
 80065a4:	3340      	adds	r3, #64	; 0x40
 80065a6:	009b      	lsls	r3, r3, #2
 80065a8:	440b      	add	r3, r1
 80065aa:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80065ac:	2300      	movs	r3, #0
}
 80065ae:	4618      	mov	r0, r3
 80065b0:	3714      	adds	r7, #20
 80065b2:	46bd      	mov	sp, r7
 80065b4:	bc80      	pop	{r7}
 80065b6:	4770      	bx	lr

080065b8 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80065b8:	b480      	push	{r7}
 80065ba:	b083      	sub	sp, #12
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
 80065c0:	460b      	mov	r3, r1
 80065c2:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	887a      	ldrh	r2, [r7, #2]
 80065ca:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80065cc:	2300      	movs	r3, #0
}
 80065ce:	4618      	mov	r0, r3
 80065d0:	370c      	adds	r7, #12
 80065d2:	46bd      	mov	sp, r7
 80065d4:	bc80      	pop	{r7}
 80065d6:	4770      	bx	lr

080065d8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80065d8:	b580      	push	{r7, lr}
 80065da:	b08a      	sub	sp, #40	; 0x28
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d101      	bne.n	80065ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80065e6:	2301      	movs	r3, #1
 80065e8:	e237      	b.n	8006a5a <HAL_RCC_OscConfig+0x482>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f003 0301 	and.w	r3, r3, #1
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d050      	beq.n	8006698 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80065f6:	4ba3      	ldr	r3, [pc, #652]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 80065f8:	689b      	ldr	r3, [r3, #8]
 80065fa:	f003 030c 	and.w	r3, r3, #12
 80065fe:	2b04      	cmp	r3, #4
 8006600:	d00c      	beq.n	800661c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006602:	4ba0      	ldr	r3, [pc, #640]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 8006604:	689b      	ldr	r3, [r3, #8]
 8006606:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800660a:	2b08      	cmp	r3, #8
 800660c:	d112      	bne.n	8006634 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800660e:	4b9d      	ldr	r3, [pc, #628]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 8006610:	685b      	ldr	r3, [r3, #4]
 8006612:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006616:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800661a:	d10b      	bne.n	8006634 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800661c:	4b99      	ldr	r3, [pc, #612]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006624:	2b00      	cmp	r3, #0
 8006626:	d036      	beq.n	8006696 <HAL_RCC_OscConfig+0xbe>
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	685b      	ldr	r3, [r3, #4]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d132      	bne.n	8006696 <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 8006630:	2301      	movs	r3, #1
 8006632:	e212      	b.n	8006a5a <HAL_RCC_OscConfig+0x482>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	685a      	ldr	r2, [r3, #4]
 8006638:	4b93      	ldr	r3, [pc, #588]	; (8006888 <HAL_RCC_OscConfig+0x2b0>)
 800663a:	b2d2      	uxtb	r2, r2
 800663c:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	685b      	ldr	r3, [r3, #4]
 8006642:	2b00      	cmp	r3, #0
 8006644:	d013      	beq.n	800666e <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006646:	f7fc f879 	bl	800273c <HAL_GetTick>
 800664a:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800664c:	e008      	b.n	8006660 <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800664e:	f7fc f875 	bl	800273c <HAL_GetTick>
 8006652:	4602      	mov	r2, r0
 8006654:	6a3b      	ldr	r3, [r7, #32]
 8006656:	1ad3      	subs	r3, r2, r3
 8006658:	2b64      	cmp	r3, #100	; 0x64
 800665a:	d901      	bls.n	8006660 <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 800665c:	2303      	movs	r3, #3
 800665e:	e1fc      	b.n	8006a5a <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006660:	4b88      	ldr	r3, [pc, #544]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006668:	2b00      	cmp	r3, #0
 800666a:	d0f0      	beq.n	800664e <HAL_RCC_OscConfig+0x76>
 800666c:	e014      	b.n	8006698 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800666e:	f7fc f865 	bl	800273c <HAL_GetTick>
 8006672:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006674:	e008      	b.n	8006688 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006676:	f7fc f861 	bl	800273c <HAL_GetTick>
 800667a:	4602      	mov	r2, r0
 800667c:	6a3b      	ldr	r3, [r7, #32]
 800667e:	1ad3      	subs	r3, r2, r3
 8006680:	2b64      	cmp	r3, #100	; 0x64
 8006682:	d901      	bls.n	8006688 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 8006684:	2303      	movs	r3, #3
 8006686:	e1e8      	b.n	8006a5a <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006688:	4b7e      	ldr	r3, [pc, #504]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006690:	2b00      	cmp	r3, #0
 8006692:	d1f0      	bne.n	8006676 <HAL_RCC_OscConfig+0x9e>
 8006694:	e000      	b.n	8006698 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006696:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f003 0302 	and.w	r3, r3, #2
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d077      	beq.n	8006794 <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80066a4:	4b77      	ldr	r3, [pc, #476]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 80066a6:	689b      	ldr	r3, [r3, #8]
 80066a8:	f003 030c 	and.w	r3, r3, #12
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d00b      	beq.n	80066c8 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80066b0:	4b74      	ldr	r3, [pc, #464]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 80066b2:	689b      	ldr	r3, [r3, #8]
 80066b4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80066b8:	2b08      	cmp	r3, #8
 80066ba:	d126      	bne.n	800670a <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80066bc:	4b71      	ldr	r3, [pc, #452]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 80066be:	685b      	ldr	r3, [r3, #4]
 80066c0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d120      	bne.n	800670a <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80066c8:	4b6e      	ldr	r3, [pc, #440]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f003 0302 	and.w	r3, r3, #2
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d005      	beq.n	80066e0 <HAL_RCC_OscConfig+0x108>
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	68db      	ldr	r3, [r3, #12]
 80066d8:	2b01      	cmp	r3, #1
 80066da:	d001      	beq.n	80066e0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80066dc:	2301      	movs	r3, #1
 80066de:	e1bc      	b.n	8006a5a <HAL_RCC_OscConfig+0x482>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80066e0:	4b68      	ldr	r3, [pc, #416]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	691b      	ldr	r3, [r3, #16]
 80066ec:	21f8      	movs	r1, #248	; 0xf8
 80066ee:	61b9      	str	r1, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80066f0:	69b9      	ldr	r1, [r7, #24]
 80066f2:	fa91 f1a1 	rbit	r1, r1
 80066f6:	6179      	str	r1, [r7, #20]
  return result;
 80066f8:	6979      	ldr	r1, [r7, #20]
 80066fa:	fab1 f181 	clz	r1, r1
 80066fe:	b2c9      	uxtb	r1, r1
 8006700:	408b      	lsls	r3, r1
 8006702:	4960      	ldr	r1, [pc, #384]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 8006704:	4313      	orrs	r3, r2
 8006706:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006708:	e044      	b.n	8006794 <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	68db      	ldr	r3, [r3, #12]
 800670e:	2b00      	cmp	r3, #0
 8006710:	d02a      	beq.n	8006768 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006712:	4b5e      	ldr	r3, [pc, #376]	; (800688c <HAL_RCC_OscConfig+0x2b4>)
 8006714:	2201      	movs	r2, #1
 8006716:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006718:	f7fc f810 	bl	800273c <HAL_GetTick>
 800671c:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800671e:	e008      	b.n	8006732 <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006720:	f7fc f80c 	bl	800273c <HAL_GetTick>
 8006724:	4602      	mov	r2, r0
 8006726:	6a3b      	ldr	r3, [r7, #32]
 8006728:	1ad3      	subs	r3, r2, r3
 800672a:	2b02      	cmp	r3, #2
 800672c:	d901      	bls.n	8006732 <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 800672e:	2303      	movs	r3, #3
 8006730:	e193      	b.n	8006a5a <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006732:	4b54      	ldr	r3, [pc, #336]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f003 0302 	and.w	r3, r3, #2
 800673a:	2b00      	cmp	r3, #0
 800673c:	d0f0      	beq.n	8006720 <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800673e:	4b51      	ldr	r3, [pc, #324]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	691b      	ldr	r3, [r3, #16]
 800674a:	21f8      	movs	r1, #248	; 0xf8
 800674c:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800674e:	6939      	ldr	r1, [r7, #16]
 8006750:	fa91 f1a1 	rbit	r1, r1
 8006754:	60f9      	str	r1, [r7, #12]
  return result;
 8006756:	68f9      	ldr	r1, [r7, #12]
 8006758:	fab1 f181 	clz	r1, r1
 800675c:	b2c9      	uxtb	r1, r1
 800675e:	408b      	lsls	r3, r1
 8006760:	4948      	ldr	r1, [pc, #288]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 8006762:	4313      	orrs	r3, r2
 8006764:	600b      	str	r3, [r1, #0]
 8006766:	e015      	b.n	8006794 <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006768:	4b48      	ldr	r3, [pc, #288]	; (800688c <HAL_RCC_OscConfig+0x2b4>)
 800676a:	2200      	movs	r2, #0
 800676c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800676e:	f7fb ffe5 	bl	800273c <HAL_GetTick>
 8006772:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006774:	e008      	b.n	8006788 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006776:	f7fb ffe1 	bl	800273c <HAL_GetTick>
 800677a:	4602      	mov	r2, r0
 800677c:	6a3b      	ldr	r3, [r7, #32]
 800677e:	1ad3      	subs	r3, r2, r3
 8006780:	2b02      	cmp	r3, #2
 8006782:	d901      	bls.n	8006788 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8006784:	2303      	movs	r3, #3
 8006786:	e168      	b.n	8006a5a <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006788:	4b3e      	ldr	r3, [pc, #248]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f003 0302 	and.w	r3, r3, #2
 8006790:	2b00      	cmp	r3, #0
 8006792:	d1f0      	bne.n	8006776 <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	f003 0308 	and.w	r3, r3, #8
 800679c:	2b00      	cmp	r3, #0
 800679e:	d030      	beq.n	8006802 <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	695b      	ldr	r3, [r3, #20]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d016      	beq.n	80067d6 <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80067a8:	4b39      	ldr	r3, [pc, #228]	; (8006890 <HAL_RCC_OscConfig+0x2b8>)
 80067aa:	2201      	movs	r2, #1
 80067ac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80067ae:	f7fb ffc5 	bl	800273c <HAL_GetTick>
 80067b2:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80067b4:	e008      	b.n	80067c8 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80067b6:	f7fb ffc1 	bl	800273c <HAL_GetTick>
 80067ba:	4602      	mov	r2, r0
 80067bc:	6a3b      	ldr	r3, [r7, #32]
 80067be:	1ad3      	subs	r3, r2, r3
 80067c0:	2b02      	cmp	r3, #2
 80067c2:	d901      	bls.n	80067c8 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 80067c4:	2303      	movs	r3, #3
 80067c6:	e148      	b.n	8006a5a <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80067c8:	4b2e      	ldr	r3, [pc, #184]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 80067ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80067cc:	f003 0302 	and.w	r3, r3, #2
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d0f0      	beq.n	80067b6 <HAL_RCC_OscConfig+0x1de>
 80067d4:	e015      	b.n	8006802 <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80067d6:	4b2e      	ldr	r3, [pc, #184]	; (8006890 <HAL_RCC_OscConfig+0x2b8>)
 80067d8:	2200      	movs	r2, #0
 80067da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80067dc:	f7fb ffae 	bl	800273c <HAL_GetTick>
 80067e0:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80067e2:	e008      	b.n	80067f6 <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80067e4:	f7fb ffaa 	bl	800273c <HAL_GetTick>
 80067e8:	4602      	mov	r2, r0
 80067ea:	6a3b      	ldr	r3, [r7, #32]
 80067ec:	1ad3      	subs	r3, r2, r3
 80067ee:	2b02      	cmp	r3, #2
 80067f0:	d901      	bls.n	80067f6 <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 80067f2:	2303      	movs	r3, #3
 80067f4:	e131      	b.n	8006a5a <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80067f6:	4b23      	ldr	r3, [pc, #140]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 80067f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80067fa:	f003 0302 	and.w	r3, r3, #2
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d1f0      	bne.n	80067e4 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f003 0304 	and.w	r3, r3, #4
 800680a:	2b00      	cmp	r3, #0
 800680c:	f000 8088 	beq.w	8006920 <HAL_RCC_OscConfig+0x348>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006810:	2300      	movs	r3, #0
 8006812:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006816:	4b1b      	ldr	r3, [pc, #108]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 8006818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800681a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800681e:	2b00      	cmp	r3, #0
 8006820:	d110      	bne.n	8006844 <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006822:	2300      	movs	r3, #0
 8006824:	60bb      	str	r3, [r7, #8]
 8006826:	4b17      	ldr	r3, [pc, #92]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 8006828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800682a:	4a16      	ldr	r2, [pc, #88]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 800682c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006830:	6413      	str	r3, [r2, #64]	; 0x40
 8006832:	4b14      	ldr	r3, [pc, #80]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 8006834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006836:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800683a:	60bb      	str	r3, [r7, #8]
 800683c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800683e:	2301      	movs	r3, #1
 8006840:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006844:	4b13      	ldr	r3, [pc, #76]	; (8006894 <HAL_RCC_OscConfig+0x2bc>)
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	4a12      	ldr	r2, [pc, #72]	; (8006894 <HAL_RCC_OscConfig+0x2bc>)
 800684a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800684e:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006850:	4b10      	ldr	r3, [pc, #64]	; (8006894 <HAL_RCC_OscConfig+0x2bc>)
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006858:	2b00      	cmp	r3, #0
 800685a:	d123      	bne.n	80068a4 <HAL_RCC_OscConfig+0x2cc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800685c:	4b0d      	ldr	r3, [pc, #52]	; (8006894 <HAL_RCC_OscConfig+0x2bc>)
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	4a0c      	ldr	r2, [pc, #48]	; (8006894 <HAL_RCC_OscConfig+0x2bc>)
 8006862:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006866:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006868:	f7fb ff68 	bl	800273c <HAL_GetTick>
 800686c:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800686e:	e013      	b.n	8006898 <HAL_RCC_OscConfig+0x2c0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006870:	f7fb ff64 	bl	800273c <HAL_GetTick>
 8006874:	4602      	mov	r2, r0
 8006876:	6a3b      	ldr	r3, [r7, #32]
 8006878:	1ad3      	subs	r3, r2, r3
 800687a:	2b02      	cmp	r3, #2
 800687c:	d90c      	bls.n	8006898 <HAL_RCC_OscConfig+0x2c0>
        {
          return HAL_TIMEOUT;
 800687e:	2303      	movs	r3, #3
 8006880:	e0eb      	b.n	8006a5a <HAL_RCC_OscConfig+0x482>
 8006882:	bf00      	nop
 8006884:	40023800 	.word	0x40023800
 8006888:	40023802 	.word	0x40023802
 800688c:	42470000 	.word	0x42470000
 8006890:	42470e80 	.word	0x42470e80
 8006894:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006898:	4b72      	ldr	r3, [pc, #456]	; (8006a64 <HAL_RCC_OscConfig+0x48c>)
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d0e5      	beq.n	8006870 <HAL_RCC_OscConfig+0x298>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	689a      	ldr	r2, [r3, #8]
 80068a8:	4b6f      	ldr	r3, [pc, #444]	; (8006a68 <HAL_RCC_OscConfig+0x490>)
 80068aa:	b2d2      	uxtb	r2, r2
 80068ac:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	689b      	ldr	r3, [r3, #8]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d015      	beq.n	80068e2 <HAL_RCC_OscConfig+0x30a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80068b6:	f7fb ff41 	bl	800273c <HAL_GetTick>
 80068ba:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80068bc:	e00a      	b.n	80068d4 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80068be:	f7fb ff3d 	bl	800273c <HAL_GetTick>
 80068c2:	4602      	mov	r2, r0
 80068c4:	6a3b      	ldr	r3, [r7, #32]
 80068c6:	1ad3      	subs	r3, r2, r3
 80068c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80068cc:	4293      	cmp	r3, r2
 80068ce:	d901      	bls.n	80068d4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80068d0:	2303      	movs	r3, #3
 80068d2:	e0c2      	b.n	8006a5a <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80068d4:	4b65      	ldr	r3, [pc, #404]	; (8006a6c <HAL_RCC_OscConfig+0x494>)
 80068d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068d8:	f003 0302 	and.w	r3, r3, #2
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d0ee      	beq.n	80068be <HAL_RCC_OscConfig+0x2e6>
 80068e0:	e014      	b.n	800690c <HAL_RCC_OscConfig+0x334>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80068e2:	f7fb ff2b 	bl	800273c <HAL_GetTick>
 80068e6:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80068e8:	e00a      	b.n	8006900 <HAL_RCC_OscConfig+0x328>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80068ea:	f7fb ff27 	bl	800273c <HAL_GetTick>
 80068ee:	4602      	mov	r2, r0
 80068f0:	6a3b      	ldr	r3, [r7, #32]
 80068f2:	1ad3      	subs	r3, r2, r3
 80068f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d901      	bls.n	8006900 <HAL_RCC_OscConfig+0x328>
        {
          return HAL_TIMEOUT;
 80068fc:	2303      	movs	r3, #3
 80068fe:	e0ac      	b.n	8006a5a <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006900:	4b5a      	ldr	r3, [pc, #360]	; (8006a6c <HAL_RCC_OscConfig+0x494>)
 8006902:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006904:	f003 0302 	and.w	r3, r3, #2
 8006908:	2b00      	cmp	r3, #0
 800690a:	d1ee      	bne.n	80068ea <HAL_RCC_OscConfig+0x312>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800690c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006910:	2b01      	cmp	r3, #1
 8006912:	d105      	bne.n	8006920 <HAL_RCC_OscConfig+0x348>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006914:	4b55      	ldr	r3, [pc, #340]	; (8006a6c <HAL_RCC_OscConfig+0x494>)
 8006916:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006918:	4a54      	ldr	r2, [pc, #336]	; (8006a6c <HAL_RCC_OscConfig+0x494>)
 800691a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800691e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	699b      	ldr	r3, [r3, #24]
 8006924:	2b00      	cmp	r3, #0
 8006926:	f000 8097 	beq.w	8006a58 <HAL_RCC_OscConfig+0x480>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800692a:	4b50      	ldr	r3, [pc, #320]	; (8006a6c <HAL_RCC_OscConfig+0x494>)
 800692c:	689b      	ldr	r3, [r3, #8]
 800692e:	f003 030c 	and.w	r3, r3, #12
 8006932:	2b08      	cmp	r3, #8
 8006934:	d061      	beq.n	80069fa <HAL_RCC_OscConfig+0x422>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	699b      	ldr	r3, [r3, #24]
 800693a:	2b02      	cmp	r3, #2
 800693c:	d146      	bne.n	80069cc <HAL_RCC_OscConfig+0x3f4>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800693e:	4b4c      	ldr	r3, [pc, #304]	; (8006a70 <HAL_RCC_OscConfig+0x498>)
 8006940:	2200      	movs	r2, #0
 8006942:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006944:	f7fb fefa 	bl	800273c <HAL_GetTick>
 8006948:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800694a:	e008      	b.n	800695e <HAL_RCC_OscConfig+0x386>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800694c:	f7fb fef6 	bl	800273c <HAL_GetTick>
 8006950:	4602      	mov	r2, r0
 8006952:	6a3b      	ldr	r3, [r7, #32]
 8006954:	1ad3      	subs	r3, r2, r3
 8006956:	2b64      	cmp	r3, #100	; 0x64
 8006958:	d901      	bls.n	800695e <HAL_RCC_OscConfig+0x386>
          {
            return HAL_TIMEOUT;
 800695a:	2303      	movs	r3, #3
 800695c:	e07d      	b.n	8006a5a <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800695e:	4b43      	ldr	r3, [pc, #268]	; (8006a6c <HAL_RCC_OscConfig+0x494>)
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006966:	2b00      	cmp	r3, #0
 8006968:	d1f0      	bne.n	800694c <HAL_RCC_OscConfig+0x374>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800696a:	4b40      	ldr	r3, [pc, #256]	; (8006a6c <HAL_RCC_OscConfig+0x494>)
 800696c:	685a      	ldr	r2, [r3, #4]
 800696e:	4b41      	ldr	r3, [pc, #260]	; (8006a74 <HAL_RCC_OscConfig+0x49c>)
 8006970:	4013      	ands	r3, r2
 8006972:	687a      	ldr	r2, [r7, #4]
 8006974:	69d1      	ldr	r1, [r2, #28]
 8006976:	687a      	ldr	r2, [r7, #4]
 8006978:	6a12      	ldr	r2, [r2, #32]
 800697a:	4311      	orrs	r1, r2
 800697c:	687a      	ldr	r2, [r7, #4]
 800697e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006980:	0192      	lsls	r2, r2, #6
 8006982:	4311      	orrs	r1, r2
 8006984:	687a      	ldr	r2, [r7, #4]
 8006986:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006988:	0612      	lsls	r2, r2, #24
 800698a:	4311      	orrs	r1, r2
 800698c:	687a      	ldr	r2, [r7, #4]
 800698e:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8006990:	0852      	lsrs	r2, r2, #1
 8006992:	3a01      	subs	r2, #1
 8006994:	0412      	lsls	r2, r2, #16
 8006996:	430a      	orrs	r2, r1
 8006998:	4934      	ldr	r1, [pc, #208]	; (8006a6c <HAL_RCC_OscConfig+0x494>)
 800699a:	4313      	orrs	r3, r2
 800699c:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800699e:	4b34      	ldr	r3, [pc, #208]	; (8006a70 <HAL_RCC_OscConfig+0x498>)
 80069a0:	2201      	movs	r2, #1
 80069a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80069a4:	f7fb feca 	bl	800273c <HAL_GetTick>
 80069a8:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80069aa:	e008      	b.n	80069be <HAL_RCC_OscConfig+0x3e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80069ac:	f7fb fec6 	bl	800273c <HAL_GetTick>
 80069b0:	4602      	mov	r2, r0
 80069b2:	6a3b      	ldr	r3, [r7, #32]
 80069b4:	1ad3      	subs	r3, r2, r3
 80069b6:	2b64      	cmp	r3, #100	; 0x64
 80069b8:	d901      	bls.n	80069be <HAL_RCC_OscConfig+0x3e6>
          {
            return HAL_TIMEOUT;
 80069ba:	2303      	movs	r3, #3
 80069bc:	e04d      	b.n	8006a5a <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80069be:	4b2b      	ldr	r3, [pc, #172]	; (8006a6c <HAL_RCC_OscConfig+0x494>)
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d0f0      	beq.n	80069ac <HAL_RCC_OscConfig+0x3d4>
 80069ca:	e045      	b.n	8006a58 <HAL_RCC_OscConfig+0x480>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80069cc:	4b28      	ldr	r3, [pc, #160]	; (8006a70 <HAL_RCC_OscConfig+0x498>)
 80069ce:	2200      	movs	r2, #0
 80069d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80069d2:	f7fb feb3 	bl	800273c <HAL_GetTick>
 80069d6:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80069d8:	e008      	b.n	80069ec <HAL_RCC_OscConfig+0x414>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80069da:	f7fb feaf 	bl	800273c <HAL_GetTick>
 80069de:	4602      	mov	r2, r0
 80069e0:	6a3b      	ldr	r3, [r7, #32]
 80069e2:	1ad3      	subs	r3, r2, r3
 80069e4:	2b64      	cmp	r3, #100	; 0x64
 80069e6:	d901      	bls.n	80069ec <HAL_RCC_OscConfig+0x414>
          {
            return HAL_TIMEOUT;
 80069e8:	2303      	movs	r3, #3
 80069ea:	e036      	b.n	8006a5a <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80069ec:	4b1f      	ldr	r3, [pc, #124]	; (8006a6c <HAL_RCC_OscConfig+0x494>)
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d1f0      	bne.n	80069da <HAL_RCC_OscConfig+0x402>
 80069f8:	e02e      	b.n	8006a58 <HAL_RCC_OscConfig+0x480>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	699b      	ldr	r3, [r3, #24]
 80069fe:	2b01      	cmp	r3, #1
 8006a00:	d101      	bne.n	8006a06 <HAL_RCC_OscConfig+0x42e>
      {
        return HAL_ERROR;
 8006a02:	2301      	movs	r3, #1
 8006a04:	e029      	b.n	8006a5a <HAL_RCC_OscConfig+0x482>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 8006a06:	4b19      	ldr	r3, [pc, #100]	; (8006a6c <HAL_RCC_OscConfig+0x494>)
 8006a08:	685b      	ldr	r3, [r3, #4]
 8006a0a:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a0c:	69fb      	ldr	r3, [r7, #28]
 8006a0e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	69db      	ldr	r3, [r3, #28]
 8006a16:	429a      	cmp	r2, r3
 8006a18:	d11c      	bne.n	8006a54 <HAL_RCC_OscConfig+0x47c>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006a1a:	69fb      	ldr	r3, [r7, #28]
 8006a1c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a24:	429a      	cmp	r2, r3
 8006a26:	d115      	bne.n	8006a54 <HAL_RCC_OscConfig+0x47c>
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8006a28:	69fb      	ldr	r3, [r7, #28]
 8006a2a:	099b      	lsrs	r3, r3, #6
 8006a2c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006a34:	429a      	cmp	r2, r3
 8006a36:	d10d      	bne.n	8006a54 <HAL_RCC_OscConfig+0x47c>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006a38:	69fb      	ldr	r3, [r7, #28]
 8006a3a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8006a42:	429a      	cmp	r2, r3
 8006a44:	d106      	bne.n	8006a54 <HAL_RCC_OscConfig+0x47c>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8006a46:	69fb      	ldr	r3, [r7, #28]
 8006a48:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006a50:	429a      	cmp	r2, r3
 8006a52:	d001      	beq.n	8006a58 <HAL_RCC_OscConfig+0x480>
        {
          return HAL_ERROR;
 8006a54:	2301      	movs	r3, #1
 8006a56:	e000      	b.n	8006a5a <HAL_RCC_OscConfig+0x482>
        }
      }
    }
  }
  return HAL_OK;
 8006a58:	2300      	movs	r3, #0
}
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	3728      	adds	r7, #40	; 0x28
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	bd80      	pop	{r7, pc}
 8006a62:	bf00      	nop
 8006a64:	40007000 	.word	0x40007000
 8006a68:	40023870 	.word	0x40023870
 8006a6c:	40023800 	.word	0x40023800
 8006a70:	42470060 	.word	0x42470060
 8006a74:	f0bc8000 	.word	0xf0bc8000

08006a78 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b086      	sub	sp, #24
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	6078      	str	r0, [r7, #4]
 8006a80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d101      	bne.n	8006a8c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006a88:	2301      	movs	r3, #1
 8006a8a:	e0d2      	b.n	8006c32 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006a8c:	4b6b      	ldr	r3, [pc, #428]	; (8006c3c <HAL_RCC_ClockConfig+0x1c4>)
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f003 030f 	and.w	r3, r3, #15
 8006a94:	683a      	ldr	r2, [r7, #0]
 8006a96:	429a      	cmp	r2, r3
 8006a98:	d90c      	bls.n	8006ab4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a9a:	4b68      	ldr	r3, [pc, #416]	; (8006c3c <HAL_RCC_ClockConfig+0x1c4>)
 8006a9c:	683a      	ldr	r2, [r7, #0]
 8006a9e:	b2d2      	uxtb	r2, r2
 8006aa0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006aa2:	4b66      	ldr	r3, [pc, #408]	; (8006c3c <HAL_RCC_ClockConfig+0x1c4>)
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f003 030f 	and.w	r3, r3, #15
 8006aaa:	683a      	ldr	r2, [r7, #0]
 8006aac:	429a      	cmp	r2, r3
 8006aae:	d001      	beq.n	8006ab4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006ab0:	2301      	movs	r3, #1
 8006ab2:	e0be      	b.n	8006c32 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f003 0302 	and.w	r3, r3, #2
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d020      	beq.n	8006b02 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f003 0304 	and.w	r3, r3, #4
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d005      	beq.n	8006ad8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006acc:	4b5c      	ldr	r3, [pc, #368]	; (8006c40 <HAL_RCC_ClockConfig+0x1c8>)
 8006ace:	689b      	ldr	r3, [r3, #8]
 8006ad0:	4a5b      	ldr	r2, [pc, #364]	; (8006c40 <HAL_RCC_ClockConfig+0x1c8>)
 8006ad2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006ad6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f003 0308 	and.w	r3, r3, #8
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d005      	beq.n	8006af0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 8006ae4:	4b56      	ldr	r3, [pc, #344]	; (8006c40 <HAL_RCC_ClockConfig+0x1c8>)
 8006ae6:	689b      	ldr	r3, [r3, #8]
 8006ae8:	4a55      	ldr	r2, [pc, #340]	; (8006c40 <HAL_RCC_ClockConfig+0x1c8>)
 8006aea:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006aee:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006af0:	4b53      	ldr	r3, [pc, #332]	; (8006c40 <HAL_RCC_ClockConfig+0x1c8>)
 8006af2:	689b      	ldr	r3, [r3, #8]
 8006af4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	689b      	ldr	r3, [r3, #8]
 8006afc:	4950      	ldr	r1, [pc, #320]	; (8006c40 <HAL_RCC_ClockConfig+0x1c8>)
 8006afe:	4313      	orrs	r3, r2
 8006b00:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f003 0301 	and.w	r3, r3, #1
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d040      	beq.n	8006b90 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	685b      	ldr	r3, [r3, #4]
 8006b12:	2b01      	cmp	r3, #1
 8006b14:	d107      	bne.n	8006b26 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006b16:	4b4a      	ldr	r3, [pc, #296]	; (8006c40 <HAL_RCC_ClockConfig+0x1c8>)
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d115      	bne.n	8006b4e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006b22:	2301      	movs	r3, #1
 8006b24:	e085      	b.n	8006c32 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	685b      	ldr	r3, [r3, #4]
 8006b2a:	2b02      	cmp	r3, #2
 8006b2c:	d107      	bne.n	8006b3e <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b2e:	4b44      	ldr	r3, [pc, #272]	; (8006c40 <HAL_RCC_ClockConfig+0x1c8>)
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d109      	bne.n	8006b4e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006b3a:	2301      	movs	r3, #1
 8006b3c:	e079      	b.n	8006c32 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006b3e:	4b40      	ldr	r3, [pc, #256]	; (8006c40 <HAL_RCC_ClockConfig+0x1c8>)
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f003 0302 	and.w	r3, r3, #2
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d101      	bne.n	8006b4e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	e071      	b.n	8006c32 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006b4e:	4b3c      	ldr	r3, [pc, #240]	; (8006c40 <HAL_RCC_ClockConfig+0x1c8>)
 8006b50:	689b      	ldr	r3, [r3, #8]
 8006b52:	f023 0203 	bic.w	r2, r3, #3
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	685b      	ldr	r3, [r3, #4]
 8006b5a:	4939      	ldr	r1, [pc, #228]	; (8006c40 <HAL_RCC_ClockConfig+0x1c8>)
 8006b5c:	4313      	orrs	r3, r2
 8006b5e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006b60:	f7fb fdec 	bl	800273c <HAL_GetTick>
 8006b64:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b66:	e00a      	b.n	8006b7e <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006b68:	f7fb fde8 	bl	800273c <HAL_GetTick>
 8006b6c:	4602      	mov	r2, r0
 8006b6e:	697b      	ldr	r3, [r7, #20]
 8006b70:	1ad3      	subs	r3, r2, r3
 8006b72:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b76:	4293      	cmp	r3, r2
 8006b78:	d901      	bls.n	8006b7e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8006b7a:	2303      	movs	r3, #3
 8006b7c:	e059      	b.n	8006c32 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b7e:	4b30      	ldr	r3, [pc, #192]	; (8006c40 <HAL_RCC_ClockConfig+0x1c8>)
 8006b80:	689b      	ldr	r3, [r3, #8]
 8006b82:	f003 020c 	and.w	r2, r3, #12
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	685b      	ldr	r3, [r3, #4]
 8006b8a:	009b      	lsls	r3, r3, #2
 8006b8c:	429a      	cmp	r2, r3
 8006b8e:	d1eb      	bne.n	8006b68 <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006b90:	4b2a      	ldr	r3, [pc, #168]	; (8006c3c <HAL_RCC_ClockConfig+0x1c4>)
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	f003 030f 	and.w	r3, r3, #15
 8006b98:	683a      	ldr	r2, [r7, #0]
 8006b9a:	429a      	cmp	r2, r3
 8006b9c:	d20c      	bcs.n	8006bb8 <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b9e:	4b27      	ldr	r3, [pc, #156]	; (8006c3c <HAL_RCC_ClockConfig+0x1c4>)
 8006ba0:	683a      	ldr	r2, [r7, #0]
 8006ba2:	b2d2      	uxtb	r2, r2
 8006ba4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006ba6:	4b25      	ldr	r3, [pc, #148]	; (8006c3c <HAL_RCC_ClockConfig+0x1c4>)
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f003 030f 	and.w	r3, r3, #15
 8006bae:	683a      	ldr	r2, [r7, #0]
 8006bb0:	429a      	cmp	r2, r3
 8006bb2:	d001      	beq.n	8006bb8 <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 8006bb4:	2301      	movs	r3, #1
 8006bb6:	e03c      	b.n	8006c32 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f003 0304 	and.w	r3, r3, #4
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d008      	beq.n	8006bd6 <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006bc4:	4b1e      	ldr	r3, [pc, #120]	; (8006c40 <HAL_RCC_ClockConfig+0x1c8>)
 8006bc6:	689b      	ldr	r3, [r3, #8]
 8006bc8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	68db      	ldr	r3, [r3, #12]
 8006bd0:	491b      	ldr	r1, [pc, #108]	; (8006c40 <HAL_RCC_ClockConfig+0x1c8>)
 8006bd2:	4313      	orrs	r3, r2
 8006bd4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f003 0308 	and.w	r3, r3, #8
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d009      	beq.n	8006bf6 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006be2:	4b17      	ldr	r3, [pc, #92]	; (8006c40 <HAL_RCC_ClockConfig+0x1c8>)
 8006be4:	689b      	ldr	r3, [r3, #8]
 8006be6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	691b      	ldr	r3, [r3, #16]
 8006bee:	00db      	lsls	r3, r3, #3
 8006bf0:	4913      	ldr	r1, [pc, #76]	; (8006c40 <HAL_RCC_ClockConfig+0x1c8>)
 8006bf2:	4313      	orrs	r3, r2
 8006bf4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8006bf6:	f000 f82b 	bl	8006c50 <HAL_RCC_GetSysClockFreq>
 8006bfa:	4601      	mov	r1, r0
 8006bfc:	4b10      	ldr	r3, [pc, #64]	; (8006c40 <HAL_RCC_ClockConfig+0x1c8>)
 8006bfe:	689b      	ldr	r3, [r3, #8]
 8006c00:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006c04:	22f0      	movs	r2, #240	; 0xf0
 8006c06:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c08:	693a      	ldr	r2, [r7, #16]
 8006c0a:	fa92 f2a2 	rbit	r2, r2
 8006c0e:	60fa      	str	r2, [r7, #12]
  return result;
 8006c10:	68fa      	ldr	r2, [r7, #12]
 8006c12:	fab2 f282 	clz	r2, r2
 8006c16:	b2d2      	uxtb	r2, r2
 8006c18:	40d3      	lsrs	r3, r2
 8006c1a:	4a0a      	ldr	r2, [pc, #40]	; (8006c44 <HAL_RCC_ClockConfig+0x1cc>)
 8006c1c:	5cd3      	ldrb	r3, [r2, r3]
 8006c1e:	fa21 f303 	lsr.w	r3, r1, r3
 8006c22:	4a09      	ldr	r2, [pc, #36]	; (8006c48 <HAL_RCC_ClockConfig+0x1d0>)
 8006c24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006c26:	4b09      	ldr	r3, [pc, #36]	; (8006c4c <HAL_RCC_ClockConfig+0x1d4>)
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	4618      	mov	r0, r3
 8006c2c:	f7fb fd44 	bl	80026b8 <HAL_InitTick>

  return HAL_OK;
 8006c30:	2300      	movs	r3, #0
}
 8006c32:	4618      	mov	r0, r3
 8006c34:	3718      	adds	r7, #24
 8006c36:	46bd      	mov	sp, r7
 8006c38:	bd80      	pop	{r7, pc}
 8006c3a:	bf00      	nop
 8006c3c:	40023c00 	.word	0x40023c00
 8006c40:	40023800 	.word	0x40023800
 8006c44:	0801068c 	.word	0x0801068c
 8006c48:	20000000 	.word	0x20000000
 8006c4c:	20000004 	.word	0x20000004

08006c50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006c50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006c52:	b085      	sub	sp, #20
 8006c54:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006c56:	2300      	movs	r3, #0
 8006c58:	607b      	str	r3, [r7, #4]
 8006c5a:	2300      	movs	r3, #0
 8006c5c:	60fb      	str	r3, [r7, #12]
 8006c5e:	2300      	movs	r3, #0
 8006c60:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006c62:	2300      	movs	r3, #0
 8006c64:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006c66:	4b63      	ldr	r3, [pc, #396]	; (8006df4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006c68:	689b      	ldr	r3, [r3, #8]
 8006c6a:	f003 030c 	and.w	r3, r3, #12
 8006c6e:	2b04      	cmp	r3, #4
 8006c70:	d007      	beq.n	8006c82 <HAL_RCC_GetSysClockFreq+0x32>
 8006c72:	2b08      	cmp	r3, #8
 8006c74:	d008      	beq.n	8006c88 <HAL_RCC_GetSysClockFreq+0x38>
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	f040 80b4 	bne.w	8006de4 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006c7c:	4b5e      	ldr	r3, [pc, #376]	; (8006df8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8006c7e:	60bb      	str	r3, [r7, #8]
       break;
 8006c80:	e0b3      	b.n	8006dea <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006c82:	4b5e      	ldr	r3, [pc, #376]	; (8006dfc <HAL_RCC_GetSysClockFreq+0x1ac>)
 8006c84:	60bb      	str	r3, [r7, #8]
      break;
 8006c86:	e0b0      	b.n	8006dea <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006c88:	4b5a      	ldr	r3, [pc, #360]	; (8006df4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006c8a:	685b      	ldr	r3, [r3, #4]
 8006c8c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006c90:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006c92:	4b58      	ldr	r3, [pc, #352]	; (8006df4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006c94:	685b      	ldr	r3, [r3, #4]
 8006c96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d04a      	beq.n	8006d34 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006c9e:	4b55      	ldr	r3, [pc, #340]	; (8006df4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006ca0:	685b      	ldr	r3, [r3, #4]
 8006ca2:	099b      	lsrs	r3, r3, #6
 8006ca4:	f04f 0400 	mov.w	r4, #0
 8006ca8:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006cac:	f04f 0200 	mov.w	r2, #0
 8006cb0:	ea03 0501 	and.w	r5, r3, r1
 8006cb4:	ea04 0602 	and.w	r6, r4, r2
 8006cb8:	4629      	mov	r1, r5
 8006cba:	4632      	mov	r2, r6
 8006cbc:	f04f 0300 	mov.w	r3, #0
 8006cc0:	f04f 0400 	mov.w	r4, #0
 8006cc4:	0154      	lsls	r4, r2, #5
 8006cc6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006cca:	014b      	lsls	r3, r1, #5
 8006ccc:	4619      	mov	r1, r3
 8006cce:	4622      	mov	r2, r4
 8006cd0:	1b49      	subs	r1, r1, r5
 8006cd2:	eb62 0206 	sbc.w	r2, r2, r6
 8006cd6:	f04f 0300 	mov.w	r3, #0
 8006cda:	f04f 0400 	mov.w	r4, #0
 8006cde:	0194      	lsls	r4, r2, #6
 8006ce0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006ce4:	018b      	lsls	r3, r1, #6
 8006ce6:	1a5b      	subs	r3, r3, r1
 8006ce8:	eb64 0402 	sbc.w	r4, r4, r2
 8006cec:	f04f 0100 	mov.w	r1, #0
 8006cf0:	f04f 0200 	mov.w	r2, #0
 8006cf4:	00e2      	lsls	r2, r4, #3
 8006cf6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006cfa:	00d9      	lsls	r1, r3, #3
 8006cfc:	460b      	mov	r3, r1
 8006cfe:	4614      	mov	r4, r2
 8006d00:	195b      	adds	r3, r3, r5
 8006d02:	eb44 0406 	adc.w	r4, r4, r6
 8006d06:	f04f 0100 	mov.w	r1, #0
 8006d0a:	f04f 0200 	mov.w	r2, #0
 8006d0e:	0262      	lsls	r2, r4, #9
 8006d10:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8006d14:	0259      	lsls	r1, r3, #9
 8006d16:	460b      	mov	r3, r1
 8006d18:	4614      	mov	r4, r2
 8006d1a:	4618      	mov	r0, r3
 8006d1c:	4621      	mov	r1, r4
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	f04f 0400 	mov.w	r4, #0
 8006d24:	461a      	mov	r2, r3
 8006d26:	4623      	mov	r3, r4
 8006d28:	f7f9 feea 	bl	8000b00 <__aeabi_uldivmod>
 8006d2c:	4603      	mov	r3, r0
 8006d2e:	460c      	mov	r4, r1
 8006d30:	60fb      	str	r3, [r7, #12]
 8006d32:	e049      	b.n	8006dc8 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006d34:	4b2f      	ldr	r3, [pc, #188]	; (8006df4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006d36:	685b      	ldr	r3, [r3, #4]
 8006d38:	099b      	lsrs	r3, r3, #6
 8006d3a:	f04f 0400 	mov.w	r4, #0
 8006d3e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006d42:	f04f 0200 	mov.w	r2, #0
 8006d46:	ea03 0501 	and.w	r5, r3, r1
 8006d4a:	ea04 0602 	and.w	r6, r4, r2
 8006d4e:	4629      	mov	r1, r5
 8006d50:	4632      	mov	r2, r6
 8006d52:	f04f 0300 	mov.w	r3, #0
 8006d56:	f04f 0400 	mov.w	r4, #0
 8006d5a:	0154      	lsls	r4, r2, #5
 8006d5c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006d60:	014b      	lsls	r3, r1, #5
 8006d62:	4619      	mov	r1, r3
 8006d64:	4622      	mov	r2, r4
 8006d66:	1b49      	subs	r1, r1, r5
 8006d68:	eb62 0206 	sbc.w	r2, r2, r6
 8006d6c:	f04f 0300 	mov.w	r3, #0
 8006d70:	f04f 0400 	mov.w	r4, #0
 8006d74:	0194      	lsls	r4, r2, #6
 8006d76:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006d7a:	018b      	lsls	r3, r1, #6
 8006d7c:	1a5b      	subs	r3, r3, r1
 8006d7e:	eb64 0402 	sbc.w	r4, r4, r2
 8006d82:	f04f 0100 	mov.w	r1, #0
 8006d86:	f04f 0200 	mov.w	r2, #0
 8006d8a:	00e2      	lsls	r2, r4, #3
 8006d8c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006d90:	00d9      	lsls	r1, r3, #3
 8006d92:	460b      	mov	r3, r1
 8006d94:	4614      	mov	r4, r2
 8006d96:	195b      	adds	r3, r3, r5
 8006d98:	eb44 0406 	adc.w	r4, r4, r6
 8006d9c:	f04f 0100 	mov.w	r1, #0
 8006da0:	f04f 0200 	mov.w	r2, #0
 8006da4:	02a2      	lsls	r2, r4, #10
 8006da6:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8006daa:	0299      	lsls	r1, r3, #10
 8006dac:	460b      	mov	r3, r1
 8006dae:	4614      	mov	r4, r2
 8006db0:	4618      	mov	r0, r3
 8006db2:	4621      	mov	r1, r4
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	f04f 0400 	mov.w	r4, #0
 8006dba:	461a      	mov	r2, r3
 8006dbc:	4623      	mov	r3, r4
 8006dbe:	f7f9 fe9f 	bl	8000b00 <__aeabi_uldivmod>
 8006dc2:	4603      	mov	r3, r0
 8006dc4:	460c      	mov	r4, r1
 8006dc6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006dc8:	4b0a      	ldr	r3, [pc, #40]	; (8006df4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006dca:	685b      	ldr	r3, [r3, #4]
 8006dcc:	0c1b      	lsrs	r3, r3, #16
 8006dce:	f003 0303 	and.w	r3, r3, #3
 8006dd2:	3301      	adds	r3, #1
 8006dd4:	005b      	lsls	r3, r3, #1
 8006dd6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006dd8:	68fa      	ldr	r2, [r7, #12]
 8006dda:	683b      	ldr	r3, [r7, #0]
 8006ddc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006de0:	60bb      	str	r3, [r7, #8]
      break;
 8006de2:	e002      	b.n	8006dea <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006de4:	4b04      	ldr	r3, [pc, #16]	; (8006df8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8006de6:	60bb      	str	r3, [r7, #8]
      break;
 8006de8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006dea:	68bb      	ldr	r3, [r7, #8]
}
 8006dec:	4618      	mov	r0, r3
 8006dee:	3714      	adds	r7, #20
 8006df0:	46bd      	mov	sp, r7
 8006df2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006df4:	40023800 	.word	0x40023800
 8006df8:	00f42400 	.word	0x00f42400
 8006dfc:	007a1200 	.word	0x007a1200

08006e00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006e00:	b480      	push	{r7}
 8006e02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006e04:	4b02      	ldr	r3, [pc, #8]	; (8006e10 <HAL_RCC_GetHCLKFreq+0x10>)
 8006e06:	681b      	ldr	r3, [r3, #0]
}
 8006e08:	4618      	mov	r0, r3
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	bc80      	pop	{r7}
 8006e0e:	4770      	bx	lr
 8006e10:	20000000 	.word	0x20000000

08006e14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b082      	sub	sp, #8
 8006e18:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8006e1a:	f7ff fff1 	bl	8006e00 <HAL_RCC_GetHCLKFreq>
 8006e1e:	4601      	mov	r1, r0
 8006e20:	4b0b      	ldr	r3, [pc, #44]	; (8006e50 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8006e22:	689b      	ldr	r3, [r3, #8]
 8006e24:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8006e28:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8006e2c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e2e:	687a      	ldr	r2, [r7, #4]
 8006e30:	fa92 f2a2 	rbit	r2, r2
 8006e34:	603a      	str	r2, [r7, #0]
  return result;
 8006e36:	683a      	ldr	r2, [r7, #0]
 8006e38:	fab2 f282 	clz	r2, r2
 8006e3c:	b2d2      	uxtb	r2, r2
 8006e3e:	40d3      	lsrs	r3, r2
 8006e40:	4a04      	ldr	r2, [pc, #16]	; (8006e54 <HAL_RCC_GetPCLK1Freq+0x40>)
 8006e42:	5cd3      	ldrb	r3, [r2, r3]
 8006e44:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006e48:	4618      	mov	r0, r3
 8006e4a:	3708      	adds	r7, #8
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	bd80      	pop	{r7, pc}
 8006e50:	40023800 	.word	0x40023800
 8006e54:	0801069c 	.word	0x0801069c

08006e58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006e58:	b580      	push	{r7, lr}
 8006e5a:	b082      	sub	sp, #8
 8006e5c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8006e5e:	f7ff ffcf 	bl	8006e00 <HAL_RCC_GetHCLKFreq>
 8006e62:	4601      	mov	r1, r0
 8006e64:	4b0b      	ldr	r3, [pc, #44]	; (8006e94 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8006e66:	689b      	ldr	r3, [r3, #8]
 8006e68:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8006e6c:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8006e70:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e72:	687a      	ldr	r2, [r7, #4]
 8006e74:	fa92 f2a2 	rbit	r2, r2
 8006e78:	603a      	str	r2, [r7, #0]
  return result;
 8006e7a:	683a      	ldr	r2, [r7, #0]
 8006e7c:	fab2 f282 	clz	r2, r2
 8006e80:	b2d2      	uxtb	r2, r2
 8006e82:	40d3      	lsrs	r3, r2
 8006e84:	4a04      	ldr	r2, [pc, #16]	; (8006e98 <HAL_RCC_GetPCLK2Freq+0x40>)
 8006e86:	5cd3      	ldrb	r3, [r2, r3]
 8006e88:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	3708      	adds	r7, #8
 8006e90:	46bd      	mov	sp, r7
 8006e92:	bd80      	pop	{r7, pc}
 8006e94:	40023800 	.word	0x40023800
 8006e98:	0801069c 	.word	0x0801069c

08006e9c <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8006e9c:	b580      	push	{r7, lr}
 8006e9e:	b082      	sub	sp, #8
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d101      	bne.n	8006eae <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8006eaa:	2301      	movs	r3, #1
 8006eac:	e022      	b.n	8006ef4 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006eb4:	b2db      	uxtb	r3, r3
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d105      	bne.n	8006ec6 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	2200      	movs	r2, #0
 8006ebe:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8006ec0:	6878      	ldr	r0, [r7, #4]
 8006ec2:	f7fa ff2d 	bl	8001d20 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	2203      	movs	r2, #3
 8006eca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8006ece:	6878      	ldr	r0, [r7, #4]
 8006ed0:	f000 f814 	bl	8006efc <HAL_SD_InitCard>
 8006ed4:	4603      	mov	r3, r0
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d001      	beq.n	8006ede <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8006eda:	2301      	movs	r3, #1
 8006edc:	e00a      	b.n	8006ef4 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	2201      	movs	r2, #1
 8006eee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8006ef2:	2300      	movs	r3, #0
}
 8006ef4:	4618      	mov	r0, r3
 8006ef6:	3708      	adds	r7, #8
 8006ef8:	46bd      	mov	sp, r7
 8006efa:	bd80      	pop	{r7, pc}

08006efc <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8006efc:	b5b0      	push	{r4, r5, r7, lr}
 8006efe:	b08e      	sub	sp, #56	; 0x38
 8006f00:	af04      	add	r7, sp, #16
 8006f02:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8006f04:	2300      	movs	r3, #0
 8006f06:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8006f08:	2300      	movs	r3, #0
 8006f0a:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8006f0c:	2300      	movs	r3, #0
 8006f0e:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8006f10:	2300      	movs	r3, #0
 8006f12:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8006f14:	2300      	movs	r3, #0
 8006f16:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8006f18:	2376      	movs	r3, #118	; 0x76
 8006f1a:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681d      	ldr	r5, [r3, #0]
 8006f20:	466c      	mov	r4, sp
 8006f22:	f107 0314 	add.w	r3, r7, #20
 8006f26:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006f2a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006f2e:	f107 0308 	add.w	r3, r7, #8
 8006f32:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006f34:	4628      	mov	r0, r5
 8006f36:	f002 fb45 	bl	80095c4 <SDIO_Init>
 8006f3a:	4603      	mov	r3, r0
 8006f3c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8006f40:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d001      	beq.n	8006f4c <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8006f48:	2301      	movs	r3, #1
 8006f4a:	e031      	b.n	8006fb0 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8006f4c:	4b1a      	ldr	r3, [pc, #104]	; (8006fb8 <HAL_SD_InitCard+0xbc>)
 8006f4e:	2200      	movs	r2, #0
 8006f50:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	4618      	mov	r0, r3
 8006f58:	f002 fb7a 	bl	8009650 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8006f5c:	4b16      	ldr	r3, [pc, #88]	; (8006fb8 <HAL_SD_InitCard+0xbc>)
 8006f5e:	2201      	movs	r2, #1
 8006f60:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8006f62:	6878      	ldr	r0, [r7, #4]
 8006f64:	f001 f8f0 	bl	8008148 <SD_PowerON>
 8006f68:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006f6a:	6a3b      	ldr	r3, [r7, #32]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d00b      	beq.n	8006f88 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2201      	movs	r2, #1
 8006f74:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006f7c:	6a3b      	ldr	r3, [r7, #32]
 8006f7e:	431a      	orrs	r2, r3
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006f84:	2301      	movs	r3, #1
 8006f86:	e013      	b.n	8006fb0 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8006f88:	6878      	ldr	r0, [r7, #4]
 8006f8a:	f001 f80f 	bl	8007fac <SD_InitCard>
 8006f8e:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006f90:	6a3b      	ldr	r3, [r7, #32]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d00b      	beq.n	8006fae <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	2201      	movs	r2, #1
 8006f9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006fa2:	6a3b      	ldr	r3, [r7, #32]
 8006fa4:	431a      	orrs	r2, r3
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006faa:	2301      	movs	r3, #1
 8006fac:	e000      	b.n	8006fb0 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 8006fae:	2300      	movs	r3, #0
}
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	3728      	adds	r7, #40	; 0x28
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	bdb0      	pop	{r4, r5, r7, pc}
 8006fb8:	422580a0 	.word	0x422580a0

08006fbc <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b092      	sub	sp, #72	; 0x48
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	60f8      	str	r0, [r7, #12]
 8006fc4:	60b9      	str	r1, [r7, #8]
 8006fc6:	607a      	str	r2, [r7, #4]
 8006fc8:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8006fca:	f7fb fbb7 	bl	800273c <HAL_GetTick>
 8006fce:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8006fd4:	68bb      	ldr	r3, [r7, #8]
 8006fd6:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8006fd8:	68bb      	ldr	r3, [r7, #8]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d107      	bne.n	8006fee <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fe2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006fea:	2301      	movs	r3, #1
 8006fec:	e1d9      	b.n	80073a2 <HAL_SD_ReadBlocks+0x3e6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006ff4:	b2db      	uxtb	r3, r3
 8006ff6:	2b01      	cmp	r3, #1
 8006ff8:	f040 81cc 	bne.w	8007394 <HAL_SD_ReadBlocks+0x3d8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	2200      	movs	r2, #0
 8007000:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8007002:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007004:	683b      	ldr	r3, [r7, #0]
 8007006:	441a      	add	r2, r3
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800700c:	429a      	cmp	r2, r3
 800700e:	d907      	bls.n	8007020 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007014:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800701c:	2301      	movs	r3, #1
 800701e:	e1c0      	b.n	80073a2 <HAL_SD_ReadBlocks+0x3e6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	2203      	movs	r2, #3
 8007024:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	2200      	movs	r2, #0
 800702e:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007034:	2b01      	cmp	r3, #1
 8007036:	d002      	beq.n	800703e <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8007038:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800703a:	025b      	lsls	r3, r3, #9
 800703c:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007046:	4618      	mov	r0, r3
 8007048:	f002 fb90 	bl	800976c <SDMMC_CmdBlockLength>
 800704c:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 800704e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007050:	2b00      	cmp	r3, #0
 8007052:	d00f      	beq.n	8007074 <HAL_SD_ReadBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	4a9b      	ldr	r2, [pc, #620]	; (80072c8 <HAL_SD_ReadBlocks+0x30c>)
 800705a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007060:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007062:	431a      	orrs	r2, r3
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	2201      	movs	r2, #1
 800706c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8007070:	2301      	movs	r3, #1
 8007072:	e196      	b.n	80073a2 <HAL_SD_ReadBlocks+0x3e6>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007074:	f04f 33ff 	mov.w	r3, #4294967295
 8007078:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800707a:	683b      	ldr	r3, [r7, #0]
 800707c:	025b      	lsls	r3, r3, #9
 800707e:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8007080:	2390      	movs	r3, #144	; 0x90
 8007082:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8007084:	2302      	movs	r3, #2
 8007086:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8007088:	2300      	movs	r3, #0
 800708a:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 800708c:	2301      	movs	r3, #1
 800708e:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f107 0214 	add.w	r2, r7, #20
 8007098:	4611      	mov	r1, r2
 800709a:	4618      	mov	r0, r3
 800709c:	f002 fb3b 	bl	8009716 <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	2b01      	cmp	r3, #1
 80070a4:	d90a      	bls.n	80070bc <HAL_SD_ReadBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	2202      	movs	r2, #2
 80070aa:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80070b2:	4618      	mov	r0, r3
 80070b4:	f002 fb9e 	bl	80097f4 <SDMMC_CmdReadMultiBlock>
 80070b8:	6478      	str	r0, [r7, #68]	; 0x44
 80070ba:	e009      	b.n	80070d0 <HAL_SD_ReadBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	2201      	movs	r2, #1
 80070c0:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80070c8:	4618      	mov	r0, r3
 80070ca:	f002 fb71 	bl	80097b0 <SDMMC_CmdReadSingleBlock>
 80070ce:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80070d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d012      	beq.n	80070fc <HAL_SD_ReadBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	4a7b      	ldr	r2, [pc, #492]	; (80072c8 <HAL_SD_ReadBlocks+0x30c>)
 80070dc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80070e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80070e4:	431a      	orrs	r2, r3
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	2201      	movs	r2, #1
 80070ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	2200      	movs	r2, #0
 80070f6:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80070f8:	2301      	movs	r3, #1
 80070fa:	e152      	b.n	80073a2 <HAL_SD_ReadBlocks+0x3e6>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 80070fc:	69bb      	ldr	r3, [r7, #24]
 80070fe:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8007100:	e061      	b.n	80071c6 <HAL_SD_ReadBlocks+0x20a>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007108:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800710c:	2b00      	cmp	r3, #0
 800710e:	d03c      	beq.n	800718a <HAL_SD_ReadBlocks+0x1ce>
 8007110:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007112:	2b00      	cmp	r3, #0
 8007114:	d039      	beq.n	800718a <HAL_SD_ReadBlocks+0x1ce>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 8007116:	2300      	movs	r3, #0
 8007118:	643b      	str	r3, [r7, #64]	; 0x40
 800711a:	e033      	b.n	8007184 <HAL_SD_ReadBlocks+0x1c8>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	4618      	mov	r0, r3
 8007122:	f002 fa79 	bl	8009618 <SDIO_ReadFIFO>
 8007126:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 8007128:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800712a:	b2da      	uxtb	r2, r3
 800712c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800712e:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8007130:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007132:	3301      	adds	r3, #1
 8007134:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8007136:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007138:	3b01      	subs	r3, #1
 800713a:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 800713c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800713e:	0a1b      	lsrs	r3, r3, #8
 8007140:	b2da      	uxtb	r2, r3
 8007142:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007144:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8007146:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007148:	3301      	adds	r3, #1
 800714a:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800714c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800714e:	3b01      	subs	r3, #1
 8007150:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8007152:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007154:	0c1b      	lsrs	r3, r3, #16
 8007156:	b2da      	uxtb	r2, r3
 8007158:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800715a:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800715c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800715e:	3301      	adds	r3, #1
 8007160:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8007162:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007164:	3b01      	subs	r3, #1
 8007166:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8007168:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800716a:	0e1b      	lsrs	r3, r3, #24
 800716c:	b2da      	uxtb	r2, r3
 800716e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007170:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8007172:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007174:	3301      	adds	r3, #1
 8007176:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8007178:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800717a:	3b01      	subs	r3, #1
 800717c:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 800717e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007180:	3301      	adds	r3, #1
 8007182:	643b      	str	r3, [r7, #64]	; 0x40
 8007184:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007186:	2b07      	cmp	r3, #7
 8007188:	d9c8      	bls.n	800711c <HAL_SD_ReadBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800718a:	f7fb fad7 	bl	800273c <HAL_GetTick>
 800718e:	4602      	mov	r2, r0
 8007190:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007192:	1ad3      	subs	r3, r2, r3
 8007194:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007196:	429a      	cmp	r2, r3
 8007198:	d902      	bls.n	80071a0 <HAL_SD_ReadBlocks+0x1e4>
 800719a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800719c:	2b00      	cmp	r3, #0
 800719e:	d112      	bne.n	80071c6 <HAL_SD_ReadBlocks+0x20a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	4a48      	ldr	r2, [pc, #288]	; (80072c8 <HAL_SD_ReadBlocks+0x30c>)
 80071a6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071ac:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	2201      	movs	r2, #1
 80071b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	2200      	movs	r2, #0
 80071c0:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 80071c2:	2303      	movs	r3, #3
 80071c4:	e0ed      	b.n	80073a2 <HAL_SD_ReadBlocks+0x3e6>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80071cc:	f240 332a 	movw	r3, #810	; 0x32a
 80071d0:	4013      	ands	r3, r2
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d095      	beq.n	8007102 <HAL_SD_ReadBlocks+0x146>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d022      	beq.n	800722a <HAL_SD_ReadBlocks+0x26e>
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	2b01      	cmp	r3, #1
 80071e8:	d91f      	bls.n	800722a <HAL_SD_ReadBlocks+0x26e>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071ee:	2b03      	cmp	r3, #3
 80071f0:	d01b      	beq.n	800722a <HAL_SD_ReadBlocks+0x26e>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	4618      	mov	r0, r3
 80071f8:	f002 fb62 	bl	80098c0 <SDMMC_CmdStopTransfer>
 80071fc:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 80071fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007200:	2b00      	cmp	r3, #0
 8007202:	d012      	beq.n	800722a <HAL_SD_ReadBlocks+0x26e>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	4a2f      	ldr	r2, [pc, #188]	; (80072c8 <HAL_SD_ReadBlocks+0x30c>)
 800720a:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007210:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007212:	431a      	orrs	r2, r3
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	2201      	movs	r2, #1
 800721c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	2200      	movs	r2, #0
 8007224:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8007226:	2301      	movs	r3, #1
 8007228:	e0bb      	b.n	80073a2 <HAL_SD_ReadBlocks+0x3e6>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007230:	f003 0308 	and.w	r3, r3, #8
 8007234:	2b00      	cmp	r3, #0
 8007236:	d012      	beq.n	800725e <HAL_SD_ReadBlocks+0x2a2>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	4a22      	ldr	r2, [pc, #136]	; (80072c8 <HAL_SD_ReadBlocks+0x30c>)
 800723e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007244:	f043 0208 	orr.w	r2, r3, #8
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	2201      	movs	r2, #1
 8007250:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	2200      	movs	r2, #0
 8007258:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800725a:	2301      	movs	r3, #1
 800725c:	e0a1      	b.n	80073a2 <HAL_SD_ReadBlocks+0x3e6>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007264:	f003 0302 	and.w	r3, r3, #2
 8007268:	2b00      	cmp	r3, #0
 800726a:	d012      	beq.n	8007292 <HAL_SD_ReadBlocks+0x2d6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	4a15      	ldr	r2, [pc, #84]	; (80072c8 <HAL_SD_ReadBlocks+0x30c>)
 8007272:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007278:	f043 0202 	orr.w	r2, r3, #2
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	2201      	movs	r2, #1
 8007284:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	2200      	movs	r2, #0
 800728c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800728e:	2301      	movs	r3, #1
 8007290:	e087      	b.n	80073a2 <HAL_SD_ReadBlocks+0x3e6>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007298:	f003 0320 	and.w	r3, r3, #32
 800729c:	2b00      	cmp	r3, #0
 800729e:	d064      	beq.n	800736a <HAL_SD_ReadBlocks+0x3ae>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	4a08      	ldr	r2, [pc, #32]	; (80072c8 <HAL_SD_ReadBlocks+0x30c>)
 80072a6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072ac:	f043 0220 	orr.w	r2, r3, #32
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	2201      	movs	r2, #1
 80072b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	2200      	movs	r2, #0
 80072c0:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80072c2:	2301      	movs	r3, #1
 80072c4:	e06d      	b.n	80073a2 <HAL_SD_ReadBlocks+0x3e6>
 80072c6:	bf00      	nop
 80072c8:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	4618      	mov	r0, r3
 80072d2:	f002 f9a1 	bl	8009618 <SDIO_ReadFIFO>
 80072d6:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 80072d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072da:	b2da      	uxtb	r2, r3
 80072dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072de:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80072e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072e2:	3301      	adds	r3, #1
 80072e4:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 80072e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80072e8:	3b01      	subs	r3, #1
 80072ea:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80072ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072ee:	0a1b      	lsrs	r3, r3, #8
 80072f0:	b2da      	uxtb	r2, r3
 80072f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072f4:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80072f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072f8:	3301      	adds	r3, #1
 80072fa:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 80072fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80072fe:	3b01      	subs	r3, #1
 8007300:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8007302:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007304:	0c1b      	lsrs	r3, r3, #16
 8007306:	b2da      	uxtb	r2, r3
 8007308:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800730a:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800730c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800730e:	3301      	adds	r3, #1
 8007310:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8007312:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007314:	3b01      	subs	r3, #1
 8007316:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8007318:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800731a:	0e1b      	lsrs	r3, r3, #24
 800731c:	b2da      	uxtb	r2, r3
 800731e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007320:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8007322:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007324:	3301      	adds	r3, #1
 8007326:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8007328:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800732a:	3b01      	subs	r3, #1
 800732c:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800732e:	f7fb fa05 	bl	800273c <HAL_GetTick>
 8007332:	4602      	mov	r2, r0
 8007334:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007336:	1ad3      	subs	r3, r2, r3
 8007338:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800733a:	429a      	cmp	r2, r3
 800733c:	d902      	bls.n	8007344 <HAL_SD_ReadBlocks+0x388>
 800733e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007340:	2b00      	cmp	r3, #0
 8007342:	d112      	bne.n	800736a <HAL_SD_ReadBlocks+0x3ae>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	4a18      	ldr	r2, [pc, #96]	; (80073ac <HAL_SD_ReadBlocks+0x3f0>)
 800734a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007350:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	2201      	movs	r2, #1
 800735c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	2200      	movs	r2, #0
 8007364:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8007366:	2301      	movs	r3, #1
 8007368:	e01b      	b.n	80073a2 <HAL_SD_ReadBlocks+0x3e6>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007370:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007374:	2b00      	cmp	r3, #0
 8007376:	d002      	beq.n	800737e <HAL_SD_ReadBlocks+0x3c2>
 8007378:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800737a:	2b00      	cmp	r3, #0
 800737c:	d1a6      	bne.n	80072cc <HAL_SD_ReadBlocks+0x310>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	f240 523a 	movw	r2, #1338	; 0x53a
 8007386:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	2201      	movs	r2, #1
 800738c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8007390:	2300      	movs	r3, #0
 8007392:	e006      	b.n	80073a2 <HAL_SD_ReadBlocks+0x3e6>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007398:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80073a0:	2301      	movs	r3, #1
  }
}
 80073a2:	4618      	mov	r0, r3
 80073a4:	3748      	adds	r7, #72	; 0x48
 80073a6:	46bd      	mov	sp, r7
 80073a8:	bd80      	pop	{r7, pc}
 80073aa:	bf00      	nop
 80073ac:	004005ff 	.word	0x004005ff

080073b0 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 80073b0:	b580      	push	{r7, lr}
 80073b2:	b092      	sub	sp, #72	; 0x48
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	60f8      	str	r0, [r7, #12]
 80073b8:	60b9      	str	r1, [r7, #8]
 80073ba:	607a      	str	r2, [r7, #4]
 80073bc:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80073be:	f7fb f9bd 	bl	800273c <HAL_GetTick>
 80073c2:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 80073c8:	68bb      	ldr	r3, [r7, #8]
 80073ca:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 80073cc:	68bb      	ldr	r3, [r7, #8]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d107      	bne.n	80073e2 <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073d6:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80073de:	2301      	movs	r3, #1
 80073e0:	e184      	b.n	80076ec <HAL_SD_WriteBlocks+0x33c>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80073e8:	b2db      	uxtb	r3, r3
 80073ea:	2b01      	cmp	r3, #1
 80073ec:	f040 8177 	bne.w	80076de <HAL_SD_WriteBlocks+0x32e>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	2200      	movs	r2, #0
 80073f4:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80073f6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80073f8:	683b      	ldr	r3, [r7, #0]
 80073fa:	441a      	add	r2, r3
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007400:	429a      	cmp	r2, r3
 8007402:	d907      	bls.n	8007414 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007408:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8007410:	2301      	movs	r3, #1
 8007412:	e16b      	b.n	80076ec <HAL_SD_WriteBlocks+0x33c>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	2203      	movs	r2, #3
 8007418:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	2200      	movs	r2, #0
 8007422:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007428:	2b01      	cmp	r3, #1
 800742a:	d002      	beq.n	8007432 <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 800742c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800742e:	025b      	lsls	r3, r3, #9
 8007430:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	f44f 7100 	mov.w	r1, #512	; 0x200
 800743a:	4618      	mov	r0, r3
 800743c:	f002 f996 	bl	800976c <SDMMC_CmdBlockLength>
 8007440:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 8007442:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007444:	2b00      	cmp	r3, #0
 8007446:	d00f      	beq.n	8007468 <HAL_SD_WriteBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	4a9d      	ldr	r2, [pc, #628]	; (80076c4 <HAL_SD_WriteBlocks+0x314>)
 800744e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007454:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007456:	431a      	orrs	r2, r3
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	2201      	movs	r2, #1
 8007460:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8007464:	2301      	movs	r3, #1
 8007466:	e141      	b.n	80076ec <HAL_SD_WriteBlocks+0x33c>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007468:	f04f 33ff 	mov.w	r3, #4294967295
 800746c:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800746e:	683b      	ldr	r3, [r7, #0]
 8007470:	025b      	lsls	r3, r3, #9
 8007472:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8007474:	2390      	movs	r3, #144	; 0x90
 8007476:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8007478:	2300      	movs	r3, #0
 800747a:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800747c:	2300      	movs	r3, #0
 800747e:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 8007480:	2301      	movs	r3, #1
 8007482:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	f107 0218 	add.w	r2, r7, #24
 800748c:	4611      	mov	r1, r2
 800748e:	4618      	mov	r0, r3
 8007490:	f002 f941 	bl	8009716 <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8007494:	683b      	ldr	r3, [r7, #0]
 8007496:	2b01      	cmp	r3, #1
 8007498:	d90a      	bls.n	80074b0 <HAL_SD_WriteBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	2220      	movs	r2, #32
 800749e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80074a6:	4618      	mov	r0, r3
 80074a8:	f002 f9e8 	bl	800987c <SDMMC_CmdWriteMultiBlock>
 80074ac:	6478      	str	r0, [r7, #68]	; 0x44
 80074ae:	e009      	b.n	80074c4 <HAL_SD_WriteBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	2210      	movs	r2, #16
 80074b4:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80074bc:	4618      	mov	r0, r3
 80074be:	f002 f9bb 	bl	8009838 <SDMMC_CmdWriteSingleBlock>
 80074c2:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80074c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d012      	beq.n	80074f0 <HAL_SD_WriteBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	4a7d      	ldr	r2, [pc, #500]	; (80076c4 <HAL_SD_WriteBlocks+0x314>)
 80074d0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80074d6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80074d8:	431a      	orrs	r2, r3
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	2201      	movs	r2, #1
 80074e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	2200      	movs	r2, #0
 80074ea:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80074ec:	2301      	movs	r3, #1
 80074ee:	e0fd      	b.n	80076ec <HAL_SD_WriteBlocks+0x33c>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 80074f0:	69fb      	ldr	r3, [r7, #28]
 80074f2:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80074f4:	e065      	b.n	80075c2 <HAL_SD_WriteBlocks+0x212>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80074fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007500:	2b00      	cmp	r3, #0
 8007502:	d040      	beq.n	8007586 <HAL_SD_WriteBlocks+0x1d6>
 8007504:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007506:	2b00      	cmp	r3, #0
 8007508:	d03d      	beq.n	8007586 <HAL_SD_WriteBlocks+0x1d6>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 800750a:	2300      	movs	r3, #0
 800750c:	643b      	str	r3, [r7, #64]	; 0x40
 800750e:	e037      	b.n	8007580 <HAL_SD_WriteBlocks+0x1d0>
        {
          data = (uint32_t)(*tempbuff);
 8007510:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007512:	781b      	ldrb	r3, [r3, #0]
 8007514:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8007516:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007518:	3301      	adds	r3, #1
 800751a:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800751c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800751e:	3b01      	subs	r3, #1
 8007520:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 8007522:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007524:	781b      	ldrb	r3, [r3, #0]
 8007526:	021a      	lsls	r2, r3, #8
 8007528:	697b      	ldr	r3, [r7, #20]
 800752a:	4313      	orrs	r3, r2
 800752c:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800752e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007530:	3301      	adds	r3, #1
 8007532:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8007534:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007536:	3b01      	subs	r3, #1
 8007538:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 800753a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800753c:	781b      	ldrb	r3, [r3, #0]
 800753e:	041a      	lsls	r2, r3, #16
 8007540:	697b      	ldr	r3, [r7, #20]
 8007542:	4313      	orrs	r3, r2
 8007544:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8007546:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007548:	3301      	adds	r3, #1
 800754a:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800754c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800754e:	3b01      	subs	r3, #1
 8007550:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 8007552:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007554:	781b      	ldrb	r3, [r3, #0]
 8007556:	061a      	lsls	r2, r3, #24
 8007558:	697b      	ldr	r3, [r7, #20]
 800755a:	4313      	orrs	r3, r2
 800755c:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800755e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007560:	3301      	adds	r3, #1
 8007562:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8007564:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007566:	3b01      	subs	r3, #1
 8007568:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	f107 0214 	add.w	r2, r7, #20
 8007572:	4611      	mov	r1, r2
 8007574:	4618      	mov	r0, r3
 8007576:	f002 f85b 	bl	8009630 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 800757a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800757c:	3301      	adds	r3, #1
 800757e:	643b      	str	r3, [r7, #64]	; 0x40
 8007580:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007582:	2b07      	cmp	r3, #7
 8007584:	d9c4      	bls.n	8007510 <HAL_SD_WriteBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8007586:	f7fb f8d9 	bl	800273c <HAL_GetTick>
 800758a:	4602      	mov	r2, r0
 800758c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800758e:	1ad3      	subs	r3, r2, r3
 8007590:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007592:	429a      	cmp	r2, r3
 8007594:	d902      	bls.n	800759c <HAL_SD_WriteBlocks+0x1ec>
 8007596:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007598:	2b00      	cmp	r3, #0
 800759a:	d112      	bne.n	80075c2 <HAL_SD_WriteBlocks+0x212>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	4a48      	ldr	r2, [pc, #288]	; (80076c4 <HAL_SD_WriteBlocks+0x314>)
 80075a2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80075a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80075aa:	431a      	orrs	r2, r3
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	2201      	movs	r2, #1
 80075b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	2200      	movs	r2, #0
 80075bc:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 80075be:	2303      	movs	r3, #3
 80075c0:	e094      	b.n	80076ec <HAL_SD_WriteBlocks+0x33c>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80075c8:	f240 331a 	movw	r3, #794	; 0x31a
 80075cc:	4013      	ands	r3, r2
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d091      	beq.n	80074f6 <HAL_SD_WriteBlocks+0x146>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d022      	beq.n	8007626 <HAL_SD_WriteBlocks+0x276>
 80075e0:	683b      	ldr	r3, [r7, #0]
 80075e2:	2b01      	cmp	r3, #1
 80075e4:	d91f      	bls.n	8007626 <HAL_SD_WriteBlocks+0x276>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075ea:	2b03      	cmp	r3, #3
 80075ec:	d01b      	beq.n	8007626 <HAL_SD_WriteBlocks+0x276>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	4618      	mov	r0, r3
 80075f4:	f002 f964 	bl	80098c0 <SDMMC_CmdStopTransfer>
 80075f8:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 80075fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d012      	beq.n	8007626 <HAL_SD_WriteBlocks+0x276>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	4a2f      	ldr	r2, [pc, #188]	; (80076c4 <HAL_SD_WriteBlocks+0x314>)
 8007606:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800760c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800760e:	431a      	orrs	r2, r3
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	2201      	movs	r2, #1
 8007618:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	2200      	movs	r2, #0
 8007620:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8007622:	2301      	movs	r3, #1
 8007624:	e062      	b.n	80076ec <HAL_SD_WriteBlocks+0x33c>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800762c:	f003 0308 	and.w	r3, r3, #8
 8007630:	2b00      	cmp	r3, #0
 8007632:	d012      	beq.n	800765a <HAL_SD_WriteBlocks+0x2aa>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	4a22      	ldr	r2, [pc, #136]	; (80076c4 <HAL_SD_WriteBlocks+0x314>)
 800763a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007640:	f043 0208 	orr.w	r2, r3, #8
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	2201      	movs	r2, #1
 800764c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	2200      	movs	r2, #0
 8007654:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8007656:	2301      	movs	r3, #1
 8007658:	e048      	b.n	80076ec <HAL_SD_WriteBlocks+0x33c>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007660:	f003 0302 	and.w	r3, r3, #2
 8007664:	2b00      	cmp	r3, #0
 8007666:	d012      	beq.n	800768e <HAL_SD_WriteBlocks+0x2de>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	4a15      	ldr	r2, [pc, #84]	; (80076c4 <HAL_SD_WriteBlocks+0x314>)
 800766e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007674:	f043 0202 	orr.w	r2, r3, #2
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	2201      	movs	r2, #1
 8007680:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	2200      	movs	r2, #0
 8007688:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800768a:	2301      	movs	r3, #1
 800768c:	e02e      	b.n	80076ec <HAL_SD_WriteBlocks+0x33c>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007694:	f003 0310 	and.w	r3, r3, #16
 8007698:	2b00      	cmp	r3, #0
 800769a:	d015      	beq.n	80076c8 <HAL_SD_WriteBlocks+0x318>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	4a08      	ldr	r2, [pc, #32]	; (80076c4 <HAL_SD_WriteBlocks+0x314>)
 80076a2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076a8:	f043 0210 	orr.w	r2, r3, #16
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	2201      	movs	r2, #1
 80076b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	2200      	movs	r2, #0
 80076bc:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80076be:	2301      	movs	r3, #1
 80076c0:	e014      	b.n	80076ec <HAL_SD_WriteBlocks+0x33c>
 80076c2:	bf00      	nop
 80076c4:	004005ff 	.word	0x004005ff
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	f240 523a 	movw	r2, #1338	; 0x53a
 80076d0:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	2201      	movs	r2, #1
 80076d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 80076da:	2300      	movs	r3, #0
 80076dc:	e006      	b.n	80076ec <HAL_SD_WriteBlocks+0x33c>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076e2:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80076ea:	2301      	movs	r3, #1
  }
}
 80076ec:	4618      	mov	r0, r3
 80076ee:	3748      	adds	r7, #72	; 0x48
 80076f0:	46bd      	mov	sp, r7
 80076f2:	bd80      	pop	{r7, pc}

080076f4 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 80076f4:	b580      	push	{r7, lr}
 80076f6:	b084      	sub	sp, #16
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007700:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007708:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800770c:	2b00      	cmp	r3, #0
 800770e:	d008      	beq.n	8007722 <HAL_SD_IRQHandler+0x2e>
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	f003 0308 	and.w	r3, r3, #8
 8007716:	2b00      	cmp	r3, #0
 8007718:	d003      	beq.n	8007722 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800771a:	6878      	ldr	r0, [r7, #4]
 800771c:	f000 ff2a 	bl	8008574 <SD_Read_IT>
 8007720:	e157      	b.n	80079d2 <HAL_SD_IRQHandler+0x2de>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007728:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800772c:	2b00      	cmp	r3, #0
 800772e:	f000 808f 	beq.w	8007850 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f44f 7280 	mov.w	r2, #256	; 0x100
 800773a:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007742:	687a      	ldr	r2, [r7, #4]
 8007744:	6812      	ldr	r2, [r2, #0]
 8007746:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 800774a:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 800774e:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	f022 0201 	bic.w	r2, r2, #1
 800775e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	f003 0308 	and.w	r3, r3, #8
 8007766:	2b00      	cmp	r3, #0
 8007768:	d039      	beq.n	80077de <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	f003 0302 	and.w	r3, r3, #2
 8007770:	2b00      	cmp	r3, #0
 8007772:	d104      	bne.n	800777e <HAL_SD_IRQHandler+0x8a>
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	f003 0320 	and.w	r3, r3, #32
 800777a:	2b00      	cmp	r3, #0
 800777c:	d011      	beq.n	80077a2 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	4618      	mov	r0, r3
 8007784:	f002 f89c 	bl	80098c0 <SDMMC_CmdStopTransfer>
 8007788:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800778a:	68bb      	ldr	r3, [r7, #8]
 800778c:	2b00      	cmp	r3, #0
 800778e:	d008      	beq.n	80077a2 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007794:	68bb      	ldr	r3, [r7, #8]
 8007796:	431a      	orrs	r2, r3
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800779c:	6878      	ldr	r0, [r7, #4]
 800779e:	f000 f921 	bl	80079e4 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	f240 523a 	movw	r2, #1338	; 0x53a
 80077aa:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2201      	movs	r2, #1
 80077b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2200      	movs	r2, #0
 80077b8:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	f003 0301 	and.w	r3, r3, #1
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d104      	bne.n	80077ce <HAL_SD_IRQHandler+0xda>
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	f003 0302 	and.w	r3, r3, #2
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d003      	beq.n	80077d6 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 80077ce:	6878      	ldr	r0, [r7, #4]
 80077d0:	f004 f8c8 	bl	800b964 <HAL_SD_RxCpltCallback>
 80077d4:	e0fd      	b.n	80079d2 <HAL_SD_IRQHandler+0x2de>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 80077d6:	6878      	ldr	r0, [r7, #4]
 80077d8:	f004 f8ba 	bl	800b950 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80077dc:	e0f9      	b.n	80079d2 <HAL_SD_IRQHandler+0x2de>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	f000 80f4 	beq.w	80079d2 <HAL_SD_IRQHandler+0x2de>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	f003 0320 	and.w	r3, r3, #32
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d011      	beq.n	8007818 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	4618      	mov	r0, r3
 80077fa:	f002 f861 	bl	80098c0 <SDMMC_CmdStopTransfer>
 80077fe:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8007800:	68bb      	ldr	r3, [r7, #8]
 8007802:	2b00      	cmp	r3, #0
 8007804:	d008      	beq.n	8007818 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800780a:	68bb      	ldr	r3, [r7, #8]
 800780c:	431a      	orrs	r2, r3
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8007812:	6878      	ldr	r0, [r7, #4]
 8007814:	f000 f8e6 	bl	80079e4 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	f003 0301 	and.w	r3, r3, #1
 800781e:	2b00      	cmp	r3, #0
 8007820:	f040 80d7 	bne.w	80079d2 <HAL_SD_IRQHandler+0x2de>
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	f003 0302 	and.w	r3, r3, #2
 800782a:	2b00      	cmp	r3, #0
 800782c:	f040 80d1 	bne.w	80079d2 <HAL_SD_IRQHandler+0x2de>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	f022 0208 	bic.w	r2, r2, #8
 800783e:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	2201      	movs	r2, #1
 8007844:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8007848:	6878      	ldr	r0, [r7, #4]
 800784a:	f004 f881 	bl	800b950 <HAL_SD_TxCpltCallback>
}
 800784e:	e0c0      	b.n	80079d2 <HAL_SD_IRQHandler+0x2de>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007856:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800785a:	2b00      	cmp	r3, #0
 800785c:	d008      	beq.n	8007870 <HAL_SD_IRQHandler+0x17c>
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	f003 0308 	and.w	r3, r3, #8
 8007864:	2b00      	cmp	r3, #0
 8007866:	d003      	beq.n	8007870 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8007868:	6878      	ldr	r0, [r7, #4]
 800786a:	f000 fed4 	bl	8008616 <SD_Write_IT>
 800786e:	e0b0      	b.n	80079d2 <HAL_SD_IRQHandler+0x2de>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007876:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800787a:	2b00      	cmp	r3, #0
 800787c:	f000 80a9 	beq.w	80079d2 <HAL_SD_IRQHandler+0x2de>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007886:	f003 0302 	and.w	r3, r3, #2
 800788a:	2b00      	cmp	r3, #0
 800788c:	d005      	beq.n	800789a <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007892:	f043 0202 	orr.w	r2, r3, #2
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078a0:	f003 0308 	and.w	r3, r3, #8
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d005      	beq.n	80078b4 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078ac:	f043 0208 	orr.w	r2, r3, #8
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078ba:	f003 0320 	and.w	r3, r3, #32
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d005      	beq.n	80078ce <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078c6:	f043 0220 	orr.w	r2, r3, #32
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078d4:	f003 0310 	and.w	r3, r3, #16
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d005      	beq.n	80078e8 <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078e0:	f043 0210 	orr.w	r2, r3, #16
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	f240 723a 	movw	r2, #1850	; 0x73a
 80078f0:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80078f8:	687a      	ldr	r2, [r7, #4]
 80078fa:	6812      	ldr	r2, [r2, #0]
 80078fc:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 8007900:	f023 0302 	bic.w	r3, r3, #2
 8007904:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	4618      	mov	r0, r3
 800790c:	f001 ffd8 	bl	80098c0 <SDMMC_CmdStopTransfer>
 8007910:	4602      	mov	r2, r0
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007916:	431a      	orrs	r2, r3
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	f003 0308 	and.w	r3, r3, #8
 8007922:	2b00      	cmp	r3, #0
 8007924:	d00a      	beq.n	800793c <HAL_SD_IRQHandler+0x248>
      hsd->State = HAL_SD_STATE_READY;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	2201      	movs	r2, #1
 800792a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	2200      	movs	r2, #0
 8007932:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8007934:	6878      	ldr	r0, [r7, #4]
 8007936:	f000 f855 	bl	80079e4 <HAL_SD_ErrorCallback>
}
 800793a:	e04a      	b.n	80079d2 <HAL_SD_IRQHandler+0x2de>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007942:	2b00      	cmp	r3, #0
 8007944:	d045      	beq.n	80079d2 <HAL_SD_IRQHandler+0x2de>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	f003 0310 	and.w	r3, r3, #16
 800794c:	2b00      	cmp	r3, #0
 800794e:	d104      	bne.n	800795a <HAL_SD_IRQHandler+0x266>
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	f003 0320 	and.w	r3, r3, #32
 8007956:	2b00      	cmp	r3, #0
 8007958:	d011      	beq.n	800797e <HAL_SD_IRQHandler+0x28a>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800795e:	4a1f      	ldr	r2, [pc, #124]	; (80079dc <HAL_SD_IRQHandler+0x2e8>)
 8007960:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007966:	4618      	mov	r0, r3
 8007968:	f7fc fc9a 	bl	80042a0 <HAL_DMA_Abort_IT>
 800796c:	4603      	mov	r3, r0
 800796e:	2b00      	cmp	r3, #0
 8007970:	d02f      	beq.n	80079d2 <HAL_SD_IRQHandler+0x2de>
          SD_DMATxAbort(hsd->hdmatx);
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007976:	4618      	mov	r0, r3
 8007978:	f000 faaa 	bl	8007ed0 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800797c:	e029      	b.n	80079d2 <HAL_SD_IRQHandler+0x2de>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	f003 0301 	and.w	r3, r3, #1
 8007984:	2b00      	cmp	r3, #0
 8007986:	d104      	bne.n	8007992 <HAL_SD_IRQHandler+0x29e>
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	f003 0302 	and.w	r3, r3, #2
 800798e:	2b00      	cmp	r3, #0
 8007990:	d011      	beq.n	80079b6 <HAL_SD_IRQHandler+0x2c2>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007996:	4a12      	ldr	r2, [pc, #72]	; (80079e0 <HAL_SD_IRQHandler+0x2ec>)
 8007998:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800799e:	4618      	mov	r0, r3
 80079a0:	f7fc fc7e 	bl	80042a0 <HAL_DMA_Abort_IT>
 80079a4:	4603      	mov	r3, r0
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d013      	beq.n	80079d2 <HAL_SD_IRQHandler+0x2de>
          SD_DMARxAbort(hsd->hdmarx);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079ae:	4618      	mov	r0, r3
 80079b0:	f000 fac5 	bl	8007f3e <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80079b4:	e00d      	b.n	80079d2 <HAL_SD_IRQHandler+0x2de>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	2200      	movs	r2, #0
 80079ba:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	2201      	movs	r2, #1
 80079c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	2200      	movs	r2, #0
 80079c8:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 80079ca:	6878      	ldr	r0, [r7, #4]
 80079cc:	f003 ffb6 	bl	800b93c <HAL_SD_AbortCallback>
}
 80079d0:	e7ff      	b.n	80079d2 <HAL_SD_IRQHandler+0x2de>
 80079d2:	bf00      	nop
 80079d4:	3710      	adds	r7, #16
 80079d6:	46bd      	mov	sp, r7
 80079d8:	bd80      	pop	{r7, pc}
 80079da:	bf00      	nop
 80079dc:	08007ed1 	.word	0x08007ed1
 80079e0:	08007f3f 	.word	0x08007f3f

080079e4 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 80079e4:	b480      	push	{r7}
 80079e6:	b083      	sub	sp, #12
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 80079ec:	bf00      	nop
 80079ee:	370c      	adds	r7, #12
 80079f0:	46bd      	mov	sp, r7
 80079f2:	bc80      	pop	{r7}
 80079f4:	4770      	bx	lr
	...

080079f8 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80079f8:	b480      	push	{r7}
 80079fa:	b083      	sub	sp, #12
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	6078      	str	r0, [r7, #4]
 8007a00:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007a06:	0f9b      	lsrs	r3, r3, #30
 8007a08:	b2da      	uxtb	r2, r3
 8007a0a:	683b      	ldr	r3, [r7, #0]
 8007a0c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007a12:	0e9b      	lsrs	r3, r3, #26
 8007a14:	b2db      	uxtb	r3, r3
 8007a16:	f003 030f 	and.w	r3, r3, #15
 8007a1a:	b2da      	uxtb	r2, r3
 8007a1c:	683b      	ldr	r3, [r7, #0]
 8007a1e:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007a24:	0e1b      	lsrs	r3, r3, #24
 8007a26:	b2db      	uxtb	r3, r3
 8007a28:	f003 0303 	and.w	r3, r3, #3
 8007a2c:	b2da      	uxtb	r2, r3
 8007a2e:	683b      	ldr	r3, [r7, #0]
 8007a30:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007a36:	0c1b      	lsrs	r3, r3, #16
 8007a38:	b2da      	uxtb	r2, r3
 8007a3a:	683b      	ldr	r3, [r7, #0]
 8007a3c:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007a42:	0a1b      	lsrs	r3, r3, #8
 8007a44:	b2da      	uxtb	r2, r3
 8007a46:	683b      	ldr	r3, [r7, #0]
 8007a48:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007a4e:	b2da      	uxtb	r2, r3
 8007a50:	683b      	ldr	r3, [r7, #0]
 8007a52:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007a58:	0d1b      	lsrs	r3, r3, #20
 8007a5a:	b29a      	uxth	r2, r3
 8007a5c:	683b      	ldr	r3, [r7, #0]
 8007a5e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007a64:	0c1b      	lsrs	r3, r3, #16
 8007a66:	b2db      	uxtb	r3, r3
 8007a68:	f003 030f 	and.w	r3, r3, #15
 8007a6c:	b2da      	uxtb	r2, r3
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007a76:	0bdb      	lsrs	r3, r3, #15
 8007a78:	b2db      	uxtb	r3, r3
 8007a7a:	f003 0301 	and.w	r3, r3, #1
 8007a7e:	b2da      	uxtb	r2, r3
 8007a80:	683b      	ldr	r3, [r7, #0]
 8007a82:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007a88:	0b9b      	lsrs	r3, r3, #14
 8007a8a:	b2db      	uxtb	r3, r3
 8007a8c:	f003 0301 	and.w	r3, r3, #1
 8007a90:	b2da      	uxtb	r2, r3
 8007a92:	683b      	ldr	r3, [r7, #0]
 8007a94:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007a9a:	0b5b      	lsrs	r3, r3, #13
 8007a9c:	b2db      	uxtb	r3, r3
 8007a9e:	f003 0301 	and.w	r3, r3, #1
 8007aa2:	b2da      	uxtb	r2, r3
 8007aa4:	683b      	ldr	r3, [r7, #0]
 8007aa6:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007aac:	0b1b      	lsrs	r3, r3, #12
 8007aae:	b2db      	uxtb	r3, r3
 8007ab0:	f003 0301 	and.w	r3, r3, #1
 8007ab4:	b2da      	uxtb	r2, r3
 8007ab6:	683b      	ldr	r3, [r7, #0]
 8007ab8:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8007aba:	683b      	ldr	r3, [r7, #0]
 8007abc:	2200      	movs	r2, #0
 8007abe:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d163      	bne.n	8007b90 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007acc:	009a      	lsls	r2, r3, #2
 8007ace:	f640 73fc 	movw	r3, #4092	; 0xffc
 8007ad2:	4013      	ands	r3, r2
 8007ad4:	687a      	ldr	r2, [r7, #4]
 8007ad6:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8007ad8:	0f92      	lsrs	r2, r2, #30
 8007ada:	431a      	orrs	r2, r3
 8007adc:	683b      	ldr	r3, [r7, #0]
 8007ade:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007ae4:	0edb      	lsrs	r3, r3, #27
 8007ae6:	b2db      	uxtb	r3, r3
 8007ae8:	f003 0307 	and.w	r3, r3, #7
 8007aec:	b2da      	uxtb	r2, r3
 8007aee:	683b      	ldr	r3, [r7, #0]
 8007af0:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007af6:	0e1b      	lsrs	r3, r3, #24
 8007af8:	b2db      	uxtb	r3, r3
 8007afa:	f003 0307 	and.w	r3, r3, #7
 8007afe:	b2da      	uxtb	r2, r3
 8007b00:	683b      	ldr	r3, [r7, #0]
 8007b02:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007b08:	0d5b      	lsrs	r3, r3, #21
 8007b0a:	b2db      	uxtb	r3, r3
 8007b0c:	f003 0307 	and.w	r3, r3, #7
 8007b10:	b2da      	uxtb	r2, r3
 8007b12:	683b      	ldr	r3, [r7, #0]
 8007b14:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007b1a:	0c9b      	lsrs	r3, r3, #18
 8007b1c:	b2db      	uxtb	r3, r3
 8007b1e:	f003 0307 	and.w	r3, r3, #7
 8007b22:	b2da      	uxtb	r2, r3
 8007b24:	683b      	ldr	r3, [r7, #0]
 8007b26:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007b2c:	0bdb      	lsrs	r3, r3, #15
 8007b2e:	b2db      	uxtb	r3, r3
 8007b30:	f003 0307 	and.w	r3, r3, #7
 8007b34:	b2da      	uxtb	r2, r3
 8007b36:	683b      	ldr	r3, [r7, #0]
 8007b38:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8007b3a:	683b      	ldr	r3, [r7, #0]
 8007b3c:	691b      	ldr	r3, [r3, #16]
 8007b3e:	1c5a      	adds	r2, r3, #1
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8007b44:	683b      	ldr	r3, [r7, #0]
 8007b46:	7e1b      	ldrb	r3, [r3, #24]
 8007b48:	b2db      	uxtb	r3, r3
 8007b4a:	f003 0307 	and.w	r3, r3, #7
 8007b4e:	3302      	adds	r3, #2
 8007b50:	2201      	movs	r2, #1
 8007b52:	fa02 f303 	lsl.w	r3, r2, r3
 8007b56:	687a      	ldr	r2, [r7, #4]
 8007b58:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8007b5a:	fb02 f203 	mul.w	r2, r2, r3
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8007b62:	683b      	ldr	r3, [r7, #0]
 8007b64:	7a1b      	ldrb	r3, [r3, #8]
 8007b66:	b2db      	uxtb	r3, r3
 8007b68:	f003 030f 	and.w	r3, r3, #15
 8007b6c:	2201      	movs	r2, #1
 8007b6e:	409a      	lsls	r2, r3
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b78:	687a      	ldr	r2, [r7, #4]
 8007b7a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8007b7c:	0a52      	lsrs	r2, r2, #9
 8007b7e:	fb02 f203 	mul.w	r2, r2, r3
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007b8c:	661a      	str	r2, [r3, #96]	; 0x60
 8007b8e:	e031      	b.n	8007bf4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b94:	2b01      	cmp	r3, #1
 8007b96:	d11d      	bne.n	8007bd4 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007b9c:	041b      	lsls	r3, r3, #16
 8007b9e:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007ba6:	0c1b      	lsrs	r3, r3, #16
 8007ba8:	431a      	orrs	r2, r3
 8007baa:	683b      	ldr	r3, [r7, #0]
 8007bac:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8007bae:	683b      	ldr	r3, [r7, #0]
 8007bb0:	691b      	ldr	r3, [r3, #16]
 8007bb2:	3301      	adds	r3, #1
 8007bb4:	029a      	lsls	r2, r3, #10
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007bc8:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	661a      	str	r2, [r3, #96]	; 0x60
 8007bd2:	e00f      	b.n	8007bf4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	4a58      	ldr	r2, [pc, #352]	; (8007d3c <HAL_SD_GetCardCSD+0x344>)
 8007bda:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007be0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	2201      	movs	r2, #1
 8007bec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8007bf0:	2301      	movs	r3, #1
 8007bf2:	e09d      	b.n	8007d30 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007bf8:	0b9b      	lsrs	r3, r3, #14
 8007bfa:	b2db      	uxtb	r3, r3
 8007bfc:	f003 0301 	and.w	r3, r3, #1
 8007c00:	b2da      	uxtb	r2, r3
 8007c02:	683b      	ldr	r3, [r7, #0]
 8007c04:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007c0a:	09db      	lsrs	r3, r3, #7
 8007c0c:	b2db      	uxtb	r3, r3
 8007c0e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007c12:	b2da      	uxtb	r2, r3
 8007c14:	683b      	ldr	r3, [r7, #0]
 8007c16:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007c1c:	b2db      	uxtb	r3, r3
 8007c1e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007c22:	b2da      	uxtb	r2, r3
 8007c24:	683b      	ldr	r3, [r7, #0]
 8007c26:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c2c:	0fdb      	lsrs	r3, r3, #31
 8007c2e:	b2da      	uxtb	r2, r3
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c38:	0f5b      	lsrs	r3, r3, #29
 8007c3a:	b2db      	uxtb	r3, r3
 8007c3c:	f003 0303 	and.w	r3, r3, #3
 8007c40:	b2da      	uxtb	r2, r3
 8007c42:	683b      	ldr	r3, [r7, #0]
 8007c44:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c4a:	0e9b      	lsrs	r3, r3, #26
 8007c4c:	b2db      	uxtb	r3, r3
 8007c4e:	f003 0307 	and.w	r3, r3, #7
 8007c52:	b2da      	uxtb	r2, r3
 8007c54:	683b      	ldr	r3, [r7, #0]
 8007c56:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c5c:	0d9b      	lsrs	r3, r3, #22
 8007c5e:	b2db      	uxtb	r3, r3
 8007c60:	f003 030f 	and.w	r3, r3, #15
 8007c64:	b2da      	uxtb	r2, r3
 8007c66:	683b      	ldr	r3, [r7, #0]
 8007c68:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c6e:	0d5b      	lsrs	r3, r3, #21
 8007c70:	b2db      	uxtb	r3, r3
 8007c72:	f003 0301 	and.w	r3, r3, #1
 8007c76:	b2da      	uxtb	r2, r3
 8007c78:	683b      	ldr	r3, [r7, #0]
 8007c7a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8007c7e:	683b      	ldr	r3, [r7, #0]
 8007c80:	2200      	movs	r2, #0
 8007c82:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c8a:	0c1b      	lsrs	r3, r3, #16
 8007c8c:	b2db      	uxtb	r3, r3
 8007c8e:	f003 0301 	and.w	r3, r3, #1
 8007c92:	b2da      	uxtb	r2, r3
 8007c94:	683b      	ldr	r3, [r7, #0]
 8007c96:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c9e:	0bdb      	lsrs	r3, r3, #15
 8007ca0:	b2db      	uxtb	r3, r3
 8007ca2:	f003 0301 	and.w	r3, r3, #1
 8007ca6:	b2da      	uxtb	r2, r3
 8007ca8:	683b      	ldr	r3, [r7, #0]
 8007caa:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007cb2:	0b9b      	lsrs	r3, r3, #14
 8007cb4:	b2db      	uxtb	r3, r3
 8007cb6:	f003 0301 	and.w	r3, r3, #1
 8007cba:	b2da      	uxtb	r2, r3
 8007cbc:	683b      	ldr	r3, [r7, #0]
 8007cbe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007cc6:	0b5b      	lsrs	r3, r3, #13
 8007cc8:	b2db      	uxtb	r3, r3
 8007cca:	f003 0301 	and.w	r3, r3, #1
 8007cce:	b2da      	uxtb	r2, r3
 8007cd0:	683b      	ldr	r3, [r7, #0]
 8007cd2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007cda:	0b1b      	lsrs	r3, r3, #12
 8007cdc:	b2db      	uxtb	r3, r3
 8007cde:	f003 0301 	and.w	r3, r3, #1
 8007ce2:	b2da      	uxtb	r2, r3
 8007ce4:	683b      	ldr	r3, [r7, #0]
 8007ce6:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007cee:	0a9b      	lsrs	r3, r3, #10
 8007cf0:	b2db      	uxtb	r3, r3
 8007cf2:	f003 0303 	and.w	r3, r3, #3
 8007cf6:	b2da      	uxtb	r2, r3
 8007cf8:	683b      	ldr	r3, [r7, #0]
 8007cfa:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d02:	0a1b      	lsrs	r3, r3, #8
 8007d04:	b2db      	uxtb	r3, r3
 8007d06:	f003 0303 	and.w	r3, r3, #3
 8007d0a:	b2da      	uxtb	r2, r3
 8007d0c:	683b      	ldr	r3, [r7, #0]
 8007d0e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d16:	085b      	lsrs	r3, r3, #1
 8007d18:	b2db      	uxtb	r3, r3
 8007d1a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007d1e:	b2da      	uxtb	r2, r3
 8007d20:	683b      	ldr	r3, [r7, #0]
 8007d22:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8007d26:	683b      	ldr	r3, [r7, #0]
 8007d28:	2201      	movs	r2, #1
 8007d2a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8007d2e:	2300      	movs	r3, #0
}
 8007d30:	4618      	mov	r0, r3
 8007d32:	370c      	adds	r7, #12
 8007d34:	46bd      	mov	sp, r7
 8007d36:	bc80      	pop	{r7}
 8007d38:	4770      	bx	lr
 8007d3a:	bf00      	nop
 8007d3c:	004005ff 	.word	0x004005ff

08007d40 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8007d40:	b480      	push	{r7}
 8007d42:	b083      	sub	sp, #12
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	6078      	str	r0, [r7, #4]
 8007d48:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007d4e:	683b      	ldr	r3, [r7, #0]
 8007d50:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007d56:	683b      	ldr	r3, [r7, #0]
 8007d58:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007d5e:	683b      	ldr	r3, [r7, #0]
 8007d60:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007d66:	683b      	ldr	r3, [r7, #0]
 8007d68:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007d6e:	683b      	ldr	r3, [r7, #0]
 8007d70:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007d76:	683b      	ldr	r3, [r7, #0]
 8007d78:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007d7e:	683b      	ldr	r3, [r7, #0]
 8007d80:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007d86:	683b      	ldr	r3, [r7, #0]
 8007d88:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8007d8a:	2300      	movs	r3, #0
}
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	370c      	adds	r7, #12
 8007d90:	46bd      	mov	sp, r7
 8007d92:	bc80      	pop	{r7}
 8007d94:	4770      	bx	lr
	...

08007d98 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8007d98:	b5b0      	push	{r4, r5, r7, lr}
 8007d9a:	b08e      	sub	sp, #56	; 0x38
 8007d9c:	af04      	add	r7, sp, #16
 8007d9e:	6078      	str	r0, [r7, #4]
 8007da0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	2203      	movs	r2, #3
 8007da6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007dae:	2b03      	cmp	r3, #3
 8007db0:	d02e      	beq.n	8007e10 <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8007db2:	683b      	ldr	r3, [r7, #0]
 8007db4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007db8:	d106      	bne.n	8007dc8 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007dbe:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	639a      	str	r2, [r3, #56]	; 0x38
 8007dc6:	e029      	b.n	8007e1c <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8007dc8:	683b      	ldr	r3, [r7, #0]
 8007dca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007dce:	d10a      	bne.n	8007de6 <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8007dd0:	6878      	ldr	r0, [r7, #4]
 8007dd2:	f000 fa6f 	bl	80082b4 <SD_WideBus_Enable>
 8007dd6:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dde:	431a      	orrs	r2, r3
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	639a      	str	r2, [r3, #56]	; 0x38
 8007de4:	e01a      	b.n	8007e1c <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8007de6:	683b      	ldr	r3, [r7, #0]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d10a      	bne.n	8007e02 <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8007dec:	6878      	ldr	r0, [r7, #4]
 8007dee:	f000 faac 	bl	800834a <SD_WideBus_Disable>
 8007df2:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dfa:	431a      	orrs	r2, r3
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	639a      	str	r2, [r3, #56]	; 0x38
 8007e00:	e00c      	b.n	8007e1c <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e06:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	639a      	str	r2, [r3, #56]	; 0x38
 8007e0e:	e005      	b.n	8007e1c <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e14:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d009      	beq.n	8007e38 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	4a18      	ldr	r2, [pc, #96]	; (8007e8c <HAL_SD_ConfigWideBusOperation+0xf4>)
 8007e2a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	2201      	movs	r2, #1
 8007e30:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8007e34:	2301      	movs	r3, #1
 8007e36:	e024      	b.n	8007e82 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	685b      	ldr	r3, [r3, #4]
 8007e3c:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	689b      	ldr	r3, [r3, #8]
 8007e42:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	68db      	ldr	r3, [r3, #12]
 8007e48:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 8007e4a:	683b      	ldr	r3, [r7, #0]
 8007e4c:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	695b      	ldr	r3, [r3, #20]
 8007e52:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	699b      	ldr	r3, [r3, #24]
 8007e58:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681d      	ldr	r5, [r3, #0]
 8007e5e:	466c      	mov	r4, sp
 8007e60:	f107 0318 	add.w	r3, r7, #24
 8007e64:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007e68:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007e6c:	f107 030c 	add.w	r3, r7, #12
 8007e70:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007e72:	4628      	mov	r0, r5
 8007e74:	f001 fba6 	bl	80095c4 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	2201      	movs	r2, #1
 8007e7c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8007e80:	2300      	movs	r3, #0
}
 8007e82:	4618      	mov	r0, r3
 8007e84:	3728      	adds	r7, #40	; 0x28
 8007e86:	46bd      	mov	sp, r7
 8007e88:	bdb0      	pop	{r4, r5, r7, pc}
 8007e8a:	bf00      	nop
 8007e8c:	004005ff 	.word	0x004005ff

08007e90 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8007e90:	b580      	push	{r7, lr}
 8007e92:	b086      	sub	sp, #24
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8007e98:	2300      	movs	r3, #0
 8007e9a:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8007e9c:	f107 030c 	add.w	r3, r7, #12
 8007ea0:	4619      	mov	r1, r3
 8007ea2:	6878      	ldr	r0, [r7, #4]
 8007ea4:	f000 f9de 	bl	8008264 <SD_SendStatus>
 8007ea8:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007eaa:	697b      	ldr	r3, [r7, #20]
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d005      	beq.n	8007ebc <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007eb4:	697b      	ldr	r3, [r7, #20]
 8007eb6:	431a      	orrs	r2, r3
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	0a5b      	lsrs	r3, r3, #9
 8007ec0:	f003 030f 	and.w	r3, r3, #15
 8007ec4:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8007ec6:	693b      	ldr	r3, [r7, #16]
}
 8007ec8:	4618      	mov	r0, r3
 8007eca:	3718      	adds	r7, #24
 8007ecc:	46bd      	mov	sp, r7
 8007ece:	bd80      	pop	{r7, pc}

08007ed0 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	b084      	sub	sp, #16
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007edc:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	f240 523a 	movw	r2, #1338	; 0x53a
 8007ee6:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8007ee8:	68f8      	ldr	r0, [r7, #12]
 8007eea:	f7ff ffd1 	bl	8007e90 <HAL_SD_GetCardState>
 8007eee:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	2201      	movs	r2, #1
 8007ef4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	2200      	movs	r2, #0
 8007efc:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8007efe:	68bb      	ldr	r3, [r7, #8]
 8007f00:	2b06      	cmp	r3, #6
 8007f02:	d002      	beq.n	8007f0a <SD_DMATxAbort+0x3a>
 8007f04:	68bb      	ldr	r3, [r7, #8]
 8007f06:	2b05      	cmp	r3, #5
 8007f08:	d10a      	bne.n	8007f20 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	4618      	mov	r0, r3
 8007f10:	f001 fcd6 	bl	80098c0 <SDMMC_CmdStopTransfer>
 8007f14:	4602      	mov	r2, r0
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f1a:	431a      	orrs	r2, r3
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d103      	bne.n	8007f30 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8007f28:	68f8      	ldr	r0, [r7, #12]
 8007f2a:	f003 fd07 	bl	800b93c <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8007f2e:	e002      	b.n	8007f36 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8007f30:	68f8      	ldr	r0, [r7, #12]
 8007f32:	f7ff fd57 	bl	80079e4 <HAL_SD_ErrorCallback>
}
 8007f36:	bf00      	nop
 8007f38:	3710      	adds	r7, #16
 8007f3a:	46bd      	mov	sp, r7
 8007f3c:	bd80      	pop	{r7, pc}

08007f3e <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8007f3e:	b580      	push	{r7, lr}
 8007f40:	b084      	sub	sp, #16
 8007f42:	af00      	add	r7, sp, #0
 8007f44:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f4a:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	f240 523a 	movw	r2, #1338	; 0x53a
 8007f54:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8007f56:	68f8      	ldr	r0, [r7, #12]
 8007f58:	f7ff ff9a 	bl	8007e90 <HAL_SD_GetCardState>
 8007f5c:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	2201      	movs	r2, #1
 8007f62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	2200      	movs	r2, #0
 8007f6a:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8007f6c:	68bb      	ldr	r3, [r7, #8]
 8007f6e:	2b06      	cmp	r3, #6
 8007f70:	d002      	beq.n	8007f78 <SD_DMARxAbort+0x3a>
 8007f72:	68bb      	ldr	r3, [r7, #8]
 8007f74:	2b05      	cmp	r3, #5
 8007f76:	d10a      	bne.n	8007f8e <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	f001 fc9f 	bl	80098c0 <SDMMC_CmdStopTransfer>
 8007f82:	4602      	mov	r2, r0
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f88:	431a      	orrs	r2, r3
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d103      	bne.n	8007f9e <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8007f96:	68f8      	ldr	r0, [r7, #12]
 8007f98:	f003 fcd0 	bl	800b93c <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8007f9c:	e002      	b.n	8007fa4 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8007f9e:	68f8      	ldr	r0, [r7, #12]
 8007fa0:	f7ff fd20 	bl	80079e4 <HAL_SD_ErrorCallback>
}
 8007fa4:	bf00      	nop
 8007fa6:	3710      	adds	r7, #16
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	bd80      	pop	{r7, pc}

08007fac <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8007fac:	b5b0      	push	{r4, r5, r7, lr}
 8007fae:	b094      	sub	sp, #80	; 0x50
 8007fb0:	af04      	add	r7, sp, #16
 8007fb2:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8007fb4:	2301      	movs	r3, #1
 8007fb6:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	4618      	mov	r0, r3
 8007fbe:	f001 fb56 	bl	800966e <SDIO_GetPowerState>
 8007fc2:	4603      	mov	r3, r0
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d102      	bne.n	8007fce <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007fc8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007fcc:	e0b7      	b.n	800813e <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007fd2:	2b03      	cmp	r3, #3
 8007fd4:	d02f      	beq.n	8008036 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	4618      	mov	r0, r3
 8007fdc:	f001 fd7a 	bl	8009ad4 <SDMMC_CmdSendCID>
 8007fe0:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007fe2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d001      	beq.n	8007fec <SD_InitCard+0x40>
    {
      return errorstate;
 8007fe8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007fea:	e0a8      	b.n	800813e <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	2100      	movs	r1, #0
 8007ff2:	4618      	mov	r0, r3
 8007ff4:	f001 fb7d 	bl	80096f2 <SDIO_GetResponse>
 8007ff8:	4602      	mov	r2, r0
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	2104      	movs	r1, #4
 8008004:	4618      	mov	r0, r3
 8008006:	f001 fb74 	bl	80096f2 <SDIO_GetResponse>
 800800a:	4602      	mov	r2, r0
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	2108      	movs	r1, #8
 8008016:	4618      	mov	r0, r3
 8008018:	f001 fb6b 	bl	80096f2 <SDIO_GetResponse>
 800801c:	4602      	mov	r2, r0
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	210c      	movs	r1, #12
 8008028:	4618      	mov	r0, r3
 800802a:	f001 fb62 	bl	80096f2 <SDIO_GetResponse>
 800802e:	4602      	mov	r2, r0
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800803a:	2b03      	cmp	r3, #3
 800803c:	d00d      	beq.n	800805a <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	f107 020e 	add.w	r2, r7, #14
 8008046:	4611      	mov	r1, r2
 8008048:	4618      	mov	r0, r3
 800804a:	f001 fd80 	bl	8009b4e <SDMMC_CmdSetRelAdd>
 800804e:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008050:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008052:	2b00      	cmp	r3, #0
 8008054:	d001      	beq.n	800805a <SD_InitCard+0xae>
    {
      return errorstate;
 8008056:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008058:	e071      	b.n	800813e <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800805e:	2b03      	cmp	r3, #3
 8008060:	d036      	beq.n	80080d0 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8008062:	89fb      	ldrh	r3, [r7, #14]
 8008064:	461a      	mov	r2, r3
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681a      	ldr	r2, [r3, #0]
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008072:	041b      	lsls	r3, r3, #16
 8008074:	4619      	mov	r1, r3
 8008076:	4610      	mov	r0, r2
 8008078:	f001 fd4a 	bl	8009b10 <SDMMC_CmdSendCSD>
 800807c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800807e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008080:	2b00      	cmp	r3, #0
 8008082:	d001      	beq.n	8008088 <SD_InitCard+0xdc>
    {
      return errorstate;
 8008084:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008086:	e05a      	b.n	800813e <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	2100      	movs	r1, #0
 800808e:	4618      	mov	r0, r3
 8008090:	f001 fb2f 	bl	80096f2 <SDIO_GetResponse>
 8008094:	4602      	mov	r2, r0
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	2104      	movs	r1, #4
 80080a0:	4618      	mov	r0, r3
 80080a2:	f001 fb26 	bl	80096f2 <SDIO_GetResponse>
 80080a6:	4602      	mov	r2, r0
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	2108      	movs	r1, #8
 80080b2:	4618      	mov	r0, r3
 80080b4:	f001 fb1d 	bl	80096f2 <SDIO_GetResponse>
 80080b8:	4602      	mov	r2, r0
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	210c      	movs	r1, #12
 80080c4:	4618      	mov	r0, r3
 80080c6:	f001 fb14 	bl	80096f2 <SDIO_GetResponse>
 80080ca:	4602      	mov	r2, r0
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	2104      	movs	r1, #4
 80080d6:	4618      	mov	r0, r3
 80080d8:	f001 fb0b 	bl	80096f2 <SDIO_GetResponse>
 80080dc:	4603      	mov	r3, r0
 80080de:	0d1a      	lsrs	r2, r3, #20
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80080e4:	f107 0310 	add.w	r3, r7, #16
 80080e8:	4619      	mov	r1, r3
 80080ea:	6878      	ldr	r0, [r7, #4]
 80080ec:	f7ff fc84 	bl	80079f8 <HAL_SD_GetCardCSD>
 80080f0:	4603      	mov	r3, r0
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d002      	beq.n	80080fc <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80080f6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80080fa:	e020      	b.n	800813e <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	6819      	ldr	r1, [r3, #0]
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008104:	041b      	lsls	r3, r3, #16
 8008106:	f04f 0400 	mov.w	r4, #0
 800810a:	461a      	mov	r2, r3
 800810c:	4623      	mov	r3, r4
 800810e:	4608      	mov	r0, r1
 8008110:	f001 fbf8 	bl	8009904 <SDMMC_CmdSelDesel>
 8008114:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8008116:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008118:	2b00      	cmp	r3, #0
 800811a:	d001      	beq.n	8008120 <SD_InitCard+0x174>
  {
    return errorstate;
 800811c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800811e:	e00e      	b.n	800813e <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681d      	ldr	r5, [r3, #0]
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	466c      	mov	r4, sp
 8008128:	f103 0210 	add.w	r2, r3, #16
 800812c:	ca07      	ldmia	r2, {r0, r1, r2}
 800812e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008132:	3304      	adds	r3, #4
 8008134:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008136:	4628      	mov	r0, r5
 8008138:	f001 fa44 	bl	80095c4 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800813c:	2300      	movs	r3, #0
}
 800813e:	4618      	mov	r0, r3
 8008140:	3740      	adds	r7, #64	; 0x40
 8008142:	46bd      	mov	sp, r7
 8008144:	bdb0      	pop	{r4, r5, r7, pc}
	...

08008148 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8008148:	b580      	push	{r7, lr}
 800814a:	b086      	sub	sp, #24
 800814c:	af00      	add	r7, sp, #0
 800814e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008150:	2300      	movs	r3, #0
 8008152:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8008154:	2300      	movs	r3, #0
 8008156:	617b      	str	r3, [r7, #20]
 8008158:	2300      	movs	r3, #0
 800815a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	4618      	mov	r0, r3
 8008162:	f001 fbf2 	bl	800994a <SDMMC_CmdGoIdleState>
 8008166:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	2b00      	cmp	r3, #0
 800816c:	d001      	beq.n	8008172 <SD_PowerON+0x2a>
  {
    return errorstate;
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	e072      	b.n	8008258 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	4618      	mov	r0, r3
 8008178:	f001 fc05 	bl	8009986 <SDMMC_CmdOperCond>
 800817c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	2b00      	cmp	r3, #0
 8008182:	d00d      	beq.n	80081a0 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	2200      	movs	r2, #0
 8008188:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	4618      	mov	r0, r3
 8008190:	f001 fbdb 	bl	800994a <SDMMC_CmdGoIdleState>
 8008194:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	2b00      	cmp	r3, #0
 800819a:	d004      	beq.n	80081a6 <SD_PowerON+0x5e>
    {
      return errorstate;
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	e05b      	b.n	8008258 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	2201      	movs	r2, #1
 80081a4:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80081aa:	2b01      	cmp	r3, #1
 80081ac:	d137      	bne.n	800821e <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	2100      	movs	r1, #0
 80081b4:	4618      	mov	r0, r3
 80081b6:	f001 fc05 	bl	80099c4 <SDMMC_CmdAppCommand>
 80081ba:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d02d      	beq.n	800821e <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80081c2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80081c6:	e047      	b.n	8008258 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	2100      	movs	r1, #0
 80081ce:	4618      	mov	r0, r3
 80081d0:	f001 fbf8 	bl	80099c4 <SDMMC_CmdAppCommand>
 80081d4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d001      	beq.n	80081e0 <SD_PowerON+0x98>
    {
      return errorstate;
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	e03b      	b.n	8008258 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	491e      	ldr	r1, [pc, #120]	; (8008260 <SD_PowerON+0x118>)
 80081e6:	4618      	mov	r0, r3
 80081e8:	f001 fc0e 	bl	8009a08 <SDMMC_CmdAppOperCommand>
 80081ec:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d002      	beq.n	80081fa <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80081f4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80081f8:	e02e      	b.n	8008258 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	2100      	movs	r1, #0
 8008200:	4618      	mov	r0, r3
 8008202:	f001 fa76 	bl	80096f2 <SDIO_GetResponse>
 8008206:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8008208:	697b      	ldr	r3, [r7, #20]
 800820a:	0fdb      	lsrs	r3, r3, #31
 800820c:	2b01      	cmp	r3, #1
 800820e:	d101      	bne.n	8008214 <SD_PowerON+0xcc>
 8008210:	2301      	movs	r3, #1
 8008212:	e000      	b.n	8008216 <SD_PowerON+0xce>
 8008214:	2300      	movs	r3, #0
 8008216:	613b      	str	r3, [r7, #16]

    count++;
 8008218:	68bb      	ldr	r3, [r7, #8]
 800821a:	3301      	adds	r3, #1
 800821c:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800821e:	68bb      	ldr	r3, [r7, #8]
 8008220:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8008224:	4293      	cmp	r3, r2
 8008226:	d802      	bhi.n	800822e <SD_PowerON+0xe6>
 8008228:	693b      	ldr	r3, [r7, #16]
 800822a:	2b00      	cmp	r3, #0
 800822c:	d0cc      	beq.n	80081c8 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800822e:	68bb      	ldr	r3, [r7, #8]
 8008230:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8008234:	4293      	cmp	r3, r2
 8008236:	d902      	bls.n	800823e <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8008238:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800823c:	e00c      	b.n	8008258 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800823e:	697b      	ldr	r3, [r7, #20]
 8008240:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008244:	2b00      	cmp	r3, #0
 8008246:	d003      	beq.n	8008250 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	2201      	movs	r2, #1
 800824c:	645a      	str	r2, [r3, #68]	; 0x44
 800824e:	e002      	b.n	8008256 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	2200      	movs	r2, #0
 8008254:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8008256:	2300      	movs	r3, #0
}
 8008258:	4618      	mov	r0, r3
 800825a:	3718      	adds	r7, #24
 800825c:	46bd      	mov	sp, r7
 800825e:	bd80      	pop	{r7, pc}
 8008260:	c1100000 	.word	0xc1100000

08008264 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8008264:	b580      	push	{r7, lr}
 8008266:	b084      	sub	sp, #16
 8008268:	af00      	add	r7, sp, #0
 800826a:	6078      	str	r0, [r7, #4]
 800826c:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800826e:	683b      	ldr	r3, [r7, #0]
 8008270:	2b00      	cmp	r3, #0
 8008272:	d102      	bne.n	800827a <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8008274:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008278:	e018      	b.n	80082ac <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681a      	ldr	r2, [r3, #0]
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008282:	041b      	lsls	r3, r3, #16
 8008284:	4619      	mov	r1, r3
 8008286:	4610      	mov	r0, r2
 8008288:	f001 fc82 	bl	8009b90 <SDMMC_CmdSendStatus>
 800828c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	2b00      	cmp	r3, #0
 8008292:	d001      	beq.n	8008298 <SD_SendStatus+0x34>
  {
    return errorstate;
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	e009      	b.n	80082ac <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	2100      	movs	r1, #0
 800829e:	4618      	mov	r0, r3
 80082a0:	f001 fa27 	bl	80096f2 <SDIO_GetResponse>
 80082a4:	4602      	mov	r2, r0
 80082a6:	683b      	ldr	r3, [r7, #0]
 80082a8:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80082aa:	2300      	movs	r3, #0
}
 80082ac:	4618      	mov	r0, r3
 80082ae:	3710      	adds	r7, #16
 80082b0:	46bd      	mov	sp, r7
 80082b2:	bd80      	pop	{r7, pc}

080082b4 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 80082b4:	b580      	push	{r7, lr}
 80082b6:	b086      	sub	sp, #24
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80082bc:	2300      	movs	r3, #0
 80082be:	60fb      	str	r3, [r7, #12]
 80082c0:	2300      	movs	r3, #0
 80082c2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	2100      	movs	r1, #0
 80082ca:	4618      	mov	r0, r3
 80082cc:	f001 fa11 	bl	80096f2 <SDIO_GetResponse>
 80082d0:	4603      	mov	r3, r0
 80082d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80082d6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80082da:	d102      	bne.n	80082e2 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80082dc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80082e0:	e02f      	b.n	8008342 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80082e2:	f107 030c 	add.w	r3, r7, #12
 80082e6:	4619      	mov	r1, r3
 80082e8:	6878      	ldr	r0, [r7, #4]
 80082ea:	f000 f879 	bl	80083e0 <SD_FindSCR>
 80082ee:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80082f0:	697b      	ldr	r3, [r7, #20]
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d001      	beq.n	80082fa <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 80082f6:	697b      	ldr	r3, [r7, #20]
 80082f8:	e023      	b.n	8008342 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80082fa:	693b      	ldr	r3, [r7, #16]
 80082fc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008300:	2b00      	cmp	r3, #0
 8008302:	d01c      	beq.n	800833e <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681a      	ldr	r2, [r3, #0]
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800830c:	041b      	lsls	r3, r3, #16
 800830e:	4619      	mov	r1, r3
 8008310:	4610      	mov	r0, r2
 8008312:	f001 fb57 	bl	80099c4 <SDMMC_CmdAppCommand>
 8008316:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008318:	697b      	ldr	r3, [r7, #20]
 800831a:	2b00      	cmp	r3, #0
 800831c:	d001      	beq.n	8008322 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800831e:	697b      	ldr	r3, [r7, #20]
 8008320:	e00f      	b.n	8008342 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	2102      	movs	r1, #2
 8008328:	4618      	mov	r0, r3
 800832a:	f001 fb90 	bl	8009a4e <SDMMC_CmdBusWidth>
 800832e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008330:	697b      	ldr	r3, [r7, #20]
 8008332:	2b00      	cmp	r3, #0
 8008334:	d001      	beq.n	800833a <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8008336:	697b      	ldr	r3, [r7, #20]
 8008338:	e003      	b.n	8008342 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800833a:	2300      	movs	r3, #0
 800833c:	e001      	b.n	8008342 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800833e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8008342:	4618      	mov	r0, r3
 8008344:	3718      	adds	r7, #24
 8008346:	46bd      	mov	sp, r7
 8008348:	bd80      	pop	{r7, pc}

0800834a <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800834a:	b580      	push	{r7, lr}
 800834c:	b086      	sub	sp, #24
 800834e:	af00      	add	r7, sp, #0
 8008350:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8008352:	2300      	movs	r3, #0
 8008354:	60fb      	str	r3, [r7, #12]
 8008356:	2300      	movs	r3, #0
 8008358:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	2100      	movs	r1, #0
 8008360:	4618      	mov	r0, r3
 8008362:	f001 f9c6 	bl	80096f2 <SDIO_GetResponse>
 8008366:	4603      	mov	r3, r0
 8008368:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800836c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008370:	d102      	bne.n	8008378 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8008372:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008376:	e02f      	b.n	80083d8 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8008378:	f107 030c 	add.w	r3, r7, #12
 800837c:	4619      	mov	r1, r3
 800837e:	6878      	ldr	r0, [r7, #4]
 8008380:	f000 f82e 	bl	80083e0 <SD_FindSCR>
 8008384:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008386:	697b      	ldr	r3, [r7, #20]
 8008388:	2b00      	cmp	r3, #0
 800838a:	d001      	beq.n	8008390 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800838c:	697b      	ldr	r3, [r7, #20]
 800838e:	e023      	b.n	80083d8 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8008390:	693b      	ldr	r3, [r7, #16]
 8008392:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008396:	2b00      	cmp	r3, #0
 8008398:	d01c      	beq.n	80083d4 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681a      	ldr	r2, [r3, #0]
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80083a2:	041b      	lsls	r3, r3, #16
 80083a4:	4619      	mov	r1, r3
 80083a6:	4610      	mov	r0, r2
 80083a8:	f001 fb0c 	bl	80099c4 <SDMMC_CmdAppCommand>
 80083ac:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80083ae:	697b      	ldr	r3, [r7, #20]
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d001      	beq.n	80083b8 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 80083b4:	697b      	ldr	r3, [r7, #20]
 80083b6:	e00f      	b.n	80083d8 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	2100      	movs	r1, #0
 80083be:	4618      	mov	r0, r3
 80083c0:	f001 fb45 	bl	8009a4e <SDMMC_CmdBusWidth>
 80083c4:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80083c6:	697b      	ldr	r3, [r7, #20]
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d001      	beq.n	80083d0 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 80083cc:	697b      	ldr	r3, [r7, #20]
 80083ce:	e003      	b.n	80083d8 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80083d0:	2300      	movs	r3, #0
 80083d2:	e001      	b.n	80083d8 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80083d4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80083d8:	4618      	mov	r0, r3
 80083da:	3718      	adds	r7, #24
 80083dc:	46bd      	mov	sp, r7
 80083de:	bd80      	pop	{r7, pc}

080083e0 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 80083e0:	b590      	push	{r4, r7, lr}
 80083e2:	b08f      	sub	sp, #60	; 0x3c
 80083e4:	af00      	add	r7, sp, #0
 80083e6:	6078      	str	r0, [r7, #4]
 80083e8:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80083ea:	f7fa f9a7 	bl	800273c <HAL_GetTick>
 80083ee:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 80083f0:	2300      	movs	r3, #0
 80083f2:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 80083f4:	2300      	movs	r3, #0
 80083f6:	60bb      	str	r3, [r7, #8]
 80083f8:	2300      	movs	r3, #0
 80083fa:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 80083fc:	683b      	ldr	r3, [r7, #0]
 80083fe:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	2108      	movs	r1, #8
 8008406:	4618      	mov	r0, r3
 8008408:	f001 f9b0 	bl	800976c <SDMMC_CmdBlockLength>
 800840c:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800840e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008410:	2b00      	cmp	r3, #0
 8008412:	d001      	beq.n	8008418 <SD_FindSCR+0x38>
  {
    return errorstate;
 8008414:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008416:	e0a9      	b.n	800856c <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681a      	ldr	r2, [r3, #0]
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008420:	041b      	lsls	r3, r3, #16
 8008422:	4619      	mov	r1, r3
 8008424:	4610      	mov	r0, r2
 8008426:	f001 facd 	bl	80099c4 <SDMMC_CmdAppCommand>
 800842a:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800842c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800842e:	2b00      	cmp	r3, #0
 8008430:	d001      	beq.n	8008436 <SD_FindSCR+0x56>
  {
    return errorstate;
 8008432:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008434:	e09a      	b.n	800856c <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008436:	f04f 33ff 	mov.w	r3, #4294967295
 800843a:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800843c:	2308      	movs	r3, #8
 800843e:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8008440:	2330      	movs	r3, #48	; 0x30
 8008442:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8008444:	2302      	movs	r3, #2
 8008446:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8008448:	2300      	movs	r3, #0
 800844a:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 800844c:	2301      	movs	r3, #1
 800844e:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	f107 0210 	add.w	r2, r7, #16
 8008458:	4611      	mov	r1, r2
 800845a:	4618      	mov	r0, r3
 800845c:	f001 f95b 	bl	8009716 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	4618      	mov	r0, r3
 8008466:	f001 fb14 	bl	8009a92 <SDMMC_CmdSendSCR>
 800846a:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800846c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800846e:	2b00      	cmp	r3, #0
 8008470:	d022      	beq.n	80084b8 <SD_FindSCR+0xd8>
  {
    return errorstate;
 8008472:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008474:	e07a      	b.n	800856c <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800847c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008480:	2b00      	cmp	r3, #0
 8008482:	d00e      	beq.n	80084a2 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	6819      	ldr	r1, [r3, #0]
 8008488:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800848a:	009b      	lsls	r3, r3, #2
 800848c:	f107 0208 	add.w	r2, r7, #8
 8008490:	18d4      	adds	r4, r2, r3
 8008492:	4608      	mov	r0, r1
 8008494:	f001 f8c0 	bl	8009618 <SDIO_ReadFIFO>
 8008498:	4603      	mov	r3, r0
 800849a:	6023      	str	r3, [r4, #0]
      index++;
 800849c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800849e:	3301      	adds	r3, #1
 80084a0:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80084a2:	f7fa f94b 	bl	800273c <HAL_GetTick>
 80084a6:	4602      	mov	r2, r0
 80084a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084aa:	1ad3      	subs	r3, r2, r3
 80084ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084b0:	d102      	bne.n	80084b8 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80084b2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80084b6:	e059      	b.n	800856c <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80084be:	f240 432a 	movw	r3, #1066	; 0x42a
 80084c2:	4013      	ands	r3, r2
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d0d6      	beq.n	8008476 <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80084ce:	f003 0308 	and.w	r3, r3, #8
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d005      	beq.n	80084e2 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	2208      	movs	r2, #8
 80084dc:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 80084de:	2308      	movs	r3, #8
 80084e0:	e044      	b.n	800856c <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80084e8:	f003 0302 	and.w	r3, r3, #2
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d005      	beq.n	80084fc <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	2202      	movs	r2, #2
 80084f6:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80084f8:	2302      	movs	r3, #2
 80084fa:	e037      	b.n	800856c <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008502:	f003 0320 	and.w	r3, r3, #32
 8008506:	2b00      	cmp	r3, #0
 8008508:	d005      	beq.n	8008516 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	2220      	movs	r2, #32
 8008510:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8008512:	2320      	movs	r3, #32
 8008514:	e02a      	b.n	800856c <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	f240 523a 	movw	r2, #1338	; 0x53a
 800851e:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	061a      	lsls	r2, r3, #24
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	021b      	lsls	r3, r3, #8
 8008528:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800852c:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	0a1b      	lsrs	r3, r3, #8
 8008532:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8008536:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	0e1b      	lsrs	r3, r3, #24
 800853c:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800853e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008540:	601a      	str	r2, [r3, #0]
    scr++;
 8008542:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008544:	3304      	adds	r3, #4
 8008546:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8008548:	68bb      	ldr	r3, [r7, #8]
 800854a:	061a      	lsls	r2, r3, #24
 800854c:	68bb      	ldr	r3, [r7, #8]
 800854e:	021b      	lsls	r3, r3, #8
 8008550:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008554:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8008556:	68bb      	ldr	r3, [r7, #8]
 8008558:	0a1b      	lsrs	r3, r3, #8
 800855a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800855e:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8008560:	68bb      	ldr	r3, [r7, #8]
 8008562:	0e1b      	lsrs	r3, r3, #24
 8008564:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8008566:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008568:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800856a:	2300      	movs	r3, #0
}
 800856c:	4618      	mov	r0, r3
 800856e:	373c      	adds	r7, #60	; 0x3c
 8008570:	46bd      	mov	sp, r7
 8008572:	bd90      	pop	{r4, r7, pc}

08008574 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8008574:	b580      	push	{r7, lr}
 8008576:	b086      	sub	sp, #24
 8008578:	af00      	add	r7, sp, #0
 800857a:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008580:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008586:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8008588:	693b      	ldr	r3, [r7, #16]
 800858a:	2b00      	cmp	r3, #0
 800858c:	d03f      	beq.n	800860e <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800858e:	2300      	movs	r3, #0
 8008590:	617b      	str	r3, [r7, #20]
 8008592:	e033      	b.n	80085fc <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	4618      	mov	r0, r3
 800859a:	f001 f83d 	bl	8009618 <SDIO_ReadFIFO>
 800859e:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 80085a0:	68bb      	ldr	r3, [r7, #8]
 80085a2:	b2da      	uxtb	r2, r3
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	701a      	strb	r2, [r3, #0]
      tmp++;
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	3301      	adds	r3, #1
 80085ac:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80085ae:	693b      	ldr	r3, [r7, #16]
 80085b0:	3b01      	subs	r3, #1
 80085b2:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 80085b4:	68bb      	ldr	r3, [r7, #8]
 80085b6:	0a1b      	lsrs	r3, r3, #8
 80085b8:	b2da      	uxtb	r2, r3
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	701a      	strb	r2, [r3, #0]
      tmp++;
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	3301      	adds	r3, #1
 80085c2:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80085c4:	693b      	ldr	r3, [r7, #16]
 80085c6:	3b01      	subs	r3, #1
 80085c8:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 80085ca:	68bb      	ldr	r3, [r7, #8]
 80085cc:	0c1b      	lsrs	r3, r3, #16
 80085ce:	b2da      	uxtb	r2, r3
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	701a      	strb	r2, [r3, #0]
      tmp++;
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	3301      	adds	r3, #1
 80085d8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80085da:	693b      	ldr	r3, [r7, #16]
 80085dc:	3b01      	subs	r3, #1
 80085de:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 80085e0:	68bb      	ldr	r3, [r7, #8]
 80085e2:	0e1b      	lsrs	r3, r3, #24
 80085e4:	b2da      	uxtb	r2, r3
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	701a      	strb	r2, [r3, #0]
      tmp++;
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	3301      	adds	r3, #1
 80085ee:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80085f0:	693b      	ldr	r3, [r7, #16]
 80085f2:	3b01      	subs	r3, #1
 80085f4:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 80085f6:	697b      	ldr	r3, [r7, #20]
 80085f8:	3301      	adds	r3, #1
 80085fa:	617b      	str	r3, [r7, #20]
 80085fc:	697b      	ldr	r3, [r7, #20]
 80085fe:	2b07      	cmp	r3, #7
 8008600:	d9c8      	bls.n	8008594 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	68fa      	ldr	r2, [r7, #12]
 8008606:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	693a      	ldr	r2, [r7, #16]
 800860c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 800860e:	bf00      	nop
 8008610:	3718      	adds	r7, #24
 8008612:	46bd      	mov	sp, r7
 8008614:	bd80      	pop	{r7, pc}

08008616 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8008616:	b580      	push	{r7, lr}
 8008618:	b086      	sub	sp, #24
 800861a:	af00      	add	r7, sp, #0
 800861c:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	6a1b      	ldr	r3, [r3, #32]
 8008622:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008628:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800862a:	693b      	ldr	r3, [r7, #16]
 800862c:	2b00      	cmp	r3, #0
 800862e:	d043      	beq.n	80086b8 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8008630:	2300      	movs	r3, #0
 8008632:	617b      	str	r3, [r7, #20]
 8008634:	e037      	b.n	80086a6 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	781b      	ldrb	r3, [r3, #0]
 800863a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	3301      	adds	r3, #1
 8008640:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008642:	693b      	ldr	r3, [r7, #16]
 8008644:	3b01      	subs	r3, #1
 8008646:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	781b      	ldrb	r3, [r3, #0]
 800864c:	021a      	lsls	r2, r3, #8
 800864e:	68bb      	ldr	r3, [r7, #8]
 8008650:	4313      	orrs	r3, r2
 8008652:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	3301      	adds	r3, #1
 8008658:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800865a:	693b      	ldr	r3, [r7, #16]
 800865c:	3b01      	subs	r3, #1
 800865e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	781b      	ldrb	r3, [r3, #0]
 8008664:	041a      	lsls	r2, r3, #16
 8008666:	68bb      	ldr	r3, [r7, #8]
 8008668:	4313      	orrs	r3, r2
 800866a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	3301      	adds	r3, #1
 8008670:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008672:	693b      	ldr	r3, [r7, #16]
 8008674:	3b01      	subs	r3, #1
 8008676:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	781b      	ldrb	r3, [r3, #0]
 800867c:	061a      	lsls	r2, r3, #24
 800867e:	68bb      	ldr	r3, [r7, #8]
 8008680:	4313      	orrs	r3, r2
 8008682:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	3301      	adds	r3, #1
 8008688:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800868a:	693b      	ldr	r3, [r7, #16]
 800868c:	3b01      	subs	r3, #1
 800868e:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	f107 0208 	add.w	r2, r7, #8
 8008698:	4611      	mov	r1, r2
 800869a:	4618      	mov	r0, r3
 800869c:	f000 ffc8 	bl	8009630 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 80086a0:	697b      	ldr	r3, [r7, #20]
 80086a2:	3301      	adds	r3, #1
 80086a4:	617b      	str	r3, [r7, #20]
 80086a6:	697b      	ldr	r3, [r7, #20]
 80086a8:	2b07      	cmp	r3, #7
 80086aa:	d9c4      	bls.n	8008636 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	68fa      	ldr	r2, [r7, #12]
 80086b0:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	693a      	ldr	r2, [r7, #16]
 80086b6:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 80086b8:	bf00      	nop
 80086ba:	3718      	adds	r7, #24
 80086bc:	46bd      	mov	sp, r7
 80086be:	bd80      	pop	{r7, pc}

080086c0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80086c0:	b580      	push	{r7, lr}
 80086c2:	b082      	sub	sp, #8
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d101      	bne.n	80086d2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80086ce:	2301      	movs	r3, #1
 80086d0:	e07b      	b.n	80087ca <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d108      	bne.n	80086ec <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	685b      	ldr	r3, [r3, #4]
 80086de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80086e2:	d009      	beq.n	80086f8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	2200      	movs	r2, #0
 80086e8:	61da      	str	r2, [r3, #28]
 80086ea:	e005      	b.n	80086f8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	2200      	movs	r2, #0
 80086f0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	2200      	movs	r2, #0
 80086f6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	2200      	movs	r2, #0
 80086fc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008704:	b2db      	uxtb	r3, r3
 8008706:	2b00      	cmp	r3, #0
 8008708:	d106      	bne.n	8008718 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	2200      	movs	r2, #0
 800870e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008712:	6878      	ldr	r0, [r7, #4]
 8008714:	f7f9 fc04 	bl	8001f20 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	2202      	movs	r2, #2
 800871c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	681a      	ldr	r2, [r3, #0]
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800872e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	685b      	ldr	r3, [r3, #4]
 8008734:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	689b      	ldr	r3, [r3, #8]
 800873c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008740:	431a      	orrs	r2, r3
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	68db      	ldr	r3, [r3, #12]
 8008746:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800874a:	431a      	orrs	r2, r3
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	691b      	ldr	r3, [r3, #16]
 8008750:	f003 0302 	and.w	r3, r3, #2
 8008754:	431a      	orrs	r2, r3
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	695b      	ldr	r3, [r3, #20]
 800875a:	f003 0301 	and.w	r3, r3, #1
 800875e:	431a      	orrs	r2, r3
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	699b      	ldr	r3, [r3, #24]
 8008764:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008768:	431a      	orrs	r2, r3
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	69db      	ldr	r3, [r3, #28]
 800876e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008772:	431a      	orrs	r2, r3
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	6a1b      	ldr	r3, [r3, #32]
 8008778:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800877c:	ea42 0103 	orr.w	r1, r2, r3
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008784:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	430a      	orrs	r2, r1
 800878e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	699b      	ldr	r3, [r3, #24]
 8008794:	0c1b      	lsrs	r3, r3, #16
 8008796:	f003 0104 	and.w	r1, r3, #4
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800879e:	f003 0210 	and.w	r2, r3, #16
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	430a      	orrs	r2, r1
 80087a8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	69da      	ldr	r2, [r3, #28]
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80087b8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	2200      	movs	r2, #0
 80087be:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	2201      	movs	r2, #1
 80087c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80087c8:	2300      	movs	r3, #0
}
 80087ca:	4618      	mov	r0, r3
 80087cc:	3708      	adds	r7, #8
 80087ce:	46bd      	mov	sp, r7
 80087d0:	bd80      	pop	{r7, pc}
	...

080087d4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80087d4:	b580      	push	{r7, lr}
 80087d6:	b088      	sub	sp, #32
 80087d8:	af00      	add	r7, sp, #0
 80087da:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	685b      	ldr	r3, [r3, #4]
 80087e2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	689b      	ldr	r3, [r3, #8]
 80087ea:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80087ec:	69bb      	ldr	r3, [r7, #24]
 80087ee:	099b      	lsrs	r3, r3, #6
 80087f0:	f003 0301 	and.w	r3, r3, #1
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d10f      	bne.n	8008818 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80087f8:	69bb      	ldr	r3, [r7, #24]
 80087fa:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d00a      	beq.n	8008818 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008802:	69fb      	ldr	r3, [r7, #28]
 8008804:	099b      	lsrs	r3, r3, #6
 8008806:	f003 0301 	and.w	r3, r3, #1
 800880a:	2b00      	cmp	r3, #0
 800880c:	d004      	beq.n	8008818 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008812:	6878      	ldr	r0, [r7, #4]
 8008814:	4798      	blx	r3
    return;
 8008816:	e0d8      	b.n	80089ca <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8008818:	69bb      	ldr	r3, [r7, #24]
 800881a:	085b      	lsrs	r3, r3, #1
 800881c:	f003 0301 	and.w	r3, r3, #1
 8008820:	2b00      	cmp	r3, #0
 8008822:	d00a      	beq.n	800883a <HAL_SPI_IRQHandler+0x66>
 8008824:	69fb      	ldr	r3, [r7, #28]
 8008826:	09db      	lsrs	r3, r3, #7
 8008828:	f003 0301 	and.w	r3, r3, #1
 800882c:	2b00      	cmp	r3, #0
 800882e:	d004      	beq.n	800883a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008834:	6878      	ldr	r0, [r7, #4]
 8008836:	4798      	blx	r3
    return;
 8008838:	e0c7      	b.n	80089ca <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800883a:	69bb      	ldr	r3, [r7, #24]
 800883c:	095b      	lsrs	r3, r3, #5
 800883e:	f003 0301 	and.w	r3, r3, #1
 8008842:	2b00      	cmp	r3, #0
 8008844:	d10c      	bne.n	8008860 <HAL_SPI_IRQHandler+0x8c>
 8008846:	69bb      	ldr	r3, [r7, #24]
 8008848:	099b      	lsrs	r3, r3, #6
 800884a:	f003 0301 	and.w	r3, r3, #1
 800884e:	2b00      	cmp	r3, #0
 8008850:	d106      	bne.n	8008860 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8008852:	69bb      	ldr	r3, [r7, #24]
 8008854:	0a1b      	lsrs	r3, r3, #8
 8008856:	f003 0301 	and.w	r3, r3, #1
 800885a:	2b00      	cmp	r3, #0
 800885c:	f000 80b5 	beq.w	80089ca <HAL_SPI_IRQHandler+0x1f6>
 8008860:	69fb      	ldr	r3, [r7, #28]
 8008862:	095b      	lsrs	r3, r3, #5
 8008864:	f003 0301 	and.w	r3, r3, #1
 8008868:	2b00      	cmp	r3, #0
 800886a:	f000 80ae 	beq.w	80089ca <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800886e:	69bb      	ldr	r3, [r7, #24]
 8008870:	099b      	lsrs	r3, r3, #6
 8008872:	f003 0301 	and.w	r3, r3, #1
 8008876:	2b00      	cmp	r3, #0
 8008878:	d023      	beq.n	80088c2 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008880:	b2db      	uxtb	r3, r3
 8008882:	2b03      	cmp	r3, #3
 8008884:	d011      	beq.n	80088aa <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800888a:	f043 0204 	orr.w	r2, r3, #4
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008892:	2300      	movs	r3, #0
 8008894:	617b      	str	r3, [r7, #20]
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	68db      	ldr	r3, [r3, #12]
 800889c:	617b      	str	r3, [r7, #20]
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	689b      	ldr	r3, [r3, #8]
 80088a4:	617b      	str	r3, [r7, #20]
 80088a6:	697b      	ldr	r3, [r7, #20]
 80088a8:	e00b      	b.n	80088c2 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80088aa:	2300      	movs	r3, #0
 80088ac:	613b      	str	r3, [r7, #16]
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	68db      	ldr	r3, [r3, #12]
 80088b4:	613b      	str	r3, [r7, #16]
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	689b      	ldr	r3, [r3, #8]
 80088bc:	613b      	str	r3, [r7, #16]
 80088be:	693b      	ldr	r3, [r7, #16]
        return;
 80088c0:	e083      	b.n	80089ca <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80088c2:	69bb      	ldr	r3, [r7, #24]
 80088c4:	095b      	lsrs	r3, r3, #5
 80088c6:	f003 0301 	and.w	r3, r3, #1
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d014      	beq.n	80088f8 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80088d2:	f043 0201 	orr.w	r2, r3, #1
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80088da:	2300      	movs	r3, #0
 80088dc:	60fb      	str	r3, [r7, #12]
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	689b      	ldr	r3, [r3, #8]
 80088e4:	60fb      	str	r3, [r7, #12]
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	681a      	ldr	r2, [r3, #0]
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80088f4:	601a      	str	r2, [r3, #0]
 80088f6:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80088f8:	69bb      	ldr	r3, [r7, #24]
 80088fa:	0a1b      	lsrs	r3, r3, #8
 80088fc:	f003 0301 	and.w	r3, r3, #1
 8008900:	2b00      	cmp	r3, #0
 8008902:	d00c      	beq.n	800891e <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008908:	f043 0208 	orr.w	r2, r3, #8
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008910:	2300      	movs	r3, #0
 8008912:	60bb      	str	r3, [r7, #8]
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	689b      	ldr	r3, [r3, #8]
 800891a:	60bb      	str	r3, [r7, #8]
 800891c:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008922:	2b00      	cmp	r3, #0
 8008924:	d050      	beq.n	80089c8 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	685a      	ldr	r2, [r3, #4]
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008934:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	2201      	movs	r2, #1
 800893a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800893e:	69fb      	ldr	r3, [r7, #28]
 8008940:	f003 0302 	and.w	r3, r3, #2
 8008944:	2b00      	cmp	r3, #0
 8008946:	d104      	bne.n	8008952 <HAL_SPI_IRQHandler+0x17e>
 8008948:	69fb      	ldr	r3, [r7, #28]
 800894a:	f003 0301 	and.w	r3, r3, #1
 800894e:	2b00      	cmp	r3, #0
 8008950:	d034      	beq.n	80089bc <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	685a      	ldr	r2, [r3, #4]
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	f022 0203 	bic.w	r2, r2, #3
 8008960:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008966:	2b00      	cmp	r3, #0
 8008968:	d011      	beq.n	800898e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800896e:	4a18      	ldr	r2, [pc, #96]	; (80089d0 <HAL_SPI_IRQHandler+0x1fc>)
 8008970:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008976:	4618      	mov	r0, r3
 8008978:	f7fb fc92 	bl	80042a0 <HAL_DMA_Abort_IT>
 800897c:	4603      	mov	r3, r0
 800897e:	2b00      	cmp	r3, #0
 8008980:	d005      	beq.n	800898e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008986:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008992:	2b00      	cmp	r3, #0
 8008994:	d016      	beq.n	80089c4 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800899a:	4a0d      	ldr	r2, [pc, #52]	; (80089d0 <HAL_SPI_IRQHandler+0x1fc>)
 800899c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80089a2:	4618      	mov	r0, r3
 80089a4:	f7fb fc7c 	bl	80042a0 <HAL_DMA_Abort_IT>
 80089a8:	4603      	mov	r3, r0
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d00a      	beq.n	80089c4 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80089b2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 80089ba:	e003      	b.n	80089c4 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80089bc:	6878      	ldr	r0, [r7, #4]
 80089be:	f000 f809 	bl	80089d4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80089c2:	e000      	b.n	80089c6 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80089c4:	bf00      	nop
    return;
 80089c6:	bf00      	nop
 80089c8:	bf00      	nop
  }
}
 80089ca:	3720      	adds	r7, #32
 80089cc:	46bd      	mov	sp, r7
 80089ce:	bd80      	pop	{r7, pc}
 80089d0:	080089e7 	.word	0x080089e7

080089d4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80089d4:	b480      	push	{r7}
 80089d6:	b083      	sub	sp, #12
 80089d8:	af00      	add	r7, sp, #0
 80089da:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80089dc:	bf00      	nop
 80089de:	370c      	adds	r7, #12
 80089e0:	46bd      	mov	sp, r7
 80089e2:	bc80      	pop	{r7}
 80089e4:	4770      	bx	lr

080089e6 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80089e6:	b580      	push	{r7, lr}
 80089e8:	b084      	sub	sp, #16
 80089ea:	af00      	add	r7, sp, #0
 80089ec:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089f2:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	2200      	movs	r2, #0
 80089f8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	2200      	movs	r2, #0
 80089fe:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8008a00:	68f8      	ldr	r0, [r7, #12]
 8008a02:	f7ff ffe7 	bl	80089d4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008a06:	bf00      	nop
 8008a08:	3710      	adds	r7, #16
 8008a0a:	46bd      	mov	sp, r7
 8008a0c:	bd80      	pop	{r7, pc}

08008a0e <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8008a0e:	b580      	push	{r7, lr}
 8008a10:	b086      	sub	sp, #24
 8008a12:	af00      	add	r7, sp, #0
 8008a14:	6078      	str	r0, [r7, #4]
 8008a16:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d101      	bne.n	8008a22 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8008a1e:	2301      	movs	r3, #1
 8008a20:	e097      	b.n	8008b52 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008a28:	b2db      	uxtb	r3, r3
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d106      	bne.n	8008a3c <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	2200      	movs	r2, #0
 8008a32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8008a36:	6878      	ldr	r0, [r7, #4]
 8008a38:	f7f9 fb46 	bl	80020c8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	2202      	movs	r2, #2
 8008a40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	689b      	ldr	r3, [r3, #8]
 8008a4a:	687a      	ldr	r2, [r7, #4]
 8008a4c:	6812      	ldr	r2, [r2, #0]
 8008a4e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008a52:	f023 0307 	bic.w	r3, r3, #7
 8008a56:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681a      	ldr	r2, [r3, #0]
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	3304      	adds	r3, #4
 8008a60:	4619      	mov	r1, r3
 8008a62:	4610      	mov	r0, r2
 8008a64:	f000 f906 	bl	8008c74 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	689b      	ldr	r3, [r3, #8]
 8008a6e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	699b      	ldr	r3, [r3, #24]
 8008a76:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	6a1b      	ldr	r3, [r3, #32]
 8008a7e:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8008a80:	683b      	ldr	r3, [r7, #0]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	697a      	ldr	r2, [r7, #20]
 8008a86:	4313      	orrs	r3, r2
 8008a88:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008a8a:	693b      	ldr	r3, [r7, #16]
 8008a8c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008a90:	f023 0303 	bic.w	r3, r3, #3
 8008a94:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008a96:	683b      	ldr	r3, [r7, #0]
 8008a98:	689a      	ldr	r2, [r3, #8]
 8008a9a:	683b      	ldr	r3, [r7, #0]
 8008a9c:	699b      	ldr	r3, [r3, #24]
 8008a9e:	021b      	lsls	r3, r3, #8
 8008aa0:	4313      	orrs	r3, r2
 8008aa2:	693a      	ldr	r2, [r7, #16]
 8008aa4:	4313      	orrs	r3, r2
 8008aa6:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8008aa8:	693b      	ldr	r3, [r7, #16]
 8008aaa:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8008aae:	f023 030c 	bic.w	r3, r3, #12
 8008ab2:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008ab4:	693b      	ldr	r3, [r7, #16]
 8008ab6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008aba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008abe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008ac0:	683b      	ldr	r3, [r7, #0]
 8008ac2:	68da      	ldr	r2, [r3, #12]
 8008ac4:	683b      	ldr	r3, [r7, #0]
 8008ac6:	69db      	ldr	r3, [r3, #28]
 8008ac8:	021b      	lsls	r3, r3, #8
 8008aca:	4313      	orrs	r3, r2
 8008acc:	693a      	ldr	r2, [r7, #16]
 8008ace:	4313      	orrs	r3, r2
 8008ad0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008ad2:	683b      	ldr	r3, [r7, #0]
 8008ad4:	691b      	ldr	r3, [r3, #16]
 8008ad6:	011a      	lsls	r2, r3, #4
 8008ad8:	683b      	ldr	r3, [r7, #0]
 8008ada:	6a1b      	ldr	r3, [r3, #32]
 8008adc:	031b      	lsls	r3, r3, #12
 8008ade:	4313      	orrs	r3, r2
 8008ae0:	693a      	ldr	r2, [r7, #16]
 8008ae2:	4313      	orrs	r3, r2
 8008ae4:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8008aec:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8008af4:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008af6:	683b      	ldr	r3, [r7, #0]
 8008af8:	685a      	ldr	r2, [r3, #4]
 8008afa:	683b      	ldr	r3, [r7, #0]
 8008afc:	695b      	ldr	r3, [r3, #20]
 8008afe:	011b      	lsls	r3, r3, #4
 8008b00:	4313      	orrs	r3, r2
 8008b02:	68fa      	ldr	r2, [r7, #12]
 8008b04:	4313      	orrs	r3, r2
 8008b06:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	697a      	ldr	r2, [r7, #20]
 8008b0e:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	693a      	ldr	r2, [r7, #16]
 8008b16:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	68fa      	ldr	r2, [r7, #12]
 8008b1e:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	2201      	movs	r2, #1
 8008b24:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	2201      	movs	r2, #1
 8008b2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	2201      	movs	r2, #1
 8008b34:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	2201      	movs	r2, #1
 8008b3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	2201      	movs	r2, #1
 8008b44:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	2201      	movs	r2, #1
 8008b4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008b50:	2300      	movs	r3, #0
}
 8008b52:	4618      	mov	r0, r3
 8008b54:	3718      	adds	r7, #24
 8008b56:	46bd      	mov	sp, r7
 8008b58:	bd80      	pop	{r7, pc}

08008b5a <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008b5a:	b580      	push	{r7, lr}
 8008b5c:	b084      	sub	sp, #16
 8008b5e:	af00      	add	r7, sp, #0
 8008b60:	6078      	str	r0, [r7, #4]
 8008b62:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008b6a:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008b72:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008b7a:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008b82:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8008b84:	683b      	ldr	r3, [r7, #0]
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d110      	bne.n	8008bac <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008b8a:	7bfb      	ldrb	r3, [r7, #15]
 8008b8c:	2b01      	cmp	r3, #1
 8008b8e:	d102      	bne.n	8008b96 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8008b90:	7b7b      	ldrb	r3, [r7, #13]
 8008b92:	2b01      	cmp	r3, #1
 8008b94:	d001      	beq.n	8008b9a <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8008b96:	2301      	movs	r3, #1
 8008b98:	e068      	b.n	8008c6c <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	2202      	movs	r2, #2
 8008b9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	2202      	movs	r2, #2
 8008ba6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008baa:	e031      	b.n	8008c10 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8008bac:	683b      	ldr	r3, [r7, #0]
 8008bae:	2b04      	cmp	r3, #4
 8008bb0:	d110      	bne.n	8008bd4 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008bb2:	7bbb      	ldrb	r3, [r7, #14]
 8008bb4:	2b01      	cmp	r3, #1
 8008bb6:	d102      	bne.n	8008bbe <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008bb8:	7b3b      	ldrb	r3, [r7, #12]
 8008bba:	2b01      	cmp	r3, #1
 8008bbc:	d001      	beq.n	8008bc2 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8008bbe:	2301      	movs	r3, #1
 8008bc0:	e054      	b.n	8008c6c <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	2202      	movs	r2, #2
 8008bc6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	2202      	movs	r2, #2
 8008bce:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008bd2:	e01d      	b.n	8008c10 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008bd4:	7bfb      	ldrb	r3, [r7, #15]
 8008bd6:	2b01      	cmp	r3, #1
 8008bd8:	d108      	bne.n	8008bec <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008bda:	7bbb      	ldrb	r3, [r7, #14]
 8008bdc:	2b01      	cmp	r3, #1
 8008bde:	d105      	bne.n	8008bec <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008be0:	7b7b      	ldrb	r3, [r7, #13]
 8008be2:	2b01      	cmp	r3, #1
 8008be4:	d102      	bne.n	8008bec <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008be6:	7b3b      	ldrb	r3, [r7, #12]
 8008be8:	2b01      	cmp	r3, #1
 8008bea:	d001      	beq.n	8008bf0 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8008bec:	2301      	movs	r3, #1
 8008bee:	e03d      	b.n	8008c6c <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	2202      	movs	r2, #2
 8008bf4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	2202      	movs	r2, #2
 8008bfc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	2202      	movs	r2, #2
 8008c04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	2202      	movs	r2, #2
 8008c0c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8008c10:	683b      	ldr	r3, [r7, #0]
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d002      	beq.n	8008c1c <HAL_TIM_Encoder_Start+0xc2>
 8008c16:	2b04      	cmp	r3, #4
 8008c18:	d008      	beq.n	8008c2c <HAL_TIM_Encoder_Start+0xd2>
 8008c1a:	e00f      	b.n	8008c3c <HAL_TIM_Encoder_Start+0xe2>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	2201      	movs	r2, #1
 8008c22:	2100      	movs	r1, #0
 8008c24:	4618      	mov	r0, r3
 8008c26:	f000 f8c3 	bl	8008db0 <TIM_CCxChannelCmd>
      break;
 8008c2a:	e016      	b.n	8008c5a <HAL_TIM_Encoder_Start+0x100>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	2201      	movs	r2, #1
 8008c32:	2104      	movs	r1, #4
 8008c34:	4618      	mov	r0, r3
 8008c36:	f000 f8bb 	bl	8008db0 <TIM_CCxChannelCmd>
      break;
 8008c3a:	e00e      	b.n	8008c5a <HAL_TIM_Encoder_Start+0x100>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	2201      	movs	r2, #1
 8008c42:	2100      	movs	r1, #0
 8008c44:	4618      	mov	r0, r3
 8008c46:	f000 f8b3 	bl	8008db0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	2201      	movs	r2, #1
 8008c50:	2104      	movs	r1, #4
 8008c52:	4618      	mov	r0, r3
 8008c54:	f000 f8ac 	bl	8008db0 <TIM_CCxChannelCmd>
      break;
 8008c58:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	681a      	ldr	r2, [r3, #0]
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	f042 0201 	orr.w	r2, r2, #1
 8008c68:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008c6a:	2300      	movs	r3, #0
}
 8008c6c:	4618      	mov	r0, r3
 8008c6e:	3710      	adds	r7, #16
 8008c70:	46bd      	mov	sp, r7
 8008c72:	bd80      	pop	{r7, pc}

08008c74 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008c74:	b480      	push	{r7}
 8008c76:	b085      	sub	sp, #20
 8008c78:	af00      	add	r7, sp, #0
 8008c7a:	6078      	str	r0, [r7, #4]
 8008c7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	4a3f      	ldr	r2, [pc, #252]	; (8008d84 <TIM_Base_SetConfig+0x110>)
 8008c88:	4293      	cmp	r3, r2
 8008c8a:	d013      	beq.n	8008cb4 <TIM_Base_SetConfig+0x40>
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c92:	d00f      	beq.n	8008cb4 <TIM_Base_SetConfig+0x40>
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	4a3c      	ldr	r2, [pc, #240]	; (8008d88 <TIM_Base_SetConfig+0x114>)
 8008c98:	4293      	cmp	r3, r2
 8008c9a:	d00b      	beq.n	8008cb4 <TIM_Base_SetConfig+0x40>
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	4a3b      	ldr	r2, [pc, #236]	; (8008d8c <TIM_Base_SetConfig+0x118>)
 8008ca0:	4293      	cmp	r3, r2
 8008ca2:	d007      	beq.n	8008cb4 <TIM_Base_SetConfig+0x40>
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	4a3a      	ldr	r2, [pc, #232]	; (8008d90 <TIM_Base_SetConfig+0x11c>)
 8008ca8:	4293      	cmp	r3, r2
 8008caa:	d003      	beq.n	8008cb4 <TIM_Base_SetConfig+0x40>
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	4a39      	ldr	r2, [pc, #228]	; (8008d94 <TIM_Base_SetConfig+0x120>)
 8008cb0:	4293      	cmp	r3, r2
 8008cb2:	d108      	bne.n	8008cc6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008cba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008cbc:	683b      	ldr	r3, [r7, #0]
 8008cbe:	685b      	ldr	r3, [r3, #4]
 8008cc0:	68fa      	ldr	r2, [r7, #12]
 8008cc2:	4313      	orrs	r3, r2
 8008cc4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	4a2e      	ldr	r2, [pc, #184]	; (8008d84 <TIM_Base_SetConfig+0x110>)
 8008cca:	4293      	cmp	r3, r2
 8008ccc:	d02b      	beq.n	8008d26 <TIM_Base_SetConfig+0xb2>
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008cd4:	d027      	beq.n	8008d26 <TIM_Base_SetConfig+0xb2>
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	4a2b      	ldr	r2, [pc, #172]	; (8008d88 <TIM_Base_SetConfig+0x114>)
 8008cda:	4293      	cmp	r3, r2
 8008cdc:	d023      	beq.n	8008d26 <TIM_Base_SetConfig+0xb2>
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	4a2a      	ldr	r2, [pc, #168]	; (8008d8c <TIM_Base_SetConfig+0x118>)
 8008ce2:	4293      	cmp	r3, r2
 8008ce4:	d01f      	beq.n	8008d26 <TIM_Base_SetConfig+0xb2>
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	4a29      	ldr	r2, [pc, #164]	; (8008d90 <TIM_Base_SetConfig+0x11c>)
 8008cea:	4293      	cmp	r3, r2
 8008cec:	d01b      	beq.n	8008d26 <TIM_Base_SetConfig+0xb2>
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	4a28      	ldr	r2, [pc, #160]	; (8008d94 <TIM_Base_SetConfig+0x120>)
 8008cf2:	4293      	cmp	r3, r2
 8008cf4:	d017      	beq.n	8008d26 <TIM_Base_SetConfig+0xb2>
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	4a27      	ldr	r2, [pc, #156]	; (8008d98 <TIM_Base_SetConfig+0x124>)
 8008cfa:	4293      	cmp	r3, r2
 8008cfc:	d013      	beq.n	8008d26 <TIM_Base_SetConfig+0xb2>
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	4a26      	ldr	r2, [pc, #152]	; (8008d9c <TIM_Base_SetConfig+0x128>)
 8008d02:	4293      	cmp	r3, r2
 8008d04:	d00f      	beq.n	8008d26 <TIM_Base_SetConfig+0xb2>
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	4a25      	ldr	r2, [pc, #148]	; (8008da0 <TIM_Base_SetConfig+0x12c>)
 8008d0a:	4293      	cmp	r3, r2
 8008d0c:	d00b      	beq.n	8008d26 <TIM_Base_SetConfig+0xb2>
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	4a24      	ldr	r2, [pc, #144]	; (8008da4 <TIM_Base_SetConfig+0x130>)
 8008d12:	4293      	cmp	r3, r2
 8008d14:	d007      	beq.n	8008d26 <TIM_Base_SetConfig+0xb2>
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	4a23      	ldr	r2, [pc, #140]	; (8008da8 <TIM_Base_SetConfig+0x134>)
 8008d1a:	4293      	cmp	r3, r2
 8008d1c:	d003      	beq.n	8008d26 <TIM_Base_SetConfig+0xb2>
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	4a22      	ldr	r2, [pc, #136]	; (8008dac <TIM_Base_SetConfig+0x138>)
 8008d22:	4293      	cmp	r3, r2
 8008d24:	d108      	bne.n	8008d38 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008d2c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008d2e:	683b      	ldr	r3, [r7, #0]
 8008d30:	68db      	ldr	r3, [r3, #12]
 8008d32:	68fa      	ldr	r2, [r7, #12]
 8008d34:	4313      	orrs	r3, r2
 8008d36:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008d3e:	683b      	ldr	r3, [r7, #0]
 8008d40:	695b      	ldr	r3, [r3, #20]
 8008d42:	4313      	orrs	r3, r2
 8008d44:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	68fa      	ldr	r2, [r7, #12]
 8008d4a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008d4c:	683b      	ldr	r3, [r7, #0]
 8008d4e:	689a      	ldr	r2, [r3, #8]
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008d54:	683b      	ldr	r3, [r7, #0]
 8008d56:	681a      	ldr	r2, [r3, #0]
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	4a09      	ldr	r2, [pc, #36]	; (8008d84 <TIM_Base_SetConfig+0x110>)
 8008d60:	4293      	cmp	r3, r2
 8008d62:	d003      	beq.n	8008d6c <TIM_Base_SetConfig+0xf8>
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	4a0b      	ldr	r2, [pc, #44]	; (8008d94 <TIM_Base_SetConfig+0x120>)
 8008d68:	4293      	cmp	r3, r2
 8008d6a:	d103      	bne.n	8008d74 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008d6c:	683b      	ldr	r3, [r7, #0]
 8008d6e:	691a      	ldr	r2, [r3, #16]
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	2201      	movs	r2, #1
 8008d78:	615a      	str	r2, [r3, #20]
}
 8008d7a:	bf00      	nop
 8008d7c:	3714      	adds	r7, #20
 8008d7e:	46bd      	mov	sp, r7
 8008d80:	bc80      	pop	{r7}
 8008d82:	4770      	bx	lr
 8008d84:	40010000 	.word	0x40010000
 8008d88:	40000400 	.word	0x40000400
 8008d8c:	40000800 	.word	0x40000800
 8008d90:	40000c00 	.word	0x40000c00
 8008d94:	40010400 	.word	0x40010400
 8008d98:	40014000 	.word	0x40014000
 8008d9c:	40014400 	.word	0x40014400
 8008da0:	40014800 	.word	0x40014800
 8008da4:	40001800 	.word	0x40001800
 8008da8:	40001c00 	.word	0x40001c00
 8008dac:	40002000 	.word	0x40002000

08008db0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008db0:	b480      	push	{r7}
 8008db2:	b087      	sub	sp, #28
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	60f8      	str	r0, [r7, #12]
 8008db8:	60b9      	str	r1, [r7, #8]
 8008dba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008dbc:	68bb      	ldr	r3, [r7, #8]
 8008dbe:	f003 031f 	and.w	r3, r3, #31
 8008dc2:	2201      	movs	r2, #1
 8008dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8008dc8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	6a1a      	ldr	r2, [r3, #32]
 8008dce:	697b      	ldr	r3, [r7, #20]
 8008dd0:	43db      	mvns	r3, r3
 8008dd2:	401a      	ands	r2, r3
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	6a1a      	ldr	r2, [r3, #32]
 8008ddc:	68bb      	ldr	r3, [r7, #8]
 8008dde:	f003 031f 	and.w	r3, r3, #31
 8008de2:	6879      	ldr	r1, [r7, #4]
 8008de4:	fa01 f303 	lsl.w	r3, r1, r3
 8008de8:	431a      	orrs	r2, r3
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	621a      	str	r2, [r3, #32]
}
 8008dee:	bf00      	nop
 8008df0:	371c      	adds	r7, #28
 8008df2:	46bd      	mov	sp, r7
 8008df4:	bc80      	pop	{r7}
 8008df6:	4770      	bx	lr

08008df8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008df8:	b480      	push	{r7}
 8008dfa:	b085      	sub	sp, #20
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	6078      	str	r0, [r7, #4]
 8008e00:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008e08:	2b01      	cmp	r3, #1
 8008e0a:	d101      	bne.n	8008e10 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008e0c:	2302      	movs	r3, #2
 8008e0e:	e05a      	b.n	8008ec6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	2201      	movs	r2, #1
 8008e14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	2202      	movs	r2, #2
 8008e1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	685b      	ldr	r3, [r3, #4]
 8008e26:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	689b      	ldr	r3, [r3, #8]
 8008e2e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e36:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008e38:	683b      	ldr	r3, [r7, #0]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	68fa      	ldr	r2, [r7, #12]
 8008e3e:	4313      	orrs	r3, r2
 8008e40:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	68fa      	ldr	r2, [r7, #12]
 8008e48:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	4a20      	ldr	r2, [pc, #128]	; (8008ed0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8008e50:	4293      	cmp	r3, r2
 8008e52:	d022      	beq.n	8008e9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e5c:	d01d      	beq.n	8008e9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	4a1c      	ldr	r2, [pc, #112]	; (8008ed4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008e64:	4293      	cmp	r3, r2
 8008e66:	d018      	beq.n	8008e9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	4a1a      	ldr	r2, [pc, #104]	; (8008ed8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008e6e:	4293      	cmp	r3, r2
 8008e70:	d013      	beq.n	8008e9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	4a19      	ldr	r2, [pc, #100]	; (8008edc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008e78:	4293      	cmp	r3, r2
 8008e7a:	d00e      	beq.n	8008e9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	4a17      	ldr	r2, [pc, #92]	; (8008ee0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008e82:	4293      	cmp	r3, r2
 8008e84:	d009      	beq.n	8008e9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	4a16      	ldr	r2, [pc, #88]	; (8008ee4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008e8c:	4293      	cmp	r3, r2
 8008e8e:	d004      	beq.n	8008e9a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	4a14      	ldr	r2, [pc, #80]	; (8008ee8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008e96:	4293      	cmp	r3, r2
 8008e98:	d10c      	bne.n	8008eb4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008e9a:	68bb      	ldr	r3, [r7, #8]
 8008e9c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008ea0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008ea2:	683b      	ldr	r3, [r7, #0]
 8008ea4:	685b      	ldr	r3, [r3, #4]
 8008ea6:	68ba      	ldr	r2, [r7, #8]
 8008ea8:	4313      	orrs	r3, r2
 8008eaa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	68ba      	ldr	r2, [r7, #8]
 8008eb2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	2201      	movs	r2, #1
 8008eb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	2200      	movs	r2, #0
 8008ec0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008ec4:	2300      	movs	r3, #0
}
 8008ec6:	4618      	mov	r0, r3
 8008ec8:	3714      	adds	r7, #20
 8008eca:	46bd      	mov	sp, r7
 8008ecc:	bc80      	pop	{r7}
 8008ece:	4770      	bx	lr
 8008ed0:	40010000 	.word	0x40010000
 8008ed4:	40000400 	.word	0x40000400
 8008ed8:	40000800 	.word	0x40000800
 8008edc:	40000c00 	.word	0x40000c00
 8008ee0:	40010400 	.word	0x40010400
 8008ee4:	40014000 	.word	0x40014000
 8008ee8:	40001800 	.word	0x40001800

08008eec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008eec:	b580      	push	{r7, lr}
 8008eee:	b082      	sub	sp, #8
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d101      	bne.n	8008efe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008efa:	2301      	movs	r3, #1
 8008efc:	e03f      	b.n	8008f7e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008f04:	b2db      	uxtb	r3, r3
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d106      	bne.n	8008f18 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	2200      	movs	r2, #0
 8008f0e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008f12:	6878      	ldr	r0, [r7, #4]
 8008f14:	f7f9 f920 	bl	8002158 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	2224      	movs	r2, #36	; 0x24
 8008f1c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	68da      	ldr	r2, [r3, #12]
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008f2e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008f30:	6878      	ldr	r0, [r7, #4]
 8008f32:	f000 fa5d 	bl	80093f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	691a      	ldr	r2, [r3, #16]
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008f44:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	695a      	ldr	r2, [r3, #20]
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008f54:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	68da      	ldr	r2, [r3, #12]
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008f64:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	2200      	movs	r2, #0
 8008f6a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	2220      	movs	r2, #32
 8008f70:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	2220      	movs	r2, #32
 8008f78:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8008f7c:	2300      	movs	r3, #0
}
 8008f7e:	4618      	mov	r0, r3
 8008f80:	3708      	adds	r7, #8
 8008f82:	46bd      	mov	sp, r7
 8008f84:	bd80      	pop	{r7, pc}
	...

08008f88 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008f88:	b580      	push	{r7, lr}
 8008f8a:	b088      	sub	sp, #32
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	68db      	ldr	r3, [r3, #12]
 8008f9e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	695b      	ldr	r3, [r3, #20]
 8008fa6:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8008fa8:	2300      	movs	r3, #0
 8008faa:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8008fac:	2300      	movs	r3, #0
 8008fae:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008fb0:	69fb      	ldr	r3, [r7, #28]
 8008fb2:	f003 030f 	and.w	r3, r3, #15
 8008fb6:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8008fb8:	693b      	ldr	r3, [r7, #16]
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d10d      	bne.n	8008fda <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008fbe:	69fb      	ldr	r3, [r7, #28]
 8008fc0:	f003 0320 	and.w	r3, r3, #32
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d008      	beq.n	8008fda <HAL_UART_IRQHandler+0x52>
 8008fc8:	69bb      	ldr	r3, [r7, #24]
 8008fca:	f003 0320 	and.w	r3, r3, #32
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d003      	beq.n	8008fda <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8008fd2:	6878      	ldr	r0, [r7, #4]
 8008fd4:	f000 f98b 	bl	80092ee <UART_Receive_IT>
      return;
 8008fd8:	e0d1      	b.n	800917e <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008fda:	693b      	ldr	r3, [r7, #16]
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	f000 80b0 	beq.w	8009142 <HAL_UART_IRQHandler+0x1ba>
 8008fe2:	697b      	ldr	r3, [r7, #20]
 8008fe4:	f003 0301 	and.w	r3, r3, #1
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d105      	bne.n	8008ff8 <HAL_UART_IRQHandler+0x70>
 8008fec:	69bb      	ldr	r3, [r7, #24]
 8008fee:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	f000 80a5 	beq.w	8009142 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008ff8:	69fb      	ldr	r3, [r7, #28]
 8008ffa:	f003 0301 	and.w	r3, r3, #1
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d00a      	beq.n	8009018 <HAL_UART_IRQHandler+0x90>
 8009002:	69bb      	ldr	r3, [r7, #24]
 8009004:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009008:	2b00      	cmp	r3, #0
 800900a:	d005      	beq.n	8009018 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009010:	f043 0201 	orr.w	r2, r3, #1
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009018:	69fb      	ldr	r3, [r7, #28]
 800901a:	f003 0304 	and.w	r3, r3, #4
 800901e:	2b00      	cmp	r3, #0
 8009020:	d00a      	beq.n	8009038 <HAL_UART_IRQHandler+0xb0>
 8009022:	697b      	ldr	r3, [r7, #20]
 8009024:	f003 0301 	and.w	r3, r3, #1
 8009028:	2b00      	cmp	r3, #0
 800902a:	d005      	beq.n	8009038 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009030:	f043 0202 	orr.w	r2, r3, #2
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009038:	69fb      	ldr	r3, [r7, #28]
 800903a:	f003 0302 	and.w	r3, r3, #2
 800903e:	2b00      	cmp	r3, #0
 8009040:	d00a      	beq.n	8009058 <HAL_UART_IRQHandler+0xd0>
 8009042:	697b      	ldr	r3, [r7, #20]
 8009044:	f003 0301 	and.w	r3, r3, #1
 8009048:	2b00      	cmp	r3, #0
 800904a:	d005      	beq.n	8009058 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009050:	f043 0204 	orr.w	r2, r3, #4
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8009058:	69fb      	ldr	r3, [r7, #28]
 800905a:	f003 0308 	and.w	r3, r3, #8
 800905e:	2b00      	cmp	r3, #0
 8009060:	d00f      	beq.n	8009082 <HAL_UART_IRQHandler+0xfa>
 8009062:	69bb      	ldr	r3, [r7, #24]
 8009064:	f003 0320 	and.w	r3, r3, #32
 8009068:	2b00      	cmp	r3, #0
 800906a:	d104      	bne.n	8009076 <HAL_UART_IRQHandler+0xee>
 800906c:	697b      	ldr	r3, [r7, #20]
 800906e:	f003 0301 	and.w	r3, r3, #1
 8009072:	2b00      	cmp	r3, #0
 8009074:	d005      	beq.n	8009082 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800907a:	f043 0208 	orr.w	r2, r3, #8
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009086:	2b00      	cmp	r3, #0
 8009088:	d078      	beq.n	800917c <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800908a:	69fb      	ldr	r3, [r7, #28]
 800908c:	f003 0320 	and.w	r3, r3, #32
 8009090:	2b00      	cmp	r3, #0
 8009092:	d007      	beq.n	80090a4 <HAL_UART_IRQHandler+0x11c>
 8009094:	69bb      	ldr	r3, [r7, #24]
 8009096:	f003 0320 	and.w	r3, r3, #32
 800909a:	2b00      	cmp	r3, #0
 800909c:	d002      	beq.n	80090a4 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800909e:	6878      	ldr	r0, [r7, #4]
 80090a0:	f000 f925 	bl	80092ee <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	695b      	ldr	r3, [r3, #20]
 80090aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80090ae:	2b40      	cmp	r3, #64	; 0x40
 80090b0:	bf0c      	ite	eq
 80090b2:	2301      	moveq	r3, #1
 80090b4:	2300      	movne	r3, #0
 80090b6:	b2db      	uxtb	r3, r3
 80090b8:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80090be:	f003 0308 	and.w	r3, r3, #8
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d102      	bne.n	80090cc <HAL_UART_IRQHandler+0x144>
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d031      	beq.n	8009130 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80090cc:	6878      	ldr	r0, [r7, #4]
 80090ce:	f000 f876 	bl	80091be <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	695b      	ldr	r3, [r3, #20]
 80090d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80090dc:	2b40      	cmp	r3, #64	; 0x40
 80090de:	d123      	bne.n	8009128 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	695a      	ldr	r2, [r3, #20]
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80090ee:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d013      	beq.n	8009120 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80090fc:	4a21      	ldr	r2, [pc, #132]	; (8009184 <HAL_UART_IRQHandler+0x1fc>)
 80090fe:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009104:	4618      	mov	r0, r3
 8009106:	f7fb f8cb 	bl	80042a0 <HAL_DMA_Abort_IT>
 800910a:	4603      	mov	r3, r0
 800910c:	2b00      	cmp	r3, #0
 800910e:	d016      	beq.n	800913e <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009114:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009116:	687a      	ldr	r2, [r7, #4]
 8009118:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800911a:	4610      	mov	r0, r2
 800911c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800911e:	e00e      	b.n	800913e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009120:	6878      	ldr	r0, [r7, #4]
 8009122:	f000 f843 	bl	80091ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009126:	e00a      	b.n	800913e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009128:	6878      	ldr	r0, [r7, #4]
 800912a:	f000 f83f 	bl	80091ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800912e:	e006      	b.n	800913e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009130:	6878      	ldr	r0, [r7, #4]
 8009132:	f000 f83b 	bl	80091ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	2200      	movs	r2, #0
 800913a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800913c:	e01e      	b.n	800917c <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800913e:	bf00      	nop
    return;
 8009140:	e01c      	b.n	800917c <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009142:	69fb      	ldr	r3, [r7, #28]
 8009144:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009148:	2b00      	cmp	r3, #0
 800914a:	d008      	beq.n	800915e <HAL_UART_IRQHandler+0x1d6>
 800914c:	69bb      	ldr	r3, [r7, #24]
 800914e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009152:	2b00      	cmp	r3, #0
 8009154:	d003      	beq.n	800915e <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8009156:	6878      	ldr	r0, [r7, #4]
 8009158:	f000 f862 	bl	8009220 <UART_Transmit_IT>
    return;
 800915c:	e00f      	b.n	800917e <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800915e:	69fb      	ldr	r3, [r7, #28]
 8009160:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009164:	2b00      	cmp	r3, #0
 8009166:	d00a      	beq.n	800917e <HAL_UART_IRQHandler+0x1f6>
 8009168:	69bb      	ldr	r3, [r7, #24]
 800916a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800916e:	2b00      	cmp	r3, #0
 8009170:	d005      	beq.n	800917e <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8009172:	6878      	ldr	r0, [r7, #4]
 8009174:	f000 f8a3 	bl	80092be <UART_EndTransmit_IT>
    return;
 8009178:	bf00      	nop
 800917a:	e000      	b.n	800917e <HAL_UART_IRQHandler+0x1f6>
    return;
 800917c:	bf00      	nop
  }
}
 800917e:	3720      	adds	r7, #32
 8009180:	46bd      	mov	sp, r7
 8009182:	bd80      	pop	{r7, pc}
 8009184:	080091f9 	.word	0x080091f9

08009188 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009188:	b480      	push	{r7}
 800918a:	b083      	sub	sp, #12
 800918c:	af00      	add	r7, sp, #0
 800918e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009190:	bf00      	nop
 8009192:	370c      	adds	r7, #12
 8009194:	46bd      	mov	sp, r7
 8009196:	bc80      	pop	{r7}
 8009198:	4770      	bx	lr

0800919a <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800919a:	b480      	push	{r7}
 800919c:	b083      	sub	sp, #12
 800919e:	af00      	add	r7, sp, #0
 80091a0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80091a2:	bf00      	nop
 80091a4:	370c      	adds	r7, #12
 80091a6:	46bd      	mov	sp, r7
 80091a8:	bc80      	pop	{r7}
 80091aa:	4770      	bx	lr

080091ac <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80091ac:	b480      	push	{r7}
 80091ae:	b083      	sub	sp, #12
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80091b4:	bf00      	nop
 80091b6:	370c      	adds	r7, #12
 80091b8:	46bd      	mov	sp, r7
 80091ba:	bc80      	pop	{r7}
 80091bc:	4770      	bx	lr

080091be <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80091be:	b480      	push	{r7}
 80091c0:	b083      	sub	sp, #12
 80091c2:	af00      	add	r7, sp, #0
 80091c4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	68da      	ldr	r2, [r3, #12]
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80091d4:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	695a      	ldr	r2, [r3, #20]
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	f022 0201 	bic.w	r2, r2, #1
 80091e4:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	2220      	movs	r2, #32
 80091ea:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80091ee:	bf00      	nop
 80091f0:	370c      	adds	r7, #12
 80091f2:	46bd      	mov	sp, r7
 80091f4:	bc80      	pop	{r7}
 80091f6:	4770      	bx	lr

080091f8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80091f8:	b580      	push	{r7, lr}
 80091fa:	b084      	sub	sp, #16
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009204:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	2200      	movs	r2, #0
 800920a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	2200      	movs	r2, #0
 8009210:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009212:	68f8      	ldr	r0, [r7, #12]
 8009214:	f7ff ffca 	bl	80091ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009218:	bf00      	nop
 800921a:	3710      	adds	r7, #16
 800921c:	46bd      	mov	sp, r7
 800921e:	bd80      	pop	{r7, pc}

08009220 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009220:	b480      	push	{r7}
 8009222:	b085      	sub	sp, #20
 8009224:	af00      	add	r7, sp, #0
 8009226:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800922e:	b2db      	uxtb	r3, r3
 8009230:	2b21      	cmp	r3, #33	; 0x21
 8009232:	d13e      	bne.n	80092b2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	689b      	ldr	r3, [r3, #8]
 8009238:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800923c:	d114      	bne.n	8009268 <UART_Transmit_IT+0x48>
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	691b      	ldr	r3, [r3, #16]
 8009242:	2b00      	cmp	r3, #0
 8009244:	d110      	bne.n	8009268 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	6a1b      	ldr	r3, [r3, #32]
 800924a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	881b      	ldrh	r3, [r3, #0]
 8009250:	461a      	mov	r2, r3
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800925a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	6a1b      	ldr	r3, [r3, #32]
 8009260:	1c9a      	adds	r2, r3, #2
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	621a      	str	r2, [r3, #32]
 8009266:	e008      	b.n	800927a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	6a1b      	ldr	r3, [r3, #32]
 800926c:	1c59      	adds	r1, r3, #1
 800926e:	687a      	ldr	r2, [r7, #4]
 8009270:	6211      	str	r1, [r2, #32]
 8009272:	781a      	ldrb	r2, [r3, #0]
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800927e:	b29b      	uxth	r3, r3
 8009280:	3b01      	subs	r3, #1
 8009282:	b29b      	uxth	r3, r3
 8009284:	687a      	ldr	r2, [r7, #4]
 8009286:	4619      	mov	r1, r3
 8009288:	84d1      	strh	r1, [r2, #38]	; 0x26
 800928a:	2b00      	cmp	r3, #0
 800928c:	d10f      	bne.n	80092ae <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	68da      	ldr	r2, [r3, #12]
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800929c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	68da      	ldr	r2, [r3, #12]
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80092ac:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80092ae:	2300      	movs	r3, #0
 80092b0:	e000      	b.n	80092b4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80092b2:	2302      	movs	r3, #2
  }
}
 80092b4:	4618      	mov	r0, r3
 80092b6:	3714      	adds	r7, #20
 80092b8:	46bd      	mov	sp, r7
 80092ba:	bc80      	pop	{r7}
 80092bc:	4770      	bx	lr

080092be <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80092be:	b580      	push	{r7, lr}
 80092c0:	b082      	sub	sp, #8
 80092c2:	af00      	add	r7, sp, #0
 80092c4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	68da      	ldr	r2, [r3, #12]
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80092d4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	2220      	movs	r2, #32
 80092da:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80092de:	6878      	ldr	r0, [r7, #4]
 80092e0:	f7ff ff52 	bl	8009188 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80092e4:	2300      	movs	r3, #0
}
 80092e6:	4618      	mov	r0, r3
 80092e8:	3708      	adds	r7, #8
 80092ea:	46bd      	mov	sp, r7
 80092ec:	bd80      	pop	{r7, pc}

080092ee <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80092ee:	b580      	push	{r7, lr}
 80092f0:	b084      	sub	sp, #16
 80092f2:	af00      	add	r7, sp, #0
 80092f4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80092fc:	b2db      	uxtb	r3, r3
 80092fe:	2b22      	cmp	r3, #34	; 0x22
 8009300:	d170      	bne.n	80093e4 <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	689b      	ldr	r3, [r3, #8]
 8009306:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800930a:	d117      	bne.n	800933c <UART_Receive_IT+0x4e>
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	691b      	ldr	r3, [r3, #16]
 8009310:	2b00      	cmp	r3, #0
 8009312:	d113      	bne.n	800933c <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 8009314:	2300      	movs	r3, #0
 8009316:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800931c:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	685b      	ldr	r3, [r3, #4]
 8009324:	b29b      	uxth	r3, r3
 8009326:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800932a:	b29a      	uxth	r2, r3
 800932c:	68bb      	ldr	r3, [r7, #8]
 800932e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009334:	1c9a      	adds	r2, r3, #2
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	629a      	str	r2, [r3, #40]	; 0x28
 800933a:	e026      	b.n	800938a <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009340:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8009342:	2300      	movs	r3, #0
 8009344:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	689b      	ldr	r3, [r3, #8]
 800934a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800934e:	d007      	beq.n	8009360 <UART_Receive_IT+0x72>
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	689b      	ldr	r3, [r3, #8]
 8009354:	2b00      	cmp	r3, #0
 8009356:	d10a      	bne.n	800936e <UART_Receive_IT+0x80>
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	691b      	ldr	r3, [r3, #16]
 800935c:	2b00      	cmp	r3, #0
 800935e:	d106      	bne.n	800936e <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	685b      	ldr	r3, [r3, #4]
 8009366:	b2da      	uxtb	r2, r3
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	701a      	strb	r2, [r3, #0]
 800936c:	e008      	b.n	8009380 <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	685b      	ldr	r3, [r3, #4]
 8009374:	b2db      	uxtb	r3, r3
 8009376:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800937a:	b2da      	uxtb	r2, r3
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009384:	1c5a      	adds	r2, r3, #1
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800938e:	b29b      	uxth	r3, r3
 8009390:	3b01      	subs	r3, #1
 8009392:	b29b      	uxth	r3, r3
 8009394:	687a      	ldr	r2, [r7, #4]
 8009396:	4619      	mov	r1, r3
 8009398:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800939a:	2b00      	cmp	r3, #0
 800939c:	d120      	bne.n	80093e0 <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	68da      	ldr	r2, [r3, #12]
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	f022 0220 	bic.w	r2, r2, #32
 80093ac:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	68da      	ldr	r2, [r3, #12]
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80093bc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	695a      	ldr	r2, [r3, #20]
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	f022 0201 	bic.w	r2, r2, #1
 80093cc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	2220      	movs	r2, #32
 80093d2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80093d6:	6878      	ldr	r0, [r7, #4]
 80093d8:	f7ff fedf 	bl	800919a <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80093dc:	2300      	movs	r3, #0
 80093de:	e002      	b.n	80093e6 <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 80093e0:	2300      	movs	r3, #0
 80093e2:	e000      	b.n	80093e6 <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 80093e4:	2302      	movs	r3, #2
  }
}
 80093e6:	4618      	mov	r0, r3
 80093e8:	3710      	adds	r7, #16
 80093ea:	46bd      	mov	sp, r7
 80093ec:	bd80      	pop	{r7, pc}
	...

080093f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80093f0:	b580      	push	{r7, lr}
 80093f2:	b084      	sub	sp, #16
 80093f4:	af00      	add	r7, sp, #0
 80093f6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	691b      	ldr	r3, [r3, #16]
 80093fe:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	68da      	ldr	r2, [r3, #12]
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	430a      	orrs	r2, r1
 800940c:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	689a      	ldr	r2, [r3, #8]
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	691b      	ldr	r3, [r3, #16]
 8009416:	431a      	orrs	r2, r3
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	695b      	ldr	r3, [r3, #20]
 800941c:	431a      	orrs	r2, r3
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	69db      	ldr	r3, [r3, #28]
 8009422:	4313      	orrs	r3, r2
 8009424:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	68db      	ldr	r3, [r3, #12]
 800942c:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8009430:	f023 030c 	bic.w	r3, r3, #12
 8009434:	687a      	ldr	r2, [r7, #4]
 8009436:	6812      	ldr	r2, [r2, #0]
 8009438:	68b9      	ldr	r1, [r7, #8]
 800943a:	430b      	orrs	r3, r1
 800943c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	695b      	ldr	r3, [r3, #20]
 8009444:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	699a      	ldr	r2, [r3, #24]
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	430a      	orrs	r2, r1
 8009452:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1) || (huart->Instance == USART6))
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	4a57      	ldr	r2, [pc, #348]	; (80095b8 <UART_SetConfig+0x1c8>)
 800945a:	4293      	cmp	r3, r2
 800945c:	d004      	beq.n	8009468 <UART_SetConfig+0x78>
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	4a56      	ldr	r2, [pc, #344]	; (80095bc <UART_SetConfig+0x1cc>)
 8009464:	4293      	cmp	r3, r2
 8009466:	d103      	bne.n	8009470 <UART_SetConfig+0x80>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8009468:	f7fd fcf6 	bl	8006e58 <HAL_RCC_GetPCLK2Freq>
 800946c:	60f8      	str	r0, [r7, #12]
 800946e:	e002      	b.n	8009476 <UART_SetConfig+0x86>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8009470:	f7fd fcd0 	bl	8006e14 <HAL_RCC_GetPCLK1Freq>
 8009474:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	69db      	ldr	r3, [r3, #28]
 800947a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800947e:	d14c      	bne.n	800951a <UART_SetConfig+0x12a>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009480:	68fa      	ldr	r2, [r7, #12]
 8009482:	4613      	mov	r3, r2
 8009484:	009b      	lsls	r3, r3, #2
 8009486:	4413      	add	r3, r2
 8009488:	009a      	lsls	r2, r3, #2
 800948a:	441a      	add	r2, r3
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	685b      	ldr	r3, [r3, #4]
 8009490:	005b      	lsls	r3, r3, #1
 8009492:	fbb2 f3f3 	udiv	r3, r2, r3
 8009496:	4a4a      	ldr	r2, [pc, #296]	; (80095c0 <UART_SetConfig+0x1d0>)
 8009498:	fba2 2303 	umull	r2, r3, r2, r3
 800949c:	095b      	lsrs	r3, r3, #5
 800949e:	0119      	lsls	r1, r3, #4
 80094a0:	68fa      	ldr	r2, [r7, #12]
 80094a2:	4613      	mov	r3, r2
 80094a4:	009b      	lsls	r3, r3, #2
 80094a6:	4413      	add	r3, r2
 80094a8:	009a      	lsls	r2, r3, #2
 80094aa:	441a      	add	r2, r3
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	685b      	ldr	r3, [r3, #4]
 80094b0:	005b      	lsls	r3, r3, #1
 80094b2:	fbb2 f2f3 	udiv	r2, r2, r3
 80094b6:	4b42      	ldr	r3, [pc, #264]	; (80095c0 <UART_SetConfig+0x1d0>)
 80094b8:	fba3 0302 	umull	r0, r3, r3, r2
 80094bc:	095b      	lsrs	r3, r3, #5
 80094be:	2064      	movs	r0, #100	; 0x64
 80094c0:	fb00 f303 	mul.w	r3, r0, r3
 80094c4:	1ad3      	subs	r3, r2, r3
 80094c6:	00db      	lsls	r3, r3, #3
 80094c8:	3332      	adds	r3, #50	; 0x32
 80094ca:	4a3d      	ldr	r2, [pc, #244]	; (80095c0 <UART_SetConfig+0x1d0>)
 80094cc:	fba2 2303 	umull	r2, r3, r2, r3
 80094d0:	095b      	lsrs	r3, r3, #5
 80094d2:	005b      	lsls	r3, r3, #1
 80094d4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80094d8:	4419      	add	r1, r3
 80094da:	68fa      	ldr	r2, [r7, #12]
 80094dc:	4613      	mov	r3, r2
 80094de:	009b      	lsls	r3, r3, #2
 80094e0:	4413      	add	r3, r2
 80094e2:	009a      	lsls	r2, r3, #2
 80094e4:	441a      	add	r2, r3
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	685b      	ldr	r3, [r3, #4]
 80094ea:	005b      	lsls	r3, r3, #1
 80094ec:	fbb2 f2f3 	udiv	r2, r2, r3
 80094f0:	4b33      	ldr	r3, [pc, #204]	; (80095c0 <UART_SetConfig+0x1d0>)
 80094f2:	fba3 0302 	umull	r0, r3, r3, r2
 80094f6:	095b      	lsrs	r3, r3, #5
 80094f8:	2064      	movs	r0, #100	; 0x64
 80094fa:	fb00 f303 	mul.w	r3, r0, r3
 80094fe:	1ad3      	subs	r3, r2, r3
 8009500:	00db      	lsls	r3, r3, #3
 8009502:	3332      	adds	r3, #50	; 0x32
 8009504:	4a2e      	ldr	r2, [pc, #184]	; (80095c0 <UART_SetConfig+0x1d0>)
 8009506:	fba2 2303 	umull	r2, r3, r2, r3
 800950a:	095b      	lsrs	r3, r3, #5
 800950c:	f003 0207 	and.w	r2, r3, #7
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	440a      	add	r2, r1
 8009516:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009518:	e04a      	b.n	80095b0 <UART_SetConfig+0x1c0>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800951a:	68fa      	ldr	r2, [r7, #12]
 800951c:	4613      	mov	r3, r2
 800951e:	009b      	lsls	r3, r3, #2
 8009520:	4413      	add	r3, r2
 8009522:	009a      	lsls	r2, r3, #2
 8009524:	441a      	add	r2, r3
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	685b      	ldr	r3, [r3, #4]
 800952a:	009b      	lsls	r3, r3, #2
 800952c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009530:	4a23      	ldr	r2, [pc, #140]	; (80095c0 <UART_SetConfig+0x1d0>)
 8009532:	fba2 2303 	umull	r2, r3, r2, r3
 8009536:	095b      	lsrs	r3, r3, #5
 8009538:	0119      	lsls	r1, r3, #4
 800953a:	68fa      	ldr	r2, [r7, #12]
 800953c:	4613      	mov	r3, r2
 800953e:	009b      	lsls	r3, r3, #2
 8009540:	4413      	add	r3, r2
 8009542:	009a      	lsls	r2, r3, #2
 8009544:	441a      	add	r2, r3
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	685b      	ldr	r3, [r3, #4]
 800954a:	009b      	lsls	r3, r3, #2
 800954c:	fbb2 f2f3 	udiv	r2, r2, r3
 8009550:	4b1b      	ldr	r3, [pc, #108]	; (80095c0 <UART_SetConfig+0x1d0>)
 8009552:	fba3 0302 	umull	r0, r3, r3, r2
 8009556:	095b      	lsrs	r3, r3, #5
 8009558:	2064      	movs	r0, #100	; 0x64
 800955a:	fb00 f303 	mul.w	r3, r0, r3
 800955e:	1ad3      	subs	r3, r2, r3
 8009560:	011b      	lsls	r3, r3, #4
 8009562:	3332      	adds	r3, #50	; 0x32
 8009564:	4a16      	ldr	r2, [pc, #88]	; (80095c0 <UART_SetConfig+0x1d0>)
 8009566:	fba2 2303 	umull	r2, r3, r2, r3
 800956a:	095b      	lsrs	r3, r3, #5
 800956c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009570:	4419      	add	r1, r3
 8009572:	68fa      	ldr	r2, [r7, #12]
 8009574:	4613      	mov	r3, r2
 8009576:	009b      	lsls	r3, r3, #2
 8009578:	4413      	add	r3, r2
 800957a:	009a      	lsls	r2, r3, #2
 800957c:	441a      	add	r2, r3
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	685b      	ldr	r3, [r3, #4]
 8009582:	009b      	lsls	r3, r3, #2
 8009584:	fbb2 f2f3 	udiv	r2, r2, r3
 8009588:	4b0d      	ldr	r3, [pc, #52]	; (80095c0 <UART_SetConfig+0x1d0>)
 800958a:	fba3 0302 	umull	r0, r3, r3, r2
 800958e:	095b      	lsrs	r3, r3, #5
 8009590:	2064      	movs	r0, #100	; 0x64
 8009592:	fb00 f303 	mul.w	r3, r0, r3
 8009596:	1ad3      	subs	r3, r2, r3
 8009598:	011b      	lsls	r3, r3, #4
 800959a:	3332      	adds	r3, #50	; 0x32
 800959c:	4a08      	ldr	r2, [pc, #32]	; (80095c0 <UART_SetConfig+0x1d0>)
 800959e:	fba2 2303 	umull	r2, r3, r2, r3
 80095a2:	095b      	lsrs	r3, r3, #5
 80095a4:	f003 020f 	and.w	r2, r3, #15
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	440a      	add	r2, r1
 80095ae:	609a      	str	r2, [r3, #8]
}
 80095b0:	bf00      	nop
 80095b2:	3710      	adds	r7, #16
 80095b4:	46bd      	mov	sp, r7
 80095b6:	bd80      	pop	{r7, pc}
 80095b8:	40011000 	.word	0x40011000
 80095bc:	40011400 	.word	0x40011400
 80095c0:	51eb851f 	.word	0x51eb851f

080095c4 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 80095c4:	b084      	sub	sp, #16
 80095c6:	b480      	push	{r7}
 80095c8:	b085      	sub	sp, #20
 80095ca:	af00      	add	r7, sp, #0
 80095cc:	6078      	str	r0, [r7, #4]
 80095ce:	f107 001c 	add.w	r0, r7, #28
 80095d2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80095d6:	2300      	movs	r3, #0
 80095d8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80095da:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80095dc:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80095de:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80095e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 80095e2:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80095e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 80095e6:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80095e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 80095ea:	431a      	orrs	r2, r3
             Init.ClockDiv
 80095ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 80095ee:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80095f0:	68fa      	ldr	r2, [r7, #12]
 80095f2:	4313      	orrs	r3, r2
 80095f4:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	685b      	ldr	r3, [r3, #4]
 80095fa:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 80095fe:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009602:	68fa      	ldr	r2, [r7, #12]
 8009604:	431a      	orrs	r2, r3
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800960a:	2300      	movs	r3, #0
}
 800960c:	4618      	mov	r0, r3
 800960e:	3714      	adds	r7, #20
 8009610:	46bd      	mov	sp, r7
 8009612:	bc80      	pop	{r7}
 8009614:	b004      	add	sp, #16
 8009616:	4770      	bx	lr

08009618 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8009618:	b480      	push	{r7}
 800961a:	b083      	sub	sp, #12
 800961c:	af00      	add	r7, sp, #0
 800961e:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8009626:	4618      	mov	r0, r3
 8009628:	370c      	adds	r7, #12
 800962a:	46bd      	mov	sp, r7
 800962c:	bc80      	pop	{r7}
 800962e:	4770      	bx	lr

08009630 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8009630:	b480      	push	{r7}
 8009632:	b083      	sub	sp, #12
 8009634:	af00      	add	r7, sp, #0
 8009636:	6078      	str	r0, [r7, #4]
 8009638:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800963a:	683b      	ldr	r3, [r7, #0]
 800963c:	681a      	ldr	r2, [r3, #0]
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009644:	2300      	movs	r3, #0
}
 8009646:	4618      	mov	r0, r3
 8009648:	370c      	adds	r7, #12
 800964a:	46bd      	mov	sp, r7
 800964c:	bc80      	pop	{r7}
 800964e:	4770      	bx	lr

08009650 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8009650:	b580      	push	{r7, lr}
 8009652:	b082      	sub	sp, #8
 8009654:	af00      	add	r7, sp, #0
 8009656:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	2203      	movs	r2, #3
 800965c:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800965e:	2002      	movs	r0, #2
 8009660:	f7f9 f876 	bl	8002750 <HAL_Delay>
  
  return HAL_OK;
 8009664:	2300      	movs	r3, #0
}
 8009666:	4618      	mov	r0, r3
 8009668:	3708      	adds	r7, #8
 800966a:	46bd      	mov	sp, r7
 800966c:	bd80      	pop	{r7, pc}

0800966e <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800966e:	b480      	push	{r7}
 8009670:	b083      	sub	sp, #12
 8009672:	af00      	add	r7, sp, #0
 8009674:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	f003 0303 	and.w	r3, r3, #3
}
 800967e:	4618      	mov	r0, r3
 8009680:	370c      	adds	r7, #12
 8009682:	46bd      	mov	sp, r7
 8009684:	bc80      	pop	{r7}
 8009686:	4770      	bx	lr

08009688 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8009688:	b480      	push	{r7}
 800968a:	b085      	sub	sp, #20
 800968c:	af00      	add	r7, sp, #0
 800968e:	6078      	str	r0, [r7, #4]
 8009690:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009692:	2300      	movs	r3, #0
 8009694:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8009696:	683b      	ldr	r3, [r7, #0]
 8009698:	681a      	ldr	r2, [r3, #0]
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800969e:	683b      	ldr	r3, [r7, #0]
 80096a0:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 80096a2:	683b      	ldr	r3, [r7, #0]
 80096a4:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80096a6:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 80096a8:	683b      	ldr	r3, [r7, #0]
 80096aa:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 80096ac:	431a      	orrs	r2, r3
                       Command->CPSM);
 80096ae:	683b      	ldr	r3, [r7, #0]
 80096b0:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 80096b2:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80096b4:	68fa      	ldr	r2, [r7, #12]
 80096b6:	4313      	orrs	r3, r2
 80096b8:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	68db      	ldr	r3, [r3, #12]
 80096be:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80096c2:	f023 030f 	bic.w	r3, r3, #15
 80096c6:	68fa      	ldr	r2, [r7, #12]
 80096c8:	431a      	orrs	r2, r3
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80096ce:	2300      	movs	r3, #0
}
 80096d0:	4618      	mov	r0, r3
 80096d2:	3714      	adds	r7, #20
 80096d4:	46bd      	mov	sp, r7
 80096d6:	bc80      	pop	{r7}
 80096d8:	4770      	bx	lr

080096da <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 80096da:	b480      	push	{r7}
 80096dc:	b083      	sub	sp, #12
 80096de:	af00      	add	r7, sp, #0
 80096e0:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	691b      	ldr	r3, [r3, #16]
 80096e6:	b2db      	uxtb	r3, r3
}
 80096e8:	4618      	mov	r0, r3
 80096ea:	370c      	adds	r7, #12
 80096ec:	46bd      	mov	sp, r7
 80096ee:	bc80      	pop	{r7}
 80096f0:	4770      	bx	lr

080096f2 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 80096f2:	b480      	push	{r7}
 80096f4:	b085      	sub	sp, #20
 80096f6:	af00      	add	r7, sp, #0
 80096f8:	6078      	str	r0, [r7, #4]
 80096fa:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	3314      	adds	r3, #20
 8009700:	461a      	mov	r2, r3
 8009702:	683b      	ldr	r3, [r7, #0]
 8009704:	4413      	add	r3, r2
 8009706:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	681b      	ldr	r3, [r3, #0]
}  
 800970c:	4618      	mov	r0, r3
 800970e:	3714      	adds	r7, #20
 8009710:	46bd      	mov	sp, r7
 8009712:	bc80      	pop	{r7}
 8009714:	4770      	bx	lr

08009716 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8009716:	b480      	push	{r7}
 8009718:	b085      	sub	sp, #20
 800971a:	af00      	add	r7, sp, #0
 800971c:	6078      	str	r0, [r7, #4]
 800971e:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009720:	2300      	movs	r3, #0
 8009722:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8009724:	683b      	ldr	r3, [r7, #0]
 8009726:	681a      	ldr	r2, [r3, #0]
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800972c:	683b      	ldr	r3, [r7, #0]
 800972e:	685a      	ldr	r2, [r3, #4]
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009734:	683b      	ldr	r3, [r7, #0]
 8009736:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8009738:	683b      	ldr	r3, [r7, #0]
 800973a:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800973c:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800973e:	683b      	ldr	r3, [r7, #0]
 8009740:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8009742:	431a      	orrs	r2, r3
                       Data->DPSM);
 8009744:	683b      	ldr	r3, [r7, #0]
 8009746:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8009748:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800974a:	68fa      	ldr	r2, [r7, #12]
 800974c:	4313      	orrs	r3, r2
 800974e:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009754:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	431a      	orrs	r2, r3
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8009760:	2300      	movs	r3, #0

}
 8009762:	4618      	mov	r0, r3
 8009764:	3714      	adds	r7, #20
 8009766:	46bd      	mov	sp, r7
 8009768:	bc80      	pop	{r7}
 800976a:	4770      	bx	lr

0800976c <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800976c:	b580      	push	{r7, lr}
 800976e:	b088      	sub	sp, #32
 8009770:	af00      	add	r7, sp, #0
 8009772:	6078      	str	r0, [r7, #4]
 8009774:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8009776:	683b      	ldr	r3, [r7, #0]
 8009778:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800977a:	2310      	movs	r3, #16
 800977c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800977e:	2340      	movs	r3, #64	; 0x40
 8009780:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009782:	2300      	movs	r3, #0
 8009784:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009786:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800978a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800978c:	f107 0308 	add.w	r3, r7, #8
 8009790:	4619      	mov	r1, r3
 8009792:	6878      	ldr	r0, [r7, #4]
 8009794:	f7ff ff78 	bl	8009688 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8009798:	f241 3288 	movw	r2, #5000	; 0x1388
 800979c:	2110      	movs	r1, #16
 800979e:	6878      	ldr	r0, [r7, #4]
 80097a0:	f000 fa40 	bl	8009c24 <SDMMC_GetCmdResp1>
 80097a4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80097a6:	69fb      	ldr	r3, [r7, #28]
}
 80097a8:	4618      	mov	r0, r3
 80097aa:	3720      	adds	r7, #32
 80097ac:	46bd      	mov	sp, r7
 80097ae:	bd80      	pop	{r7, pc}

080097b0 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80097b0:	b580      	push	{r7, lr}
 80097b2:	b088      	sub	sp, #32
 80097b4:	af00      	add	r7, sp, #0
 80097b6:	6078      	str	r0, [r7, #4]
 80097b8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80097ba:	683b      	ldr	r3, [r7, #0]
 80097bc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 80097be:	2311      	movs	r3, #17
 80097c0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80097c2:	2340      	movs	r3, #64	; 0x40
 80097c4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80097c6:	2300      	movs	r3, #0
 80097c8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80097ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80097ce:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80097d0:	f107 0308 	add.w	r3, r7, #8
 80097d4:	4619      	mov	r1, r3
 80097d6:	6878      	ldr	r0, [r7, #4]
 80097d8:	f7ff ff56 	bl	8009688 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80097dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80097e0:	2111      	movs	r1, #17
 80097e2:	6878      	ldr	r0, [r7, #4]
 80097e4:	f000 fa1e 	bl	8009c24 <SDMMC_GetCmdResp1>
 80097e8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80097ea:	69fb      	ldr	r3, [r7, #28]
}
 80097ec:	4618      	mov	r0, r3
 80097ee:	3720      	adds	r7, #32
 80097f0:	46bd      	mov	sp, r7
 80097f2:	bd80      	pop	{r7, pc}

080097f4 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	b088      	sub	sp, #32
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	6078      	str	r0, [r7, #4]
 80097fc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80097fe:	683b      	ldr	r3, [r7, #0]
 8009800:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8009802:	2312      	movs	r3, #18
 8009804:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009806:	2340      	movs	r3, #64	; 0x40
 8009808:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800980a:	2300      	movs	r3, #0
 800980c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800980e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009812:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009814:	f107 0308 	add.w	r3, r7, #8
 8009818:	4619      	mov	r1, r3
 800981a:	6878      	ldr	r0, [r7, #4]
 800981c:	f7ff ff34 	bl	8009688 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8009820:	f241 3288 	movw	r2, #5000	; 0x1388
 8009824:	2112      	movs	r1, #18
 8009826:	6878      	ldr	r0, [r7, #4]
 8009828:	f000 f9fc 	bl	8009c24 <SDMMC_GetCmdResp1>
 800982c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800982e:	69fb      	ldr	r3, [r7, #28]
}
 8009830:	4618      	mov	r0, r3
 8009832:	3720      	adds	r7, #32
 8009834:	46bd      	mov	sp, r7
 8009836:	bd80      	pop	{r7, pc}

08009838 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8009838:	b580      	push	{r7, lr}
 800983a:	b088      	sub	sp, #32
 800983c:	af00      	add	r7, sp, #0
 800983e:	6078      	str	r0, [r7, #4]
 8009840:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8009842:	683b      	ldr	r3, [r7, #0]
 8009844:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8009846:	2318      	movs	r3, #24
 8009848:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800984a:	2340      	movs	r3, #64	; 0x40
 800984c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800984e:	2300      	movs	r3, #0
 8009850:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009852:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009856:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009858:	f107 0308 	add.w	r3, r7, #8
 800985c:	4619      	mov	r1, r3
 800985e:	6878      	ldr	r0, [r7, #4]
 8009860:	f7ff ff12 	bl	8009688 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8009864:	f241 3288 	movw	r2, #5000	; 0x1388
 8009868:	2118      	movs	r1, #24
 800986a:	6878      	ldr	r0, [r7, #4]
 800986c:	f000 f9da 	bl	8009c24 <SDMMC_GetCmdResp1>
 8009870:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009872:	69fb      	ldr	r3, [r7, #28]
}
 8009874:	4618      	mov	r0, r3
 8009876:	3720      	adds	r7, #32
 8009878:	46bd      	mov	sp, r7
 800987a:	bd80      	pop	{r7, pc}

0800987c <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800987c:	b580      	push	{r7, lr}
 800987e:	b088      	sub	sp, #32
 8009880:	af00      	add	r7, sp, #0
 8009882:	6078      	str	r0, [r7, #4]
 8009884:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8009886:	683b      	ldr	r3, [r7, #0]
 8009888:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800988a:	2319      	movs	r3, #25
 800988c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800988e:	2340      	movs	r3, #64	; 0x40
 8009890:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009892:	2300      	movs	r3, #0
 8009894:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009896:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800989a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800989c:	f107 0308 	add.w	r3, r7, #8
 80098a0:	4619      	mov	r1, r3
 80098a2:	6878      	ldr	r0, [r7, #4]
 80098a4:	f7ff fef0 	bl	8009688 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80098a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80098ac:	2119      	movs	r1, #25
 80098ae:	6878      	ldr	r0, [r7, #4]
 80098b0:	f000 f9b8 	bl	8009c24 <SDMMC_GetCmdResp1>
 80098b4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80098b6:	69fb      	ldr	r3, [r7, #28]
}
 80098b8:	4618      	mov	r0, r3
 80098ba:	3720      	adds	r7, #32
 80098bc:	46bd      	mov	sp, r7
 80098be:	bd80      	pop	{r7, pc}

080098c0 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 80098c0:	b580      	push	{r7, lr}
 80098c2:	b088      	sub	sp, #32
 80098c4:	af00      	add	r7, sp, #0
 80098c6:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 80098c8:	2300      	movs	r3, #0
 80098ca:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80098cc:	230c      	movs	r3, #12
 80098ce:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80098d0:	2340      	movs	r3, #64	; 0x40
 80098d2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80098d4:	2300      	movs	r3, #0
 80098d6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80098d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80098dc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80098de:	f107 0308 	add.w	r3, r7, #8
 80098e2:	4619      	mov	r1, r3
 80098e4:	6878      	ldr	r0, [r7, #4]
 80098e6:	f7ff fecf 	bl	8009688 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 80098ea:	4a05      	ldr	r2, [pc, #20]	; (8009900 <SDMMC_CmdStopTransfer+0x40>)
 80098ec:	210c      	movs	r1, #12
 80098ee:	6878      	ldr	r0, [r7, #4]
 80098f0:	f000 f998 	bl	8009c24 <SDMMC_GetCmdResp1>
 80098f4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80098f6:	69fb      	ldr	r3, [r7, #28]
}
 80098f8:	4618      	mov	r0, r3
 80098fa:	3720      	adds	r7, #32
 80098fc:	46bd      	mov	sp, r7
 80098fe:	bd80      	pop	{r7, pc}
 8009900:	05f5e100 	.word	0x05f5e100

08009904 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8009904:	b580      	push	{r7, lr}
 8009906:	b08a      	sub	sp, #40	; 0x28
 8009908:	af00      	add	r7, sp, #0
 800990a:	60f8      	str	r0, [r7, #12]
 800990c:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8009910:	683b      	ldr	r3, [r7, #0]
 8009912:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8009914:	2307      	movs	r3, #7
 8009916:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009918:	2340      	movs	r3, #64	; 0x40
 800991a:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800991c:	2300      	movs	r3, #0
 800991e:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009920:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009924:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009926:	f107 0310 	add.w	r3, r7, #16
 800992a:	4619      	mov	r1, r3
 800992c:	68f8      	ldr	r0, [r7, #12]
 800992e:	f7ff feab 	bl	8009688 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8009932:	f241 3288 	movw	r2, #5000	; 0x1388
 8009936:	2107      	movs	r1, #7
 8009938:	68f8      	ldr	r0, [r7, #12]
 800993a:	f000 f973 	bl	8009c24 <SDMMC_GetCmdResp1>
 800993e:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8009940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009942:	4618      	mov	r0, r3
 8009944:	3728      	adds	r7, #40	; 0x28
 8009946:	46bd      	mov	sp, r7
 8009948:	bd80      	pop	{r7, pc}

0800994a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800994a:	b580      	push	{r7, lr}
 800994c:	b088      	sub	sp, #32
 800994e:	af00      	add	r7, sp, #0
 8009950:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8009952:	2300      	movs	r3, #0
 8009954:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8009956:	2300      	movs	r3, #0
 8009958:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800995a:	2300      	movs	r3, #0
 800995c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800995e:	2300      	movs	r3, #0
 8009960:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009962:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009966:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009968:	f107 0308 	add.w	r3, r7, #8
 800996c:	4619      	mov	r1, r3
 800996e:	6878      	ldr	r0, [r7, #4]
 8009970:	f7ff fe8a 	bl	8009688 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8009974:	6878      	ldr	r0, [r7, #4]
 8009976:	f000 f92d 	bl	8009bd4 <SDMMC_GetCmdError>
 800997a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800997c:	69fb      	ldr	r3, [r7, #28]
}
 800997e:	4618      	mov	r0, r3
 8009980:	3720      	adds	r7, #32
 8009982:	46bd      	mov	sp, r7
 8009984:	bd80      	pop	{r7, pc}

08009986 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8009986:	b580      	push	{r7, lr}
 8009988:	b088      	sub	sp, #32
 800998a:	af00      	add	r7, sp, #0
 800998c:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800998e:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8009992:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8009994:	2308      	movs	r3, #8
 8009996:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009998:	2340      	movs	r3, #64	; 0x40
 800999a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800999c:	2300      	movs	r3, #0
 800999e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80099a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80099a4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80099a6:	f107 0308 	add.w	r3, r7, #8
 80099aa:	4619      	mov	r1, r3
 80099ac:	6878      	ldr	r0, [r7, #4]
 80099ae:	f7ff fe6b 	bl	8009688 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 80099b2:	6878      	ldr	r0, [r7, #4]
 80099b4:	f000 fb16 	bl	8009fe4 <SDMMC_GetCmdResp7>
 80099b8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80099ba:	69fb      	ldr	r3, [r7, #28]
}
 80099bc:	4618      	mov	r0, r3
 80099be:	3720      	adds	r7, #32
 80099c0:	46bd      	mov	sp, r7
 80099c2:	bd80      	pop	{r7, pc}

080099c4 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80099c4:	b580      	push	{r7, lr}
 80099c6:	b088      	sub	sp, #32
 80099c8:	af00      	add	r7, sp, #0
 80099ca:	6078      	str	r0, [r7, #4]
 80099cc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80099ce:	683b      	ldr	r3, [r7, #0]
 80099d0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80099d2:	2337      	movs	r3, #55	; 0x37
 80099d4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80099d6:	2340      	movs	r3, #64	; 0x40
 80099d8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80099da:	2300      	movs	r3, #0
 80099dc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80099de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80099e2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80099e4:	f107 0308 	add.w	r3, r7, #8
 80099e8:	4619      	mov	r1, r3
 80099ea:	6878      	ldr	r0, [r7, #4]
 80099ec:	f7ff fe4c 	bl	8009688 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 80099f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80099f4:	2137      	movs	r1, #55	; 0x37
 80099f6:	6878      	ldr	r0, [r7, #4]
 80099f8:	f000 f914 	bl	8009c24 <SDMMC_GetCmdResp1>
 80099fc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80099fe:	69fb      	ldr	r3, [r7, #28]
}
 8009a00:	4618      	mov	r0, r3
 8009a02:	3720      	adds	r7, #32
 8009a04:	46bd      	mov	sp, r7
 8009a06:	bd80      	pop	{r7, pc}

08009a08 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009a08:	b580      	push	{r7, lr}
 8009a0a:	b088      	sub	sp, #32
 8009a0c:	af00      	add	r7, sp, #0
 8009a0e:	6078      	str	r0, [r7, #4]
 8009a10:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8009a12:	683b      	ldr	r3, [r7, #0]
 8009a14:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009a18:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009a1c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8009a1e:	2329      	movs	r3, #41	; 0x29
 8009a20:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009a22:	2340      	movs	r3, #64	; 0x40
 8009a24:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009a26:	2300      	movs	r3, #0
 8009a28:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009a2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009a2e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009a30:	f107 0308 	add.w	r3, r7, #8
 8009a34:	4619      	mov	r1, r3
 8009a36:	6878      	ldr	r0, [r7, #4]
 8009a38:	f7ff fe26 	bl	8009688 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8009a3c:	6878      	ldr	r0, [r7, #4]
 8009a3e:	f000 fa23 	bl	8009e88 <SDMMC_GetCmdResp3>
 8009a42:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009a44:	69fb      	ldr	r3, [r7, #28]
}
 8009a46:	4618      	mov	r0, r3
 8009a48:	3720      	adds	r7, #32
 8009a4a:	46bd      	mov	sp, r7
 8009a4c:	bd80      	pop	{r7, pc}

08009a4e <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8009a4e:	b580      	push	{r7, lr}
 8009a50:	b088      	sub	sp, #32
 8009a52:	af00      	add	r7, sp, #0
 8009a54:	6078      	str	r0, [r7, #4]
 8009a56:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8009a58:	683b      	ldr	r3, [r7, #0]
 8009a5a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8009a5c:	2306      	movs	r3, #6
 8009a5e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009a60:	2340      	movs	r3, #64	; 0x40
 8009a62:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009a64:	2300      	movs	r3, #0
 8009a66:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009a68:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009a6c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009a6e:	f107 0308 	add.w	r3, r7, #8
 8009a72:	4619      	mov	r1, r3
 8009a74:	6878      	ldr	r0, [r7, #4]
 8009a76:	f7ff fe07 	bl	8009688 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8009a7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8009a7e:	2106      	movs	r1, #6
 8009a80:	6878      	ldr	r0, [r7, #4]
 8009a82:	f000 f8cf 	bl	8009c24 <SDMMC_GetCmdResp1>
 8009a86:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009a88:	69fb      	ldr	r3, [r7, #28]
}
 8009a8a:	4618      	mov	r0, r3
 8009a8c:	3720      	adds	r7, #32
 8009a8e:	46bd      	mov	sp, r7
 8009a90:	bd80      	pop	{r7, pc}

08009a92 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8009a92:	b580      	push	{r7, lr}
 8009a94:	b088      	sub	sp, #32
 8009a96:	af00      	add	r7, sp, #0
 8009a98:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8009a9a:	2300      	movs	r3, #0
 8009a9c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8009a9e:	2333      	movs	r3, #51	; 0x33
 8009aa0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009aa2:	2340      	movs	r3, #64	; 0x40
 8009aa4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009aa6:	2300      	movs	r3, #0
 8009aa8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009aaa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009aae:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009ab0:	f107 0308 	add.w	r3, r7, #8
 8009ab4:	4619      	mov	r1, r3
 8009ab6:	6878      	ldr	r0, [r7, #4]
 8009ab8:	f7ff fde6 	bl	8009688 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8009abc:	f241 3288 	movw	r2, #5000	; 0x1388
 8009ac0:	2133      	movs	r1, #51	; 0x33
 8009ac2:	6878      	ldr	r0, [r7, #4]
 8009ac4:	f000 f8ae 	bl	8009c24 <SDMMC_GetCmdResp1>
 8009ac8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009aca:	69fb      	ldr	r3, [r7, #28]
}
 8009acc:	4618      	mov	r0, r3
 8009ace:	3720      	adds	r7, #32
 8009ad0:	46bd      	mov	sp, r7
 8009ad2:	bd80      	pop	{r7, pc}

08009ad4 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8009ad4:	b580      	push	{r7, lr}
 8009ad6:	b088      	sub	sp, #32
 8009ad8:	af00      	add	r7, sp, #0
 8009ada:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8009adc:	2300      	movs	r3, #0
 8009ade:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8009ae0:	2302      	movs	r3, #2
 8009ae2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8009ae4:	23c0      	movs	r3, #192	; 0xc0
 8009ae6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009ae8:	2300      	movs	r3, #0
 8009aea:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009aec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009af0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009af2:	f107 0308 	add.w	r3, r7, #8
 8009af6:	4619      	mov	r1, r3
 8009af8:	6878      	ldr	r0, [r7, #4]
 8009afa:	f7ff fdc5 	bl	8009688 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8009afe:	6878      	ldr	r0, [r7, #4]
 8009b00:	f000 f97c 	bl	8009dfc <SDMMC_GetCmdResp2>
 8009b04:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009b06:	69fb      	ldr	r3, [r7, #28]
}
 8009b08:	4618      	mov	r0, r3
 8009b0a:	3720      	adds	r7, #32
 8009b0c:	46bd      	mov	sp, r7
 8009b0e:	bd80      	pop	{r7, pc}

08009b10 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009b10:	b580      	push	{r7, lr}
 8009b12:	b088      	sub	sp, #32
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	6078      	str	r0, [r7, #4]
 8009b18:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8009b1a:	683b      	ldr	r3, [r7, #0]
 8009b1c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8009b1e:	2309      	movs	r3, #9
 8009b20:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8009b22:	23c0      	movs	r3, #192	; 0xc0
 8009b24:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009b26:	2300      	movs	r3, #0
 8009b28:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009b2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009b2e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009b30:	f107 0308 	add.w	r3, r7, #8
 8009b34:	4619      	mov	r1, r3
 8009b36:	6878      	ldr	r0, [r7, #4]
 8009b38:	f7ff fda6 	bl	8009688 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8009b3c:	6878      	ldr	r0, [r7, #4]
 8009b3e:	f000 f95d 	bl	8009dfc <SDMMC_GetCmdResp2>
 8009b42:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009b44:	69fb      	ldr	r3, [r7, #28]
}
 8009b46:	4618      	mov	r0, r3
 8009b48:	3720      	adds	r7, #32
 8009b4a:	46bd      	mov	sp, r7
 8009b4c:	bd80      	pop	{r7, pc}

08009b4e <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8009b4e:	b580      	push	{r7, lr}
 8009b50:	b088      	sub	sp, #32
 8009b52:	af00      	add	r7, sp, #0
 8009b54:	6078      	str	r0, [r7, #4]
 8009b56:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8009b58:	2300      	movs	r3, #0
 8009b5a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8009b5c:	2303      	movs	r3, #3
 8009b5e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009b60:	2340      	movs	r3, #64	; 0x40
 8009b62:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009b64:	2300      	movs	r3, #0
 8009b66:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009b68:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009b6c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009b6e:	f107 0308 	add.w	r3, r7, #8
 8009b72:	4619      	mov	r1, r3
 8009b74:	6878      	ldr	r0, [r7, #4]
 8009b76:	f7ff fd87 	bl	8009688 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8009b7a:	683a      	ldr	r2, [r7, #0]
 8009b7c:	2103      	movs	r1, #3
 8009b7e:	6878      	ldr	r0, [r7, #4]
 8009b80:	f000 f9bc 	bl	8009efc <SDMMC_GetCmdResp6>
 8009b84:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009b86:	69fb      	ldr	r3, [r7, #28]
}
 8009b88:	4618      	mov	r0, r3
 8009b8a:	3720      	adds	r7, #32
 8009b8c:	46bd      	mov	sp, r7
 8009b8e:	bd80      	pop	{r7, pc}

08009b90 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009b90:	b580      	push	{r7, lr}
 8009b92:	b088      	sub	sp, #32
 8009b94:	af00      	add	r7, sp, #0
 8009b96:	6078      	str	r0, [r7, #4]
 8009b98:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8009b9a:	683b      	ldr	r3, [r7, #0]
 8009b9c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8009b9e:	230d      	movs	r3, #13
 8009ba0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009ba2:	2340      	movs	r3, #64	; 0x40
 8009ba4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009ba6:	2300      	movs	r3, #0
 8009ba8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009baa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009bae:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009bb0:	f107 0308 	add.w	r3, r7, #8
 8009bb4:	4619      	mov	r1, r3
 8009bb6:	6878      	ldr	r0, [r7, #4]
 8009bb8:	f7ff fd66 	bl	8009688 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8009bbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8009bc0:	210d      	movs	r1, #13
 8009bc2:	6878      	ldr	r0, [r7, #4]
 8009bc4:	f000 f82e 	bl	8009c24 <SDMMC_GetCmdResp1>
 8009bc8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009bca:	69fb      	ldr	r3, [r7, #28]
}
 8009bcc:	4618      	mov	r0, r3
 8009bce:	3720      	adds	r7, #32
 8009bd0:	46bd      	mov	sp, r7
 8009bd2:	bd80      	pop	{r7, pc}

08009bd4 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8009bd4:	b490      	push	{r4, r7}
 8009bd6:	b082      	sub	sp, #8
 8009bd8:	af00      	add	r7, sp, #0
 8009bda:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009bdc:	4b0f      	ldr	r3, [pc, #60]	; (8009c1c <SDMMC_GetCmdError+0x48>)
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	4a0f      	ldr	r2, [pc, #60]	; (8009c20 <SDMMC_GetCmdError+0x4c>)
 8009be2:	fba2 2303 	umull	r2, r3, r2, r3
 8009be6:	0a5b      	lsrs	r3, r3, #9
 8009be8:	f241 3288 	movw	r2, #5000	; 0x1388
 8009bec:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8009bf0:	4623      	mov	r3, r4
 8009bf2:	1e5c      	subs	r4, r3, #1
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d102      	bne.n	8009bfe <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009bf8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009bfc:	e009      	b.n	8009c12 <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d0f2      	beq.n	8009bf0 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	22c5      	movs	r2, #197	; 0xc5
 8009c0e:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8009c10:	2300      	movs	r3, #0
}
 8009c12:	4618      	mov	r0, r3
 8009c14:	3708      	adds	r7, #8
 8009c16:	46bd      	mov	sp, r7
 8009c18:	bc90      	pop	{r4, r7}
 8009c1a:	4770      	bx	lr
 8009c1c:	20000000 	.word	0x20000000
 8009c20:	10624dd3 	.word	0x10624dd3

08009c24 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8009c24:	b590      	push	{r4, r7, lr}
 8009c26:	b087      	sub	sp, #28
 8009c28:	af00      	add	r7, sp, #0
 8009c2a:	60f8      	str	r0, [r7, #12]
 8009c2c:	460b      	mov	r3, r1
 8009c2e:	607a      	str	r2, [r7, #4]
 8009c30:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8009c32:	4b6f      	ldr	r3, [pc, #444]	; (8009df0 <SDMMC_GetCmdResp1+0x1cc>)
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	4a6f      	ldr	r2, [pc, #444]	; (8009df4 <SDMMC_GetCmdResp1+0x1d0>)
 8009c38:	fba2 2303 	umull	r2, r3, r2, r3
 8009c3c:	0a5b      	lsrs	r3, r3, #9
 8009c3e:	687a      	ldr	r2, [r7, #4]
 8009c40:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8009c44:	4623      	mov	r3, r4
 8009c46:	1e5c      	subs	r4, r3, #1
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d102      	bne.n	8009c52 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009c4c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009c50:	e0c9      	b.n	8009de6 <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c56:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009c58:	697b      	ldr	r3, [r7, #20]
 8009c5a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d0f0      	beq.n	8009c44 <SDMMC_GetCmdResp1+0x20>
 8009c62:	697b      	ldr	r3, [r7, #20]
 8009c64:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d1eb      	bne.n	8009c44 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c70:	f003 0304 	and.w	r3, r3, #4
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d004      	beq.n	8009c82 <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	2204      	movs	r2, #4
 8009c7c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009c7e:	2304      	movs	r3, #4
 8009c80:	e0b1      	b.n	8009de6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c86:	f003 0301 	and.w	r3, r3, #1
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d004      	beq.n	8009c98 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	2201      	movs	r2, #1
 8009c92:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009c94:	2301      	movs	r3, #1
 8009c96:	e0a6      	b.n	8009de6 <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	22c5      	movs	r2, #197	; 0xc5
 8009c9c:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8009c9e:	68f8      	ldr	r0, [r7, #12]
 8009ca0:	f7ff fd1b 	bl	80096da <SDIO_GetCommandResponse>
 8009ca4:	4603      	mov	r3, r0
 8009ca6:	461a      	mov	r2, r3
 8009ca8:	7afb      	ldrb	r3, [r7, #11]
 8009caa:	4293      	cmp	r3, r2
 8009cac:	d001      	beq.n	8009cb2 <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009cae:	2301      	movs	r3, #1
 8009cb0:	e099      	b.n	8009de6 <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8009cb2:	2100      	movs	r1, #0
 8009cb4:	68f8      	ldr	r0, [r7, #12]
 8009cb6:	f7ff fd1c 	bl	80096f2 <SDIO_GetResponse>
 8009cba:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8009cbc:	693a      	ldr	r2, [r7, #16]
 8009cbe:	4b4e      	ldr	r3, [pc, #312]	; (8009df8 <SDMMC_GetCmdResp1+0x1d4>)
 8009cc0:	4013      	ands	r3, r2
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d101      	bne.n	8009cca <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 8009cc6:	2300      	movs	r3, #0
 8009cc8:	e08d      	b.n	8009de6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8009cca:	693b      	ldr	r3, [r7, #16]
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	da02      	bge.n	8009cd6 <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8009cd0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009cd4:	e087      	b.n	8009de6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8009cd6:	693b      	ldr	r3, [r7, #16]
 8009cd8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d001      	beq.n	8009ce4 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8009ce0:	2340      	movs	r3, #64	; 0x40
 8009ce2:	e080      	b.n	8009de6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8009ce4:	693b      	ldr	r3, [r7, #16]
 8009ce6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d001      	beq.n	8009cf2 <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8009cee:	2380      	movs	r3, #128	; 0x80
 8009cf0:	e079      	b.n	8009de6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8009cf2:	693b      	ldr	r3, [r7, #16]
 8009cf4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d002      	beq.n	8009d02 <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8009cfc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009d00:	e071      	b.n	8009de6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8009d02:	693b      	ldr	r3, [r7, #16]
 8009d04:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d002      	beq.n	8009d12 <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8009d0c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009d10:	e069      	b.n	8009de6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8009d12:	693b      	ldr	r3, [r7, #16]
 8009d14:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d002      	beq.n	8009d22 <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8009d1c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009d20:	e061      	b.n	8009de6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8009d22:	693b      	ldr	r3, [r7, #16]
 8009d24:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d002      	beq.n	8009d32 <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8009d2c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009d30:	e059      	b.n	8009de6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8009d32:	693b      	ldr	r3, [r7, #16]
 8009d34:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d002      	beq.n	8009d42 <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8009d3c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009d40:	e051      	b.n	8009de6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8009d42:	693b      	ldr	r3, [r7, #16]
 8009d44:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d002      	beq.n	8009d52 <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8009d4c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009d50:	e049      	b.n	8009de6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8009d52:	693b      	ldr	r3, [r7, #16]
 8009d54:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d002      	beq.n	8009d62 <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8009d5c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009d60:	e041      	b.n	8009de6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8009d62:	693b      	ldr	r3, [r7, #16]
 8009d64:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d002      	beq.n	8009d72 <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 8009d6c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009d70:	e039      	b.n	8009de6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8009d72:	693b      	ldr	r3, [r7, #16]
 8009d74:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d002      	beq.n	8009d82 <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8009d7c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8009d80:	e031      	b.n	8009de6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8009d82:	693b      	ldr	r3, [r7, #16]
 8009d84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d002      	beq.n	8009d92 <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8009d8c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009d90:	e029      	b.n	8009de6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8009d92:	693b      	ldr	r3, [r7, #16]
 8009d94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d002      	beq.n	8009da2 <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8009d9c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009da0:	e021      	b.n	8009de6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8009da2:	693b      	ldr	r3, [r7, #16]
 8009da4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d002      	beq.n	8009db2 <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8009dac:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8009db0:	e019      	b.n	8009de6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8009db2:	693b      	ldr	r3, [r7, #16]
 8009db4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d002      	beq.n	8009dc2 <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8009dbc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8009dc0:	e011      	b.n	8009de6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8009dc2:	693b      	ldr	r3, [r7, #16]
 8009dc4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d002      	beq.n	8009dd2 <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8009dcc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8009dd0:	e009      	b.n	8009de6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8009dd2:	693b      	ldr	r3, [r7, #16]
 8009dd4:	f003 0308 	and.w	r3, r3, #8
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d002      	beq.n	8009de2 <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8009ddc:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8009de0:	e001      	b.n	8009de6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8009de2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8009de6:	4618      	mov	r0, r3
 8009de8:	371c      	adds	r7, #28
 8009dea:	46bd      	mov	sp, r7
 8009dec:	bd90      	pop	{r4, r7, pc}
 8009dee:	bf00      	nop
 8009df0:	20000000 	.word	0x20000000
 8009df4:	10624dd3 	.word	0x10624dd3
 8009df8:	fdffe008 	.word	0xfdffe008

08009dfc <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8009dfc:	b490      	push	{r4, r7}
 8009dfe:	b084      	sub	sp, #16
 8009e00:	af00      	add	r7, sp, #0
 8009e02:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009e04:	4b1e      	ldr	r3, [pc, #120]	; (8009e80 <SDMMC_GetCmdResp2+0x84>)
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	4a1e      	ldr	r2, [pc, #120]	; (8009e84 <SDMMC_GetCmdResp2+0x88>)
 8009e0a:	fba2 2303 	umull	r2, r3, r2, r3
 8009e0e:	0a5b      	lsrs	r3, r3, #9
 8009e10:	f241 3288 	movw	r2, #5000	; 0x1388
 8009e14:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8009e18:	4623      	mov	r3, r4
 8009e1a:	1e5c      	subs	r4, r3, #1
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d102      	bne.n	8009e26 <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009e20:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009e24:	e026      	b.n	8009e74 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e2a:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d0f0      	beq.n	8009e18 <SDMMC_GetCmdResp2+0x1c>
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d1eb      	bne.n	8009e18 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e44:	f003 0304 	and.w	r3, r3, #4
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d004      	beq.n	8009e56 <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	2204      	movs	r2, #4
 8009e50:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009e52:	2304      	movs	r3, #4
 8009e54:	e00e      	b.n	8009e74 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e5a:	f003 0301 	and.w	r3, r3, #1
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d004      	beq.n	8009e6c <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	2201      	movs	r2, #1
 8009e66:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009e68:	2301      	movs	r3, #1
 8009e6a:	e003      	b.n	8009e74 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	22c5      	movs	r2, #197	; 0xc5
 8009e70:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8009e72:	2300      	movs	r3, #0
}
 8009e74:	4618      	mov	r0, r3
 8009e76:	3710      	adds	r7, #16
 8009e78:	46bd      	mov	sp, r7
 8009e7a:	bc90      	pop	{r4, r7}
 8009e7c:	4770      	bx	lr
 8009e7e:	bf00      	nop
 8009e80:	20000000 	.word	0x20000000
 8009e84:	10624dd3 	.word	0x10624dd3

08009e88 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8009e88:	b490      	push	{r4, r7}
 8009e8a:	b084      	sub	sp, #16
 8009e8c:	af00      	add	r7, sp, #0
 8009e8e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009e90:	4b18      	ldr	r3, [pc, #96]	; (8009ef4 <SDMMC_GetCmdResp3+0x6c>)
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	4a18      	ldr	r2, [pc, #96]	; (8009ef8 <SDMMC_GetCmdResp3+0x70>)
 8009e96:	fba2 2303 	umull	r2, r3, r2, r3
 8009e9a:	0a5b      	lsrs	r3, r3, #9
 8009e9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009ea0:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8009ea4:	4623      	mov	r3, r4
 8009ea6:	1e5c      	subs	r4, r3, #1
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d102      	bne.n	8009eb2 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009eac:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009eb0:	e01b      	b.n	8009eea <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009eb6:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d0f0      	beq.n	8009ea4 <SDMMC_GetCmdResp3+0x1c>
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d1eb      	bne.n	8009ea4 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009ed0:	f003 0304 	and.w	r3, r3, #4
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d004      	beq.n	8009ee2 <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	2204      	movs	r2, #4
 8009edc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009ede:	2304      	movs	r3, #4
 8009ee0:	e003      	b.n	8009eea <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	22c5      	movs	r2, #197	; 0xc5
 8009ee6:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8009ee8:	2300      	movs	r3, #0
}
 8009eea:	4618      	mov	r0, r3
 8009eec:	3710      	adds	r7, #16
 8009eee:	46bd      	mov	sp, r7
 8009ef0:	bc90      	pop	{r4, r7}
 8009ef2:	4770      	bx	lr
 8009ef4:	20000000 	.word	0x20000000
 8009ef8:	10624dd3 	.word	0x10624dd3

08009efc <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8009efc:	b590      	push	{r4, r7, lr}
 8009efe:	b087      	sub	sp, #28
 8009f00:	af00      	add	r7, sp, #0
 8009f02:	60f8      	str	r0, [r7, #12]
 8009f04:	460b      	mov	r3, r1
 8009f06:	607a      	str	r2, [r7, #4]
 8009f08:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009f0a:	4b34      	ldr	r3, [pc, #208]	; (8009fdc <SDMMC_GetCmdResp6+0xe0>)
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	4a34      	ldr	r2, [pc, #208]	; (8009fe0 <SDMMC_GetCmdResp6+0xe4>)
 8009f10:	fba2 2303 	umull	r2, r3, r2, r3
 8009f14:	0a5b      	lsrs	r3, r3, #9
 8009f16:	f241 3288 	movw	r2, #5000	; 0x1388
 8009f1a:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8009f1e:	4623      	mov	r3, r4
 8009f20:	1e5c      	subs	r4, r3, #1
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d102      	bne.n	8009f2c <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009f26:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009f2a:	e052      	b.n	8009fd2 <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f30:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009f32:	697b      	ldr	r3, [r7, #20]
 8009f34:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d0f0      	beq.n	8009f1e <SDMMC_GetCmdResp6+0x22>
 8009f3c:	697b      	ldr	r3, [r7, #20]
 8009f3e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d1eb      	bne.n	8009f1e <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f4a:	f003 0304 	and.w	r3, r3, #4
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d004      	beq.n	8009f5c <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	2204      	movs	r2, #4
 8009f56:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009f58:	2304      	movs	r3, #4
 8009f5a:	e03a      	b.n	8009fd2 <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f60:	f003 0301 	and.w	r3, r3, #1
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d004      	beq.n	8009f72 <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	2201      	movs	r2, #1
 8009f6c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009f6e:	2301      	movs	r3, #1
 8009f70:	e02f      	b.n	8009fd2 <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8009f72:	68f8      	ldr	r0, [r7, #12]
 8009f74:	f7ff fbb1 	bl	80096da <SDIO_GetCommandResponse>
 8009f78:	4603      	mov	r3, r0
 8009f7a:	461a      	mov	r2, r3
 8009f7c:	7afb      	ldrb	r3, [r7, #11]
 8009f7e:	4293      	cmp	r3, r2
 8009f80:	d001      	beq.n	8009f86 <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009f82:	2301      	movs	r3, #1
 8009f84:	e025      	b.n	8009fd2 <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	22c5      	movs	r2, #197	; 0xc5
 8009f8a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8009f8c:	2100      	movs	r1, #0
 8009f8e:	68f8      	ldr	r0, [r7, #12]
 8009f90:	f7ff fbaf 	bl	80096f2 <SDIO_GetResponse>
 8009f94:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8009f96:	693b      	ldr	r3, [r7, #16]
 8009f98:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d106      	bne.n	8009fae <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8009fa0:	693b      	ldr	r3, [r7, #16]
 8009fa2:	0c1b      	lsrs	r3, r3, #16
 8009fa4:	b29a      	uxth	r2, r3
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8009faa:	2300      	movs	r3, #0
 8009fac:	e011      	b.n	8009fd2 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8009fae:	693b      	ldr	r3, [r7, #16]
 8009fb0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d002      	beq.n	8009fbe <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8009fb8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009fbc:	e009      	b.n	8009fd2 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8009fbe:	693b      	ldr	r3, [r7, #16]
 8009fc0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d002      	beq.n	8009fce <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8009fc8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009fcc:	e001      	b.n	8009fd2 <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8009fce:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8009fd2:	4618      	mov	r0, r3
 8009fd4:	371c      	adds	r7, #28
 8009fd6:	46bd      	mov	sp, r7
 8009fd8:	bd90      	pop	{r4, r7, pc}
 8009fda:	bf00      	nop
 8009fdc:	20000000 	.word	0x20000000
 8009fe0:	10624dd3 	.word	0x10624dd3

08009fe4 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8009fe4:	b490      	push	{r4, r7}
 8009fe6:	b084      	sub	sp, #16
 8009fe8:	af00      	add	r7, sp, #0
 8009fea:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009fec:	4b21      	ldr	r3, [pc, #132]	; (800a074 <SDMMC_GetCmdResp7+0x90>)
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	4a21      	ldr	r2, [pc, #132]	; (800a078 <SDMMC_GetCmdResp7+0x94>)
 8009ff2:	fba2 2303 	umull	r2, r3, r2, r3
 8009ff6:	0a5b      	lsrs	r3, r3, #9
 8009ff8:	f241 3288 	movw	r2, #5000	; 0x1388
 8009ffc:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800a000:	4623      	mov	r3, r4
 800a002:	1e5c      	subs	r4, r3, #1
 800a004:	2b00      	cmp	r3, #0
 800a006:	d102      	bne.n	800a00e <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a008:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a00c:	e02c      	b.n	800a068 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a012:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d0f0      	beq.n	800a000 <SDMMC_GetCmdResp7+0x1c>
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a024:	2b00      	cmp	r3, #0
 800a026:	d1eb      	bne.n	800a000 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a02c:	f003 0304 	and.w	r3, r3, #4
 800a030:	2b00      	cmp	r3, #0
 800a032:	d004      	beq.n	800a03e <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	2204      	movs	r2, #4
 800a038:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a03a:	2304      	movs	r3, #4
 800a03c:	e014      	b.n	800a068 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a042:	f003 0301 	and.w	r3, r3, #1
 800a046:	2b00      	cmp	r3, #0
 800a048:	d004      	beq.n	800a054 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	2201      	movs	r2, #1
 800a04e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a050:	2301      	movs	r3, #1
 800a052:	e009      	b.n	800a068 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a058:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d002      	beq.n	800a066 <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	2240      	movs	r2, #64	; 0x40
 800a064:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800a066:	2300      	movs	r3, #0
  
}
 800a068:	4618      	mov	r0, r3
 800a06a:	3710      	adds	r7, #16
 800a06c:	46bd      	mov	sp, r7
 800a06e:	bc90      	pop	{r4, r7}
 800a070:	4770      	bx	lr
 800a072:	bf00      	nop
 800a074:	20000000 	.word	0x20000000
 800a078:	10624dd3 	.word	0x10624dd3

0800a07c <LL_TIM_SetPrescaler>:
{
 800a07c:	b480      	push	{r7}
 800a07e:	b083      	sub	sp, #12
 800a080:	af00      	add	r7, sp, #0
 800a082:	6078      	str	r0, [r7, #4]
 800a084:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	683a      	ldr	r2, [r7, #0]
 800a08a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800a08c:	bf00      	nop
 800a08e:	370c      	adds	r7, #12
 800a090:	46bd      	mov	sp, r7
 800a092:	bc80      	pop	{r7}
 800a094:	4770      	bx	lr

0800a096 <LL_TIM_SetAutoReload>:
{
 800a096:	b480      	push	{r7}
 800a098:	b083      	sub	sp, #12
 800a09a:	af00      	add	r7, sp, #0
 800a09c:	6078      	str	r0, [r7, #4]
 800a09e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	683a      	ldr	r2, [r7, #0]
 800a0a4:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800a0a6:	bf00      	nop
 800a0a8:	370c      	adds	r7, #12
 800a0aa:	46bd      	mov	sp, r7
 800a0ac:	bc80      	pop	{r7}
 800a0ae:	4770      	bx	lr

0800a0b0 <LL_TIM_SetRepetitionCounter>:
{
 800a0b0:	b480      	push	{r7}
 800a0b2:	b083      	sub	sp, #12
 800a0b4:	af00      	add	r7, sp, #0
 800a0b6:	6078      	str	r0, [r7, #4]
 800a0b8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	683a      	ldr	r2, [r7, #0]
 800a0be:	631a      	str	r2, [r3, #48]	; 0x30
}
 800a0c0:	bf00      	nop
 800a0c2:	370c      	adds	r7, #12
 800a0c4:	46bd      	mov	sp, r7
 800a0c6:	bc80      	pop	{r7}
 800a0c8:	4770      	bx	lr

0800a0ca <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 800a0ca:	b480      	push	{r7}
 800a0cc:	b083      	sub	sp, #12
 800a0ce:	af00      	add	r7, sp, #0
 800a0d0:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	695b      	ldr	r3, [r3, #20]
 800a0d6:	f043 0201 	orr.w	r2, r3, #1
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	615a      	str	r2, [r3, #20]
}
 800a0de:	bf00      	nop
 800a0e0:	370c      	adds	r7, #12
 800a0e2:	46bd      	mov	sp, r7
 800a0e4:	bc80      	pop	{r7}
 800a0e6:	4770      	bx	lr

0800a0e8 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 800a0e8:	b580      	push	{r7, lr}
 800a0ea:	b084      	sub	sp, #16
 800a0ec:	af00      	add	r7, sp, #0
 800a0ee:	6078      	str	r0, [r7, #4]
 800a0f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	4a3d      	ldr	r2, [pc, #244]	; (800a1f0 <LL_TIM_Init+0x108>)
 800a0fc:	4293      	cmp	r3, r2
 800a0fe:	d013      	beq.n	800a128 <LL_TIM_Init+0x40>
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a106:	d00f      	beq.n	800a128 <LL_TIM_Init+0x40>
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	4a3a      	ldr	r2, [pc, #232]	; (800a1f4 <LL_TIM_Init+0x10c>)
 800a10c:	4293      	cmp	r3, r2
 800a10e:	d00b      	beq.n	800a128 <LL_TIM_Init+0x40>
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	4a39      	ldr	r2, [pc, #228]	; (800a1f8 <LL_TIM_Init+0x110>)
 800a114:	4293      	cmp	r3, r2
 800a116:	d007      	beq.n	800a128 <LL_TIM_Init+0x40>
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	4a38      	ldr	r2, [pc, #224]	; (800a1fc <LL_TIM_Init+0x114>)
 800a11c:	4293      	cmp	r3, r2
 800a11e:	d003      	beq.n	800a128 <LL_TIM_Init+0x40>
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	4a37      	ldr	r2, [pc, #220]	; (800a200 <LL_TIM_Init+0x118>)
 800a124:	4293      	cmp	r3, r2
 800a126:	d106      	bne.n	800a136 <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a12e:	683b      	ldr	r3, [r7, #0]
 800a130:	685b      	ldr	r3, [r3, #4]
 800a132:	4313      	orrs	r3, r2
 800a134:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	4a2d      	ldr	r2, [pc, #180]	; (800a1f0 <LL_TIM_Init+0x108>)
 800a13a:	4293      	cmp	r3, r2
 800a13c:	d02b      	beq.n	800a196 <LL_TIM_Init+0xae>
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a144:	d027      	beq.n	800a196 <LL_TIM_Init+0xae>
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	4a2a      	ldr	r2, [pc, #168]	; (800a1f4 <LL_TIM_Init+0x10c>)
 800a14a:	4293      	cmp	r3, r2
 800a14c:	d023      	beq.n	800a196 <LL_TIM_Init+0xae>
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	4a29      	ldr	r2, [pc, #164]	; (800a1f8 <LL_TIM_Init+0x110>)
 800a152:	4293      	cmp	r3, r2
 800a154:	d01f      	beq.n	800a196 <LL_TIM_Init+0xae>
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	4a28      	ldr	r2, [pc, #160]	; (800a1fc <LL_TIM_Init+0x114>)
 800a15a:	4293      	cmp	r3, r2
 800a15c:	d01b      	beq.n	800a196 <LL_TIM_Init+0xae>
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	4a27      	ldr	r2, [pc, #156]	; (800a200 <LL_TIM_Init+0x118>)
 800a162:	4293      	cmp	r3, r2
 800a164:	d017      	beq.n	800a196 <LL_TIM_Init+0xae>
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	4a26      	ldr	r2, [pc, #152]	; (800a204 <LL_TIM_Init+0x11c>)
 800a16a:	4293      	cmp	r3, r2
 800a16c:	d013      	beq.n	800a196 <LL_TIM_Init+0xae>
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	4a25      	ldr	r2, [pc, #148]	; (800a208 <LL_TIM_Init+0x120>)
 800a172:	4293      	cmp	r3, r2
 800a174:	d00f      	beq.n	800a196 <LL_TIM_Init+0xae>
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	4a24      	ldr	r2, [pc, #144]	; (800a20c <LL_TIM_Init+0x124>)
 800a17a:	4293      	cmp	r3, r2
 800a17c:	d00b      	beq.n	800a196 <LL_TIM_Init+0xae>
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	4a23      	ldr	r2, [pc, #140]	; (800a210 <LL_TIM_Init+0x128>)
 800a182:	4293      	cmp	r3, r2
 800a184:	d007      	beq.n	800a196 <LL_TIM_Init+0xae>
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	4a22      	ldr	r2, [pc, #136]	; (800a214 <LL_TIM_Init+0x12c>)
 800a18a:	4293      	cmp	r3, r2
 800a18c:	d003      	beq.n	800a196 <LL_TIM_Init+0xae>
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	4a21      	ldr	r2, [pc, #132]	; (800a218 <LL_TIM_Init+0x130>)
 800a192:	4293      	cmp	r3, r2
 800a194:	d106      	bne.n	800a1a4 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a19c:	683b      	ldr	r3, [r7, #0]
 800a19e:	68db      	ldr	r3, [r3, #12]
 800a1a0:	4313      	orrs	r3, r2
 800a1a2:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	68fa      	ldr	r2, [r7, #12]
 800a1a8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800a1aa:	683b      	ldr	r3, [r7, #0]
 800a1ac:	689b      	ldr	r3, [r3, #8]
 800a1ae:	4619      	mov	r1, r3
 800a1b0:	6878      	ldr	r0, [r7, #4]
 800a1b2:	f7ff ff70 	bl	800a096 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800a1b6:	683b      	ldr	r3, [r7, #0]
 800a1b8:	881b      	ldrh	r3, [r3, #0]
 800a1ba:	4619      	mov	r1, r3
 800a1bc:	6878      	ldr	r0, [r7, #4]
 800a1be:	f7ff ff5d 	bl	800a07c <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	4a0a      	ldr	r2, [pc, #40]	; (800a1f0 <LL_TIM_Init+0x108>)
 800a1c6:	4293      	cmp	r3, r2
 800a1c8:	d003      	beq.n	800a1d2 <LL_TIM_Init+0xea>
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	4a0c      	ldr	r2, [pc, #48]	; (800a200 <LL_TIM_Init+0x118>)
 800a1ce:	4293      	cmp	r3, r2
 800a1d0:	d105      	bne.n	800a1de <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800a1d2:	683b      	ldr	r3, [r7, #0]
 800a1d4:	691b      	ldr	r3, [r3, #16]
 800a1d6:	4619      	mov	r1, r3
 800a1d8:	6878      	ldr	r0, [r7, #4]
 800a1da:	f7ff ff69 	bl	800a0b0 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800a1de:	6878      	ldr	r0, [r7, #4]
 800a1e0:	f7ff ff73 	bl	800a0ca <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 800a1e4:	2300      	movs	r3, #0
}
 800a1e6:	4618      	mov	r0, r3
 800a1e8:	3710      	adds	r7, #16
 800a1ea:	46bd      	mov	sp, r7
 800a1ec:	bd80      	pop	{r7, pc}
 800a1ee:	bf00      	nop
 800a1f0:	40010000 	.word	0x40010000
 800a1f4:	40000400 	.word	0x40000400
 800a1f8:	40000800 	.word	0x40000800
 800a1fc:	40000c00 	.word	0x40000c00
 800a200:	40010400 	.word	0x40010400
 800a204:	40014000 	.word	0x40014000
 800a208:	40014400 	.word	0x40014400
 800a20c:	40014800 	.word	0x40014800
 800a210:	40001800 	.word	0x40001800
 800a214:	40001c00 	.word	0x40001c00
 800a218:	40002000 	.word	0x40002000

0800a21c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a21c:	b084      	sub	sp, #16
 800a21e:	b580      	push	{r7, lr}
 800a220:	b084      	sub	sp, #16
 800a222:	af00      	add	r7, sp, #0
 800a224:	6078      	str	r0, [r7, #4]
 800a226:	f107 001c 	add.w	r0, r7, #28
 800a22a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a22e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a230:	2b01      	cmp	r3, #1
 800a232:	d122      	bne.n	800a27a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a238:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	68db      	ldr	r3, [r3, #12]
 800a244:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800a248:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a24c:	687a      	ldr	r2, [r7, #4]
 800a24e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	68db      	ldr	r3, [r3, #12]
 800a254:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a25c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a25e:	2b01      	cmp	r3, #1
 800a260:	d105      	bne.n	800a26e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	68db      	ldr	r3, [r3, #12]
 800a266:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800a26e:	6878      	ldr	r0, [r7, #4]
 800a270:	f001 faa0 	bl	800b7b4 <USB_CoreReset>
 800a274:	4603      	mov	r3, r0
 800a276:	73fb      	strb	r3, [r7, #15]
 800a278:	e010      	b.n	800a29c <USB_CoreInit+0x80>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	68db      	ldr	r3, [r3, #12]
 800a27e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a286:	6878      	ldr	r0, [r7, #4]
 800a288:	f001 fa94 	bl	800b7b4 <USB_CoreReset>
 800a28c:	4603      	mov	r3, r0
 800a28e:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a294:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 800a29c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a29e:	2b01      	cmp	r3, #1
 800a2a0:	d10b      	bne.n	800a2ba <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	689b      	ldr	r3, [r3, #8]
 800a2a6:	f043 0206 	orr.w	r2, r3, #6
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	689b      	ldr	r3, [r3, #8]
 800a2b2:	f043 0220 	orr.w	r2, r3, #32
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a2ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2bc:	4618      	mov	r0, r3
 800a2be:	3710      	adds	r7, #16
 800a2c0:	46bd      	mov	sp, r7
 800a2c2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a2c6:	b004      	add	sp, #16
 800a2c8:	4770      	bx	lr
	...

0800a2cc <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800a2cc:	b480      	push	{r7}
 800a2ce:	b087      	sub	sp, #28
 800a2d0:	af00      	add	r7, sp, #0
 800a2d2:	60f8      	str	r0, [r7, #12]
 800a2d4:	60b9      	str	r1, [r7, #8]
 800a2d6:	4613      	mov	r3, r2
 800a2d8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800a2da:	79fb      	ldrb	r3, [r7, #7]
 800a2dc:	2b02      	cmp	r3, #2
 800a2de:	d165      	bne.n	800a3ac <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800a2e0:	68bb      	ldr	r3, [r7, #8]
 800a2e2:	4a41      	ldr	r2, [pc, #260]	; (800a3e8 <USB_SetTurnaroundTime+0x11c>)
 800a2e4:	4293      	cmp	r3, r2
 800a2e6:	d906      	bls.n	800a2f6 <USB_SetTurnaroundTime+0x2a>
 800a2e8:	68bb      	ldr	r3, [r7, #8]
 800a2ea:	4a40      	ldr	r2, [pc, #256]	; (800a3ec <USB_SetTurnaroundTime+0x120>)
 800a2ec:	4293      	cmp	r3, r2
 800a2ee:	d802      	bhi.n	800a2f6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800a2f0:	230f      	movs	r3, #15
 800a2f2:	617b      	str	r3, [r7, #20]
 800a2f4:	e062      	b.n	800a3bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800a2f6:	68bb      	ldr	r3, [r7, #8]
 800a2f8:	4a3c      	ldr	r2, [pc, #240]	; (800a3ec <USB_SetTurnaroundTime+0x120>)
 800a2fa:	4293      	cmp	r3, r2
 800a2fc:	d906      	bls.n	800a30c <USB_SetTurnaroundTime+0x40>
 800a2fe:	68bb      	ldr	r3, [r7, #8]
 800a300:	4a3b      	ldr	r2, [pc, #236]	; (800a3f0 <USB_SetTurnaroundTime+0x124>)
 800a302:	4293      	cmp	r3, r2
 800a304:	d802      	bhi.n	800a30c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800a306:	230e      	movs	r3, #14
 800a308:	617b      	str	r3, [r7, #20]
 800a30a:	e057      	b.n	800a3bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800a30c:	68bb      	ldr	r3, [r7, #8]
 800a30e:	4a38      	ldr	r2, [pc, #224]	; (800a3f0 <USB_SetTurnaroundTime+0x124>)
 800a310:	4293      	cmp	r3, r2
 800a312:	d906      	bls.n	800a322 <USB_SetTurnaroundTime+0x56>
 800a314:	68bb      	ldr	r3, [r7, #8]
 800a316:	4a37      	ldr	r2, [pc, #220]	; (800a3f4 <USB_SetTurnaroundTime+0x128>)
 800a318:	4293      	cmp	r3, r2
 800a31a:	d802      	bhi.n	800a322 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800a31c:	230d      	movs	r3, #13
 800a31e:	617b      	str	r3, [r7, #20]
 800a320:	e04c      	b.n	800a3bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800a322:	68bb      	ldr	r3, [r7, #8]
 800a324:	4a33      	ldr	r2, [pc, #204]	; (800a3f4 <USB_SetTurnaroundTime+0x128>)
 800a326:	4293      	cmp	r3, r2
 800a328:	d906      	bls.n	800a338 <USB_SetTurnaroundTime+0x6c>
 800a32a:	68bb      	ldr	r3, [r7, #8]
 800a32c:	4a32      	ldr	r2, [pc, #200]	; (800a3f8 <USB_SetTurnaroundTime+0x12c>)
 800a32e:	4293      	cmp	r3, r2
 800a330:	d802      	bhi.n	800a338 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800a332:	230c      	movs	r3, #12
 800a334:	617b      	str	r3, [r7, #20]
 800a336:	e041      	b.n	800a3bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800a338:	68bb      	ldr	r3, [r7, #8]
 800a33a:	4a2f      	ldr	r2, [pc, #188]	; (800a3f8 <USB_SetTurnaroundTime+0x12c>)
 800a33c:	4293      	cmp	r3, r2
 800a33e:	d906      	bls.n	800a34e <USB_SetTurnaroundTime+0x82>
 800a340:	68bb      	ldr	r3, [r7, #8]
 800a342:	4a2e      	ldr	r2, [pc, #184]	; (800a3fc <USB_SetTurnaroundTime+0x130>)
 800a344:	4293      	cmp	r3, r2
 800a346:	d802      	bhi.n	800a34e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800a348:	230b      	movs	r3, #11
 800a34a:	617b      	str	r3, [r7, #20]
 800a34c:	e036      	b.n	800a3bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800a34e:	68bb      	ldr	r3, [r7, #8]
 800a350:	4a2a      	ldr	r2, [pc, #168]	; (800a3fc <USB_SetTurnaroundTime+0x130>)
 800a352:	4293      	cmp	r3, r2
 800a354:	d906      	bls.n	800a364 <USB_SetTurnaroundTime+0x98>
 800a356:	68bb      	ldr	r3, [r7, #8]
 800a358:	4a29      	ldr	r2, [pc, #164]	; (800a400 <USB_SetTurnaroundTime+0x134>)
 800a35a:	4293      	cmp	r3, r2
 800a35c:	d802      	bhi.n	800a364 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800a35e:	230a      	movs	r3, #10
 800a360:	617b      	str	r3, [r7, #20]
 800a362:	e02b      	b.n	800a3bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800a364:	68bb      	ldr	r3, [r7, #8]
 800a366:	4a26      	ldr	r2, [pc, #152]	; (800a400 <USB_SetTurnaroundTime+0x134>)
 800a368:	4293      	cmp	r3, r2
 800a36a:	d906      	bls.n	800a37a <USB_SetTurnaroundTime+0xae>
 800a36c:	68bb      	ldr	r3, [r7, #8]
 800a36e:	4a25      	ldr	r2, [pc, #148]	; (800a404 <USB_SetTurnaroundTime+0x138>)
 800a370:	4293      	cmp	r3, r2
 800a372:	d802      	bhi.n	800a37a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800a374:	2309      	movs	r3, #9
 800a376:	617b      	str	r3, [r7, #20]
 800a378:	e020      	b.n	800a3bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800a37a:	68bb      	ldr	r3, [r7, #8]
 800a37c:	4a21      	ldr	r2, [pc, #132]	; (800a404 <USB_SetTurnaroundTime+0x138>)
 800a37e:	4293      	cmp	r3, r2
 800a380:	d906      	bls.n	800a390 <USB_SetTurnaroundTime+0xc4>
 800a382:	68bb      	ldr	r3, [r7, #8]
 800a384:	4a20      	ldr	r2, [pc, #128]	; (800a408 <USB_SetTurnaroundTime+0x13c>)
 800a386:	4293      	cmp	r3, r2
 800a388:	d802      	bhi.n	800a390 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800a38a:	2308      	movs	r3, #8
 800a38c:	617b      	str	r3, [r7, #20]
 800a38e:	e015      	b.n	800a3bc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800a390:	68bb      	ldr	r3, [r7, #8]
 800a392:	4a1d      	ldr	r2, [pc, #116]	; (800a408 <USB_SetTurnaroundTime+0x13c>)
 800a394:	4293      	cmp	r3, r2
 800a396:	d906      	bls.n	800a3a6 <USB_SetTurnaroundTime+0xda>
 800a398:	68bb      	ldr	r3, [r7, #8]
 800a39a:	4a1c      	ldr	r2, [pc, #112]	; (800a40c <USB_SetTurnaroundTime+0x140>)
 800a39c:	4293      	cmp	r3, r2
 800a39e:	d802      	bhi.n	800a3a6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800a3a0:	2307      	movs	r3, #7
 800a3a2:	617b      	str	r3, [r7, #20]
 800a3a4:	e00a      	b.n	800a3bc <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800a3a6:	2306      	movs	r3, #6
 800a3a8:	617b      	str	r3, [r7, #20]
 800a3aa:	e007      	b.n	800a3bc <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800a3ac:	79fb      	ldrb	r3, [r7, #7]
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d102      	bne.n	800a3b8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800a3b2:	2309      	movs	r3, #9
 800a3b4:	617b      	str	r3, [r7, #20]
 800a3b6:	e001      	b.n	800a3bc <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800a3b8:	2309      	movs	r3, #9
 800a3ba:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	68db      	ldr	r3, [r3, #12]
 800a3c0:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	68da      	ldr	r2, [r3, #12]
 800a3cc:	697b      	ldr	r3, [r7, #20]
 800a3ce:	029b      	lsls	r3, r3, #10
 800a3d0:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800a3d4:	431a      	orrs	r2, r3
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a3da:	2300      	movs	r3, #0
}
 800a3dc:	4618      	mov	r0, r3
 800a3de:	371c      	adds	r7, #28
 800a3e0:	46bd      	mov	sp, r7
 800a3e2:	bc80      	pop	{r7}
 800a3e4:	4770      	bx	lr
 800a3e6:	bf00      	nop
 800a3e8:	00d8acbf 	.word	0x00d8acbf
 800a3ec:	00e4e1bf 	.word	0x00e4e1bf
 800a3f0:	00f423ff 	.word	0x00f423ff
 800a3f4:	0106737f 	.word	0x0106737f
 800a3f8:	011a499f 	.word	0x011a499f
 800a3fc:	01312cff 	.word	0x01312cff
 800a400:	014ca43f 	.word	0x014ca43f
 800a404:	016e35ff 	.word	0x016e35ff
 800a408:	01a6ab1f 	.word	0x01a6ab1f
 800a40c:	01e847ff 	.word	0x01e847ff

0800a410 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a410:	b480      	push	{r7}
 800a412:	b083      	sub	sp, #12
 800a414:	af00      	add	r7, sp, #0
 800a416:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	689b      	ldr	r3, [r3, #8]
 800a41c:	f043 0201 	orr.w	r2, r3, #1
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a424:	2300      	movs	r3, #0
}
 800a426:	4618      	mov	r0, r3
 800a428:	370c      	adds	r7, #12
 800a42a:	46bd      	mov	sp, r7
 800a42c:	bc80      	pop	{r7}
 800a42e:	4770      	bx	lr

0800a430 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a430:	b480      	push	{r7}
 800a432:	b083      	sub	sp, #12
 800a434:	af00      	add	r7, sp, #0
 800a436:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	689b      	ldr	r3, [r3, #8]
 800a43c:	f023 0201 	bic.w	r2, r3, #1
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a444:	2300      	movs	r3, #0
}
 800a446:	4618      	mov	r0, r3
 800a448:	370c      	adds	r7, #12
 800a44a:	46bd      	mov	sp, r7
 800a44c:	bc80      	pop	{r7}
 800a44e:	4770      	bx	lr

0800a450 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a450:	b580      	push	{r7, lr}
 800a452:	b082      	sub	sp, #8
 800a454:	af00      	add	r7, sp, #0
 800a456:	6078      	str	r0, [r7, #4]
 800a458:	460b      	mov	r3, r1
 800a45a:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	68db      	ldr	r3, [r3, #12]
 800a460:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a468:	78fb      	ldrb	r3, [r7, #3]
 800a46a:	2b01      	cmp	r3, #1
 800a46c:	d106      	bne.n	800a47c <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	68db      	ldr	r3, [r3, #12]
 800a472:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	60da      	str	r2, [r3, #12]
 800a47a:	e00b      	b.n	800a494 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800a47c:	78fb      	ldrb	r3, [r7, #3]
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d106      	bne.n	800a490 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	68db      	ldr	r3, [r3, #12]
 800a486:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	60da      	str	r2, [r3, #12]
 800a48e:	e001      	b.n	800a494 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800a490:	2301      	movs	r3, #1
 800a492:	e003      	b.n	800a49c <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800a494:	2032      	movs	r0, #50	; 0x32
 800a496:	f7f8 f95b 	bl	8002750 <HAL_Delay>

  return HAL_OK;
 800a49a:	2300      	movs	r3, #0
}
 800a49c:	4618      	mov	r0, r3
 800a49e:	3708      	adds	r7, #8
 800a4a0:	46bd      	mov	sp, r7
 800a4a2:	bd80      	pop	{r7, pc}

0800a4a4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a4a4:	b084      	sub	sp, #16
 800a4a6:	b580      	push	{r7, lr}
 800a4a8:	b086      	sub	sp, #24
 800a4aa:	af00      	add	r7, sp, #0
 800a4ac:	6078      	str	r0, [r7, #4]
 800a4ae:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800a4b2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a4b6:	2300      	movs	r3, #0
 800a4b8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800a4be:	2300      	movs	r3, #0
 800a4c0:	613b      	str	r3, [r7, #16]
 800a4c2:	e009      	b.n	800a4d8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800a4c4:	687a      	ldr	r2, [r7, #4]
 800a4c6:	693b      	ldr	r3, [r7, #16]
 800a4c8:	3340      	adds	r3, #64	; 0x40
 800a4ca:	009b      	lsls	r3, r3, #2
 800a4cc:	4413      	add	r3, r2
 800a4ce:	2200      	movs	r2, #0
 800a4d0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800a4d2:	693b      	ldr	r3, [r7, #16]
 800a4d4:	3301      	adds	r3, #1
 800a4d6:	613b      	str	r3, [r7, #16]
 800a4d8:	693b      	ldr	r3, [r7, #16]
 800a4da:	2b0e      	cmp	r3, #14
 800a4dc:	d9f2      	bls.n	800a4c4 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800a4de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d11c      	bne.n	800a51e <USB_DevInit+0x7a>
  {
    /*
     * disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a4ea:	685b      	ldr	r3, [r3, #4]
 800a4ec:	68fa      	ldr	r2, [r7, #12]
 800a4ee:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a4f2:	f043 0302 	orr.w	r3, r3, #2
 800a4f6:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a4fc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a508:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a514:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	639a      	str	r2, [r3, #56]	; 0x38
 800a51c:	e00b      	b.n	800a536 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a522:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a52e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a53c:	461a      	mov	r2, r3
 800a53e:	2300      	movs	r3, #0
 800a540:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a548:	4619      	mov	r1, r3
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a550:	461a      	mov	r2, r3
 800a552:	680b      	ldr	r3, [r1, #0]
 800a554:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a556:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a558:	2b01      	cmp	r3, #1
 800a55a:	d10c      	bne.n	800a576 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800a55c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d104      	bne.n	800a56c <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800a562:	2100      	movs	r1, #0
 800a564:	6878      	ldr	r0, [r7, #4]
 800a566:	f000 f945 	bl	800a7f4 <USB_SetDevSpeed>
 800a56a:	e008      	b.n	800a57e <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800a56c:	2101      	movs	r1, #1
 800a56e:	6878      	ldr	r0, [r7, #4]
 800a570:	f000 f940 	bl	800a7f4 <USB_SetDevSpeed>
 800a574:	e003      	b.n	800a57e <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a576:	2103      	movs	r1, #3
 800a578:	6878      	ldr	r0, [r7, #4]
 800a57a:	f000 f93b 	bl	800a7f4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a57e:	2110      	movs	r1, #16
 800a580:	6878      	ldr	r0, [r7, #4]
 800a582:	f000 f8f3 	bl	800a76c <USB_FlushTxFifo>
 800a586:	4603      	mov	r3, r0
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d001      	beq.n	800a590 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800a58c:	2301      	movs	r3, #1
 800a58e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a590:	6878      	ldr	r0, [r7, #4]
 800a592:	f000 f90f 	bl	800a7b4 <USB_FlushRxFifo>
 800a596:	4603      	mov	r3, r0
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d001      	beq.n	800a5a0 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800a59c:	2301      	movs	r3, #1
 800a59e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a5a6:	461a      	mov	r2, r3
 800a5a8:	2300      	movs	r3, #0
 800a5aa:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a5b2:	461a      	mov	r2, r3
 800a5b4:	2300      	movs	r3, #0
 800a5b6:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a5be:	461a      	mov	r2, r3
 800a5c0:	2300      	movs	r3, #0
 800a5c2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a5c4:	2300      	movs	r3, #0
 800a5c6:	613b      	str	r3, [r7, #16]
 800a5c8:	e043      	b.n	800a652 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a5ca:	693b      	ldr	r3, [r7, #16]
 800a5cc:	015a      	lsls	r2, r3, #5
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	4413      	add	r3, r2
 800a5d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a5dc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a5e0:	d118      	bne.n	800a614 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800a5e2:	693b      	ldr	r3, [r7, #16]
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d10a      	bne.n	800a5fe <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a5e8:	693b      	ldr	r3, [r7, #16]
 800a5ea:	015a      	lsls	r2, r3, #5
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	4413      	add	r3, r2
 800a5f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a5f4:	461a      	mov	r2, r3
 800a5f6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800a5fa:	6013      	str	r3, [r2, #0]
 800a5fc:	e013      	b.n	800a626 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a5fe:	693b      	ldr	r3, [r7, #16]
 800a600:	015a      	lsls	r2, r3, #5
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	4413      	add	r3, r2
 800a606:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a60a:	461a      	mov	r2, r3
 800a60c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800a610:	6013      	str	r3, [r2, #0]
 800a612:	e008      	b.n	800a626 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a614:	693b      	ldr	r3, [r7, #16]
 800a616:	015a      	lsls	r2, r3, #5
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	4413      	add	r3, r2
 800a61c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a620:	461a      	mov	r2, r3
 800a622:	2300      	movs	r3, #0
 800a624:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a626:	693b      	ldr	r3, [r7, #16]
 800a628:	015a      	lsls	r2, r3, #5
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	4413      	add	r3, r2
 800a62e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a632:	461a      	mov	r2, r3
 800a634:	2300      	movs	r3, #0
 800a636:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a638:	693b      	ldr	r3, [r7, #16]
 800a63a:	015a      	lsls	r2, r3, #5
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	4413      	add	r3, r2
 800a640:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a644:	461a      	mov	r2, r3
 800a646:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800a64a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a64c:	693b      	ldr	r3, [r7, #16]
 800a64e:	3301      	adds	r3, #1
 800a650:	613b      	str	r3, [r7, #16]
 800a652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a654:	693a      	ldr	r2, [r7, #16]
 800a656:	429a      	cmp	r2, r3
 800a658:	d3b7      	bcc.n	800a5ca <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a65a:	2300      	movs	r3, #0
 800a65c:	613b      	str	r3, [r7, #16]
 800a65e:	e043      	b.n	800a6e8 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a660:	693b      	ldr	r3, [r7, #16]
 800a662:	015a      	lsls	r2, r3, #5
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	4413      	add	r3, r2
 800a668:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a672:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a676:	d118      	bne.n	800a6aa <USB_DevInit+0x206>
    {
      if (i == 0U)
 800a678:	693b      	ldr	r3, [r7, #16]
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d10a      	bne.n	800a694 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a67e:	693b      	ldr	r3, [r7, #16]
 800a680:	015a      	lsls	r2, r3, #5
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	4413      	add	r3, r2
 800a686:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a68a:	461a      	mov	r2, r3
 800a68c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800a690:	6013      	str	r3, [r2, #0]
 800a692:	e013      	b.n	800a6bc <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a694:	693b      	ldr	r3, [r7, #16]
 800a696:	015a      	lsls	r2, r3, #5
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	4413      	add	r3, r2
 800a69c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a6a0:	461a      	mov	r2, r3
 800a6a2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800a6a6:	6013      	str	r3, [r2, #0]
 800a6a8:	e008      	b.n	800a6bc <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a6aa:	693b      	ldr	r3, [r7, #16]
 800a6ac:	015a      	lsls	r2, r3, #5
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	4413      	add	r3, r2
 800a6b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a6b6:	461a      	mov	r2, r3
 800a6b8:	2300      	movs	r3, #0
 800a6ba:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a6bc:	693b      	ldr	r3, [r7, #16]
 800a6be:	015a      	lsls	r2, r3, #5
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	4413      	add	r3, r2
 800a6c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a6c8:	461a      	mov	r2, r3
 800a6ca:	2300      	movs	r3, #0
 800a6cc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a6ce:	693b      	ldr	r3, [r7, #16]
 800a6d0:	015a      	lsls	r2, r3, #5
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	4413      	add	r3, r2
 800a6d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a6da:	461a      	mov	r2, r3
 800a6dc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800a6e0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a6e2:	693b      	ldr	r3, [r7, #16]
 800a6e4:	3301      	adds	r3, #1
 800a6e6:	613b      	str	r3, [r7, #16]
 800a6e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6ea:	693a      	ldr	r2, [r7, #16]
 800a6ec:	429a      	cmp	r2, r3
 800a6ee:	d3b7      	bcc.n	800a660 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a6f6:	691b      	ldr	r3, [r3, #16]
 800a6f8:	68fa      	ldr	r2, [r7, #12]
 800a6fa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a6fe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a702:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	2200      	movs	r2, #0
 800a708:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800a710:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a712:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a714:	2b00      	cmp	r3, #0
 800a716:	d105      	bne.n	800a724 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	699b      	ldr	r3, [r3, #24]
 800a71c:	f043 0210 	orr.w	r2, r3, #16
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	699a      	ldr	r2, [r3, #24]
 800a728:	4b0f      	ldr	r3, [pc, #60]	; (800a768 <USB_DevInit+0x2c4>)
 800a72a:	4313      	orrs	r3, r2
 800a72c:	687a      	ldr	r2, [r7, #4]
 800a72e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800a730:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a732:	2b00      	cmp	r3, #0
 800a734:	d005      	beq.n	800a742 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	699b      	ldr	r3, [r3, #24]
 800a73a:	f043 0208 	orr.w	r2, r3, #8
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800a742:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a744:	2b01      	cmp	r3, #1
 800a746:	d107      	bne.n	800a758 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	699b      	ldr	r3, [r3, #24]
 800a74c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a750:	f043 0304 	orr.w	r3, r3, #4
 800a754:	687a      	ldr	r2, [r7, #4]
 800a756:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800a758:	7dfb      	ldrb	r3, [r7, #23]
}
 800a75a:	4618      	mov	r0, r3
 800a75c:	3718      	adds	r7, #24
 800a75e:	46bd      	mov	sp, r7
 800a760:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a764:	b004      	add	sp, #16
 800a766:	4770      	bx	lr
 800a768:	803c3800 	.word	0x803c3800

0800a76c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a76c:	b480      	push	{r7}
 800a76e:	b085      	sub	sp, #20
 800a770:	af00      	add	r7, sp, #0
 800a772:	6078      	str	r0, [r7, #4]
 800a774:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800a776:	2300      	movs	r3, #0
 800a778:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a77a:	683b      	ldr	r3, [r7, #0]
 800a77c:	019b      	lsls	r3, r3, #6
 800a77e:	f043 0220 	orr.w	r2, r3, #32
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	3301      	adds	r3, #1
 800a78a:	60fb      	str	r3, [r7, #12]
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	4a08      	ldr	r2, [pc, #32]	; (800a7b0 <USB_FlushTxFifo+0x44>)
 800a790:	4293      	cmp	r3, r2
 800a792:	d901      	bls.n	800a798 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800a794:	2303      	movs	r3, #3
 800a796:	e006      	b.n	800a7a6 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	691b      	ldr	r3, [r3, #16]
 800a79c:	f003 0320 	and.w	r3, r3, #32
 800a7a0:	2b20      	cmp	r3, #32
 800a7a2:	d0f0      	beq.n	800a786 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800a7a4:	2300      	movs	r3, #0
}
 800a7a6:	4618      	mov	r0, r3
 800a7a8:	3714      	adds	r7, #20
 800a7aa:	46bd      	mov	sp, r7
 800a7ac:	bc80      	pop	{r7}
 800a7ae:	4770      	bx	lr
 800a7b0:	00030d40 	.word	0x00030d40

0800a7b4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a7b4:	b480      	push	{r7}
 800a7b6:	b085      	sub	sp, #20
 800a7b8:	af00      	add	r7, sp, #0
 800a7ba:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800a7bc:	2300      	movs	r3, #0
 800a7be:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	2210      	movs	r2, #16
 800a7c4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	3301      	adds	r3, #1
 800a7ca:	60fb      	str	r3, [r7, #12]
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	4a08      	ldr	r2, [pc, #32]	; (800a7f0 <USB_FlushRxFifo+0x3c>)
 800a7d0:	4293      	cmp	r3, r2
 800a7d2:	d901      	bls.n	800a7d8 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800a7d4:	2303      	movs	r3, #3
 800a7d6:	e006      	b.n	800a7e6 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	691b      	ldr	r3, [r3, #16]
 800a7dc:	f003 0310 	and.w	r3, r3, #16
 800a7e0:	2b10      	cmp	r3, #16
 800a7e2:	d0f0      	beq.n	800a7c6 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800a7e4:	2300      	movs	r3, #0
}
 800a7e6:	4618      	mov	r0, r3
 800a7e8:	3714      	adds	r7, #20
 800a7ea:	46bd      	mov	sp, r7
 800a7ec:	bc80      	pop	{r7}
 800a7ee:	4770      	bx	lr
 800a7f0:	00030d40 	.word	0x00030d40

0800a7f4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a7f4:	b480      	push	{r7}
 800a7f6:	b085      	sub	sp, #20
 800a7f8:	af00      	add	r7, sp, #0
 800a7fa:	6078      	str	r0, [r7, #4]
 800a7fc:	460b      	mov	r3, r1
 800a7fe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a80a:	681a      	ldr	r2, [r3, #0]
 800a80c:	78fb      	ldrb	r3, [r7, #3]
 800a80e:	68f9      	ldr	r1, [r7, #12]
 800a810:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a814:	4313      	orrs	r3, r2
 800a816:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a818:	2300      	movs	r3, #0
}
 800a81a:	4618      	mov	r0, r3
 800a81c:	3714      	adds	r7, #20
 800a81e:	46bd      	mov	sp, r7
 800a820:	bc80      	pop	{r7}
 800a822:	4770      	bx	lr

0800a824 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800a824:	b480      	push	{r7}
 800a826:	b087      	sub	sp, #28
 800a828:	af00      	add	r7, sp, #0
 800a82a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800a830:	693b      	ldr	r3, [r7, #16]
 800a832:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a836:	689b      	ldr	r3, [r3, #8]
 800a838:	f003 0306 	and.w	r3, r3, #6
 800a83c:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	2b00      	cmp	r3, #0
 800a842:	d102      	bne.n	800a84a <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800a844:	2300      	movs	r3, #0
 800a846:	75fb      	strb	r3, [r7, #23]
 800a848:	e00a      	b.n	800a860 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	2b02      	cmp	r3, #2
 800a84e:	d002      	beq.n	800a856 <USB_GetDevSpeed+0x32>
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	2b06      	cmp	r3, #6
 800a854:	d102      	bne.n	800a85c <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800a856:	2302      	movs	r3, #2
 800a858:	75fb      	strb	r3, [r7, #23]
 800a85a:	e001      	b.n	800a860 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800a85c:	230f      	movs	r3, #15
 800a85e:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800a860:	7dfb      	ldrb	r3, [r7, #23]
}
 800a862:	4618      	mov	r0, r3
 800a864:	371c      	adds	r7, #28
 800a866:	46bd      	mov	sp, r7
 800a868:	bc80      	pop	{r7}
 800a86a:	4770      	bx	lr

0800a86c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a86c:	b480      	push	{r7}
 800a86e:	b085      	sub	sp, #20
 800a870:	af00      	add	r7, sp, #0
 800a872:	6078      	str	r0, [r7, #4]
 800a874:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a87a:	683b      	ldr	r3, [r7, #0]
 800a87c:	781b      	ldrb	r3, [r3, #0]
 800a87e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a880:	683b      	ldr	r3, [r7, #0]
 800a882:	785b      	ldrb	r3, [r3, #1]
 800a884:	2b01      	cmp	r3, #1
 800a886:	d13a      	bne.n	800a8fe <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a88e:	69da      	ldr	r2, [r3, #28]
 800a890:	683b      	ldr	r3, [r7, #0]
 800a892:	781b      	ldrb	r3, [r3, #0]
 800a894:	f003 030f 	and.w	r3, r3, #15
 800a898:	2101      	movs	r1, #1
 800a89a:	fa01 f303 	lsl.w	r3, r1, r3
 800a89e:	b29b      	uxth	r3, r3
 800a8a0:	68f9      	ldr	r1, [r7, #12]
 800a8a2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a8a6:	4313      	orrs	r3, r2
 800a8a8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800a8aa:	68bb      	ldr	r3, [r7, #8]
 800a8ac:	015a      	lsls	r2, r3, #5
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	4413      	add	r3, r2
 800a8b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d155      	bne.n	800a96c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a8c0:	68bb      	ldr	r3, [r7, #8]
 800a8c2:	015a      	lsls	r2, r3, #5
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	4413      	add	r3, r2
 800a8c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a8cc:	681a      	ldr	r2, [r3, #0]
 800a8ce:	683b      	ldr	r3, [r7, #0]
 800a8d0:	689b      	ldr	r3, [r3, #8]
 800a8d2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a8d6:	683b      	ldr	r3, [r7, #0]
 800a8d8:	78db      	ldrb	r3, [r3, #3]
 800a8da:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a8dc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a8de:	68bb      	ldr	r3, [r7, #8]
 800a8e0:	059b      	lsls	r3, r3, #22
 800a8e2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a8e4:	4313      	orrs	r3, r2
 800a8e6:	68ba      	ldr	r2, [r7, #8]
 800a8e8:	0151      	lsls	r1, r2, #5
 800a8ea:	68fa      	ldr	r2, [r7, #12]
 800a8ec:	440a      	add	r2, r1
 800a8ee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a8f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a8f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a8fa:	6013      	str	r3, [r2, #0]
 800a8fc:	e036      	b.n	800a96c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800a8fe:	68fb      	ldr	r3, [r7, #12]
 800a900:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a904:	69da      	ldr	r2, [r3, #28]
 800a906:	683b      	ldr	r3, [r7, #0]
 800a908:	781b      	ldrb	r3, [r3, #0]
 800a90a:	f003 030f 	and.w	r3, r3, #15
 800a90e:	2101      	movs	r1, #1
 800a910:	fa01 f303 	lsl.w	r3, r1, r3
 800a914:	041b      	lsls	r3, r3, #16
 800a916:	68f9      	ldr	r1, [r7, #12]
 800a918:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a91c:	4313      	orrs	r3, r2
 800a91e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800a920:	68bb      	ldr	r3, [r7, #8]
 800a922:	015a      	lsls	r2, r3, #5
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	4413      	add	r3, r2
 800a928:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a932:	2b00      	cmp	r3, #0
 800a934:	d11a      	bne.n	800a96c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a936:	68bb      	ldr	r3, [r7, #8]
 800a938:	015a      	lsls	r2, r3, #5
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	4413      	add	r3, r2
 800a93e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a942:	681a      	ldr	r2, [r3, #0]
 800a944:	683b      	ldr	r3, [r7, #0]
 800a946:	689b      	ldr	r3, [r3, #8]
 800a948:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800a94c:	683b      	ldr	r3, [r7, #0]
 800a94e:	78db      	ldrb	r3, [r3, #3]
 800a950:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a952:	430b      	orrs	r3, r1
 800a954:	4313      	orrs	r3, r2
 800a956:	68ba      	ldr	r2, [r7, #8]
 800a958:	0151      	lsls	r1, r2, #5
 800a95a:	68fa      	ldr	r2, [r7, #12]
 800a95c:	440a      	add	r2, r1
 800a95e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a962:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a966:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a96a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800a96c:	2300      	movs	r3, #0
}
 800a96e:	4618      	mov	r0, r3
 800a970:	3714      	adds	r7, #20
 800a972:	46bd      	mov	sp, r7
 800a974:	bc80      	pop	{r7}
 800a976:	4770      	bx	lr

0800a978 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a978:	b480      	push	{r7}
 800a97a:	b085      	sub	sp, #20
 800a97c:	af00      	add	r7, sp, #0
 800a97e:	6078      	str	r0, [r7, #4]
 800a980:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a986:	683b      	ldr	r3, [r7, #0]
 800a988:	781b      	ldrb	r3, [r3, #0]
 800a98a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800a98c:	683b      	ldr	r3, [r7, #0]
 800a98e:	785b      	ldrb	r3, [r3, #1]
 800a990:	2b01      	cmp	r3, #1
 800a992:	d161      	bne.n	800aa58 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a994:	68bb      	ldr	r3, [r7, #8]
 800a996:	015a      	lsls	r2, r3, #5
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	4413      	add	r3, r2
 800a99c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a9a6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a9aa:	d11f      	bne.n	800a9ec <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800a9ac:	68bb      	ldr	r3, [r7, #8]
 800a9ae:	015a      	lsls	r2, r3, #5
 800a9b0:	68fb      	ldr	r3, [r7, #12]
 800a9b2:	4413      	add	r3, r2
 800a9b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	68ba      	ldr	r2, [r7, #8]
 800a9bc:	0151      	lsls	r1, r2, #5
 800a9be:	68fa      	ldr	r2, [r7, #12]
 800a9c0:	440a      	add	r2, r1
 800a9c2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a9c6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800a9ca:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800a9cc:	68bb      	ldr	r3, [r7, #8]
 800a9ce:	015a      	lsls	r2, r3, #5
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	4413      	add	r3, r2
 800a9d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	68ba      	ldr	r2, [r7, #8]
 800a9dc:	0151      	lsls	r1, r2, #5
 800a9de:	68fa      	ldr	r2, [r7, #12]
 800a9e0:	440a      	add	r2, r1
 800a9e2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a9e6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a9ea:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a9f2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a9f4:	683b      	ldr	r3, [r7, #0]
 800a9f6:	781b      	ldrb	r3, [r3, #0]
 800a9f8:	f003 030f 	and.w	r3, r3, #15
 800a9fc:	2101      	movs	r1, #1
 800a9fe:	fa01 f303 	lsl.w	r3, r1, r3
 800aa02:	b29b      	uxth	r3, r3
 800aa04:	43db      	mvns	r3, r3
 800aa06:	68f9      	ldr	r1, [r7, #12]
 800aa08:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800aa0c:	4013      	ands	r3, r2
 800aa0e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aa16:	69da      	ldr	r2, [r3, #28]
 800aa18:	683b      	ldr	r3, [r7, #0]
 800aa1a:	781b      	ldrb	r3, [r3, #0]
 800aa1c:	f003 030f 	and.w	r3, r3, #15
 800aa20:	2101      	movs	r1, #1
 800aa22:	fa01 f303 	lsl.w	r3, r1, r3
 800aa26:	b29b      	uxth	r3, r3
 800aa28:	43db      	mvns	r3, r3
 800aa2a:	68f9      	ldr	r1, [r7, #12]
 800aa2c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800aa30:	4013      	ands	r3, r2
 800aa32:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800aa34:	68bb      	ldr	r3, [r7, #8]
 800aa36:	015a      	lsls	r2, r3, #5
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	4413      	add	r3, r2
 800aa3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aa40:	681a      	ldr	r2, [r3, #0]
 800aa42:	68bb      	ldr	r3, [r7, #8]
 800aa44:	0159      	lsls	r1, r3, #5
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	440b      	add	r3, r1
 800aa4a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aa4e:	4619      	mov	r1, r3
 800aa50:	4b35      	ldr	r3, [pc, #212]	; (800ab28 <USB_DeactivateEndpoint+0x1b0>)
 800aa52:	4013      	ands	r3, r2
 800aa54:	600b      	str	r3, [r1, #0]
 800aa56:	e060      	b.n	800ab1a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800aa58:	68bb      	ldr	r3, [r7, #8]
 800aa5a:	015a      	lsls	r2, r3, #5
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	4413      	add	r3, r2
 800aa60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800aa6a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800aa6e:	d11f      	bne.n	800aab0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800aa70:	68bb      	ldr	r3, [r7, #8]
 800aa72:	015a      	lsls	r2, r3, #5
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	4413      	add	r3, r2
 800aa78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	68ba      	ldr	r2, [r7, #8]
 800aa80:	0151      	lsls	r1, r2, #5
 800aa82:	68fa      	ldr	r2, [r7, #12]
 800aa84:	440a      	add	r2, r1
 800aa86:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800aa8a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800aa8e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800aa90:	68bb      	ldr	r3, [r7, #8]
 800aa92:	015a      	lsls	r2, r3, #5
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	4413      	add	r3, r2
 800aa98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	68ba      	ldr	r2, [r7, #8]
 800aaa0:	0151      	lsls	r1, r2, #5
 800aaa2:	68fa      	ldr	r2, [r7, #12]
 800aaa4:	440a      	add	r2, r1
 800aaa6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800aaaa:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800aaae:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aab6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800aab8:	683b      	ldr	r3, [r7, #0]
 800aaba:	781b      	ldrb	r3, [r3, #0]
 800aabc:	f003 030f 	and.w	r3, r3, #15
 800aac0:	2101      	movs	r1, #1
 800aac2:	fa01 f303 	lsl.w	r3, r1, r3
 800aac6:	041b      	lsls	r3, r3, #16
 800aac8:	43db      	mvns	r3, r3
 800aaca:	68f9      	ldr	r1, [r7, #12]
 800aacc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800aad0:	4013      	ands	r3, r2
 800aad2:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aada:	69da      	ldr	r2, [r3, #28]
 800aadc:	683b      	ldr	r3, [r7, #0]
 800aade:	781b      	ldrb	r3, [r3, #0]
 800aae0:	f003 030f 	and.w	r3, r3, #15
 800aae4:	2101      	movs	r1, #1
 800aae6:	fa01 f303 	lsl.w	r3, r1, r3
 800aaea:	041b      	lsls	r3, r3, #16
 800aaec:	43db      	mvns	r3, r3
 800aaee:	68f9      	ldr	r1, [r7, #12]
 800aaf0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800aaf4:	4013      	ands	r3, r2
 800aaf6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800aaf8:	68bb      	ldr	r3, [r7, #8]
 800aafa:	015a      	lsls	r2, r3, #5
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	4413      	add	r3, r2
 800ab00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ab04:	681a      	ldr	r2, [r3, #0]
 800ab06:	68bb      	ldr	r3, [r7, #8]
 800ab08:	0159      	lsls	r1, r3, #5
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	440b      	add	r3, r1
 800ab0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ab12:	4619      	mov	r1, r3
 800ab14:	4b05      	ldr	r3, [pc, #20]	; (800ab2c <USB_DeactivateEndpoint+0x1b4>)
 800ab16:	4013      	ands	r3, r2
 800ab18:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800ab1a:	2300      	movs	r3, #0
}
 800ab1c:	4618      	mov	r0, r3
 800ab1e:	3714      	adds	r7, #20
 800ab20:	46bd      	mov	sp, r7
 800ab22:	bc80      	pop	{r7}
 800ab24:	4770      	bx	lr
 800ab26:	bf00      	nop
 800ab28:	ec337800 	.word	0xec337800
 800ab2c:	eff37800 	.word	0xeff37800

0800ab30 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800ab30:	b580      	push	{r7, lr}
 800ab32:	b08a      	sub	sp, #40	; 0x28
 800ab34:	af02      	add	r7, sp, #8
 800ab36:	60f8      	str	r0, [r7, #12]
 800ab38:	60b9      	str	r1, [r7, #8]
 800ab3a:	4613      	mov	r3, r2
 800ab3c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800ab42:	68bb      	ldr	r3, [r7, #8]
 800ab44:	781b      	ldrb	r3, [r3, #0]
 800ab46:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ab48:	68bb      	ldr	r3, [r7, #8]
 800ab4a:	785b      	ldrb	r3, [r3, #1]
 800ab4c:	2b01      	cmp	r3, #1
 800ab4e:	f040 815c 	bne.w	800ae0a <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800ab52:	68bb      	ldr	r3, [r7, #8]
 800ab54:	695b      	ldr	r3, [r3, #20]
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d132      	bne.n	800abc0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ab5a:	69bb      	ldr	r3, [r7, #24]
 800ab5c:	015a      	lsls	r2, r3, #5
 800ab5e:	69fb      	ldr	r3, [r7, #28]
 800ab60:	4413      	add	r3, r2
 800ab62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ab66:	691b      	ldr	r3, [r3, #16]
 800ab68:	69ba      	ldr	r2, [r7, #24]
 800ab6a:	0151      	lsls	r1, r2, #5
 800ab6c:	69fa      	ldr	r2, [r7, #28]
 800ab6e:	440a      	add	r2, r1
 800ab70:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ab74:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800ab78:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800ab7c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ab7e:	69bb      	ldr	r3, [r7, #24]
 800ab80:	015a      	lsls	r2, r3, #5
 800ab82:	69fb      	ldr	r3, [r7, #28]
 800ab84:	4413      	add	r3, r2
 800ab86:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ab8a:	691b      	ldr	r3, [r3, #16]
 800ab8c:	69ba      	ldr	r2, [r7, #24]
 800ab8e:	0151      	lsls	r1, r2, #5
 800ab90:	69fa      	ldr	r2, [r7, #28]
 800ab92:	440a      	add	r2, r1
 800ab94:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ab98:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ab9c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ab9e:	69bb      	ldr	r3, [r7, #24]
 800aba0:	015a      	lsls	r2, r3, #5
 800aba2:	69fb      	ldr	r3, [r7, #28]
 800aba4:	4413      	add	r3, r2
 800aba6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800abaa:	691b      	ldr	r3, [r3, #16]
 800abac:	69ba      	ldr	r2, [r7, #24]
 800abae:	0151      	lsls	r1, r2, #5
 800abb0:	69fa      	ldr	r2, [r7, #28]
 800abb2:	440a      	add	r2, r1
 800abb4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800abb8:	0cdb      	lsrs	r3, r3, #19
 800abba:	04db      	lsls	r3, r3, #19
 800abbc:	6113      	str	r3, [r2, #16]
 800abbe:	e074      	b.n	800acaa <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800abc0:	69bb      	ldr	r3, [r7, #24]
 800abc2:	015a      	lsls	r2, r3, #5
 800abc4:	69fb      	ldr	r3, [r7, #28]
 800abc6:	4413      	add	r3, r2
 800abc8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800abcc:	691b      	ldr	r3, [r3, #16]
 800abce:	69ba      	ldr	r2, [r7, #24]
 800abd0:	0151      	lsls	r1, r2, #5
 800abd2:	69fa      	ldr	r2, [r7, #28]
 800abd4:	440a      	add	r2, r1
 800abd6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800abda:	0cdb      	lsrs	r3, r3, #19
 800abdc:	04db      	lsls	r3, r3, #19
 800abde:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800abe0:	69bb      	ldr	r3, [r7, #24]
 800abe2:	015a      	lsls	r2, r3, #5
 800abe4:	69fb      	ldr	r3, [r7, #28]
 800abe6:	4413      	add	r3, r2
 800abe8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800abec:	691b      	ldr	r3, [r3, #16]
 800abee:	69ba      	ldr	r2, [r7, #24]
 800abf0:	0151      	lsls	r1, r2, #5
 800abf2:	69fa      	ldr	r2, [r7, #28]
 800abf4:	440a      	add	r2, r1
 800abf6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800abfa:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800abfe:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800ac02:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800ac04:	69bb      	ldr	r3, [r7, #24]
 800ac06:	015a      	lsls	r2, r3, #5
 800ac08:	69fb      	ldr	r3, [r7, #28]
 800ac0a:	4413      	add	r3, r2
 800ac0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ac10:	691a      	ldr	r2, [r3, #16]
 800ac12:	68bb      	ldr	r3, [r7, #8]
 800ac14:	6959      	ldr	r1, [r3, #20]
 800ac16:	68bb      	ldr	r3, [r7, #8]
 800ac18:	689b      	ldr	r3, [r3, #8]
 800ac1a:	440b      	add	r3, r1
 800ac1c:	1e59      	subs	r1, r3, #1
 800ac1e:	68bb      	ldr	r3, [r7, #8]
 800ac20:	689b      	ldr	r3, [r3, #8]
 800ac22:	fbb1 f3f3 	udiv	r3, r1, r3
 800ac26:	04d9      	lsls	r1, r3, #19
 800ac28:	4b9d      	ldr	r3, [pc, #628]	; (800aea0 <USB_EPStartXfer+0x370>)
 800ac2a:	400b      	ands	r3, r1
 800ac2c:	69b9      	ldr	r1, [r7, #24]
 800ac2e:	0148      	lsls	r0, r1, #5
 800ac30:	69f9      	ldr	r1, [r7, #28]
 800ac32:	4401      	add	r1, r0
 800ac34:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800ac38:	4313      	orrs	r3, r2
 800ac3a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800ac3c:	69bb      	ldr	r3, [r7, #24]
 800ac3e:	015a      	lsls	r2, r3, #5
 800ac40:	69fb      	ldr	r3, [r7, #28]
 800ac42:	4413      	add	r3, r2
 800ac44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ac48:	691a      	ldr	r2, [r3, #16]
 800ac4a:	68bb      	ldr	r3, [r7, #8]
 800ac4c:	695b      	ldr	r3, [r3, #20]
 800ac4e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ac52:	69b9      	ldr	r1, [r7, #24]
 800ac54:	0148      	lsls	r0, r1, #5
 800ac56:	69f9      	ldr	r1, [r7, #28]
 800ac58:	4401      	add	r1, r0
 800ac5a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800ac5e:	4313      	orrs	r3, r2
 800ac60:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800ac62:	68bb      	ldr	r3, [r7, #8]
 800ac64:	78db      	ldrb	r3, [r3, #3]
 800ac66:	2b01      	cmp	r3, #1
 800ac68:	d11f      	bne.n	800acaa <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800ac6a:	69bb      	ldr	r3, [r7, #24]
 800ac6c:	015a      	lsls	r2, r3, #5
 800ac6e:	69fb      	ldr	r3, [r7, #28]
 800ac70:	4413      	add	r3, r2
 800ac72:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ac76:	691b      	ldr	r3, [r3, #16]
 800ac78:	69ba      	ldr	r2, [r7, #24]
 800ac7a:	0151      	lsls	r1, r2, #5
 800ac7c:	69fa      	ldr	r2, [r7, #28]
 800ac7e:	440a      	add	r2, r1
 800ac80:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ac84:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800ac88:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800ac8a:	69bb      	ldr	r3, [r7, #24]
 800ac8c:	015a      	lsls	r2, r3, #5
 800ac8e:	69fb      	ldr	r3, [r7, #28]
 800ac90:	4413      	add	r3, r2
 800ac92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ac96:	691b      	ldr	r3, [r3, #16]
 800ac98:	69ba      	ldr	r2, [r7, #24]
 800ac9a:	0151      	lsls	r1, r2, #5
 800ac9c:	69fa      	ldr	r2, [r7, #28]
 800ac9e:	440a      	add	r2, r1
 800aca0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aca4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800aca8:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800acaa:	79fb      	ldrb	r3, [r7, #7]
 800acac:	2b01      	cmp	r3, #1
 800acae:	d14b      	bne.n	800ad48 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800acb0:	68bb      	ldr	r3, [r7, #8]
 800acb2:	691b      	ldr	r3, [r3, #16]
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d009      	beq.n	800accc <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800acb8:	69bb      	ldr	r3, [r7, #24]
 800acba:	015a      	lsls	r2, r3, #5
 800acbc:	69fb      	ldr	r3, [r7, #28]
 800acbe:	4413      	add	r3, r2
 800acc0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800acc4:	461a      	mov	r2, r3
 800acc6:	68bb      	ldr	r3, [r7, #8]
 800acc8:	691b      	ldr	r3, [r3, #16]
 800acca:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800accc:	68bb      	ldr	r3, [r7, #8]
 800acce:	78db      	ldrb	r3, [r3, #3]
 800acd0:	2b01      	cmp	r3, #1
 800acd2:	d128      	bne.n	800ad26 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800acd4:	69fb      	ldr	r3, [r7, #28]
 800acd6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800acda:	689b      	ldr	r3, [r3, #8]
 800acdc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d110      	bne.n	800ad06 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800ace4:	69bb      	ldr	r3, [r7, #24]
 800ace6:	015a      	lsls	r2, r3, #5
 800ace8:	69fb      	ldr	r3, [r7, #28]
 800acea:	4413      	add	r3, r2
 800acec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	69ba      	ldr	r2, [r7, #24]
 800acf4:	0151      	lsls	r1, r2, #5
 800acf6:	69fa      	ldr	r2, [r7, #28]
 800acf8:	440a      	add	r2, r1
 800acfa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800acfe:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800ad02:	6013      	str	r3, [r2, #0]
 800ad04:	e00f      	b.n	800ad26 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800ad06:	69bb      	ldr	r3, [r7, #24]
 800ad08:	015a      	lsls	r2, r3, #5
 800ad0a:	69fb      	ldr	r3, [r7, #28]
 800ad0c:	4413      	add	r3, r2
 800ad0e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	69ba      	ldr	r2, [r7, #24]
 800ad16:	0151      	lsls	r1, r2, #5
 800ad18:	69fa      	ldr	r2, [r7, #28]
 800ad1a:	440a      	add	r2, r1
 800ad1c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ad20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ad24:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ad26:	69bb      	ldr	r3, [r7, #24]
 800ad28:	015a      	lsls	r2, r3, #5
 800ad2a:	69fb      	ldr	r3, [r7, #28]
 800ad2c:	4413      	add	r3, r2
 800ad2e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	69ba      	ldr	r2, [r7, #24]
 800ad36:	0151      	lsls	r1, r2, #5
 800ad38:	69fa      	ldr	r2, [r7, #28]
 800ad3a:	440a      	add	r2, r1
 800ad3c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ad40:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ad44:	6013      	str	r3, [r2, #0]
 800ad46:	e12f      	b.n	800afa8 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ad48:	69bb      	ldr	r3, [r7, #24]
 800ad4a:	015a      	lsls	r2, r3, #5
 800ad4c:	69fb      	ldr	r3, [r7, #28]
 800ad4e:	4413      	add	r3, r2
 800ad50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	69ba      	ldr	r2, [r7, #24]
 800ad58:	0151      	lsls	r1, r2, #5
 800ad5a:	69fa      	ldr	r2, [r7, #28]
 800ad5c:	440a      	add	r2, r1
 800ad5e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ad62:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ad66:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800ad68:	68bb      	ldr	r3, [r7, #8]
 800ad6a:	78db      	ldrb	r3, [r3, #3]
 800ad6c:	2b01      	cmp	r3, #1
 800ad6e:	d015      	beq.n	800ad9c <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800ad70:	68bb      	ldr	r3, [r7, #8]
 800ad72:	695b      	ldr	r3, [r3, #20]
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	f000 8117 	beq.w	800afa8 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800ad7a:	69fb      	ldr	r3, [r7, #28]
 800ad7c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ad80:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ad82:	68bb      	ldr	r3, [r7, #8]
 800ad84:	781b      	ldrb	r3, [r3, #0]
 800ad86:	f003 030f 	and.w	r3, r3, #15
 800ad8a:	2101      	movs	r1, #1
 800ad8c:	fa01 f303 	lsl.w	r3, r1, r3
 800ad90:	69f9      	ldr	r1, [r7, #28]
 800ad92:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ad96:	4313      	orrs	r3, r2
 800ad98:	634b      	str	r3, [r1, #52]	; 0x34
 800ad9a:	e105      	b.n	800afa8 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ad9c:	69fb      	ldr	r3, [r7, #28]
 800ad9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ada2:	689b      	ldr	r3, [r3, #8]
 800ada4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d110      	bne.n	800adce <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800adac:	69bb      	ldr	r3, [r7, #24]
 800adae:	015a      	lsls	r2, r3, #5
 800adb0:	69fb      	ldr	r3, [r7, #28]
 800adb2:	4413      	add	r3, r2
 800adb4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	69ba      	ldr	r2, [r7, #24]
 800adbc:	0151      	lsls	r1, r2, #5
 800adbe:	69fa      	ldr	r2, [r7, #28]
 800adc0:	440a      	add	r2, r1
 800adc2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800adc6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800adca:	6013      	str	r3, [r2, #0]
 800adcc:	e00f      	b.n	800adee <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800adce:	69bb      	ldr	r3, [r7, #24]
 800add0:	015a      	lsls	r2, r3, #5
 800add2:	69fb      	ldr	r3, [r7, #28]
 800add4:	4413      	add	r3, r2
 800add6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	69ba      	ldr	r2, [r7, #24]
 800adde:	0151      	lsls	r1, r2, #5
 800ade0:	69fa      	ldr	r2, [r7, #28]
 800ade2:	440a      	add	r2, r1
 800ade4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ade8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800adec:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800adee:	68bb      	ldr	r3, [r7, #8]
 800adf0:	68d9      	ldr	r1, [r3, #12]
 800adf2:	68bb      	ldr	r3, [r7, #8]
 800adf4:	781a      	ldrb	r2, [r3, #0]
 800adf6:	68bb      	ldr	r3, [r7, #8]
 800adf8:	695b      	ldr	r3, [r3, #20]
 800adfa:	b298      	uxth	r0, r3
 800adfc:	79fb      	ldrb	r3, [r7, #7]
 800adfe:	9300      	str	r3, [sp, #0]
 800ae00:	4603      	mov	r3, r0
 800ae02:	68f8      	ldr	r0, [r7, #12]
 800ae04:	f000 fa2a 	bl	800b25c <USB_WritePacket>
 800ae08:	e0ce      	b.n	800afa8 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800ae0a:	69bb      	ldr	r3, [r7, #24]
 800ae0c:	015a      	lsls	r2, r3, #5
 800ae0e:	69fb      	ldr	r3, [r7, #28]
 800ae10:	4413      	add	r3, r2
 800ae12:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ae16:	691b      	ldr	r3, [r3, #16]
 800ae18:	69ba      	ldr	r2, [r7, #24]
 800ae1a:	0151      	lsls	r1, r2, #5
 800ae1c:	69fa      	ldr	r2, [r7, #28]
 800ae1e:	440a      	add	r2, r1
 800ae20:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ae24:	0cdb      	lsrs	r3, r3, #19
 800ae26:	04db      	lsls	r3, r3, #19
 800ae28:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800ae2a:	69bb      	ldr	r3, [r7, #24]
 800ae2c:	015a      	lsls	r2, r3, #5
 800ae2e:	69fb      	ldr	r3, [r7, #28]
 800ae30:	4413      	add	r3, r2
 800ae32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ae36:	691b      	ldr	r3, [r3, #16]
 800ae38:	69ba      	ldr	r2, [r7, #24]
 800ae3a:	0151      	lsls	r1, r2, #5
 800ae3c:	69fa      	ldr	r2, [r7, #28]
 800ae3e:	440a      	add	r2, r1
 800ae40:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ae44:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800ae48:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800ae4c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800ae4e:	68bb      	ldr	r3, [r7, #8]
 800ae50:	695b      	ldr	r3, [r3, #20]
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d126      	bne.n	800aea4 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800ae56:	69bb      	ldr	r3, [r7, #24]
 800ae58:	015a      	lsls	r2, r3, #5
 800ae5a:	69fb      	ldr	r3, [r7, #28]
 800ae5c:	4413      	add	r3, r2
 800ae5e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ae62:	691a      	ldr	r2, [r3, #16]
 800ae64:	68bb      	ldr	r3, [r7, #8]
 800ae66:	689b      	ldr	r3, [r3, #8]
 800ae68:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ae6c:	69b9      	ldr	r1, [r7, #24]
 800ae6e:	0148      	lsls	r0, r1, #5
 800ae70:	69f9      	ldr	r1, [r7, #28]
 800ae72:	4401      	add	r1, r0
 800ae74:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800ae78:	4313      	orrs	r3, r2
 800ae7a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ae7c:	69bb      	ldr	r3, [r7, #24]
 800ae7e:	015a      	lsls	r2, r3, #5
 800ae80:	69fb      	ldr	r3, [r7, #28]
 800ae82:	4413      	add	r3, r2
 800ae84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ae88:	691b      	ldr	r3, [r3, #16]
 800ae8a:	69ba      	ldr	r2, [r7, #24]
 800ae8c:	0151      	lsls	r1, r2, #5
 800ae8e:	69fa      	ldr	r2, [r7, #28]
 800ae90:	440a      	add	r2, r1
 800ae92:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ae96:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ae9a:	6113      	str	r3, [r2, #16]
 800ae9c:	e036      	b.n	800af0c <USB_EPStartXfer+0x3dc>
 800ae9e:	bf00      	nop
 800aea0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800aea4:	68bb      	ldr	r3, [r7, #8]
 800aea6:	695a      	ldr	r2, [r3, #20]
 800aea8:	68bb      	ldr	r3, [r7, #8]
 800aeaa:	689b      	ldr	r3, [r3, #8]
 800aeac:	4413      	add	r3, r2
 800aeae:	1e5a      	subs	r2, r3, #1
 800aeb0:	68bb      	ldr	r3, [r7, #8]
 800aeb2:	689b      	ldr	r3, [r3, #8]
 800aeb4:	fbb2 f3f3 	udiv	r3, r2, r3
 800aeb8:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800aeba:	69bb      	ldr	r3, [r7, #24]
 800aebc:	015a      	lsls	r2, r3, #5
 800aebe:	69fb      	ldr	r3, [r7, #28]
 800aec0:	4413      	add	r3, r2
 800aec2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aec6:	691a      	ldr	r2, [r3, #16]
 800aec8:	8afb      	ldrh	r3, [r7, #22]
 800aeca:	04d9      	lsls	r1, r3, #19
 800aecc:	4b39      	ldr	r3, [pc, #228]	; (800afb4 <USB_EPStartXfer+0x484>)
 800aece:	400b      	ands	r3, r1
 800aed0:	69b9      	ldr	r1, [r7, #24]
 800aed2:	0148      	lsls	r0, r1, #5
 800aed4:	69f9      	ldr	r1, [r7, #28]
 800aed6:	4401      	add	r1, r0
 800aed8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800aedc:	4313      	orrs	r3, r2
 800aede:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800aee0:	69bb      	ldr	r3, [r7, #24]
 800aee2:	015a      	lsls	r2, r3, #5
 800aee4:	69fb      	ldr	r3, [r7, #28]
 800aee6:	4413      	add	r3, r2
 800aee8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aeec:	691a      	ldr	r2, [r3, #16]
 800aeee:	68bb      	ldr	r3, [r7, #8]
 800aef0:	689b      	ldr	r3, [r3, #8]
 800aef2:	8af9      	ldrh	r1, [r7, #22]
 800aef4:	fb01 f303 	mul.w	r3, r1, r3
 800aef8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800aefc:	69b9      	ldr	r1, [r7, #24]
 800aefe:	0148      	lsls	r0, r1, #5
 800af00:	69f9      	ldr	r1, [r7, #28]
 800af02:	4401      	add	r1, r0
 800af04:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800af08:	4313      	orrs	r3, r2
 800af0a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800af0c:	79fb      	ldrb	r3, [r7, #7]
 800af0e:	2b01      	cmp	r3, #1
 800af10:	d10d      	bne.n	800af2e <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800af12:	68bb      	ldr	r3, [r7, #8]
 800af14:	68db      	ldr	r3, [r3, #12]
 800af16:	2b00      	cmp	r3, #0
 800af18:	d009      	beq.n	800af2e <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800af1a:	68bb      	ldr	r3, [r7, #8]
 800af1c:	68d9      	ldr	r1, [r3, #12]
 800af1e:	69bb      	ldr	r3, [r7, #24]
 800af20:	015a      	lsls	r2, r3, #5
 800af22:	69fb      	ldr	r3, [r7, #28]
 800af24:	4413      	add	r3, r2
 800af26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af2a:	460a      	mov	r2, r1
 800af2c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800af2e:	68bb      	ldr	r3, [r7, #8]
 800af30:	78db      	ldrb	r3, [r3, #3]
 800af32:	2b01      	cmp	r3, #1
 800af34:	d128      	bne.n	800af88 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800af36:	69fb      	ldr	r3, [r7, #28]
 800af38:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800af3c:	689b      	ldr	r3, [r3, #8]
 800af3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800af42:	2b00      	cmp	r3, #0
 800af44:	d110      	bne.n	800af68 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800af46:	69bb      	ldr	r3, [r7, #24]
 800af48:	015a      	lsls	r2, r3, #5
 800af4a:	69fb      	ldr	r3, [r7, #28]
 800af4c:	4413      	add	r3, r2
 800af4e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	69ba      	ldr	r2, [r7, #24]
 800af56:	0151      	lsls	r1, r2, #5
 800af58:	69fa      	ldr	r2, [r7, #28]
 800af5a:	440a      	add	r2, r1
 800af5c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800af60:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800af64:	6013      	str	r3, [r2, #0]
 800af66:	e00f      	b.n	800af88 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800af68:	69bb      	ldr	r3, [r7, #24]
 800af6a:	015a      	lsls	r2, r3, #5
 800af6c:	69fb      	ldr	r3, [r7, #28]
 800af6e:	4413      	add	r3, r2
 800af70:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	69ba      	ldr	r2, [r7, #24]
 800af78:	0151      	lsls	r1, r2, #5
 800af7a:	69fa      	ldr	r2, [r7, #28]
 800af7c:	440a      	add	r2, r1
 800af7e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800af82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800af86:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800af88:	69bb      	ldr	r3, [r7, #24]
 800af8a:	015a      	lsls	r2, r3, #5
 800af8c:	69fb      	ldr	r3, [r7, #28]
 800af8e:	4413      	add	r3, r2
 800af90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	69ba      	ldr	r2, [r7, #24]
 800af98:	0151      	lsls	r1, r2, #5
 800af9a:	69fa      	ldr	r2, [r7, #28]
 800af9c:	440a      	add	r2, r1
 800af9e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800afa2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800afa6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800afa8:	2300      	movs	r3, #0
}
 800afaa:	4618      	mov	r0, r3
 800afac:	3720      	adds	r7, #32
 800afae:	46bd      	mov	sp, r7
 800afb0:	bd80      	pop	{r7, pc}
 800afb2:	bf00      	nop
 800afb4:	1ff80000 	.word	0x1ff80000

0800afb8 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800afb8:	b480      	push	{r7}
 800afba:	b087      	sub	sp, #28
 800afbc:	af00      	add	r7, sp, #0
 800afbe:	60f8      	str	r0, [r7, #12]
 800afc0:	60b9      	str	r1, [r7, #8]
 800afc2:	4613      	mov	r3, r2
 800afc4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800afca:	68bb      	ldr	r3, [r7, #8]
 800afcc:	781b      	ldrb	r3, [r3, #0]
 800afce:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800afd0:	68bb      	ldr	r3, [r7, #8]
 800afd2:	785b      	ldrb	r3, [r3, #1]
 800afd4:	2b01      	cmp	r3, #1
 800afd6:	f040 80cd 	bne.w	800b174 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800afda:	68bb      	ldr	r3, [r7, #8]
 800afdc:	695b      	ldr	r3, [r3, #20]
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d132      	bne.n	800b048 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800afe2:	693b      	ldr	r3, [r7, #16]
 800afe4:	015a      	lsls	r2, r3, #5
 800afe6:	697b      	ldr	r3, [r7, #20]
 800afe8:	4413      	add	r3, r2
 800afea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800afee:	691b      	ldr	r3, [r3, #16]
 800aff0:	693a      	ldr	r2, [r7, #16]
 800aff2:	0151      	lsls	r1, r2, #5
 800aff4:	697a      	ldr	r2, [r7, #20]
 800aff6:	440a      	add	r2, r1
 800aff8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800affc:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b000:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b004:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b006:	693b      	ldr	r3, [r7, #16]
 800b008:	015a      	lsls	r2, r3, #5
 800b00a:	697b      	ldr	r3, [r7, #20]
 800b00c:	4413      	add	r3, r2
 800b00e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b012:	691b      	ldr	r3, [r3, #16]
 800b014:	693a      	ldr	r2, [r7, #16]
 800b016:	0151      	lsls	r1, r2, #5
 800b018:	697a      	ldr	r2, [r7, #20]
 800b01a:	440a      	add	r2, r1
 800b01c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b020:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b024:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b026:	693b      	ldr	r3, [r7, #16]
 800b028:	015a      	lsls	r2, r3, #5
 800b02a:	697b      	ldr	r3, [r7, #20]
 800b02c:	4413      	add	r3, r2
 800b02e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b032:	691b      	ldr	r3, [r3, #16]
 800b034:	693a      	ldr	r2, [r7, #16]
 800b036:	0151      	lsls	r1, r2, #5
 800b038:	697a      	ldr	r2, [r7, #20]
 800b03a:	440a      	add	r2, r1
 800b03c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b040:	0cdb      	lsrs	r3, r3, #19
 800b042:	04db      	lsls	r3, r3, #19
 800b044:	6113      	str	r3, [r2, #16]
 800b046:	e04e      	b.n	800b0e6 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b048:	693b      	ldr	r3, [r7, #16]
 800b04a:	015a      	lsls	r2, r3, #5
 800b04c:	697b      	ldr	r3, [r7, #20]
 800b04e:	4413      	add	r3, r2
 800b050:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b054:	691b      	ldr	r3, [r3, #16]
 800b056:	693a      	ldr	r2, [r7, #16]
 800b058:	0151      	lsls	r1, r2, #5
 800b05a:	697a      	ldr	r2, [r7, #20]
 800b05c:	440a      	add	r2, r1
 800b05e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b062:	0cdb      	lsrs	r3, r3, #19
 800b064:	04db      	lsls	r3, r3, #19
 800b066:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b068:	693b      	ldr	r3, [r7, #16]
 800b06a:	015a      	lsls	r2, r3, #5
 800b06c:	697b      	ldr	r3, [r7, #20]
 800b06e:	4413      	add	r3, r2
 800b070:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b074:	691b      	ldr	r3, [r3, #16]
 800b076:	693a      	ldr	r2, [r7, #16]
 800b078:	0151      	lsls	r1, r2, #5
 800b07a:	697a      	ldr	r2, [r7, #20]
 800b07c:	440a      	add	r2, r1
 800b07e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b082:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b086:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b08a:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800b08c:	68bb      	ldr	r3, [r7, #8]
 800b08e:	695a      	ldr	r2, [r3, #20]
 800b090:	68bb      	ldr	r3, [r7, #8]
 800b092:	689b      	ldr	r3, [r3, #8]
 800b094:	429a      	cmp	r2, r3
 800b096:	d903      	bls.n	800b0a0 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800b098:	68bb      	ldr	r3, [r7, #8]
 800b09a:	689a      	ldr	r2, [r3, #8]
 800b09c:	68bb      	ldr	r3, [r7, #8]
 800b09e:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b0a0:	693b      	ldr	r3, [r7, #16]
 800b0a2:	015a      	lsls	r2, r3, #5
 800b0a4:	697b      	ldr	r3, [r7, #20]
 800b0a6:	4413      	add	r3, r2
 800b0a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b0ac:	691b      	ldr	r3, [r3, #16]
 800b0ae:	693a      	ldr	r2, [r7, #16]
 800b0b0:	0151      	lsls	r1, r2, #5
 800b0b2:	697a      	ldr	r2, [r7, #20]
 800b0b4:	440a      	add	r2, r1
 800b0b6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b0ba:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b0be:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b0c0:	693b      	ldr	r3, [r7, #16]
 800b0c2:	015a      	lsls	r2, r3, #5
 800b0c4:	697b      	ldr	r3, [r7, #20]
 800b0c6:	4413      	add	r3, r2
 800b0c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b0cc:	691a      	ldr	r2, [r3, #16]
 800b0ce:	68bb      	ldr	r3, [r7, #8]
 800b0d0:	695b      	ldr	r3, [r3, #20]
 800b0d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b0d6:	6939      	ldr	r1, [r7, #16]
 800b0d8:	0148      	lsls	r0, r1, #5
 800b0da:	6979      	ldr	r1, [r7, #20]
 800b0dc:	4401      	add	r1, r0
 800b0de:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800b0e2:	4313      	orrs	r3, r2
 800b0e4:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800b0e6:	79fb      	ldrb	r3, [r7, #7]
 800b0e8:	2b01      	cmp	r3, #1
 800b0ea:	d11e      	bne.n	800b12a <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800b0ec:	68bb      	ldr	r3, [r7, #8]
 800b0ee:	691b      	ldr	r3, [r3, #16]
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	d009      	beq.n	800b108 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800b0f4:	693b      	ldr	r3, [r7, #16]
 800b0f6:	015a      	lsls	r2, r3, #5
 800b0f8:	697b      	ldr	r3, [r7, #20]
 800b0fa:	4413      	add	r3, r2
 800b0fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b100:	461a      	mov	r2, r3
 800b102:	68bb      	ldr	r3, [r7, #8]
 800b104:	691b      	ldr	r3, [r3, #16]
 800b106:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b108:	693b      	ldr	r3, [r7, #16]
 800b10a:	015a      	lsls	r2, r3, #5
 800b10c:	697b      	ldr	r3, [r7, #20]
 800b10e:	4413      	add	r3, r2
 800b110:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	693a      	ldr	r2, [r7, #16]
 800b118:	0151      	lsls	r1, r2, #5
 800b11a:	697a      	ldr	r2, [r7, #20]
 800b11c:	440a      	add	r2, r1
 800b11e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b122:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b126:	6013      	str	r3, [r2, #0]
 800b128:	e092      	b.n	800b250 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b12a:	693b      	ldr	r3, [r7, #16]
 800b12c:	015a      	lsls	r2, r3, #5
 800b12e:	697b      	ldr	r3, [r7, #20]
 800b130:	4413      	add	r3, r2
 800b132:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	693a      	ldr	r2, [r7, #16]
 800b13a:	0151      	lsls	r1, r2, #5
 800b13c:	697a      	ldr	r2, [r7, #20]
 800b13e:	440a      	add	r2, r1
 800b140:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b144:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b148:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800b14a:	68bb      	ldr	r3, [r7, #8]
 800b14c:	695b      	ldr	r3, [r3, #20]
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d07e      	beq.n	800b250 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800b152:	697b      	ldr	r3, [r7, #20]
 800b154:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b158:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b15a:	68bb      	ldr	r3, [r7, #8]
 800b15c:	781b      	ldrb	r3, [r3, #0]
 800b15e:	f003 030f 	and.w	r3, r3, #15
 800b162:	2101      	movs	r1, #1
 800b164:	fa01 f303 	lsl.w	r3, r1, r3
 800b168:	6979      	ldr	r1, [r7, #20]
 800b16a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b16e:	4313      	orrs	r3, r2
 800b170:	634b      	str	r3, [r1, #52]	; 0x34
 800b172:	e06d      	b.n	800b250 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800b174:	693b      	ldr	r3, [r7, #16]
 800b176:	015a      	lsls	r2, r3, #5
 800b178:	697b      	ldr	r3, [r7, #20]
 800b17a:	4413      	add	r3, r2
 800b17c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b180:	691b      	ldr	r3, [r3, #16]
 800b182:	693a      	ldr	r2, [r7, #16]
 800b184:	0151      	lsls	r1, r2, #5
 800b186:	697a      	ldr	r2, [r7, #20]
 800b188:	440a      	add	r2, r1
 800b18a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b18e:	0cdb      	lsrs	r3, r3, #19
 800b190:	04db      	lsls	r3, r3, #19
 800b192:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800b194:	693b      	ldr	r3, [r7, #16]
 800b196:	015a      	lsls	r2, r3, #5
 800b198:	697b      	ldr	r3, [r7, #20]
 800b19a:	4413      	add	r3, r2
 800b19c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b1a0:	691b      	ldr	r3, [r3, #16]
 800b1a2:	693a      	ldr	r2, [r7, #16]
 800b1a4:	0151      	lsls	r1, r2, #5
 800b1a6:	697a      	ldr	r2, [r7, #20]
 800b1a8:	440a      	add	r2, r1
 800b1aa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b1ae:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b1b2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b1b6:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800b1b8:	68bb      	ldr	r3, [r7, #8]
 800b1ba:	695b      	ldr	r3, [r3, #20]
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d003      	beq.n	800b1c8 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800b1c0:	68bb      	ldr	r3, [r7, #8]
 800b1c2:	689a      	ldr	r2, [r3, #8]
 800b1c4:	68bb      	ldr	r3, [r7, #8]
 800b1c6:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b1c8:	693b      	ldr	r3, [r7, #16]
 800b1ca:	015a      	lsls	r2, r3, #5
 800b1cc:	697b      	ldr	r3, [r7, #20]
 800b1ce:	4413      	add	r3, r2
 800b1d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b1d4:	691b      	ldr	r3, [r3, #16]
 800b1d6:	693a      	ldr	r2, [r7, #16]
 800b1d8:	0151      	lsls	r1, r2, #5
 800b1da:	697a      	ldr	r2, [r7, #20]
 800b1dc:	440a      	add	r2, r1
 800b1de:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b1e2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b1e6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800b1e8:	693b      	ldr	r3, [r7, #16]
 800b1ea:	015a      	lsls	r2, r3, #5
 800b1ec:	697b      	ldr	r3, [r7, #20]
 800b1ee:	4413      	add	r3, r2
 800b1f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b1f4:	691a      	ldr	r2, [r3, #16]
 800b1f6:	68bb      	ldr	r3, [r7, #8]
 800b1f8:	689b      	ldr	r3, [r3, #8]
 800b1fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b1fe:	6939      	ldr	r1, [r7, #16]
 800b200:	0148      	lsls	r0, r1, #5
 800b202:	6979      	ldr	r1, [r7, #20]
 800b204:	4401      	add	r1, r0
 800b206:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b20a:	4313      	orrs	r3, r2
 800b20c:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800b20e:	79fb      	ldrb	r3, [r7, #7]
 800b210:	2b01      	cmp	r3, #1
 800b212:	d10d      	bne.n	800b230 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800b214:	68bb      	ldr	r3, [r7, #8]
 800b216:	68db      	ldr	r3, [r3, #12]
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d009      	beq.n	800b230 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800b21c:	68bb      	ldr	r3, [r7, #8]
 800b21e:	68d9      	ldr	r1, [r3, #12]
 800b220:	693b      	ldr	r3, [r7, #16]
 800b222:	015a      	lsls	r2, r3, #5
 800b224:	697b      	ldr	r3, [r7, #20]
 800b226:	4413      	add	r3, r2
 800b228:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b22c:	460a      	mov	r2, r1
 800b22e:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b230:	693b      	ldr	r3, [r7, #16]
 800b232:	015a      	lsls	r2, r3, #5
 800b234:	697b      	ldr	r3, [r7, #20]
 800b236:	4413      	add	r3, r2
 800b238:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b23c:	681b      	ldr	r3, [r3, #0]
 800b23e:	693a      	ldr	r2, [r7, #16]
 800b240:	0151      	lsls	r1, r2, #5
 800b242:	697a      	ldr	r2, [r7, #20]
 800b244:	440a      	add	r2, r1
 800b246:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b24a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b24e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b250:	2300      	movs	r3, #0
}
 800b252:	4618      	mov	r0, r3
 800b254:	371c      	adds	r7, #28
 800b256:	46bd      	mov	sp, r7
 800b258:	bc80      	pop	{r7}
 800b25a:	4770      	bx	lr

0800b25c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800b25c:	b480      	push	{r7}
 800b25e:	b089      	sub	sp, #36	; 0x24
 800b260:	af00      	add	r7, sp, #0
 800b262:	60f8      	str	r0, [r7, #12]
 800b264:	60b9      	str	r1, [r7, #8]
 800b266:	4611      	mov	r1, r2
 800b268:	461a      	mov	r2, r3
 800b26a:	460b      	mov	r3, r1
 800b26c:	71fb      	strb	r3, [r7, #7]
 800b26e:	4613      	mov	r3, r2
 800b270:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800b276:	68bb      	ldr	r3, [r7, #8]
 800b278:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800b27a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d11a      	bne.n	800b2b8 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800b282:	88bb      	ldrh	r3, [r7, #4]
 800b284:	3303      	adds	r3, #3
 800b286:	089b      	lsrs	r3, r3, #2
 800b288:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800b28a:	2300      	movs	r3, #0
 800b28c:	61bb      	str	r3, [r7, #24]
 800b28e:	e00f      	b.n	800b2b0 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800b290:	79fb      	ldrb	r3, [r7, #7]
 800b292:	031a      	lsls	r2, r3, #12
 800b294:	697b      	ldr	r3, [r7, #20]
 800b296:	4413      	add	r3, r2
 800b298:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b29c:	461a      	mov	r2, r3
 800b29e:	69fb      	ldr	r3, [r7, #28]
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	6013      	str	r3, [r2, #0]
      pSrc++;
 800b2a4:	69fb      	ldr	r3, [r7, #28]
 800b2a6:	3304      	adds	r3, #4
 800b2a8:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800b2aa:	69bb      	ldr	r3, [r7, #24]
 800b2ac:	3301      	adds	r3, #1
 800b2ae:	61bb      	str	r3, [r7, #24]
 800b2b0:	69ba      	ldr	r2, [r7, #24]
 800b2b2:	693b      	ldr	r3, [r7, #16]
 800b2b4:	429a      	cmp	r2, r3
 800b2b6:	d3eb      	bcc.n	800b290 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800b2b8:	2300      	movs	r3, #0
}
 800b2ba:	4618      	mov	r0, r3
 800b2bc:	3724      	adds	r7, #36	; 0x24
 800b2be:	46bd      	mov	sp, r7
 800b2c0:	bc80      	pop	{r7}
 800b2c2:	4770      	bx	lr

0800b2c4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800b2c4:	b480      	push	{r7}
 800b2c6:	b089      	sub	sp, #36	; 0x24
 800b2c8:	af00      	add	r7, sp, #0
 800b2ca:	60f8      	str	r0, [r7, #12]
 800b2cc:	60b9      	str	r1, [r7, #8]
 800b2ce:	4613      	mov	r3, r2
 800b2d0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b2d2:	68fb      	ldr	r3, [r7, #12]
 800b2d4:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800b2d6:	68bb      	ldr	r3, [r7, #8]
 800b2d8:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800b2da:	88fb      	ldrh	r3, [r7, #6]
 800b2dc:	3303      	adds	r3, #3
 800b2de:	089b      	lsrs	r3, r3, #2
 800b2e0:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800b2e2:	2300      	movs	r3, #0
 800b2e4:	61bb      	str	r3, [r7, #24]
 800b2e6:	e00b      	b.n	800b300 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800b2e8:	697b      	ldr	r3, [r7, #20]
 800b2ea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b2ee:	681a      	ldr	r2, [r3, #0]
 800b2f0:	69fb      	ldr	r3, [r7, #28]
 800b2f2:	601a      	str	r2, [r3, #0]
    pDest++;
 800b2f4:	69fb      	ldr	r3, [r7, #28]
 800b2f6:	3304      	adds	r3, #4
 800b2f8:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800b2fa:	69bb      	ldr	r3, [r7, #24]
 800b2fc:	3301      	adds	r3, #1
 800b2fe:	61bb      	str	r3, [r7, #24]
 800b300:	69ba      	ldr	r2, [r7, #24]
 800b302:	693b      	ldr	r3, [r7, #16]
 800b304:	429a      	cmp	r2, r3
 800b306:	d3ef      	bcc.n	800b2e8 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800b308:	69fb      	ldr	r3, [r7, #28]
}
 800b30a:	4618      	mov	r0, r3
 800b30c:	3724      	adds	r7, #36	; 0x24
 800b30e:	46bd      	mov	sp, r7
 800b310:	bc80      	pop	{r7}
 800b312:	4770      	bx	lr

0800b314 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b314:	b480      	push	{r7}
 800b316:	b085      	sub	sp, #20
 800b318:	af00      	add	r7, sp, #0
 800b31a:	6078      	str	r0, [r7, #4]
 800b31c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b322:	683b      	ldr	r3, [r7, #0]
 800b324:	781b      	ldrb	r3, [r3, #0]
 800b326:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b328:	683b      	ldr	r3, [r7, #0]
 800b32a:	785b      	ldrb	r3, [r3, #1]
 800b32c:	2b01      	cmp	r3, #1
 800b32e:	d12c      	bne.n	800b38a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b330:	68bb      	ldr	r3, [r7, #8]
 800b332:	015a      	lsls	r2, r3, #5
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	4413      	add	r3, r2
 800b338:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b33c:	681b      	ldr	r3, [r3, #0]
 800b33e:	2b00      	cmp	r3, #0
 800b340:	db12      	blt.n	800b368 <USB_EPSetStall+0x54>
 800b342:	68bb      	ldr	r3, [r7, #8]
 800b344:	2b00      	cmp	r3, #0
 800b346:	d00f      	beq.n	800b368 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800b348:	68bb      	ldr	r3, [r7, #8]
 800b34a:	015a      	lsls	r2, r3, #5
 800b34c:	68fb      	ldr	r3, [r7, #12]
 800b34e:	4413      	add	r3, r2
 800b350:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	68ba      	ldr	r2, [r7, #8]
 800b358:	0151      	lsls	r1, r2, #5
 800b35a:	68fa      	ldr	r2, [r7, #12]
 800b35c:	440a      	add	r2, r1
 800b35e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b362:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b366:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800b368:	68bb      	ldr	r3, [r7, #8]
 800b36a:	015a      	lsls	r2, r3, #5
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	4413      	add	r3, r2
 800b370:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	68ba      	ldr	r2, [r7, #8]
 800b378:	0151      	lsls	r1, r2, #5
 800b37a:	68fa      	ldr	r2, [r7, #12]
 800b37c:	440a      	add	r2, r1
 800b37e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b382:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b386:	6013      	str	r3, [r2, #0]
 800b388:	e02b      	b.n	800b3e2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b38a:	68bb      	ldr	r3, [r7, #8]
 800b38c:	015a      	lsls	r2, r3, #5
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	4413      	add	r3, r2
 800b392:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	2b00      	cmp	r3, #0
 800b39a:	db12      	blt.n	800b3c2 <USB_EPSetStall+0xae>
 800b39c:	68bb      	ldr	r3, [r7, #8]
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	d00f      	beq.n	800b3c2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800b3a2:	68bb      	ldr	r3, [r7, #8]
 800b3a4:	015a      	lsls	r2, r3, #5
 800b3a6:	68fb      	ldr	r3, [r7, #12]
 800b3a8:	4413      	add	r3, r2
 800b3aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	68ba      	ldr	r2, [r7, #8]
 800b3b2:	0151      	lsls	r1, r2, #5
 800b3b4:	68fa      	ldr	r2, [r7, #12]
 800b3b6:	440a      	add	r2, r1
 800b3b8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b3bc:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b3c0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800b3c2:	68bb      	ldr	r3, [r7, #8]
 800b3c4:	015a      	lsls	r2, r3, #5
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	4413      	add	r3, r2
 800b3ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	68ba      	ldr	r2, [r7, #8]
 800b3d2:	0151      	lsls	r1, r2, #5
 800b3d4:	68fa      	ldr	r2, [r7, #12]
 800b3d6:	440a      	add	r2, r1
 800b3d8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b3dc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b3e0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b3e2:	2300      	movs	r3, #0
}
 800b3e4:	4618      	mov	r0, r3
 800b3e6:	3714      	adds	r7, #20
 800b3e8:	46bd      	mov	sp, r7
 800b3ea:	bc80      	pop	{r7}
 800b3ec:	4770      	bx	lr

0800b3ee <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b3ee:	b480      	push	{r7}
 800b3f0:	b085      	sub	sp, #20
 800b3f2:	af00      	add	r7, sp, #0
 800b3f4:	6078      	str	r0, [r7, #4]
 800b3f6:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b3fc:	683b      	ldr	r3, [r7, #0]
 800b3fe:	781b      	ldrb	r3, [r3, #0]
 800b400:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b402:	683b      	ldr	r3, [r7, #0]
 800b404:	785b      	ldrb	r3, [r3, #1]
 800b406:	2b01      	cmp	r3, #1
 800b408:	d128      	bne.n	800b45c <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800b40a:	68bb      	ldr	r3, [r7, #8]
 800b40c:	015a      	lsls	r2, r3, #5
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	4413      	add	r3, r2
 800b412:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	68ba      	ldr	r2, [r7, #8]
 800b41a:	0151      	lsls	r1, r2, #5
 800b41c:	68fa      	ldr	r2, [r7, #12]
 800b41e:	440a      	add	r2, r1
 800b420:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b424:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b428:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b42a:	683b      	ldr	r3, [r7, #0]
 800b42c:	78db      	ldrb	r3, [r3, #3]
 800b42e:	2b03      	cmp	r3, #3
 800b430:	d003      	beq.n	800b43a <USB_EPClearStall+0x4c>
 800b432:	683b      	ldr	r3, [r7, #0]
 800b434:	78db      	ldrb	r3, [r3, #3]
 800b436:	2b02      	cmp	r3, #2
 800b438:	d138      	bne.n	800b4ac <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b43a:	68bb      	ldr	r3, [r7, #8]
 800b43c:	015a      	lsls	r2, r3, #5
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	4413      	add	r3, r2
 800b442:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	68ba      	ldr	r2, [r7, #8]
 800b44a:	0151      	lsls	r1, r2, #5
 800b44c:	68fa      	ldr	r2, [r7, #12]
 800b44e:	440a      	add	r2, r1
 800b450:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b454:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b458:	6013      	str	r3, [r2, #0]
 800b45a:	e027      	b.n	800b4ac <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800b45c:	68bb      	ldr	r3, [r7, #8]
 800b45e:	015a      	lsls	r2, r3, #5
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	4413      	add	r3, r2
 800b464:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	68ba      	ldr	r2, [r7, #8]
 800b46c:	0151      	lsls	r1, r2, #5
 800b46e:	68fa      	ldr	r2, [r7, #12]
 800b470:	440a      	add	r2, r1
 800b472:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b476:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b47a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b47c:	683b      	ldr	r3, [r7, #0]
 800b47e:	78db      	ldrb	r3, [r3, #3]
 800b480:	2b03      	cmp	r3, #3
 800b482:	d003      	beq.n	800b48c <USB_EPClearStall+0x9e>
 800b484:	683b      	ldr	r3, [r7, #0]
 800b486:	78db      	ldrb	r3, [r3, #3]
 800b488:	2b02      	cmp	r3, #2
 800b48a:	d10f      	bne.n	800b4ac <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b48c:	68bb      	ldr	r3, [r7, #8]
 800b48e:	015a      	lsls	r2, r3, #5
 800b490:	68fb      	ldr	r3, [r7, #12]
 800b492:	4413      	add	r3, r2
 800b494:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	68ba      	ldr	r2, [r7, #8]
 800b49c:	0151      	lsls	r1, r2, #5
 800b49e:	68fa      	ldr	r2, [r7, #12]
 800b4a0:	440a      	add	r2, r1
 800b4a2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b4a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b4aa:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800b4ac:	2300      	movs	r3, #0
}
 800b4ae:	4618      	mov	r0, r3
 800b4b0:	3714      	adds	r7, #20
 800b4b2:	46bd      	mov	sp, r7
 800b4b4:	bc80      	pop	{r7}
 800b4b6:	4770      	bx	lr

0800b4b8 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800b4b8:	b480      	push	{r7}
 800b4ba:	b085      	sub	sp, #20
 800b4bc:	af00      	add	r7, sp, #0
 800b4be:	6078      	str	r0, [r7, #4]
 800b4c0:	460b      	mov	r3, r1
 800b4c2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800b4c8:	68fb      	ldr	r3, [r7, #12]
 800b4ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	68fa      	ldr	r2, [r7, #12]
 800b4d2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b4d6:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800b4da:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800b4dc:	68fb      	ldr	r3, [r7, #12]
 800b4de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b4e2:	681a      	ldr	r2, [r3, #0]
 800b4e4:	78fb      	ldrb	r3, [r7, #3]
 800b4e6:	011b      	lsls	r3, r3, #4
 800b4e8:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800b4ec:	68f9      	ldr	r1, [r7, #12]
 800b4ee:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b4f2:	4313      	orrs	r3, r2
 800b4f4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800b4f6:	2300      	movs	r3, #0
}
 800b4f8:	4618      	mov	r0, r3
 800b4fa:	3714      	adds	r7, #20
 800b4fc:	46bd      	mov	sp, r7
 800b4fe:	bc80      	pop	{r7}
 800b500:	4770      	bx	lr

0800b502 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800b502:	b480      	push	{r7}
 800b504:	b085      	sub	sp, #20
 800b506:	af00      	add	r7, sp, #0
 800b508:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b50e:	68fb      	ldr	r3, [r7, #12]
 800b510:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	68fa      	ldr	r2, [r7, #12]
 800b518:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b51c:	f023 0303 	bic.w	r3, r3, #3
 800b520:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800b522:	68fb      	ldr	r3, [r7, #12]
 800b524:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b528:	685b      	ldr	r3, [r3, #4]
 800b52a:	68fa      	ldr	r2, [r7, #12]
 800b52c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b530:	f023 0302 	bic.w	r3, r3, #2
 800b534:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b536:	2300      	movs	r3, #0
}
 800b538:	4618      	mov	r0, r3
 800b53a:	3714      	adds	r7, #20
 800b53c:	46bd      	mov	sp, r7
 800b53e:	bc80      	pop	{r7}
 800b540:	4770      	bx	lr

0800b542 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800b542:	b480      	push	{r7}
 800b544:	b085      	sub	sp, #20
 800b546:	af00      	add	r7, sp, #0
 800b548:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	68fa      	ldr	r2, [r7, #12]
 800b558:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b55c:	f023 0303 	bic.w	r3, r3, #3
 800b560:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b562:	68fb      	ldr	r3, [r7, #12]
 800b564:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b568:	685b      	ldr	r3, [r3, #4]
 800b56a:	68fa      	ldr	r2, [r7, #12]
 800b56c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b570:	f043 0302 	orr.w	r3, r3, #2
 800b574:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b576:	2300      	movs	r3, #0
}
 800b578:	4618      	mov	r0, r3
 800b57a:	3714      	adds	r7, #20
 800b57c:	46bd      	mov	sp, r7
 800b57e:	bc80      	pop	{r7}
 800b580:	4770      	bx	lr

0800b582 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800b582:	b480      	push	{r7}
 800b584:	b085      	sub	sp, #20
 800b586:	af00      	add	r7, sp, #0
 800b588:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	695b      	ldr	r3, [r3, #20]
 800b58e:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	699b      	ldr	r3, [r3, #24]
 800b594:	68fa      	ldr	r2, [r7, #12]
 800b596:	4013      	ands	r3, r2
 800b598:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800b59a:	68fb      	ldr	r3, [r7, #12]
}
 800b59c:	4618      	mov	r0, r3
 800b59e:	3714      	adds	r7, #20
 800b5a0:	46bd      	mov	sp, r7
 800b5a2:	bc80      	pop	{r7}
 800b5a4:	4770      	bx	lr

0800b5a6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800b5a6:	b480      	push	{r7}
 800b5a8:	b085      	sub	sp, #20
 800b5aa:	af00      	add	r7, sp, #0
 800b5ac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b5b8:	699b      	ldr	r3, [r3, #24]
 800b5ba:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b5c2:	69db      	ldr	r3, [r3, #28]
 800b5c4:	68ba      	ldr	r2, [r7, #8]
 800b5c6:	4013      	ands	r3, r2
 800b5c8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800b5ca:	68bb      	ldr	r3, [r7, #8]
 800b5cc:	0c1b      	lsrs	r3, r3, #16
}
 800b5ce:	4618      	mov	r0, r3
 800b5d0:	3714      	adds	r7, #20
 800b5d2:	46bd      	mov	sp, r7
 800b5d4:	bc80      	pop	{r7}
 800b5d6:	4770      	bx	lr

0800b5d8 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800b5d8:	b480      	push	{r7}
 800b5da:	b085      	sub	sp, #20
 800b5dc:	af00      	add	r7, sp, #0
 800b5de:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b5ea:	699b      	ldr	r3, [r3, #24]
 800b5ec:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b5ee:	68fb      	ldr	r3, [r7, #12]
 800b5f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b5f4:	69db      	ldr	r3, [r3, #28]
 800b5f6:	68ba      	ldr	r2, [r7, #8]
 800b5f8:	4013      	ands	r3, r2
 800b5fa:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800b5fc:	68bb      	ldr	r3, [r7, #8]
 800b5fe:	b29b      	uxth	r3, r3
}
 800b600:	4618      	mov	r0, r3
 800b602:	3714      	adds	r7, #20
 800b604:	46bd      	mov	sp, r7
 800b606:	bc80      	pop	{r7}
 800b608:	4770      	bx	lr

0800b60a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b60a:	b480      	push	{r7}
 800b60c:	b085      	sub	sp, #20
 800b60e:	af00      	add	r7, sp, #0
 800b610:	6078      	str	r0, [r7, #4]
 800b612:	460b      	mov	r3, r1
 800b614:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800b61a:	78fb      	ldrb	r3, [r7, #3]
 800b61c:	015a      	lsls	r2, r3, #5
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	4413      	add	r3, r2
 800b622:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b626:	689b      	ldr	r3, [r3, #8]
 800b628:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b630:	695b      	ldr	r3, [r3, #20]
 800b632:	68ba      	ldr	r2, [r7, #8]
 800b634:	4013      	ands	r3, r2
 800b636:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b638:	68bb      	ldr	r3, [r7, #8]
}
 800b63a:	4618      	mov	r0, r3
 800b63c:	3714      	adds	r7, #20
 800b63e:	46bd      	mov	sp, r7
 800b640:	bc80      	pop	{r7}
 800b642:	4770      	bx	lr

0800b644 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b644:	b480      	push	{r7}
 800b646:	b087      	sub	sp, #28
 800b648:	af00      	add	r7, sp, #0
 800b64a:	6078      	str	r0, [r7, #4]
 800b64c:	460b      	mov	r3, r1
 800b64e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800b654:	697b      	ldr	r3, [r7, #20]
 800b656:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b65a:	691b      	ldr	r3, [r3, #16]
 800b65c:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800b65e:	697b      	ldr	r3, [r7, #20]
 800b660:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b664:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b666:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800b668:	78fb      	ldrb	r3, [r7, #3]
 800b66a:	f003 030f 	and.w	r3, r3, #15
 800b66e:	68fa      	ldr	r2, [r7, #12]
 800b670:	fa22 f303 	lsr.w	r3, r2, r3
 800b674:	01db      	lsls	r3, r3, #7
 800b676:	b2db      	uxtb	r3, r3
 800b678:	693a      	ldr	r2, [r7, #16]
 800b67a:	4313      	orrs	r3, r2
 800b67c:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800b67e:	78fb      	ldrb	r3, [r7, #3]
 800b680:	015a      	lsls	r2, r3, #5
 800b682:	697b      	ldr	r3, [r7, #20]
 800b684:	4413      	add	r3, r2
 800b686:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b68a:	689b      	ldr	r3, [r3, #8]
 800b68c:	693a      	ldr	r2, [r7, #16]
 800b68e:	4013      	ands	r3, r2
 800b690:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b692:	68bb      	ldr	r3, [r7, #8]
}
 800b694:	4618      	mov	r0, r3
 800b696:	371c      	adds	r7, #28
 800b698:	46bd      	mov	sp, r7
 800b69a:	bc80      	pop	{r7}
 800b69c:	4770      	bx	lr

0800b69e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800b69e:	b480      	push	{r7}
 800b6a0:	b083      	sub	sp, #12
 800b6a2:	af00      	add	r7, sp, #0
 800b6a4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	695b      	ldr	r3, [r3, #20]
 800b6aa:	f003 0301 	and.w	r3, r3, #1
}
 800b6ae:	4618      	mov	r0, r3
 800b6b0:	370c      	adds	r7, #12
 800b6b2:	46bd      	mov	sp, r7
 800b6b4:	bc80      	pop	{r7}
 800b6b6:	4770      	bx	lr

0800b6b8 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800b6b8:	b480      	push	{r7}
 800b6ba:	b085      	sub	sp, #20
 800b6bc:	af00      	add	r7, sp, #0
 800b6be:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800b6c4:	68fb      	ldr	r3, [r7, #12]
 800b6c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	68fa      	ldr	r2, [r7, #12]
 800b6ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b6d2:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800b6d6:	f023 0307 	bic.w	r3, r3, #7
 800b6da:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800b6dc:	68fb      	ldr	r3, [r7, #12]
 800b6de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b6e2:	685b      	ldr	r3, [r3, #4]
 800b6e4:	68fa      	ldr	r2, [r7, #12]
 800b6e6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b6ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b6ee:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b6f0:	2300      	movs	r3, #0
}
 800b6f2:	4618      	mov	r0, r3
 800b6f4:	3714      	adds	r7, #20
 800b6f6:	46bd      	mov	sp, r7
 800b6f8:	bc80      	pop	{r7}
 800b6fa:	4770      	bx	lr

0800b6fc <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800b6fc:	b480      	push	{r7}
 800b6fe:	b087      	sub	sp, #28
 800b700:	af00      	add	r7, sp, #0
 800b702:	60f8      	str	r0, [r7, #12]
 800b704:	460b      	mov	r3, r1
 800b706:	607a      	str	r2, [r7, #4]
 800b708:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800b70e:	68fb      	ldr	r3, [r7, #12]
 800b710:	333c      	adds	r3, #60	; 0x3c
 800b712:	3304      	adds	r3, #4
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800b718:	693b      	ldr	r3, [r7, #16]
 800b71a:	4a25      	ldr	r2, [pc, #148]	; (800b7b0 <USB_EP0_OutStart+0xb4>)
 800b71c:	4293      	cmp	r3, r2
 800b71e:	d90a      	bls.n	800b736 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b720:	697b      	ldr	r3, [r7, #20]
 800b722:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b72c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b730:	d101      	bne.n	800b736 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800b732:	2300      	movs	r3, #0
 800b734:	e037      	b.n	800b7a6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800b736:	697b      	ldr	r3, [r7, #20]
 800b738:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b73c:	461a      	mov	r2, r3
 800b73e:	2300      	movs	r3, #0
 800b740:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b742:	697b      	ldr	r3, [r7, #20]
 800b744:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b748:	691b      	ldr	r3, [r3, #16]
 800b74a:	697a      	ldr	r2, [r7, #20]
 800b74c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b750:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b754:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800b756:	697b      	ldr	r3, [r7, #20]
 800b758:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b75c:	691b      	ldr	r3, [r3, #16]
 800b75e:	697a      	ldr	r2, [r7, #20]
 800b760:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b764:	f043 0318 	orr.w	r3, r3, #24
 800b768:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800b76a:	697b      	ldr	r3, [r7, #20]
 800b76c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b770:	691b      	ldr	r3, [r3, #16]
 800b772:	697a      	ldr	r2, [r7, #20]
 800b774:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b778:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800b77c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800b77e:	7afb      	ldrb	r3, [r7, #11]
 800b780:	2b01      	cmp	r3, #1
 800b782:	d10f      	bne.n	800b7a4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800b784:	697b      	ldr	r3, [r7, #20]
 800b786:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b78a:	461a      	mov	r2, r3
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800b790:	697b      	ldr	r3, [r7, #20]
 800b792:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	697a      	ldr	r2, [r7, #20]
 800b79a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b79e:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800b7a2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b7a4:	2300      	movs	r3, #0
}
 800b7a6:	4618      	mov	r0, r3
 800b7a8:	371c      	adds	r7, #28
 800b7aa:	46bd      	mov	sp, r7
 800b7ac:	bc80      	pop	{r7}
 800b7ae:	4770      	bx	lr
 800b7b0:	4f54300a 	.word	0x4f54300a

0800b7b4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800b7b4:	b480      	push	{r7}
 800b7b6:	b085      	sub	sp, #20
 800b7b8:	af00      	add	r7, sp, #0
 800b7ba:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800b7bc:	2300      	movs	r3, #0
 800b7be:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	3301      	adds	r3, #1
 800b7c4:	60fb      	str	r3, [r7, #12]
 800b7c6:	68fb      	ldr	r3, [r7, #12]
 800b7c8:	4a12      	ldr	r2, [pc, #72]	; (800b814 <USB_CoreReset+0x60>)
 800b7ca:	4293      	cmp	r3, r2
 800b7cc:	d901      	bls.n	800b7d2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800b7ce:	2303      	movs	r3, #3
 800b7d0:	e01b      	b.n	800b80a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	691b      	ldr	r3, [r3, #16]
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	daf2      	bge.n	800b7c0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800b7da:	2300      	movs	r3, #0
 800b7dc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	691b      	ldr	r3, [r3, #16]
 800b7e2:	f043 0201 	orr.w	r2, r3, #1
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	3301      	adds	r3, #1
 800b7ee:	60fb      	str	r3, [r7, #12]
 800b7f0:	68fb      	ldr	r3, [r7, #12]
 800b7f2:	4a08      	ldr	r2, [pc, #32]	; (800b814 <USB_CoreReset+0x60>)
 800b7f4:	4293      	cmp	r3, r2
 800b7f6:	d901      	bls.n	800b7fc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800b7f8:	2303      	movs	r3, #3
 800b7fa:	e006      	b.n	800b80a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	691b      	ldr	r3, [r3, #16]
 800b800:	f003 0301 	and.w	r3, r3, #1
 800b804:	2b01      	cmp	r3, #1
 800b806:	d0f0      	beq.n	800b7ea <USB_CoreReset+0x36>

  return HAL_OK;
 800b808:	2300      	movs	r3, #0
}
 800b80a:	4618      	mov	r0, r3
 800b80c:	3714      	adds	r7, #20
 800b80e:	46bd      	mov	sp, r7
 800b810:	bc80      	pop	{r7}
 800b812:	4770      	bx	lr
 800b814:	00030d40 	.word	0x00030d40

0800b818 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800b818:	b580      	push	{r7, lr}
 800b81a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800b81c:	4904      	ldr	r1, [pc, #16]	; (800b830 <MX_FATFS_Init+0x18>)
 800b81e:	4805      	ldr	r0, [pc, #20]	; (800b834 <MX_FATFS_Init+0x1c>)
 800b820:	f001 fcd8 	bl	800d1d4 <FATFS_LinkDriver>
 800b824:	4603      	mov	r3, r0
 800b826:	461a      	mov	r2, r3
 800b828:	4b03      	ldr	r3, [pc, #12]	; (800b838 <MX_FATFS_Init+0x20>)
 800b82a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800b82c:	bf00      	nop
 800b82e:	bd80      	pop	{r7, pc}
 800b830:	2000088c 	.word	0x2000088c
 800b834:	080106ac 	.word	0x080106ac
 800b838:	20001008 	.word	0x20001008

0800b83c <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800b83c:	b580      	push	{r7, lr}
 800b83e:	b082      	sub	sp, #8
 800b840:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800b842:	2300      	movs	r3, #0
 800b844:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800b846:	f000 f8a9 	bl	800b99c <BSP_SD_IsDetected>
 800b84a:	4603      	mov	r3, r0
 800b84c:	2b01      	cmp	r3, #1
 800b84e:	d001      	beq.n	800b854 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800b850:	2301      	movs	r3, #1
 800b852:	e012      	b.n	800b87a <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800b854:	480b      	ldr	r0, [pc, #44]	; (800b884 <BSP_SD_Init+0x48>)
 800b856:	f7fb fb21 	bl	8006e9c <HAL_SD_Init>
 800b85a:	4603      	mov	r3, r0
 800b85c:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800b85e:	79fb      	ldrb	r3, [r7, #7]
 800b860:	2b00      	cmp	r3, #0
 800b862:	d109      	bne.n	800b878 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800b864:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800b868:	4806      	ldr	r0, [pc, #24]	; (800b884 <BSP_SD_Init+0x48>)
 800b86a:	f7fc fa95 	bl	8007d98 <HAL_SD_ConfigWideBusOperation>
 800b86e:	4603      	mov	r3, r0
 800b870:	2b00      	cmp	r3, #0
 800b872:	d001      	beq.n	800b878 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800b874:	2301      	movs	r3, #1
 800b876:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800b878:	79fb      	ldrb	r3, [r7, #7]
}
 800b87a:	4618      	mov	r0, r3
 800b87c:	3708      	adds	r7, #8
 800b87e:	46bd      	mov	sp, r7
 800b880:	bd80      	pop	{r7, pc}
 800b882:	bf00      	nop
 800b884:	20000b90 	.word	0x20000b90

0800b888 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800b888:	b580      	push	{r7, lr}
 800b88a:	b088      	sub	sp, #32
 800b88c:	af02      	add	r7, sp, #8
 800b88e:	60f8      	str	r0, [r7, #12]
 800b890:	60b9      	str	r1, [r7, #8]
 800b892:	607a      	str	r2, [r7, #4]
 800b894:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800b896:	2300      	movs	r3, #0
 800b898:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800b89a:	683b      	ldr	r3, [r7, #0]
 800b89c:	9300      	str	r3, [sp, #0]
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	68ba      	ldr	r2, [r7, #8]
 800b8a2:	68f9      	ldr	r1, [r7, #12]
 800b8a4:	4806      	ldr	r0, [pc, #24]	; (800b8c0 <BSP_SD_ReadBlocks+0x38>)
 800b8a6:	f7fb fb89 	bl	8006fbc <HAL_SD_ReadBlocks>
 800b8aa:	4603      	mov	r3, r0
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	d001      	beq.n	800b8b4 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800b8b0:	2301      	movs	r3, #1
 800b8b2:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800b8b4:	7dfb      	ldrb	r3, [r7, #23]
}
 800b8b6:	4618      	mov	r0, r3
 800b8b8:	3718      	adds	r7, #24
 800b8ba:	46bd      	mov	sp, r7
 800b8bc:	bd80      	pop	{r7, pc}
 800b8be:	bf00      	nop
 800b8c0:	20000b90 	.word	0x20000b90

0800b8c4 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800b8c4:	b580      	push	{r7, lr}
 800b8c6:	b088      	sub	sp, #32
 800b8c8:	af02      	add	r7, sp, #8
 800b8ca:	60f8      	str	r0, [r7, #12]
 800b8cc:	60b9      	str	r1, [r7, #8]
 800b8ce:	607a      	str	r2, [r7, #4]
 800b8d0:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800b8d2:	2300      	movs	r3, #0
 800b8d4:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800b8d6:	683b      	ldr	r3, [r7, #0]
 800b8d8:	9300      	str	r3, [sp, #0]
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	68ba      	ldr	r2, [r7, #8]
 800b8de:	68f9      	ldr	r1, [r7, #12]
 800b8e0:	4806      	ldr	r0, [pc, #24]	; (800b8fc <BSP_SD_WriteBlocks+0x38>)
 800b8e2:	f7fb fd65 	bl	80073b0 <HAL_SD_WriteBlocks>
 800b8e6:	4603      	mov	r3, r0
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d001      	beq.n	800b8f0 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800b8ec:	2301      	movs	r3, #1
 800b8ee:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800b8f0:	7dfb      	ldrb	r3, [r7, #23]
}
 800b8f2:	4618      	mov	r0, r3
 800b8f4:	3718      	adds	r7, #24
 800b8f6:	46bd      	mov	sp, r7
 800b8f8:	bd80      	pop	{r7, pc}
 800b8fa:	bf00      	nop
 800b8fc:	20000b90 	.word	0x20000b90

0800b900 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800b900:	b580      	push	{r7, lr}
 800b902:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800b904:	4805      	ldr	r0, [pc, #20]	; (800b91c <BSP_SD_GetCardState+0x1c>)
 800b906:	f7fc fac3 	bl	8007e90 <HAL_SD_GetCardState>
 800b90a:	4603      	mov	r3, r0
 800b90c:	2b04      	cmp	r3, #4
 800b90e:	bf14      	ite	ne
 800b910:	2301      	movne	r3, #1
 800b912:	2300      	moveq	r3, #0
 800b914:	b2db      	uxtb	r3, r3
}
 800b916:	4618      	mov	r0, r3
 800b918:	bd80      	pop	{r7, pc}
 800b91a:	bf00      	nop
 800b91c:	20000b90 	.word	0x20000b90

0800b920 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800b920:	b580      	push	{r7, lr}
 800b922:	b082      	sub	sp, #8
 800b924:	af00      	add	r7, sp, #0
 800b926:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800b928:	6879      	ldr	r1, [r7, #4]
 800b92a:	4803      	ldr	r0, [pc, #12]	; (800b938 <BSP_SD_GetCardInfo+0x18>)
 800b92c:	f7fc fa08 	bl	8007d40 <HAL_SD_GetCardInfo>
}
 800b930:	bf00      	nop
 800b932:	3708      	adds	r7, #8
 800b934:	46bd      	mov	sp, r7
 800b936:	bd80      	pop	{r7, pc}
 800b938:	20000b90 	.word	0x20000b90

0800b93c <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800b93c:	b580      	push	{r7, lr}
 800b93e:	b082      	sub	sp, #8
 800b940:	af00      	add	r7, sp, #0
 800b942:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800b944:	f000 f818 	bl	800b978 <BSP_SD_AbortCallback>
}
 800b948:	bf00      	nop
 800b94a:	3708      	adds	r7, #8
 800b94c:	46bd      	mov	sp, r7
 800b94e:	bd80      	pop	{r7, pc}

0800b950 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800b950:	b580      	push	{r7, lr}
 800b952:	b082      	sub	sp, #8
 800b954:	af00      	add	r7, sp, #0
 800b956:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800b958:	f000 f814 	bl	800b984 <BSP_SD_WriteCpltCallback>
}
 800b95c:	bf00      	nop
 800b95e:	3708      	adds	r7, #8
 800b960:	46bd      	mov	sp, r7
 800b962:	bd80      	pop	{r7, pc}

0800b964 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800b964:	b580      	push	{r7, lr}
 800b966:	b082      	sub	sp, #8
 800b968:	af00      	add	r7, sp, #0
 800b96a:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800b96c:	f000 f810 	bl	800b990 <BSP_SD_ReadCpltCallback>
}
 800b970:	bf00      	nop
 800b972:	3708      	adds	r7, #8
 800b974:	46bd      	mov	sp, r7
 800b976:	bd80      	pop	{r7, pc}

0800b978 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800b978:	b480      	push	{r7}
 800b97a:	af00      	add	r7, sp, #0

}
 800b97c:	bf00      	nop
 800b97e:	46bd      	mov	sp, r7
 800b980:	bc80      	pop	{r7}
 800b982:	4770      	bx	lr

0800b984 <BSP_SD_WriteCpltCallback>:
  * @brief BSP Tx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_WriteCpltCallback(void)
{
 800b984:	b480      	push	{r7}
 800b986:	af00      	add	r7, sp, #0

}
 800b988:	bf00      	nop
 800b98a:	46bd      	mov	sp, r7
 800b98c:	bc80      	pop	{r7}
 800b98e:	4770      	bx	lr

0800b990 <BSP_SD_ReadCpltCallback>:
  * @brief BSP Rx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_ReadCpltCallback(void)
{
 800b990:	b480      	push	{r7}
 800b992:	af00      	add	r7, sp, #0

}
 800b994:	bf00      	nop
 800b996:	46bd      	mov	sp, r7
 800b998:	bc80      	pop	{r7}
 800b99a:	4770      	bx	lr

0800b99c <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800b99c:	b580      	push	{r7, lr}
 800b99e:	b082      	sub	sp, #8
 800b9a0:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800b9a2:	2301      	movs	r3, #1
 800b9a4:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800b9a6:	f000 f80b 	bl	800b9c0 <BSP_PlatformIsDetected>
 800b9aa:	4603      	mov	r3, r0
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d101      	bne.n	800b9b4 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800b9b0:	2300      	movs	r3, #0
 800b9b2:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800b9b4:	79fb      	ldrb	r3, [r7, #7]
 800b9b6:	b2db      	uxtb	r3, r3
}
 800b9b8:	4618      	mov	r0, r3
 800b9ba:	3708      	adds	r7, #8
 800b9bc:	46bd      	mov	sp, r7
 800b9be:	bd80      	pop	{r7, pc}

0800b9c0 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800b9c0:	b580      	push	{r7, lr}
 800b9c2:	b082      	sub	sp, #8
 800b9c4:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800b9c6:	2301      	movs	r3, #1
 800b9c8:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800b9ca:	2104      	movs	r1, #4
 800b9cc:	4806      	ldr	r0, [pc, #24]	; (800b9e8 <BSP_PlatformIsDetected+0x28>)
 800b9ce:	f7f9 fc4d 	bl	800526c <HAL_GPIO_ReadPin>
 800b9d2:	4603      	mov	r3, r0
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	d001      	beq.n	800b9dc <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 800b9d8:	2300      	movs	r3, #0
 800b9da:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800b9dc:	79fb      	ldrb	r3, [r7, #7]
}
 800b9de:	4618      	mov	r0, r3
 800b9e0:	3708      	adds	r7, #8
 800b9e2:	46bd      	mov	sp, r7
 800b9e4:	bd80      	pop	{r7, pc}
 800b9e6:	bf00      	nop
 800b9e8:	40021800 	.word	0x40021800

0800b9ec <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b9ec:	b580      	push	{r7, lr}
 800b9ee:	b084      	sub	sp, #16
 800b9f0:	af00      	add	r7, sp, #0
 800b9f2:	6078      	str	r0, [r7, #4]
 800b9f4:	460b      	mov	r3, r1
 800b9f6:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800b9f8:	2300      	movs	r3, #0
 800b9fa:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	7c1b      	ldrb	r3, [r3, #16]
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	d115      	bne.n	800ba30 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800ba04:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ba08:	2202      	movs	r2, #2
 800ba0a:	2181      	movs	r1, #129	; 0x81
 800ba0c:	6878      	ldr	r0, [r7, #4]
 800ba0e:	f002 faf8 	bl	800e002 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800ba12:	687b      	ldr	r3, [r7, #4]
 800ba14:	2201      	movs	r2, #1
 800ba16:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800ba18:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ba1c:	2202      	movs	r2, #2
 800ba1e:	2101      	movs	r1, #1
 800ba20:	6878      	ldr	r0, [r7, #4]
 800ba22:	f002 faee 	bl	800e002 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	2201      	movs	r2, #1
 800ba2a:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 800ba2e:	e012      	b.n	800ba56 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800ba30:	2340      	movs	r3, #64	; 0x40
 800ba32:	2202      	movs	r2, #2
 800ba34:	2181      	movs	r1, #129	; 0x81
 800ba36:	6878      	ldr	r0, [r7, #4]
 800ba38:	f002 fae3 	bl	800e002 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	2201      	movs	r2, #1
 800ba40:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800ba42:	2340      	movs	r3, #64	; 0x40
 800ba44:	2202      	movs	r2, #2
 800ba46:	2101      	movs	r1, #1
 800ba48:	6878      	ldr	r0, [r7, #4]
 800ba4a:	f002 fada 	bl	800e002 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	2201      	movs	r2, #1
 800ba52:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800ba56:	2308      	movs	r3, #8
 800ba58:	2203      	movs	r2, #3
 800ba5a:	2182      	movs	r1, #130	; 0x82
 800ba5c:	6878      	ldr	r0, [r7, #4]
 800ba5e:	f002 fad0 	bl	800e002 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	2201      	movs	r2, #1
 800ba66:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800ba68:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800ba6c:	f002 fc4a 	bl	800e304 <malloc>
 800ba70:	4603      	mov	r3, r0
 800ba72:	461a      	mov	r2, r3
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  memset(pdev->pClassData,0,sizeof(USBD_CDC_HandleTypeDef));
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ba80:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800ba84:	2100      	movs	r1, #0
 800ba86:	4618      	mov	r0, r3
 800ba88:	f002 fc4c 	bl	800e324 <memset>
  if (pdev->pClassData == NULL)
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d102      	bne.n	800ba9c <USBD_CDC_Init+0xb0>
  {
    ret = 1U;
 800ba96:	2301      	movs	r3, #1
 800ba98:	73fb      	strb	r3, [r7, #15]
 800ba9a:	e02e      	b.n	800bafa <USBD_CDC_Init+0x10e>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800baa2:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800baae:	68bb      	ldr	r3, [r7, #8]
 800bab0:	2200      	movs	r2, #0
 800bab2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800bab6:	68bb      	ldr	r3, [r7, #8]
 800bab8:	2200      	movs	r2, #0
 800baba:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
    /* Init Xfer Length */
	hcdc->TxLength = 0U;
 800babe:	68bb      	ldr	r3, [r7, #8]
 800bac0:	2200      	movs	r2, #0
 800bac2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
	hcdc->RxLength = 0U;
 800bac6:	68bb      	ldr	r3, [r7, #8]
 800bac8:	2200      	movs	r2, #0
 800baca:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	7c1b      	ldrb	r3, [r3, #16]
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	d109      	bne.n	800baea <USBD_CDC_Init+0xfe>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800bad6:	68bb      	ldr	r3, [r7, #8]
 800bad8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800badc:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bae0:	2101      	movs	r1, #1
 800bae2:	6878      	ldr	r0, [r7, #4]
 800bae4:	f002 fb7d 	bl	800e1e2 <USBD_LL_PrepareReceive>
 800bae8:	e007      	b.n	800bafa <USBD_CDC_Init+0x10e>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800baea:	68bb      	ldr	r3, [r7, #8]
 800baec:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800baf0:	2340      	movs	r3, #64	; 0x40
 800baf2:	2101      	movs	r1, #1
 800baf4:	6878      	ldr	r0, [r7, #4]
 800baf6:	f002 fb74 	bl	800e1e2 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800bafa:	7bfb      	ldrb	r3, [r7, #15]
}
 800bafc:	4618      	mov	r0, r3
 800bafe:	3710      	adds	r7, #16
 800bb00:	46bd      	mov	sp, r7
 800bb02:	bd80      	pop	{r7, pc}

0800bb04 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bb04:	b580      	push	{r7, lr}
 800bb06:	b084      	sub	sp, #16
 800bb08:	af00      	add	r7, sp, #0
 800bb0a:	6078      	str	r0, [r7, #4]
 800bb0c:	460b      	mov	r3, r1
 800bb0e:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800bb10:	2300      	movs	r3, #0
 800bb12:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800bb14:	2181      	movs	r1, #129	; 0x81
 800bb16:	6878      	ldr	r0, [r7, #4]
 800bb18:	f002 fa99 	bl	800e04e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	2200      	movs	r2, #0
 800bb20:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800bb22:	2101      	movs	r1, #1
 800bb24:	6878      	ldr	r0, [r7, #4]
 800bb26:	f002 fa92 	bl	800e04e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	2200      	movs	r2, #0
 800bb2e:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800bb32:	2182      	movs	r1, #130	; 0x82
 800bb34:	6878      	ldr	r0, [r7, #4]
 800bb36:	f002 fa8a 	bl	800e04e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	2200      	movs	r2, #0
 800bb3e:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d00e      	beq.n	800bb68 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bb50:	685b      	ldr	r3, [r3, #4]
 800bb52:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bb5a:	4618      	mov	r0, r3
 800bb5c:	f002 fbda 	bl	800e314 <free>
    pdev->pClassData = NULL;
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	2200      	movs	r2, #0
 800bb64:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 800bb68:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb6a:	4618      	mov	r0, r3
 800bb6c:	3710      	adds	r7, #16
 800bb6e:	46bd      	mov	sp, r7
 800bb70:	bd80      	pop	{r7, pc}

0800bb72 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800bb72:	b580      	push	{r7, lr}
 800bb74:	b086      	sub	sp, #24
 800bb76:	af00      	add	r7, sp, #0
 800bb78:	6078      	str	r0, [r7, #4]
 800bb7a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bb82:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800bb84:	2300      	movs	r3, #0
 800bb86:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800bb88:	2300      	movs	r3, #0
 800bb8a:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800bb8c:	2300      	movs	r3, #0
 800bb8e:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bb90:	683b      	ldr	r3, [r7, #0]
 800bb92:	781b      	ldrb	r3, [r3, #0]
 800bb94:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	d039      	beq.n	800bc10 <USBD_CDC_Setup+0x9e>
 800bb9c:	2b20      	cmp	r3, #32
 800bb9e:	d17c      	bne.n	800bc9a <USBD_CDC_Setup+0x128>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800bba0:	683b      	ldr	r3, [r7, #0]
 800bba2:	88db      	ldrh	r3, [r3, #6]
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d029      	beq.n	800bbfc <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 800bba8:	683b      	ldr	r3, [r7, #0]
 800bbaa:	781b      	ldrb	r3, [r3, #0]
 800bbac:	b25b      	sxtb	r3, r3
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	da11      	bge.n	800bbd6 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bbb8:	689b      	ldr	r3, [r3, #8]
 800bbba:	683a      	ldr	r2, [r7, #0]
 800bbbc:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800bbbe:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800bbc0:	683a      	ldr	r2, [r7, #0]
 800bbc2:	88d2      	ldrh	r2, [r2, #6]
 800bbc4:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800bbc6:	6939      	ldr	r1, [r7, #16]
 800bbc8:	683b      	ldr	r3, [r7, #0]
 800bbca:	88db      	ldrh	r3, [r3, #6]
 800bbcc:	461a      	mov	r2, r3
 800bbce:	6878      	ldr	r0, [r7, #4]
 800bbd0:	f001 fa32 	bl	800d038 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800bbd4:	e068      	b.n	800bca8 <USBD_CDC_Setup+0x136>
          hcdc->CmdOpCode = req->bRequest;
 800bbd6:	683b      	ldr	r3, [r7, #0]
 800bbd8:	785a      	ldrb	r2, [r3, #1]
 800bbda:	693b      	ldr	r3, [r7, #16]
 800bbdc:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800bbe0:	683b      	ldr	r3, [r7, #0]
 800bbe2:	88db      	ldrh	r3, [r3, #6]
 800bbe4:	b2da      	uxtb	r2, r3
 800bbe6:	693b      	ldr	r3, [r7, #16]
 800bbe8:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800bbec:	6939      	ldr	r1, [r7, #16]
 800bbee:	683b      	ldr	r3, [r7, #0]
 800bbf0:	88db      	ldrh	r3, [r3, #6]
 800bbf2:	461a      	mov	r2, r3
 800bbf4:	6878      	ldr	r0, [r7, #4]
 800bbf6:	f001 fa4d 	bl	800d094 <USBD_CtlPrepareRx>
      break;
 800bbfa:	e055      	b.n	800bca8 <USBD_CDC_Setup+0x136>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bc02:	689b      	ldr	r3, [r3, #8]
 800bc04:	683a      	ldr	r2, [r7, #0]
 800bc06:	7850      	ldrb	r0, [r2, #1]
 800bc08:	2200      	movs	r2, #0
 800bc0a:	6839      	ldr	r1, [r7, #0]
 800bc0c:	4798      	blx	r3
      break;
 800bc0e:	e04b      	b.n	800bca8 <USBD_CDC_Setup+0x136>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800bc10:	683b      	ldr	r3, [r7, #0]
 800bc12:	785b      	ldrb	r3, [r3, #1]
 800bc14:	2b0a      	cmp	r3, #10
 800bc16:	d017      	beq.n	800bc48 <USBD_CDC_Setup+0xd6>
 800bc18:	2b0b      	cmp	r3, #11
 800bc1a:	d029      	beq.n	800bc70 <USBD_CDC_Setup+0xfe>
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d133      	bne.n	800bc88 <USBD_CDC_Setup+0x116>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bc26:	2b03      	cmp	r3, #3
 800bc28:	d107      	bne.n	800bc3a <USBD_CDC_Setup+0xc8>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800bc2a:	f107 030c 	add.w	r3, r7, #12
 800bc2e:	2202      	movs	r2, #2
 800bc30:	4619      	mov	r1, r3
 800bc32:	6878      	ldr	r0, [r7, #4]
 800bc34:	f001 fa00 	bl	800d038 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800bc38:	e02e      	b.n	800bc98 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 800bc3a:	6839      	ldr	r1, [r7, #0]
 800bc3c:	6878      	ldr	r0, [r7, #4]
 800bc3e:	f001 f991 	bl	800cf64 <USBD_CtlError>
            ret = USBD_FAIL;
 800bc42:	2302      	movs	r3, #2
 800bc44:	75fb      	strb	r3, [r7, #23]
          break;
 800bc46:	e027      	b.n	800bc98 <USBD_CDC_Setup+0x126>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bc48:	687b      	ldr	r3, [r7, #4]
 800bc4a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bc4e:	2b03      	cmp	r3, #3
 800bc50:	d107      	bne.n	800bc62 <USBD_CDC_Setup+0xf0>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800bc52:	f107 030f 	add.w	r3, r7, #15
 800bc56:	2201      	movs	r2, #1
 800bc58:	4619      	mov	r1, r3
 800bc5a:	6878      	ldr	r0, [r7, #4]
 800bc5c:	f001 f9ec 	bl	800d038 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800bc60:	e01a      	b.n	800bc98 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 800bc62:	6839      	ldr	r1, [r7, #0]
 800bc64:	6878      	ldr	r0, [r7, #4]
 800bc66:	f001 f97d 	bl	800cf64 <USBD_CtlError>
            ret = USBD_FAIL;
 800bc6a:	2302      	movs	r3, #2
 800bc6c:	75fb      	strb	r3, [r7, #23]
          break;
 800bc6e:	e013      	b.n	800bc98 <USBD_CDC_Setup+0x126>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bc76:	2b03      	cmp	r3, #3
 800bc78:	d00d      	beq.n	800bc96 <USBD_CDC_Setup+0x124>
          {
            USBD_CtlError(pdev, req);
 800bc7a:	6839      	ldr	r1, [r7, #0]
 800bc7c:	6878      	ldr	r0, [r7, #4]
 800bc7e:	f001 f971 	bl	800cf64 <USBD_CtlError>
            ret = USBD_FAIL;
 800bc82:	2302      	movs	r3, #2
 800bc84:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800bc86:	e006      	b.n	800bc96 <USBD_CDC_Setup+0x124>

        default:
          USBD_CtlError(pdev, req);
 800bc88:	6839      	ldr	r1, [r7, #0]
 800bc8a:	6878      	ldr	r0, [r7, #4]
 800bc8c:	f001 f96a 	bl	800cf64 <USBD_CtlError>
          ret = USBD_FAIL;
 800bc90:	2302      	movs	r3, #2
 800bc92:	75fb      	strb	r3, [r7, #23]
          break;
 800bc94:	e000      	b.n	800bc98 <USBD_CDC_Setup+0x126>
          break;
 800bc96:	bf00      	nop
      }
      break;
 800bc98:	e006      	b.n	800bca8 <USBD_CDC_Setup+0x136>

    default:
      USBD_CtlError(pdev, req);
 800bc9a:	6839      	ldr	r1, [r7, #0]
 800bc9c:	6878      	ldr	r0, [r7, #4]
 800bc9e:	f001 f961 	bl	800cf64 <USBD_CtlError>
      ret = USBD_FAIL;
 800bca2:	2302      	movs	r3, #2
 800bca4:	75fb      	strb	r3, [r7, #23]
      break;
 800bca6:	bf00      	nop
  }

  return ret;
 800bca8:	7dfb      	ldrb	r3, [r7, #23]
}
 800bcaa:	4618      	mov	r0, r3
 800bcac:	3718      	adds	r7, #24
 800bcae:	46bd      	mov	sp, r7
 800bcb0:	bd80      	pop	{r7, pc}

0800bcb2 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bcb2:	b580      	push	{r7, lr}
 800bcb4:	b084      	sub	sp, #16
 800bcb6:	af00      	add	r7, sp, #0
 800bcb8:	6078      	str	r0, [r7, #4]
 800bcba:	460b      	mov	r3, r1
 800bcbc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bcc4:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bccc:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bcd4:	2b00      	cmp	r3, #0
 800bcd6:	d03a      	beq.n	800bd4e <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800bcd8:	78fa      	ldrb	r2, [r7, #3]
 800bcda:	6879      	ldr	r1, [r7, #4]
 800bcdc:	4613      	mov	r3, r2
 800bcde:	009b      	lsls	r3, r3, #2
 800bce0:	4413      	add	r3, r2
 800bce2:	009b      	lsls	r3, r3, #2
 800bce4:	440b      	add	r3, r1
 800bce6:	331c      	adds	r3, #28
 800bce8:	681b      	ldr	r3, [r3, #0]
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d029      	beq.n	800bd42 <USBD_CDC_DataIn+0x90>
 800bcee:	78fa      	ldrb	r2, [r7, #3]
 800bcf0:	6879      	ldr	r1, [r7, #4]
 800bcf2:	4613      	mov	r3, r2
 800bcf4:	009b      	lsls	r3, r3, #2
 800bcf6:	4413      	add	r3, r2
 800bcf8:	009b      	lsls	r3, r3, #2
 800bcfa:	440b      	add	r3, r1
 800bcfc:	331c      	adds	r3, #28
 800bcfe:	681a      	ldr	r2, [r3, #0]
 800bd00:	78f9      	ldrb	r1, [r7, #3]
 800bd02:	68b8      	ldr	r0, [r7, #8]
 800bd04:	460b      	mov	r3, r1
 800bd06:	00db      	lsls	r3, r3, #3
 800bd08:	1a5b      	subs	r3, r3, r1
 800bd0a:	009b      	lsls	r3, r3, #2
 800bd0c:	4403      	add	r3, r0
 800bd0e:	3344      	adds	r3, #68	; 0x44
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	fbb2 f1f3 	udiv	r1, r2, r3
 800bd16:	fb03 f301 	mul.w	r3, r3, r1
 800bd1a:	1ad3      	subs	r3, r2, r3
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d110      	bne.n	800bd42 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800bd20:	78fa      	ldrb	r2, [r7, #3]
 800bd22:	6879      	ldr	r1, [r7, #4]
 800bd24:	4613      	mov	r3, r2
 800bd26:	009b      	lsls	r3, r3, #2
 800bd28:	4413      	add	r3, r2
 800bd2a:	009b      	lsls	r3, r3, #2
 800bd2c:	440b      	add	r3, r1
 800bd2e:	331c      	adds	r3, #28
 800bd30:	2200      	movs	r2, #0
 800bd32:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800bd34:	78f9      	ldrb	r1, [r7, #3]
 800bd36:	2300      	movs	r3, #0
 800bd38:	2200      	movs	r2, #0
 800bd3a:	6878      	ldr	r0, [r7, #4]
 800bd3c:	f002 fa2e 	bl	800e19c <USBD_LL_Transmit>
 800bd40:	e003      	b.n	800bd4a <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	2200      	movs	r2, #0
 800bd46:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 800bd4a:	2300      	movs	r3, #0
 800bd4c:	e000      	b.n	800bd50 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800bd4e:	2302      	movs	r3, #2
  }
}
 800bd50:	4618      	mov	r0, r3
 800bd52:	3710      	adds	r7, #16
 800bd54:	46bd      	mov	sp, r7
 800bd56:	bd80      	pop	{r7, pc}

0800bd58 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bd58:	b580      	push	{r7, lr}
 800bd5a:	b084      	sub	sp, #16
 800bd5c:	af00      	add	r7, sp, #0
 800bd5e:	6078      	str	r0, [r7, #4]
 800bd60:	460b      	mov	r3, r1
 800bd62:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bd6a:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800bd6c:	78fb      	ldrb	r3, [r7, #3]
 800bd6e:	4619      	mov	r1, r3
 800bd70:	6878      	ldr	r0, [r7, #4]
 800bd72:	f002 fa59 	bl	800e228 <USBD_LL_GetRxDataSize>
 800bd76:	4602      	mov	r2, r0
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d00d      	beq.n	800bda4 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bd8e:	68db      	ldr	r3, [r3, #12]
 800bd90:	68fa      	ldr	r2, [r7, #12]
 800bd92:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800bd96:	68fa      	ldr	r2, [r7, #12]
 800bd98:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800bd9c:	4611      	mov	r1, r2
 800bd9e:	4798      	blx	r3

    return USBD_OK;
 800bda0:	2300      	movs	r3, #0
 800bda2:	e000      	b.n	800bda6 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800bda4:	2302      	movs	r3, #2
  }
}
 800bda6:	4618      	mov	r0, r3
 800bda8:	3710      	adds	r7, #16
 800bdaa:	46bd      	mov	sp, r7
 800bdac:	bd80      	pop	{r7, pc}

0800bdae <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800bdae:	b580      	push	{r7, lr}
 800bdb0:	b084      	sub	sp, #16
 800bdb2:	af00      	add	r7, sp, #0
 800bdb4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bdbc:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bdc4:	2b00      	cmp	r3, #0
 800bdc6:	d015      	beq.n	800bdf4 <USBD_CDC_EP0_RxReady+0x46>
 800bdc8:	68fb      	ldr	r3, [r7, #12]
 800bdca:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800bdce:	2bff      	cmp	r3, #255	; 0xff
 800bdd0:	d010      	beq.n	800bdf4 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bdd8:	689b      	ldr	r3, [r3, #8]
 800bdda:	68fa      	ldr	r2, [r7, #12]
 800bddc:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800bde0:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800bde2:	68fa      	ldr	r2, [r7, #12]
 800bde4:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800bde8:	b292      	uxth	r2, r2
 800bdea:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800bdec:	68fb      	ldr	r3, [r7, #12]
 800bdee:	22ff      	movs	r2, #255	; 0xff
 800bdf0:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800bdf4:	2300      	movs	r3, #0
}
 800bdf6:	4618      	mov	r0, r3
 800bdf8:	3710      	adds	r7, #16
 800bdfa:	46bd      	mov	sp, r7
 800bdfc:	bd80      	pop	{r7, pc}
	...

0800be00 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800be00:	b480      	push	{r7}
 800be02:	b083      	sub	sp, #12
 800be04:	af00      	add	r7, sp, #0
 800be06:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	2243      	movs	r2, #67	; 0x43
 800be0c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800be0e:	4b03      	ldr	r3, [pc, #12]	; (800be1c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800be10:	4618      	mov	r0, r3
 800be12:	370c      	adds	r7, #12
 800be14:	46bd      	mov	sp, r7
 800be16:	bc80      	pop	{r7}
 800be18:	4770      	bx	lr
 800be1a:	bf00      	nop
 800be1c:	20000094 	.word	0x20000094

0800be20 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800be20:	b480      	push	{r7}
 800be22:	b083      	sub	sp, #12
 800be24:	af00      	add	r7, sp, #0
 800be26:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	2243      	movs	r2, #67	; 0x43
 800be2c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800be2e:	4b03      	ldr	r3, [pc, #12]	; (800be3c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800be30:	4618      	mov	r0, r3
 800be32:	370c      	adds	r7, #12
 800be34:	46bd      	mov	sp, r7
 800be36:	bc80      	pop	{r7}
 800be38:	4770      	bx	lr
 800be3a:	bf00      	nop
 800be3c:	20000050 	.word	0x20000050

0800be40 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800be40:	b480      	push	{r7}
 800be42:	b083      	sub	sp, #12
 800be44:	af00      	add	r7, sp, #0
 800be46:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	2243      	movs	r2, #67	; 0x43
 800be4c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800be4e:	4b03      	ldr	r3, [pc, #12]	; (800be5c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800be50:	4618      	mov	r0, r3
 800be52:	370c      	adds	r7, #12
 800be54:	46bd      	mov	sp, r7
 800be56:	bc80      	pop	{r7}
 800be58:	4770      	bx	lr
 800be5a:	bf00      	nop
 800be5c:	200000d8 	.word	0x200000d8

0800be60 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800be60:	b480      	push	{r7}
 800be62:	b083      	sub	sp, #12
 800be64:	af00      	add	r7, sp, #0
 800be66:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	220a      	movs	r2, #10
 800be6c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800be6e:	4b03      	ldr	r3, [pc, #12]	; (800be7c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800be70:	4618      	mov	r0, r3
 800be72:	370c      	adds	r7, #12
 800be74:	46bd      	mov	sp, r7
 800be76:	bc80      	pop	{r7}
 800be78:	4770      	bx	lr
 800be7a:	bf00      	nop
 800be7c:	2000000c 	.word	0x2000000c

0800be80 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800be80:	b480      	push	{r7}
 800be82:	b085      	sub	sp, #20
 800be84:	af00      	add	r7, sp, #0
 800be86:	6078      	str	r0, [r7, #4]
 800be88:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800be8a:	2302      	movs	r3, #2
 800be8c:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800be8e:	683b      	ldr	r3, [r7, #0]
 800be90:	2b00      	cmp	r3, #0
 800be92:	d005      	beq.n	800bea0 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	683a      	ldr	r2, [r7, #0]
 800be98:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 800be9c:	2300      	movs	r3, #0
 800be9e:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800bea0:	7bfb      	ldrb	r3, [r7, #15]
}
 800bea2:	4618      	mov	r0, r3
 800bea4:	3714      	adds	r7, #20
 800bea6:	46bd      	mov	sp, r7
 800bea8:	bc80      	pop	{r7}
 800beaa:	4770      	bx	lr

0800beac <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800beac:	b480      	push	{r7}
 800beae:	b087      	sub	sp, #28
 800beb0:	af00      	add	r7, sp, #0
 800beb2:	60f8      	str	r0, [r7, #12]
 800beb4:	60b9      	str	r1, [r7, #8]
 800beb6:	4613      	mov	r3, r2
 800beb8:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800beba:	68fb      	ldr	r3, [r7, #12]
 800bebc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bec0:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800bec2:	697b      	ldr	r3, [r7, #20]
 800bec4:	68ba      	ldr	r2, [r7, #8]
 800bec6:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800beca:	88fa      	ldrh	r2, [r7, #6]
 800becc:	697b      	ldr	r3, [r7, #20]
 800bece:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800bed2:	2300      	movs	r3, #0
}
 800bed4:	4618      	mov	r0, r3
 800bed6:	371c      	adds	r7, #28
 800bed8:	46bd      	mov	sp, r7
 800beda:	bc80      	pop	{r7}
 800bedc:	4770      	bx	lr

0800bede <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800bede:	b480      	push	{r7}
 800bee0:	b085      	sub	sp, #20
 800bee2:	af00      	add	r7, sp, #0
 800bee4:	6078      	str	r0, [r7, #4]
 800bee6:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800beee:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800bef0:	68fb      	ldr	r3, [r7, #12]
 800bef2:	683a      	ldr	r2, [r7, #0]
 800bef4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 800bef8:	2300      	movs	r3, #0
}
 800befa:	4618      	mov	r0, r3
 800befc:	3714      	adds	r7, #20
 800befe:	46bd      	mov	sp, r7
 800bf00:	bc80      	pop	{r7}
 800bf02:	4770      	bx	lr

0800bf04 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800bf04:	b580      	push	{r7, lr}
 800bf06:	b084      	sub	sp, #16
 800bf08:	af00      	add	r7, sp, #0
 800bf0a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bf12:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	d01c      	beq.n	800bf58 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 800bf1e:	68fb      	ldr	r3, [r7, #12]
 800bf20:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	d115      	bne.n	800bf54 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800bf28:	68fb      	ldr	r3, [r7, #12]
 800bf2a:	2201      	movs	r2, #1
 800bf2c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800bf30:	68fb      	ldr	r3, [r7, #12]
 800bf32:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800bf3a:	68fb      	ldr	r3, [r7, #12]
 800bf3c:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 800bf40:	68fb      	ldr	r3, [r7, #12]
 800bf42:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800bf46:	b29b      	uxth	r3, r3
 800bf48:	2181      	movs	r1, #129	; 0x81
 800bf4a:	6878      	ldr	r0, [r7, #4]
 800bf4c:	f002 f926 	bl	800e19c <USBD_LL_Transmit>

      return USBD_OK;
 800bf50:	2300      	movs	r3, #0
 800bf52:	e002      	b.n	800bf5a <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800bf54:	2301      	movs	r3, #1
 800bf56:	e000      	b.n	800bf5a <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800bf58:	2302      	movs	r3, #2
  }
}
 800bf5a:	4618      	mov	r0, r3
 800bf5c:	3710      	adds	r7, #16
 800bf5e:	46bd      	mov	sp, r7
 800bf60:	bd80      	pop	{r7, pc}

0800bf62 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800bf62:	b580      	push	{r7, lr}
 800bf64:	b084      	sub	sp, #16
 800bf66:	af00      	add	r7, sp, #0
 800bf68:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bf70:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bf78:	2b00      	cmp	r3, #0
 800bf7a:	d017      	beq.n	800bfac <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	7c1b      	ldrb	r3, [r3, #16]
 800bf80:	2b00      	cmp	r3, #0
 800bf82:	d109      	bne.n	800bf98 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800bf84:	68fb      	ldr	r3, [r7, #12]
 800bf86:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800bf8a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bf8e:	2101      	movs	r1, #1
 800bf90:	6878      	ldr	r0, [r7, #4]
 800bf92:	f002 f926 	bl	800e1e2 <USBD_LL_PrepareReceive>
 800bf96:	e007      	b.n	800bfa8 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800bf98:	68fb      	ldr	r3, [r7, #12]
 800bf9a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800bf9e:	2340      	movs	r3, #64	; 0x40
 800bfa0:	2101      	movs	r1, #1
 800bfa2:	6878      	ldr	r0, [r7, #4]
 800bfa4:	f002 f91d 	bl	800e1e2 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800bfa8:	2300      	movs	r3, #0
 800bfaa:	e000      	b.n	800bfae <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800bfac:	2302      	movs	r3, #2
  }
}
 800bfae:	4618      	mov	r0, r3
 800bfb0:	3710      	adds	r7, #16
 800bfb2:	46bd      	mov	sp, r7
 800bfb4:	bd80      	pop	{r7, pc}

0800bfb6 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800bfb6:	b580      	push	{r7, lr}
 800bfb8:	b084      	sub	sp, #16
 800bfba:	af00      	add	r7, sp, #0
 800bfbc:	60f8      	str	r0, [r7, #12]
 800bfbe:	60b9      	str	r1, [r7, #8]
 800bfc0:	4613      	mov	r3, r2
 800bfc2:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800bfc4:	68fb      	ldr	r3, [r7, #12]
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	d101      	bne.n	800bfce <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800bfca:	2302      	movs	r3, #2
 800bfcc:	e01a      	b.n	800c004 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	d003      	beq.n	800bfe0 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800bfd8:	68fb      	ldr	r3, [r7, #12]
 800bfda:	2200      	movs	r2, #0
 800bfdc:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800bfe0:	68bb      	ldr	r3, [r7, #8]
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d003      	beq.n	800bfee <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	68ba      	ldr	r2, [r7, #8]
 800bfea:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	2201      	movs	r2, #1
 800bff2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800bff6:	68fb      	ldr	r3, [r7, #12]
 800bff8:	79fa      	ldrb	r2, [r7, #7]
 800bffa:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800bffc:	68f8      	ldr	r0, [r7, #12]
 800bffe:	f001 ff9b 	bl	800df38 <USBD_LL_Init>

  return USBD_OK;
 800c002:	2300      	movs	r3, #0
}
 800c004:	4618      	mov	r0, r3
 800c006:	3710      	adds	r7, #16
 800c008:	46bd      	mov	sp, r7
 800c00a:	bd80      	pop	{r7, pc}

0800c00c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800c00c:	b480      	push	{r7}
 800c00e:	b085      	sub	sp, #20
 800c010:	af00      	add	r7, sp, #0
 800c012:	6078      	str	r0, [r7, #4]
 800c014:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800c016:	2300      	movs	r3, #0
 800c018:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800c01a:	683b      	ldr	r3, [r7, #0]
 800c01c:	2b00      	cmp	r3, #0
 800c01e:	d006      	beq.n	800c02e <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	683a      	ldr	r2, [r7, #0]
 800c024:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800c028:	2300      	movs	r3, #0
 800c02a:	73fb      	strb	r3, [r7, #15]
 800c02c:	e001      	b.n	800c032 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800c02e:	2302      	movs	r3, #2
 800c030:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800c032:	7bfb      	ldrb	r3, [r7, #15]
}
 800c034:	4618      	mov	r0, r3
 800c036:	3714      	adds	r7, #20
 800c038:	46bd      	mov	sp, r7
 800c03a:	bc80      	pop	{r7}
 800c03c:	4770      	bx	lr

0800c03e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800c03e:	b580      	push	{r7, lr}
 800c040:	b082      	sub	sp, #8
 800c042:	af00      	add	r7, sp, #0
 800c044:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800c046:	6878      	ldr	r0, [r7, #4]
 800c048:	f001 ffc0 	bl	800dfcc <USBD_LL_Start>

  return USBD_OK;
 800c04c:	2300      	movs	r3, #0
}
 800c04e:	4618      	mov	r0, r3
 800c050:	3708      	adds	r7, #8
 800c052:	46bd      	mov	sp, r7
 800c054:	bd80      	pop	{r7, pc}

0800c056 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800c056:	b480      	push	{r7}
 800c058:	b083      	sub	sp, #12
 800c05a:	af00      	add	r7, sp, #0
 800c05c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c05e:	2300      	movs	r3, #0
}
 800c060:	4618      	mov	r0, r3
 800c062:	370c      	adds	r7, #12
 800c064:	46bd      	mov	sp, r7
 800c066:	bc80      	pop	{r7}
 800c068:	4770      	bx	lr

0800c06a <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800c06a:	b580      	push	{r7, lr}
 800c06c:	b084      	sub	sp, #16
 800c06e:	af00      	add	r7, sp, #0
 800c070:	6078      	str	r0, [r7, #4]
 800c072:	460b      	mov	r3, r1
 800c074:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800c076:	2302      	movs	r3, #2
 800c078:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c080:	2b00      	cmp	r3, #0
 800c082:	d00c      	beq.n	800c09e <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c08a:	681b      	ldr	r3, [r3, #0]
 800c08c:	78fa      	ldrb	r2, [r7, #3]
 800c08e:	4611      	mov	r1, r2
 800c090:	6878      	ldr	r0, [r7, #4]
 800c092:	4798      	blx	r3
 800c094:	4603      	mov	r3, r0
 800c096:	2b00      	cmp	r3, #0
 800c098:	d101      	bne.n	800c09e <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800c09a:	2300      	movs	r3, #0
 800c09c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800c09e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c0a0:	4618      	mov	r0, r3
 800c0a2:	3710      	adds	r7, #16
 800c0a4:	46bd      	mov	sp, r7
 800c0a6:	bd80      	pop	{r7, pc}

0800c0a8 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800c0a8:	b580      	push	{r7, lr}
 800c0aa:	b082      	sub	sp, #8
 800c0ac:	af00      	add	r7, sp, #0
 800c0ae:	6078      	str	r0, [r7, #4]
 800c0b0:	460b      	mov	r3, r1
 800c0b2:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c0ba:	685b      	ldr	r3, [r3, #4]
 800c0bc:	78fa      	ldrb	r2, [r7, #3]
 800c0be:	4611      	mov	r1, r2
 800c0c0:	6878      	ldr	r0, [r7, #4]
 800c0c2:	4798      	blx	r3

  return USBD_OK;
 800c0c4:	2300      	movs	r3, #0
}
 800c0c6:	4618      	mov	r0, r3
 800c0c8:	3708      	adds	r7, #8
 800c0ca:	46bd      	mov	sp, r7
 800c0cc:	bd80      	pop	{r7, pc}

0800c0ce <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800c0ce:	b580      	push	{r7, lr}
 800c0d0:	b082      	sub	sp, #8
 800c0d2:	af00      	add	r7, sp, #0
 800c0d4:	6078      	str	r0, [r7, #4]
 800c0d6:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800c0de:	6839      	ldr	r1, [r7, #0]
 800c0e0:	4618      	mov	r0, r3
 800c0e2:	f000 ff03 	bl	800ceec <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	2201      	movs	r2, #1
 800c0ea:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800c0f4:	461a      	mov	r2, r3
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800c102:	f003 031f 	and.w	r3, r3, #31
 800c106:	2b01      	cmp	r3, #1
 800c108:	d00c      	beq.n	800c124 <USBD_LL_SetupStage+0x56>
 800c10a:	2b01      	cmp	r3, #1
 800c10c:	d302      	bcc.n	800c114 <USBD_LL_SetupStage+0x46>
 800c10e:	2b02      	cmp	r3, #2
 800c110:	d010      	beq.n	800c134 <USBD_LL_SetupStage+0x66>
 800c112:	e017      	b.n	800c144 <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800c11a:	4619      	mov	r1, r3
 800c11c:	6878      	ldr	r0, [r7, #4]
 800c11e:	f000 fa03 	bl	800c528 <USBD_StdDevReq>
      break;
 800c122:	e01a      	b.n	800c15a <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800c12a:	4619      	mov	r1, r3
 800c12c:	6878      	ldr	r0, [r7, #4]
 800c12e:	f000 fa65 	bl	800c5fc <USBD_StdItfReq>
      break;
 800c132:	e012      	b.n	800c15a <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800c13a:	4619      	mov	r1, r3
 800c13c:	6878      	ldr	r0, [r7, #4]
 800c13e:	f000 faa3 	bl	800c688 <USBD_StdEPReq>
      break;
 800c142:	e00a      	b.n	800c15a <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800c14a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800c14e:	b2db      	uxtb	r3, r3
 800c150:	4619      	mov	r1, r3
 800c152:	6878      	ldr	r0, [r7, #4]
 800c154:	f001 ff9a 	bl	800e08c <USBD_LL_StallEP>
      break;
 800c158:	bf00      	nop
  }

  return USBD_OK;
 800c15a:	2300      	movs	r3, #0
}
 800c15c:	4618      	mov	r0, r3
 800c15e:	3708      	adds	r7, #8
 800c160:	46bd      	mov	sp, r7
 800c162:	bd80      	pop	{r7, pc}

0800c164 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800c164:	b580      	push	{r7, lr}
 800c166:	b086      	sub	sp, #24
 800c168:	af00      	add	r7, sp, #0
 800c16a:	60f8      	str	r0, [r7, #12]
 800c16c:	460b      	mov	r3, r1
 800c16e:	607a      	str	r2, [r7, #4]
 800c170:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800c172:	7afb      	ldrb	r3, [r7, #11]
 800c174:	2b00      	cmp	r3, #0
 800c176:	d14b      	bne.n	800c210 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800c17e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800c180:	68fb      	ldr	r3, [r7, #12]
 800c182:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c186:	2b03      	cmp	r3, #3
 800c188:	d134      	bne.n	800c1f4 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800c18a:	697b      	ldr	r3, [r7, #20]
 800c18c:	68da      	ldr	r2, [r3, #12]
 800c18e:	697b      	ldr	r3, [r7, #20]
 800c190:	691b      	ldr	r3, [r3, #16]
 800c192:	429a      	cmp	r2, r3
 800c194:	d919      	bls.n	800c1ca <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800c196:	697b      	ldr	r3, [r7, #20]
 800c198:	68da      	ldr	r2, [r3, #12]
 800c19a:	697b      	ldr	r3, [r7, #20]
 800c19c:	691b      	ldr	r3, [r3, #16]
 800c19e:	1ad2      	subs	r2, r2, r3
 800c1a0:	697b      	ldr	r3, [r7, #20]
 800c1a2:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800c1a4:	697b      	ldr	r3, [r7, #20]
 800c1a6:	68da      	ldr	r2, [r3, #12]
 800c1a8:	697b      	ldr	r3, [r7, #20]
 800c1aa:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800c1ac:	429a      	cmp	r2, r3
 800c1ae:	d203      	bcs.n	800c1b8 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800c1b0:	697b      	ldr	r3, [r7, #20]
 800c1b2:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800c1b4:	b29b      	uxth	r3, r3
 800c1b6:	e002      	b.n	800c1be <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800c1b8:	697b      	ldr	r3, [r7, #20]
 800c1ba:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800c1bc:	b29b      	uxth	r3, r3
 800c1be:	461a      	mov	r2, r3
 800c1c0:	6879      	ldr	r1, [r7, #4]
 800c1c2:	68f8      	ldr	r0, [r7, #12]
 800c1c4:	f000 ff84 	bl	800d0d0 <USBD_CtlContinueRx>
 800c1c8:	e038      	b.n	800c23c <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800c1ca:	68fb      	ldr	r3, [r7, #12]
 800c1cc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c1d0:	691b      	ldr	r3, [r3, #16]
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	d00a      	beq.n	800c1ec <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800c1d6:	68fb      	ldr	r3, [r7, #12]
 800c1d8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800c1dc:	2b03      	cmp	r3, #3
 800c1de:	d105      	bne.n	800c1ec <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800c1e0:	68fb      	ldr	r3, [r7, #12]
 800c1e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c1e6:	691b      	ldr	r3, [r3, #16]
 800c1e8:	68f8      	ldr	r0, [r7, #12]
 800c1ea:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800c1ec:	68f8      	ldr	r0, [r7, #12]
 800c1ee:	f000 ff81 	bl	800d0f4 <USBD_CtlSendStatus>
 800c1f2:	e023      	b.n	800c23c <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c1fa:	2b05      	cmp	r3, #5
 800c1fc:	d11e      	bne.n	800c23c <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800c1fe:	68fb      	ldr	r3, [r7, #12]
 800c200:	2200      	movs	r2, #0
 800c202:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800c206:	2100      	movs	r1, #0
 800c208:	68f8      	ldr	r0, [r7, #12]
 800c20a:	f001 ff3f 	bl	800e08c <USBD_LL_StallEP>
 800c20e:	e015      	b.n	800c23c <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800c210:	68fb      	ldr	r3, [r7, #12]
 800c212:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c216:	699b      	ldr	r3, [r3, #24]
 800c218:	2b00      	cmp	r3, #0
 800c21a:	d00d      	beq.n	800c238 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800c21c:	68fb      	ldr	r3, [r7, #12]
 800c21e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800c222:	2b03      	cmp	r3, #3
 800c224:	d108      	bne.n	800c238 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800c226:	68fb      	ldr	r3, [r7, #12]
 800c228:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c22c:	699b      	ldr	r3, [r3, #24]
 800c22e:	7afa      	ldrb	r2, [r7, #11]
 800c230:	4611      	mov	r1, r2
 800c232:	68f8      	ldr	r0, [r7, #12]
 800c234:	4798      	blx	r3
 800c236:	e001      	b.n	800c23c <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800c238:	2302      	movs	r3, #2
 800c23a:	e000      	b.n	800c23e <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800c23c:	2300      	movs	r3, #0
}
 800c23e:	4618      	mov	r0, r3
 800c240:	3718      	adds	r7, #24
 800c242:	46bd      	mov	sp, r7
 800c244:	bd80      	pop	{r7, pc}

0800c246 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800c246:	b580      	push	{r7, lr}
 800c248:	b086      	sub	sp, #24
 800c24a:	af00      	add	r7, sp, #0
 800c24c:	60f8      	str	r0, [r7, #12]
 800c24e:	460b      	mov	r3, r1
 800c250:	607a      	str	r2, [r7, #4]
 800c252:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800c254:	7afb      	ldrb	r3, [r7, #11]
 800c256:	2b00      	cmp	r3, #0
 800c258:	d17f      	bne.n	800c35a <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800c25a:	68fb      	ldr	r3, [r7, #12]
 800c25c:	3314      	adds	r3, #20
 800c25e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800c260:	68fb      	ldr	r3, [r7, #12]
 800c262:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c266:	2b02      	cmp	r3, #2
 800c268:	d15c      	bne.n	800c324 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800c26a:	697b      	ldr	r3, [r7, #20]
 800c26c:	68da      	ldr	r2, [r3, #12]
 800c26e:	697b      	ldr	r3, [r7, #20]
 800c270:	691b      	ldr	r3, [r3, #16]
 800c272:	429a      	cmp	r2, r3
 800c274:	d915      	bls.n	800c2a2 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800c276:	697b      	ldr	r3, [r7, #20]
 800c278:	68da      	ldr	r2, [r3, #12]
 800c27a:	697b      	ldr	r3, [r7, #20]
 800c27c:	691b      	ldr	r3, [r3, #16]
 800c27e:	1ad2      	subs	r2, r2, r3
 800c280:	697b      	ldr	r3, [r7, #20]
 800c282:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800c284:	697b      	ldr	r3, [r7, #20]
 800c286:	68db      	ldr	r3, [r3, #12]
 800c288:	b29b      	uxth	r3, r3
 800c28a:	461a      	mov	r2, r3
 800c28c:	6879      	ldr	r1, [r7, #4]
 800c28e:	68f8      	ldr	r0, [r7, #12]
 800c290:	f000 feee 	bl	800d070 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c294:	2300      	movs	r3, #0
 800c296:	2200      	movs	r2, #0
 800c298:	2100      	movs	r1, #0
 800c29a:	68f8      	ldr	r0, [r7, #12]
 800c29c:	f001 ffa1 	bl	800e1e2 <USBD_LL_PrepareReceive>
 800c2a0:	e04e      	b.n	800c340 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800c2a2:	697b      	ldr	r3, [r7, #20]
 800c2a4:	689b      	ldr	r3, [r3, #8]
 800c2a6:	697a      	ldr	r2, [r7, #20]
 800c2a8:	6912      	ldr	r2, [r2, #16]
 800c2aa:	fbb3 f1f2 	udiv	r1, r3, r2
 800c2ae:	fb02 f201 	mul.w	r2, r2, r1
 800c2b2:	1a9b      	subs	r3, r3, r2
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	d11c      	bne.n	800c2f2 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800c2b8:	697b      	ldr	r3, [r7, #20]
 800c2ba:	689a      	ldr	r2, [r3, #8]
 800c2bc:	697b      	ldr	r3, [r7, #20]
 800c2be:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800c2c0:	429a      	cmp	r2, r3
 800c2c2:	d316      	bcc.n	800c2f2 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800c2c4:	697b      	ldr	r3, [r7, #20]
 800c2c6:	689a      	ldr	r2, [r3, #8]
 800c2c8:	68fb      	ldr	r3, [r7, #12]
 800c2ca:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800c2ce:	429a      	cmp	r2, r3
 800c2d0:	d20f      	bcs.n	800c2f2 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800c2d2:	2200      	movs	r2, #0
 800c2d4:	2100      	movs	r1, #0
 800c2d6:	68f8      	ldr	r0, [r7, #12]
 800c2d8:	f000 feca 	bl	800d070 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800c2dc:	68fb      	ldr	r3, [r7, #12]
 800c2de:	2200      	movs	r2, #0
 800c2e0:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c2e4:	2300      	movs	r3, #0
 800c2e6:	2200      	movs	r2, #0
 800c2e8:	2100      	movs	r1, #0
 800c2ea:	68f8      	ldr	r0, [r7, #12]
 800c2ec:	f001 ff79 	bl	800e1e2 <USBD_LL_PrepareReceive>
 800c2f0:	e026      	b.n	800c340 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800c2f2:	68fb      	ldr	r3, [r7, #12]
 800c2f4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c2f8:	68db      	ldr	r3, [r3, #12]
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	d00a      	beq.n	800c314 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800c2fe:	68fb      	ldr	r3, [r7, #12]
 800c300:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800c304:	2b03      	cmp	r3, #3
 800c306:	d105      	bne.n	800c314 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800c308:	68fb      	ldr	r3, [r7, #12]
 800c30a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c30e:	68db      	ldr	r3, [r3, #12]
 800c310:	68f8      	ldr	r0, [r7, #12]
 800c312:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800c314:	2180      	movs	r1, #128	; 0x80
 800c316:	68f8      	ldr	r0, [r7, #12]
 800c318:	f001 feb8 	bl	800e08c <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800c31c:	68f8      	ldr	r0, [r7, #12]
 800c31e:	f000 fefc 	bl	800d11a <USBD_CtlReceiveStatus>
 800c322:	e00d      	b.n	800c340 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800c324:	68fb      	ldr	r3, [r7, #12]
 800c326:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c32a:	2b04      	cmp	r3, #4
 800c32c:	d004      	beq.n	800c338 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800c32e:	68fb      	ldr	r3, [r7, #12]
 800c330:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800c334:	2b00      	cmp	r3, #0
 800c336:	d103      	bne.n	800c340 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800c338:	2180      	movs	r1, #128	; 0x80
 800c33a:	68f8      	ldr	r0, [r7, #12]
 800c33c:	f001 fea6 	bl	800e08c <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800c340:	68fb      	ldr	r3, [r7, #12]
 800c342:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800c346:	2b01      	cmp	r3, #1
 800c348:	d11d      	bne.n	800c386 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800c34a:	68f8      	ldr	r0, [r7, #12]
 800c34c:	f7ff fe83 	bl	800c056 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800c350:	68fb      	ldr	r3, [r7, #12]
 800c352:	2200      	movs	r2, #0
 800c354:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800c358:	e015      	b.n	800c386 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800c35a:	68fb      	ldr	r3, [r7, #12]
 800c35c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c360:	695b      	ldr	r3, [r3, #20]
 800c362:	2b00      	cmp	r3, #0
 800c364:	d00d      	beq.n	800c382 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800c366:	68fb      	ldr	r3, [r7, #12]
 800c368:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800c36c:	2b03      	cmp	r3, #3
 800c36e:	d108      	bne.n	800c382 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800c370:	68fb      	ldr	r3, [r7, #12]
 800c372:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c376:	695b      	ldr	r3, [r3, #20]
 800c378:	7afa      	ldrb	r2, [r7, #11]
 800c37a:	4611      	mov	r1, r2
 800c37c:	68f8      	ldr	r0, [r7, #12]
 800c37e:	4798      	blx	r3
 800c380:	e001      	b.n	800c386 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800c382:	2302      	movs	r3, #2
 800c384:	e000      	b.n	800c388 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800c386:	2300      	movs	r3, #0
}
 800c388:	4618      	mov	r0, r3
 800c38a:	3718      	adds	r7, #24
 800c38c:	46bd      	mov	sp, r7
 800c38e:	bd80      	pop	{r7, pc}

0800c390 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800c390:	b580      	push	{r7, lr}
 800c392:	b082      	sub	sp, #8
 800c394:	af00      	add	r7, sp, #0
 800c396:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c398:	2340      	movs	r3, #64	; 0x40
 800c39a:	2200      	movs	r2, #0
 800c39c:	2100      	movs	r1, #0
 800c39e:	6878      	ldr	r0, [r7, #4]
 800c3a0:	f001 fe2f 	bl	800e002 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	2201      	movs	r2, #1
 800c3a8:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	2240      	movs	r2, #64	; 0x40
 800c3b0:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c3b4:	2340      	movs	r3, #64	; 0x40
 800c3b6:	2200      	movs	r2, #0
 800c3b8:	2180      	movs	r1, #128	; 0x80
 800c3ba:	6878      	ldr	r0, [r7, #4]
 800c3bc:	f001 fe21 	bl	800e002 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	2201      	movs	r2, #1
 800c3c4:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	2240      	movs	r2, #64	; 0x40
 800c3ca:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	2201      	movs	r2, #1
 800c3d0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	2200      	movs	r2, #0
 800c3d8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	2200      	movs	r2, #0
 800c3e0:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	2200      	movs	r2, #0
 800c3e6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	d009      	beq.n	800c408 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c3fa:	685b      	ldr	r3, [r3, #4]
 800c3fc:	687a      	ldr	r2, [r7, #4]
 800c3fe:	6852      	ldr	r2, [r2, #4]
 800c400:	b2d2      	uxtb	r2, r2
 800c402:	4611      	mov	r1, r2
 800c404:	6878      	ldr	r0, [r7, #4]
 800c406:	4798      	blx	r3
  }

  return USBD_OK;
 800c408:	2300      	movs	r3, #0
}
 800c40a:	4618      	mov	r0, r3
 800c40c:	3708      	adds	r7, #8
 800c40e:	46bd      	mov	sp, r7
 800c410:	bd80      	pop	{r7, pc}

0800c412 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800c412:	b480      	push	{r7}
 800c414:	b083      	sub	sp, #12
 800c416:	af00      	add	r7, sp, #0
 800c418:	6078      	str	r0, [r7, #4]
 800c41a:	460b      	mov	r3, r1
 800c41c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	78fa      	ldrb	r2, [r7, #3]
 800c422:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800c424:	2300      	movs	r3, #0
}
 800c426:	4618      	mov	r0, r3
 800c428:	370c      	adds	r7, #12
 800c42a:	46bd      	mov	sp, r7
 800c42c:	bc80      	pop	{r7}
 800c42e:	4770      	bx	lr

0800c430 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800c430:	b480      	push	{r7}
 800c432:	b083      	sub	sp, #12
 800c434:	af00      	add	r7, sp, #0
 800c436:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	2204      	movs	r2, #4
 800c448:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800c44c:	2300      	movs	r3, #0
}
 800c44e:	4618      	mov	r0, r3
 800c450:	370c      	adds	r7, #12
 800c452:	46bd      	mov	sp, r7
 800c454:	bc80      	pop	{r7}
 800c456:	4770      	bx	lr

0800c458 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800c458:	b480      	push	{r7}
 800c45a:	b083      	sub	sp, #12
 800c45c:	af00      	add	r7, sp, #0
 800c45e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c466:	2b04      	cmp	r3, #4
 800c468:	d105      	bne.n	800c476 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800c476:	2300      	movs	r3, #0
}
 800c478:	4618      	mov	r0, r3
 800c47a:	370c      	adds	r7, #12
 800c47c:	46bd      	mov	sp, r7
 800c47e:	bc80      	pop	{r7}
 800c480:	4770      	bx	lr

0800c482 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800c482:	b580      	push	{r7, lr}
 800c484:	b082      	sub	sp, #8
 800c486:	af00      	add	r7, sp, #0
 800c488:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c490:	2b03      	cmp	r3, #3
 800c492:	d10b      	bne.n	800c4ac <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c49a:	69db      	ldr	r3, [r3, #28]
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	d005      	beq.n	800c4ac <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c4a6:	69db      	ldr	r3, [r3, #28]
 800c4a8:	6878      	ldr	r0, [r7, #4]
 800c4aa:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c4ac:	2300      	movs	r3, #0
}
 800c4ae:	4618      	mov	r0, r3
 800c4b0:	3708      	adds	r7, #8
 800c4b2:	46bd      	mov	sp, r7
 800c4b4:	bd80      	pop	{r7, pc}

0800c4b6 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800c4b6:	b480      	push	{r7}
 800c4b8:	b083      	sub	sp, #12
 800c4ba:	af00      	add	r7, sp, #0
 800c4bc:	6078      	str	r0, [r7, #4]
 800c4be:	460b      	mov	r3, r1
 800c4c0:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800c4c2:	2300      	movs	r3, #0
}
 800c4c4:	4618      	mov	r0, r3
 800c4c6:	370c      	adds	r7, #12
 800c4c8:	46bd      	mov	sp, r7
 800c4ca:	bc80      	pop	{r7}
 800c4cc:	4770      	bx	lr

0800c4ce <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800c4ce:	b480      	push	{r7}
 800c4d0:	b083      	sub	sp, #12
 800c4d2:	af00      	add	r7, sp, #0
 800c4d4:	6078      	str	r0, [r7, #4]
 800c4d6:	460b      	mov	r3, r1
 800c4d8:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800c4da:	2300      	movs	r3, #0
}
 800c4dc:	4618      	mov	r0, r3
 800c4de:	370c      	adds	r7, #12
 800c4e0:	46bd      	mov	sp, r7
 800c4e2:	bc80      	pop	{r7}
 800c4e4:	4770      	bx	lr

0800c4e6 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800c4e6:	b480      	push	{r7}
 800c4e8:	b083      	sub	sp, #12
 800c4ea:	af00      	add	r7, sp, #0
 800c4ec:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c4ee:	2300      	movs	r3, #0
}
 800c4f0:	4618      	mov	r0, r3
 800c4f2:	370c      	adds	r7, #12
 800c4f4:	46bd      	mov	sp, r7
 800c4f6:	bc80      	pop	{r7}
 800c4f8:	4770      	bx	lr

0800c4fa <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800c4fa:	b580      	push	{r7, lr}
 800c4fc:	b082      	sub	sp, #8
 800c4fe:	af00      	add	r7, sp, #0
 800c500:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	2201      	movs	r2, #1
 800c506:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c510:	685b      	ldr	r3, [r3, #4]
 800c512:	687a      	ldr	r2, [r7, #4]
 800c514:	6852      	ldr	r2, [r2, #4]
 800c516:	b2d2      	uxtb	r2, r2
 800c518:	4611      	mov	r1, r2
 800c51a:	6878      	ldr	r0, [r7, #4]
 800c51c:	4798      	blx	r3

  return USBD_OK;
 800c51e:	2300      	movs	r3, #0
}
 800c520:	4618      	mov	r0, r3
 800c522:	3708      	adds	r7, #8
 800c524:	46bd      	mov	sp, r7
 800c526:	bd80      	pop	{r7, pc}

0800c528 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800c528:	b580      	push	{r7, lr}
 800c52a:	b084      	sub	sp, #16
 800c52c:	af00      	add	r7, sp, #0
 800c52e:	6078      	str	r0, [r7, #4]
 800c530:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c532:	2300      	movs	r3, #0
 800c534:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c536:	683b      	ldr	r3, [r7, #0]
 800c538:	781b      	ldrb	r3, [r3, #0]
 800c53a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c53e:	2b20      	cmp	r3, #32
 800c540:	d004      	beq.n	800c54c <USBD_StdDevReq+0x24>
 800c542:	2b40      	cmp	r3, #64	; 0x40
 800c544:	d002      	beq.n	800c54c <USBD_StdDevReq+0x24>
 800c546:	2b00      	cmp	r3, #0
 800c548:	d008      	beq.n	800c55c <USBD_StdDevReq+0x34>
 800c54a:	e04c      	b.n	800c5e6 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c552:	689b      	ldr	r3, [r3, #8]
 800c554:	6839      	ldr	r1, [r7, #0]
 800c556:	6878      	ldr	r0, [r7, #4]
 800c558:	4798      	blx	r3
      break;
 800c55a:	e049      	b.n	800c5f0 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c55c:	683b      	ldr	r3, [r7, #0]
 800c55e:	785b      	ldrb	r3, [r3, #1]
 800c560:	2b09      	cmp	r3, #9
 800c562:	d83a      	bhi.n	800c5da <USBD_StdDevReq+0xb2>
 800c564:	a201      	add	r2, pc, #4	; (adr r2, 800c56c <USBD_StdDevReq+0x44>)
 800c566:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c56a:	bf00      	nop
 800c56c:	0800c5bd 	.word	0x0800c5bd
 800c570:	0800c5d1 	.word	0x0800c5d1
 800c574:	0800c5db 	.word	0x0800c5db
 800c578:	0800c5c7 	.word	0x0800c5c7
 800c57c:	0800c5db 	.word	0x0800c5db
 800c580:	0800c59f 	.word	0x0800c59f
 800c584:	0800c595 	.word	0x0800c595
 800c588:	0800c5db 	.word	0x0800c5db
 800c58c:	0800c5b3 	.word	0x0800c5b3
 800c590:	0800c5a9 	.word	0x0800c5a9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800c594:	6839      	ldr	r1, [r7, #0]
 800c596:	6878      	ldr	r0, [r7, #4]
 800c598:	f000 f9d4 	bl	800c944 <USBD_GetDescriptor>
          break;
 800c59c:	e022      	b.n	800c5e4 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800c59e:	6839      	ldr	r1, [r7, #0]
 800c5a0:	6878      	ldr	r0, [r7, #4]
 800c5a2:	f000 fb37 	bl	800cc14 <USBD_SetAddress>
          break;
 800c5a6:	e01d      	b.n	800c5e4 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800c5a8:	6839      	ldr	r1, [r7, #0]
 800c5aa:	6878      	ldr	r0, [r7, #4]
 800c5ac:	f000 fb74 	bl	800cc98 <USBD_SetConfig>
          break;
 800c5b0:	e018      	b.n	800c5e4 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800c5b2:	6839      	ldr	r1, [r7, #0]
 800c5b4:	6878      	ldr	r0, [r7, #4]
 800c5b6:	f000 fbfd 	bl	800cdb4 <USBD_GetConfig>
          break;
 800c5ba:	e013      	b.n	800c5e4 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800c5bc:	6839      	ldr	r1, [r7, #0]
 800c5be:	6878      	ldr	r0, [r7, #4]
 800c5c0:	f000 fc2c 	bl	800ce1c <USBD_GetStatus>
          break;
 800c5c4:	e00e      	b.n	800c5e4 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800c5c6:	6839      	ldr	r1, [r7, #0]
 800c5c8:	6878      	ldr	r0, [r7, #4]
 800c5ca:	f000 fc5a 	bl	800ce82 <USBD_SetFeature>
          break;
 800c5ce:	e009      	b.n	800c5e4 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800c5d0:	6839      	ldr	r1, [r7, #0]
 800c5d2:	6878      	ldr	r0, [r7, #4]
 800c5d4:	f000 fc69 	bl	800ceaa <USBD_ClrFeature>
          break;
 800c5d8:	e004      	b.n	800c5e4 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800c5da:	6839      	ldr	r1, [r7, #0]
 800c5dc:	6878      	ldr	r0, [r7, #4]
 800c5de:	f000 fcc1 	bl	800cf64 <USBD_CtlError>
          break;
 800c5e2:	bf00      	nop
      }
      break;
 800c5e4:	e004      	b.n	800c5f0 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800c5e6:	6839      	ldr	r1, [r7, #0]
 800c5e8:	6878      	ldr	r0, [r7, #4]
 800c5ea:	f000 fcbb 	bl	800cf64 <USBD_CtlError>
      break;
 800c5ee:	bf00      	nop
  }

  return ret;
 800c5f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5f2:	4618      	mov	r0, r3
 800c5f4:	3710      	adds	r7, #16
 800c5f6:	46bd      	mov	sp, r7
 800c5f8:	bd80      	pop	{r7, pc}
 800c5fa:	bf00      	nop

0800c5fc <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800c5fc:	b580      	push	{r7, lr}
 800c5fe:	b084      	sub	sp, #16
 800c600:	af00      	add	r7, sp, #0
 800c602:	6078      	str	r0, [r7, #4]
 800c604:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c606:	2300      	movs	r3, #0
 800c608:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c60a:	683b      	ldr	r3, [r7, #0]
 800c60c:	781b      	ldrb	r3, [r3, #0]
 800c60e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c612:	2b20      	cmp	r3, #32
 800c614:	d003      	beq.n	800c61e <USBD_StdItfReq+0x22>
 800c616:	2b40      	cmp	r3, #64	; 0x40
 800c618:	d001      	beq.n	800c61e <USBD_StdItfReq+0x22>
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d12a      	bne.n	800c674 <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c624:	3b01      	subs	r3, #1
 800c626:	2b02      	cmp	r3, #2
 800c628:	d81d      	bhi.n	800c666 <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800c62a:	683b      	ldr	r3, [r7, #0]
 800c62c:	889b      	ldrh	r3, [r3, #4]
 800c62e:	b2db      	uxtb	r3, r3
 800c630:	2b01      	cmp	r3, #1
 800c632:	d813      	bhi.n	800c65c <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c63a:	689b      	ldr	r3, [r3, #8]
 800c63c:	6839      	ldr	r1, [r7, #0]
 800c63e:	6878      	ldr	r0, [r7, #4]
 800c640:	4798      	blx	r3
 800c642:	4603      	mov	r3, r0
 800c644:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800c646:	683b      	ldr	r3, [r7, #0]
 800c648:	88db      	ldrh	r3, [r3, #6]
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	d110      	bne.n	800c670 <USBD_StdItfReq+0x74>
 800c64e:	7bfb      	ldrb	r3, [r7, #15]
 800c650:	2b00      	cmp	r3, #0
 800c652:	d10d      	bne.n	800c670 <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 800c654:	6878      	ldr	r0, [r7, #4]
 800c656:	f000 fd4d 	bl	800d0f4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800c65a:	e009      	b.n	800c670 <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 800c65c:	6839      	ldr	r1, [r7, #0]
 800c65e:	6878      	ldr	r0, [r7, #4]
 800c660:	f000 fc80 	bl	800cf64 <USBD_CtlError>
          break;
 800c664:	e004      	b.n	800c670 <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 800c666:	6839      	ldr	r1, [r7, #0]
 800c668:	6878      	ldr	r0, [r7, #4]
 800c66a:	f000 fc7b 	bl	800cf64 <USBD_CtlError>
          break;
 800c66e:	e000      	b.n	800c672 <USBD_StdItfReq+0x76>
          break;
 800c670:	bf00      	nop
      }
      break;
 800c672:	e004      	b.n	800c67e <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 800c674:	6839      	ldr	r1, [r7, #0]
 800c676:	6878      	ldr	r0, [r7, #4]
 800c678:	f000 fc74 	bl	800cf64 <USBD_CtlError>
      break;
 800c67c:	bf00      	nop
  }

  return USBD_OK;
 800c67e:	2300      	movs	r3, #0
}
 800c680:	4618      	mov	r0, r3
 800c682:	3710      	adds	r7, #16
 800c684:	46bd      	mov	sp, r7
 800c686:	bd80      	pop	{r7, pc}

0800c688 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800c688:	b580      	push	{r7, lr}
 800c68a:	b084      	sub	sp, #16
 800c68c:	af00      	add	r7, sp, #0
 800c68e:	6078      	str	r0, [r7, #4]
 800c690:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800c692:	2300      	movs	r3, #0
 800c694:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800c696:	683b      	ldr	r3, [r7, #0]
 800c698:	889b      	ldrh	r3, [r3, #4]
 800c69a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c69c:	683b      	ldr	r3, [r7, #0]
 800c69e:	781b      	ldrb	r3, [r3, #0]
 800c6a0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c6a4:	2b20      	cmp	r3, #32
 800c6a6:	d004      	beq.n	800c6b2 <USBD_StdEPReq+0x2a>
 800c6a8:	2b40      	cmp	r3, #64	; 0x40
 800c6aa:	d002      	beq.n	800c6b2 <USBD_StdEPReq+0x2a>
 800c6ac:	2b00      	cmp	r3, #0
 800c6ae:	d008      	beq.n	800c6c2 <USBD_StdEPReq+0x3a>
 800c6b0:	e13d      	b.n	800c92e <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c6b8:	689b      	ldr	r3, [r3, #8]
 800c6ba:	6839      	ldr	r1, [r7, #0]
 800c6bc:	6878      	ldr	r0, [r7, #4]
 800c6be:	4798      	blx	r3
      break;
 800c6c0:	e13a      	b.n	800c938 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800c6c2:	683b      	ldr	r3, [r7, #0]
 800c6c4:	781b      	ldrb	r3, [r3, #0]
 800c6c6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c6ca:	2b20      	cmp	r3, #32
 800c6cc:	d10a      	bne.n	800c6e4 <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c6d4:	689b      	ldr	r3, [r3, #8]
 800c6d6:	6839      	ldr	r1, [r7, #0]
 800c6d8:	6878      	ldr	r0, [r7, #4]
 800c6da:	4798      	blx	r3
 800c6dc:	4603      	mov	r3, r0
 800c6de:	73fb      	strb	r3, [r7, #15]

        return ret;
 800c6e0:	7bfb      	ldrb	r3, [r7, #15]
 800c6e2:	e12a      	b.n	800c93a <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 800c6e4:	683b      	ldr	r3, [r7, #0]
 800c6e6:	785b      	ldrb	r3, [r3, #1]
 800c6e8:	2b01      	cmp	r3, #1
 800c6ea:	d03e      	beq.n	800c76a <USBD_StdEPReq+0xe2>
 800c6ec:	2b03      	cmp	r3, #3
 800c6ee:	d002      	beq.n	800c6f6 <USBD_StdEPReq+0x6e>
 800c6f0:	2b00      	cmp	r3, #0
 800c6f2:	d070      	beq.n	800c7d6 <USBD_StdEPReq+0x14e>
 800c6f4:	e115      	b.n	800c922 <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c6fc:	2b02      	cmp	r3, #2
 800c6fe:	d002      	beq.n	800c706 <USBD_StdEPReq+0x7e>
 800c700:	2b03      	cmp	r3, #3
 800c702:	d015      	beq.n	800c730 <USBD_StdEPReq+0xa8>
 800c704:	e02b      	b.n	800c75e <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c706:	7bbb      	ldrb	r3, [r7, #14]
 800c708:	2b00      	cmp	r3, #0
 800c70a:	d00c      	beq.n	800c726 <USBD_StdEPReq+0x9e>
 800c70c:	7bbb      	ldrb	r3, [r7, #14]
 800c70e:	2b80      	cmp	r3, #128	; 0x80
 800c710:	d009      	beq.n	800c726 <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800c712:	7bbb      	ldrb	r3, [r7, #14]
 800c714:	4619      	mov	r1, r3
 800c716:	6878      	ldr	r0, [r7, #4]
 800c718:	f001 fcb8 	bl	800e08c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800c71c:	2180      	movs	r1, #128	; 0x80
 800c71e:	6878      	ldr	r0, [r7, #4]
 800c720:	f001 fcb4 	bl	800e08c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c724:	e020      	b.n	800c768 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 800c726:	6839      	ldr	r1, [r7, #0]
 800c728:	6878      	ldr	r0, [r7, #4]
 800c72a:	f000 fc1b 	bl	800cf64 <USBD_CtlError>
              break;
 800c72e:	e01b      	b.n	800c768 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c730:	683b      	ldr	r3, [r7, #0]
 800c732:	885b      	ldrh	r3, [r3, #2]
 800c734:	2b00      	cmp	r3, #0
 800c736:	d10e      	bne.n	800c756 <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 800c738:	7bbb      	ldrb	r3, [r7, #14]
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d00b      	beq.n	800c756 <USBD_StdEPReq+0xce>
 800c73e:	7bbb      	ldrb	r3, [r7, #14]
 800c740:	2b80      	cmp	r3, #128	; 0x80
 800c742:	d008      	beq.n	800c756 <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800c744:	683b      	ldr	r3, [r7, #0]
 800c746:	88db      	ldrh	r3, [r3, #6]
 800c748:	2b00      	cmp	r3, #0
 800c74a:	d104      	bne.n	800c756 <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800c74c:	7bbb      	ldrb	r3, [r7, #14]
 800c74e:	4619      	mov	r1, r3
 800c750:	6878      	ldr	r0, [r7, #4]
 800c752:	f001 fc9b 	bl	800e08c <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800c756:	6878      	ldr	r0, [r7, #4]
 800c758:	f000 fccc 	bl	800d0f4 <USBD_CtlSendStatus>

              break;
 800c75c:	e004      	b.n	800c768 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 800c75e:	6839      	ldr	r1, [r7, #0]
 800c760:	6878      	ldr	r0, [r7, #4]
 800c762:	f000 fbff 	bl	800cf64 <USBD_CtlError>
              break;
 800c766:	bf00      	nop
          }
          break;
 800c768:	e0e0      	b.n	800c92c <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c770:	2b02      	cmp	r3, #2
 800c772:	d002      	beq.n	800c77a <USBD_StdEPReq+0xf2>
 800c774:	2b03      	cmp	r3, #3
 800c776:	d015      	beq.n	800c7a4 <USBD_StdEPReq+0x11c>
 800c778:	e026      	b.n	800c7c8 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c77a:	7bbb      	ldrb	r3, [r7, #14]
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d00c      	beq.n	800c79a <USBD_StdEPReq+0x112>
 800c780:	7bbb      	ldrb	r3, [r7, #14]
 800c782:	2b80      	cmp	r3, #128	; 0x80
 800c784:	d009      	beq.n	800c79a <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800c786:	7bbb      	ldrb	r3, [r7, #14]
 800c788:	4619      	mov	r1, r3
 800c78a:	6878      	ldr	r0, [r7, #4]
 800c78c:	f001 fc7e 	bl	800e08c <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800c790:	2180      	movs	r1, #128	; 0x80
 800c792:	6878      	ldr	r0, [r7, #4]
 800c794:	f001 fc7a 	bl	800e08c <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c798:	e01c      	b.n	800c7d4 <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 800c79a:	6839      	ldr	r1, [r7, #0]
 800c79c:	6878      	ldr	r0, [r7, #4]
 800c79e:	f000 fbe1 	bl	800cf64 <USBD_CtlError>
              break;
 800c7a2:	e017      	b.n	800c7d4 <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c7a4:	683b      	ldr	r3, [r7, #0]
 800c7a6:	885b      	ldrh	r3, [r3, #2]
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	d112      	bne.n	800c7d2 <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800c7ac:	7bbb      	ldrb	r3, [r7, #14]
 800c7ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c7b2:	2b00      	cmp	r3, #0
 800c7b4:	d004      	beq.n	800c7c0 <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800c7b6:	7bbb      	ldrb	r3, [r7, #14]
 800c7b8:	4619      	mov	r1, r3
 800c7ba:	6878      	ldr	r0, [r7, #4]
 800c7bc:	f001 fc85 	bl	800e0ca <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800c7c0:	6878      	ldr	r0, [r7, #4]
 800c7c2:	f000 fc97 	bl	800d0f4 <USBD_CtlSendStatus>
              }
              break;
 800c7c6:	e004      	b.n	800c7d2 <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 800c7c8:	6839      	ldr	r1, [r7, #0]
 800c7ca:	6878      	ldr	r0, [r7, #4]
 800c7cc:	f000 fbca 	bl	800cf64 <USBD_CtlError>
              break;
 800c7d0:	e000      	b.n	800c7d4 <USBD_StdEPReq+0x14c>
              break;
 800c7d2:	bf00      	nop
          }
          break;
 800c7d4:	e0aa      	b.n	800c92c <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c7dc:	2b02      	cmp	r3, #2
 800c7de:	d002      	beq.n	800c7e6 <USBD_StdEPReq+0x15e>
 800c7e0:	2b03      	cmp	r3, #3
 800c7e2:	d032      	beq.n	800c84a <USBD_StdEPReq+0x1c2>
 800c7e4:	e097      	b.n	800c916 <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c7e6:	7bbb      	ldrb	r3, [r7, #14]
 800c7e8:	2b00      	cmp	r3, #0
 800c7ea:	d007      	beq.n	800c7fc <USBD_StdEPReq+0x174>
 800c7ec:	7bbb      	ldrb	r3, [r7, #14]
 800c7ee:	2b80      	cmp	r3, #128	; 0x80
 800c7f0:	d004      	beq.n	800c7fc <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 800c7f2:	6839      	ldr	r1, [r7, #0]
 800c7f4:	6878      	ldr	r0, [r7, #4]
 800c7f6:	f000 fbb5 	bl	800cf64 <USBD_CtlError>
                break;
 800c7fa:	e091      	b.n	800c920 <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c7fc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c800:	2b00      	cmp	r3, #0
 800c802:	da0b      	bge.n	800c81c <USBD_StdEPReq+0x194>
 800c804:	7bbb      	ldrb	r3, [r7, #14]
 800c806:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c80a:	4613      	mov	r3, r2
 800c80c:	009b      	lsls	r3, r3, #2
 800c80e:	4413      	add	r3, r2
 800c810:	009b      	lsls	r3, r3, #2
 800c812:	3310      	adds	r3, #16
 800c814:	687a      	ldr	r2, [r7, #4]
 800c816:	4413      	add	r3, r2
 800c818:	3304      	adds	r3, #4
 800c81a:	e00b      	b.n	800c834 <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c81c:	7bbb      	ldrb	r3, [r7, #14]
 800c81e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c822:	4613      	mov	r3, r2
 800c824:	009b      	lsls	r3, r3, #2
 800c826:	4413      	add	r3, r2
 800c828:	009b      	lsls	r3, r3, #2
 800c82a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800c82e:	687a      	ldr	r2, [r7, #4]
 800c830:	4413      	add	r3, r2
 800c832:	3304      	adds	r3, #4
 800c834:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800c836:	68bb      	ldr	r3, [r7, #8]
 800c838:	2200      	movs	r2, #0
 800c83a:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800c83c:	68bb      	ldr	r3, [r7, #8]
 800c83e:	2202      	movs	r2, #2
 800c840:	4619      	mov	r1, r3
 800c842:	6878      	ldr	r0, [r7, #4]
 800c844:	f000 fbf8 	bl	800d038 <USBD_CtlSendData>
              break;
 800c848:	e06a      	b.n	800c920 <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800c84a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c84e:	2b00      	cmp	r3, #0
 800c850:	da11      	bge.n	800c876 <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800c852:	7bbb      	ldrb	r3, [r7, #14]
 800c854:	f003 020f 	and.w	r2, r3, #15
 800c858:	6879      	ldr	r1, [r7, #4]
 800c85a:	4613      	mov	r3, r2
 800c85c:	009b      	lsls	r3, r3, #2
 800c85e:	4413      	add	r3, r2
 800c860:	009b      	lsls	r3, r3, #2
 800c862:	440b      	add	r3, r1
 800c864:	3318      	adds	r3, #24
 800c866:	681b      	ldr	r3, [r3, #0]
 800c868:	2b00      	cmp	r3, #0
 800c86a:	d117      	bne.n	800c89c <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 800c86c:	6839      	ldr	r1, [r7, #0]
 800c86e:	6878      	ldr	r0, [r7, #4]
 800c870:	f000 fb78 	bl	800cf64 <USBD_CtlError>
                  break;
 800c874:	e054      	b.n	800c920 <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800c876:	7bbb      	ldrb	r3, [r7, #14]
 800c878:	f003 020f 	and.w	r2, r3, #15
 800c87c:	6879      	ldr	r1, [r7, #4]
 800c87e:	4613      	mov	r3, r2
 800c880:	009b      	lsls	r3, r3, #2
 800c882:	4413      	add	r3, r2
 800c884:	009b      	lsls	r3, r3, #2
 800c886:	440b      	add	r3, r1
 800c888:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800c88c:	681b      	ldr	r3, [r3, #0]
 800c88e:	2b00      	cmp	r3, #0
 800c890:	d104      	bne.n	800c89c <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 800c892:	6839      	ldr	r1, [r7, #0]
 800c894:	6878      	ldr	r0, [r7, #4]
 800c896:	f000 fb65 	bl	800cf64 <USBD_CtlError>
                  break;
 800c89a:	e041      	b.n	800c920 <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c89c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	da0b      	bge.n	800c8bc <USBD_StdEPReq+0x234>
 800c8a4:	7bbb      	ldrb	r3, [r7, #14]
 800c8a6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c8aa:	4613      	mov	r3, r2
 800c8ac:	009b      	lsls	r3, r3, #2
 800c8ae:	4413      	add	r3, r2
 800c8b0:	009b      	lsls	r3, r3, #2
 800c8b2:	3310      	adds	r3, #16
 800c8b4:	687a      	ldr	r2, [r7, #4]
 800c8b6:	4413      	add	r3, r2
 800c8b8:	3304      	adds	r3, #4
 800c8ba:	e00b      	b.n	800c8d4 <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c8bc:	7bbb      	ldrb	r3, [r7, #14]
 800c8be:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c8c2:	4613      	mov	r3, r2
 800c8c4:	009b      	lsls	r3, r3, #2
 800c8c6:	4413      	add	r3, r2
 800c8c8:	009b      	lsls	r3, r3, #2
 800c8ca:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800c8ce:	687a      	ldr	r2, [r7, #4]
 800c8d0:	4413      	add	r3, r2
 800c8d2:	3304      	adds	r3, #4
 800c8d4:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800c8d6:	7bbb      	ldrb	r3, [r7, #14]
 800c8d8:	2b00      	cmp	r3, #0
 800c8da:	d002      	beq.n	800c8e2 <USBD_StdEPReq+0x25a>
 800c8dc:	7bbb      	ldrb	r3, [r7, #14]
 800c8de:	2b80      	cmp	r3, #128	; 0x80
 800c8e0:	d103      	bne.n	800c8ea <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 800c8e2:	68bb      	ldr	r3, [r7, #8]
 800c8e4:	2200      	movs	r2, #0
 800c8e6:	601a      	str	r2, [r3, #0]
 800c8e8:	e00e      	b.n	800c908 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800c8ea:	7bbb      	ldrb	r3, [r7, #14]
 800c8ec:	4619      	mov	r1, r3
 800c8ee:	6878      	ldr	r0, [r7, #4]
 800c8f0:	f001 fc0a 	bl	800e108 <USBD_LL_IsStallEP>
 800c8f4:	4603      	mov	r3, r0
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	d003      	beq.n	800c902 <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 800c8fa:	68bb      	ldr	r3, [r7, #8]
 800c8fc:	2201      	movs	r2, #1
 800c8fe:	601a      	str	r2, [r3, #0]
 800c900:	e002      	b.n	800c908 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 800c902:	68bb      	ldr	r3, [r7, #8]
 800c904:	2200      	movs	r2, #0
 800c906:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800c908:	68bb      	ldr	r3, [r7, #8]
 800c90a:	2202      	movs	r2, #2
 800c90c:	4619      	mov	r1, r3
 800c90e:	6878      	ldr	r0, [r7, #4]
 800c910:	f000 fb92 	bl	800d038 <USBD_CtlSendData>
              break;
 800c914:	e004      	b.n	800c920 <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 800c916:	6839      	ldr	r1, [r7, #0]
 800c918:	6878      	ldr	r0, [r7, #4]
 800c91a:	f000 fb23 	bl	800cf64 <USBD_CtlError>
              break;
 800c91e:	bf00      	nop
          }
          break;
 800c920:	e004      	b.n	800c92c <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 800c922:	6839      	ldr	r1, [r7, #0]
 800c924:	6878      	ldr	r0, [r7, #4]
 800c926:	f000 fb1d 	bl	800cf64 <USBD_CtlError>
          break;
 800c92a:	bf00      	nop
      }
      break;
 800c92c:	e004      	b.n	800c938 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 800c92e:	6839      	ldr	r1, [r7, #0]
 800c930:	6878      	ldr	r0, [r7, #4]
 800c932:	f000 fb17 	bl	800cf64 <USBD_CtlError>
      break;
 800c936:	bf00      	nop
  }

  return ret;
 800c938:	7bfb      	ldrb	r3, [r7, #15]
}
 800c93a:	4618      	mov	r0, r3
 800c93c:	3710      	adds	r7, #16
 800c93e:	46bd      	mov	sp, r7
 800c940:	bd80      	pop	{r7, pc}
	...

0800c944 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800c944:	b580      	push	{r7, lr}
 800c946:	b084      	sub	sp, #16
 800c948:	af00      	add	r7, sp, #0
 800c94a:	6078      	str	r0, [r7, #4]
 800c94c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c94e:	2300      	movs	r3, #0
 800c950:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800c952:	2300      	movs	r3, #0
 800c954:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800c956:	2300      	movs	r3, #0
 800c958:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800c95a:	683b      	ldr	r3, [r7, #0]
 800c95c:	885b      	ldrh	r3, [r3, #2]
 800c95e:	0a1b      	lsrs	r3, r3, #8
 800c960:	b29b      	uxth	r3, r3
 800c962:	3b01      	subs	r3, #1
 800c964:	2b06      	cmp	r3, #6
 800c966:	f200 8128 	bhi.w	800cbba <USBD_GetDescriptor+0x276>
 800c96a:	a201      	add	r2, pc, #4	; (adr r2, 800c970 <USBD_GetDescriptor+0x2c>)
 800c96c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c970:	0800c98d 	.word	0x0800c98d
 800c974:	0800c9a5 	.word	0x0800c9a5
 800c978:	0800c9e5 	.word	0x0800c9e5
 800c97c:	0800cbbb 	.word	0x0800cbbb
 800c980:	0800cbbb 	.word	0x0800cbbb
 800c984:	0800cb5b 	.word	0x0800cb5b
 800c988:	0800cb87 	.word	0x0800cb87
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	687a      	ldr	r2, [r7, #4]
 800c996:	7c12      	ldrb	r2, [r2, #16]
 800c998:	f107 0108 	add.w	r1, r7, #8
 800c99c:	4610      	mov	r0, r2
 800c99e:	4798      	blx	r3
 800c9a0:	60f8      	str	r0, [r7, #12]
      break;
 800c9a2:	e112      	b.n	800cbca <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	7c1b      	ldrb	r3, [r3, #16]
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	d10d      	bne.n	800c9c8 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c9b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c9b4:	f107 0208 	add.w	r2, r7, #8
 800c9b8:	4610      	mov	r0, r2
 800c9ba:	4798      	blx	r3
 800c9bc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c9be:	68fb      	ldr	r3, [r7, #12]
 800c9c0:	3301      	adds	r3, #1
 800c9c2:	2202      	movs	r2, #2
 800c9c4:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800c9c6:	e100      	b.n	800cbca <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c9ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c9d0:	f107 0208 	add.w	r2, r7, #8
 800c9d4:	4610      	mov	r0, r2
 800c9d6:	4798      	blx	r3
 800c9d8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c9da:	68fb      	ldr	r3, [r7, #12]
 800c9dc:	3301      	adds	r3, #1
 800c9de:	2202      	movs	r2, #2
 800c9e0:	701a      	strb	r2, [r3, #0]
      break;
 800c9e2:	e0f2      	b.n	800cbca <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800c9e4:	683b      	ldr	r3, [r7, #0]
 800c9e6:	885b      	ldrh	r3, [r3, #2]
 800c9e8:	b2db      	uxtb	r3, r3
 800c9ea:	2b05      	cmp	r3, #5
 800c9ec:	f200 80ac 	bhi.w	800cb48 <USBD_GetDescriptor+0x204>
 800c9f0:	a201      	add	r2, pc, #4	; (adr r2, 800c9f8 <USBD_GetDescriptor+0xb4>)
 800c9f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9f6:	bf00      	nop
 800c9f8:	0800ca11 	.word	0x0800ca11
 800c9fc:	0800ca45 	.word	0x0800ca45
 800ca00:	0800ca79 	.word	0x0800ca79
 800ca04:	0800caad 	.word	0x0800caad
 800ca08:	0800cae1 	.word	0x0800cae1
 800ca0c:	0800cb15 	.word	0x0800cb15
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ca16:	685b      	ldr	r3, [r3, #4]
 800ca18:	2b00      	cmp	r3, #0
 800ca1a:	d00b      	beq.n	800ca34 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ca22:	685b      	ldr	r3, [r3, #4]
 800ca24:	687a      	ldr	r2, [r7, #4]
 800ca26:	7c12      	ldrb	r2, [r2, #16]
 800ca28:	f107 0108 	add.w	r1, r7, #8
 800ca2c:	4610      	mov	r0, r2
 800ca2e:	4798      	blx	r3
 800ca30:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ca32:	e091      	b.n	800cb58 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ca34:	6839      	ldr	r1, [r7, #0]
 800ca36:	6878      	ldr	r0, [r7, #4]
 800ca38:	f000 fa94 	bl	800cf64 <USBD_CtlError>
            err++;
 800ca3c:	7afb      	ldrb	r3, [r7, #11]
 800ca3e:	3301      	adds	r3, #1
 800ca40:	72fb      	strb	r3, [r7, #11]
          break;
 800ca42:	e089      	b.n	800cb58 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ca4a:	689b      	ldr	r3, [r3, #8]
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	d00b      	beq.n	800ca68 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ca56:	689b      	ldr	r3, [r3, #8]
 800ca58:	687a      	ldr	r2, [r7, #4]
 800ca5a:	7c12      	ldrb	r2, [r2, #16]
 800ca5c:	f107 0108 	add.w	r1, r7, #8
 800ca60:	4610      	mov	r0, r2
 800ca62:	4798      	blx	r3
 800ca64:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ca66:	e077      	b.n	800cb58 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ca68:	6839      	ldr	r1, [r7, #0]
 800ca6a:	6878      	ldr	r0, [r7, #4]
 800ca6c:	f000 fa7a 	bl	800cf64 <USBD_CtlError>
            err++;
 800ca70:	7afb      	ldrb	r3, [r7, #11]
 800ca72:	3301      	adds	r3, #1
 800ca74:	72fb      	strb	r3, [r7, #11]
          break;
 800ca76:	e06f      	b.n	800cb58 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ca7e:	68db      	ldr	r3, [r3, #12]
 800ca80:	2b00      	cmp	r3, #0
 800ca82:	d00b      	beq.n	800ca9c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ca8a:	68db      	ldr	r3, [r3, #12]
 800ca8c:	687a      	ldr	r2, [r7, #4]
 800ca8e:	7c12      	ldrb	r2, [r2, #16]
 800ca90:	f107 0108 	add.w	r1, r7, #8
 800ca94:	4610      	mov	r0, r2
 800ca96:	4798      	blx	r3
 800ca98:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ca9a:	e05d      	b.n	800cb58 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ca9c:	6839      	ldr	r1, [r7, #0]
 800ca9e:	6878      	ldr	r0, [r7, #4]
 800caa0:	f000 fa60 	bl	800cf64 <USBD_CtlError>
            err++;
 800caa4:	7afb      	ldrb	r3, [r7, #11]
 800caa6:	3301      	adds	r3, #1
 800caa8:	72fb      	strb	r3, [r7, #11]
          break;
 800caaa:	e055      	b.n	800cb58 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800cab2:	691b      	ldr	r3, [r3, #16]
 800cab4:	2b00      	cmp	r3, #0
 800cab6:	d00b      	beq.n	800cad0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800cabe:	691b      	ldr	r3, [r3, #16]
 800cac0:	687a      	ldr	r2, [r7, #4]
 800cac2:	7c12      	ldrb	r2, [r2, #16]
 800cac4:	f107 0108 	add.w	r1, r7, #8
 800cac8:	4610      	mov	r0, r2
 800caca:	4798      	blx	r3
 800cacc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cace:	e043      	b.n	800cb58 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800cad0:	6839      	ldr	r1, [r7, #0]
 800cad2:	6878      	ldr	r0, [r7, #4]
 800cad4:	f000 fa46 	bl	800cf64 <USBD_CtlError>
            err++;
 800cad8:	7afb      	ldrb	r3, [r7, #11]
 800cada:	3301      	adds	r3, #1
 800cadc:	72fb      	strb	r3, [r7, #11]
          break;
 800cade:	e03b      	b.n	800cb58 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800cae6:	695b      	ldr	r3, [r3, #20]
 800cae8:	2b00      	cmp	r3, #0
 800caea:	d00b      	beq.n	800cb04 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800caf2:	695b      	ldr	r3, [r3, #20]
 800caf4:	687a      	ldr	r2, [r7, #4]
 800caf6:	7c12      	ldrb	r2, [r2, #16]
 800caf8:	f107 0108 	add.w	r1, r7, #8
 800cafc:	4610      	mov	r0, r2
 800cafe:	4798      	blx	r3
 800cb00:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cb02:	e029      	b.n	800cb58 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800cb04:	6839      	ldr	r1, [r7, #0]
 800cb06:	6878      	ldr	r0, [r7, #4]
 800cb08:	f000 fa2c 	bl	800cf64 <USBD_CtlError>
            err++;
 800cb0c:	7afb      	ldrb	r3, [r7, #11]
 800cb0e:	3301      	adds	r3, #1
 800cb10:	72fb      	strb	r3, [r7, #11]
          break;
 800cb12:	e021      	b.n	800cb58 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800cb1a:	699b      	ldr	r3, [r3, #24]
 800cb1c:	2b00      	cmp	r3, #0
 800cb1e:	d00b      	beq.n	800cb38 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800cb26:	699b      	ldr	r3, [r3, #24]
 800cb28:	687a      	ldr	r2, [r7, #4]
 800cb2a:	7c12      	ldrb	r2, [r2, #16]
 800cb2c:	f107 0108 	add.w	r1, r7, #8
 800cb30:	4610      	mov	r0, r2
 800cb32:	4798      	blx	r3
 800cb34:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cb36:	e00f      	b.n	800cb58 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800cb38:	6839      	ldr	r1, [r7, #0]
 800cb3a:	6878      	ldr	r0, [r7, #4]
 800cb3c:	f000 fa12 	bl	800cf64 <USBD_CtlError>
            err++;
 800cb40:	7afb      	ldrb	r3, [r7, #11]
 800cb42:	3301      	adds	r3, #1
 800cb44:	72fb      	strb	r3, [r7, #11]
          break;
 800cb46:	e007      	b.n	800cb58 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800cb48:	6839      	ldr	r1, [r7, #0]
 800cb4a:	6878      	ldr	r0, [r7, #4]
 800cb4c:	f000 fa0a 	bl	800cf64 <USBD_CtlError>
          err++;
 800cb50:	7afb      	ldrb	r3, [r7, #11]
 800cb52:	3301      	adds	r3, #1
 800cb54:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800cb56:	e038      	b.n	800cbca <USBD_GetDescriptor+0x286>
 800cb58:	e037      	b.n	800cbca <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	7c1b      	ldrb	r3, [r3, #16]
 800cb5e:	2b00      	cmp	r3, #0
 800cb60:	d109      	bne.n	800cb76 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cb68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cb6a:	f107 0208 	add.w	r2, r7, #8
 800cb6e:	4610      	mov	r0, r2
 800cb70:	4798      	blx	r3
 800cb72:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800cb74:	e029      	b.n	800cbca <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800cb76:	6839      	ldr	r1, [r7, #0]
 800cb78:	6878      	ldr	r0, [r7, #4]
 800cb7a:	f000 f9f3 	bl	800cf64 <USBD_CtlError>
        err++;
 800cb7e:	7afb      	ldrb	r3, [r7, #11]
 800cb80:	3301      	adds	r3, #1
 800cb82:	72fb      	strb	r3, [r7, #11]
      break;
 800cb84:	e021      	b.n	800cbca <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	7c1b      	ldrb	r3, [r3, #16]
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	d10d      	bne.n	800cbaa <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800cb94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cb96:	f107 0208 	add.w	r2, r7, #8
 800cb9a:	4610      	mov	r0, r2
 800cb9c:	4798      	blx	r3
 800cb9e:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800cba0:	68fb      	ldr	r3, [r7, #12]
 800cba2:	3301      	adds	r3, #1
 800cba4:	2207      	movs	r2, #7
 800cba6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800cba8:	e00f      	b.n	800cbca <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800cbaa:	6839      	ldr	r1, [r7, #0]
 800cbac:	6878      	ldr	r0, [r7, #4]
 800cbae:	f000 f9d9 	bl	800cf64 <USBD_CtlError>
        err++;
 800cbb2:	7afb      	ldrb	r3, [r7, #11]
 800cbb4:	3301      	adds	r3, #1
 800cbb6:	72fb      	strb	r3, [r7, #11]
      break;
 800cbb8:	e007      	b.n	800cbca <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800cbba:	6839      	ldr	r1, [r7, #0]
 800cbbc:	6878      	ldr	r0, [r7, #4]
 800cbbe:	f000 f9d1 	bl	800cf64 <USBD_CtlError>
      err++;
 800cbc2:	7afb      	ldrb	r3, [r7, #11]
 800cbc4:	3301      	adds	r3, #1
 800cbc6:	72fb      	strb	r3, [r7, #11]
      break;
 800cbc8:	bf00      	nop
  }

  if (err != 0U)
 800cbca:	7afb      	ldrb	r3, [r7, #11]
 800cbcc:	2b00      	cmp	r3, #0
 800cbce:	d11c      	bne.n	800cc0a <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800cbd0:	893b      	ldrh	r3, [r7, #8]
 800cbd2:	2b00      	cmp	r3, #0
 800cbd4:	d011      	beq.n	800cbfa <USBD_GetDescriptor+0x2b6>
 800cbd6:	683b      	ldr	r3, [r7, #0]
 800cbd8:	88db      	ldrh	r3, [r3, #6]
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	d00d      	beq.n	800cbfa <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800cbde:	683b      	ldr	r3, [r7, #0]
 800cbe0:	88da      	ldrh	r2, [r3, #6]
 800cbe2:	893b      	ldrh	r3, [r7, #8]
 800cbe4:	4293      	cmp	r3, r2
 800cbe6:	bf28      	it	cs
 800cbe8:	4613      	movcs	r3, r2
 800cbea:	b29b      	uxth	r3, r3
 800cbec:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800cbee:	893b      	ldrh	r3, [r7, #8]
 800cbf0:	461a      	mov	r2, r3
 800cbf2:	68f9      	ldr	r1, [r7, #12]
 800cbf4:	6878      	ldr	r0, [r7, #4]
 800cbf6:	f000 fa1f 	bl	800d038 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800cbfa:	683b      	ldr	r3, [r7, #0]
 800cbfc:	88db      	ldrh	r3, [r3, #6]
 800cbfe:	2b00      	cmp	r3, #0
 800cc00:	d104      	bne.n	800cc0c <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800cc02:	6878      	ldr	r0, [r7, #4]
 800cc04:	f000 fa76 	bl	800d0f4 <USBD_CtlSendStatus>
 800cc08:	e000      	b.n	800cc0c <USBD_GetDescriptor+0x2c8>
    return;
 800cc0a:	bf00      	nop
    }
  }
}
 800cc0c:	3710      	adds	r7, #16
 800cc0e:	46bd      	mov	sp, r7
 800cc10:	bd80      	pop	{r7, pc}
 800cc12:	bf00      	nop

0800cc14 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800cc14:	b580      	push	{r7, lr}
 800cc16:	b084      	sub	sp, #16
 800cc18:	af00      	add	r7, sp, #0
 800cc1a:	6078      	str	r0, [r7, #4]
 800cc1c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800cc1e:	683b      	ldr	r3, [r7, #0]
 800cc20:	889b      	ldrh	r3, [r3, #4]
 800cc22:	2b00      	cmp	r3, #0
 800cc24:	d130      	bne.n	800cc88 <USBD_SetAddress+0x74>
 800cc26:	683b      	ldr	r3, [r7, #0]
 800cc28:	88db      	ldrh	r3, [r3, #6]
 800cc2a:	2b00      	cmp	r3, #0
 800cc2c:	d12c      	bne.n	800cc88 <USBD_SetAddress+0x74>
 800cc2e:	683b      	ldr	r3, [r7, #0]
 800cc30:	885b      	ldrh	r3, [r3, #2]
 800cc32:	2b7f      	cmp	r3, #127	; 0x7f
 800cc34:	d828      	bhi.n	800cc88 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800cc36:	683b      	ldr	r3, [r7, #0]
 800cc38:	885b      	ldrh	r3, [r3, #2]
 800cc3a:	b2db      	uxtb	r3, r3
 800cc3c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cc40:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cc48:	2b03      	cmp	r3, #3
 800cc4a:	d104      	bne.n	800cc56 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800cc4c:	6839      	ldr	r1, [r7, #0]
 800cc4e:	6878      	ldr	r0, [r7, #4]
 800cc50:	f000 f988 	bl	800cf64 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cc54:	e01c      	b.n	800cc90 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	7bfa      	ldrb	r2, [r7, #15]
 800cc5a:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800cc5e:	7bfb      	ldrb	r3, [r7, #15]
 800cc60:	4619      	mov	r1, r3
 800cc62:	6878      	ldr	r0, [r7, #4]
 800cc64:	f001 fa7b 	bl	800e15e <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800cc68:	6878      	ldr	r0, [r7, #4]
 800cc6a:	f000 fa43 	bl	800d0f4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800cc6e:	7bfb      	ldrb	r3, [r7, #15]
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	d004      	beq.n	800cc7e <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	2202      	movs	r2, #2
 800cc78:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cc7c:	e008      	b.n	800cc90 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800cc7e:	687b      	ldr	r3, [r7, #4]
 800cc80:	2201      	movs	r2, #1
 800cc82:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cc86:	e003      	b.n	800cc90 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800cc88:	6839      	ldr	r1, [r7, #0]
 800cc8a:	6878      	ldr	r0, [r7, #4]
 800cc8c:	f000 f96a 	bl	800cf64 <USBD_CtlError>
  }
}
 800cc90:	bf00      	nop
 800cc92:	3710      	adds	r7, #16
 800cc94:	46bd      	mov	sp, r7
 800cc96:	bd80      	pop	{r7, pc}

0800cc98 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cc98:	b580      	push	{r7, lr}
 800cc9a:	b082      	sub	sp, #8
 800cc9c:	af00      	add	r7, sp, #0
 800cc9e:	6078      	str	r0, [r7, #4]
 800cca0:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800cca2:	683b      	ldr	r3, [r7, #0]
 800cca4:	885b      	ldrh	r3, [r3, #2]
 800cca6:	b2da      	uxtb	r2, r3
 800cca8:	4b41      	ldr	r3, [pc, #260]	; (800cdb0 <USBD_SetConfig+0x118>)
 800ccaa:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800ccac:	4b40      	ldr	r3, [pc, #256]	; (800cdb0 <USBD_SetConfig+0x118>)
 800ccae:	781b      	ldrb	r3, [r3, #0]
 800ccb0:	2b01      	cmp	r3, #1
 800ccb2:	d904      	bls.n	800ccbe <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800ccb4:	6839      	ldr	r1, [r7, #0]
 800ccb6:	6878      	ldr	r0, [r7, #4]
 800ccb8:	f000 f954 	bl	800cf64 <USBD_CtlError>
 800ccbc:	e075      	b.n	800cdaa <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ccc4:	2b02      	cmp	r3, #2
 800ccc6:	d002      	beq.n	800ccce <USBD_SetConfig+0x36>
 800ccc8:	2b03      	cmp	r3, #3
 800ccca:	d023      	beq.n	800cd14 <USBD_SetConfig+0x7c>
 800cccc:	e062      	b.n	800cd94 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800ccce:	4b38      	ldr	r3, [pc, #224]	; (800cdb0 <USBD_SetConfig+0x118>)
 800ccd0:	781b      	ldrb	r3, [r3, #0]
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d01a      	beq.n	800cd0c <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800ccd6:	4b36      	ldr	r3, [pc, #216]	; (800cdb0 <USBD_SetConfig+0x118>)
 800ccd8:	781b      	ldrb	r3, [r3, #0]
 800ccda:	461a      	mov	r2, r3
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	2203      	movs	r2, #3
 800cce4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800cce8:	4b31      	ldr	r3, [pc, #196]	; (800cdb0 <USBD_SetConfig+0x118>)
 800ccea:	781b      	ldrb	r3, [r3, #0]
 800ccec:	4619      	mov	r1, r3
 800ccee:	6878      	ldr	r0, [r7, #4]
 800ccf0:	f7ff f9bb 	bl	800c06a <USBD_SetClassConfig>
 800ccf4:	4603      	mov	r3, r0
 800ccf6:	2b02      	cmp	r3, #2
 800ccf8:	d104      	bne.n	800cd04 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800ccfa:	6839      	ldr	r1, [r7, #0]
 800ccfc:	6878      	ldr	r0, [r7, #4]
 800ccfe:	f000 f931 	bl	800cf64 <USBD_CtlError>
            return;
 800cd02:	e052      	b.n	800cdaa <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800cd04:	6878      	ldr	r0, [r7, #4]
 800cd06:	f000 f9f5 	bl	800d0f4 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800cd0a:	e04e      	b.n	800cdaa <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800cd0c:	6878      	ldr	r0, [r7, #4]
 800cd0e:	f000 f9f1 	bl	800d0f4 <USBD_CtlSendStatus>
        break;
 800cd12:	e04a      	b.n	800cdaa <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800cd14:	4b26      	ldr	r3, [pc, #152]	; (800cdb0 <USBD_SetConfig+0x118>)
 800cd16:	781b      	ldrb	r3, [r3, #0]
 800cd18:	2b00      	cmp	r3, #0
 800cd1a:	d112      	bne.n	800cd42 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	2202      	movs	r2, #2
 800cd20:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800cd24:	4b22      	ldr	r3, [pc, #136]	; (800cdb0 <USBD_SetConfig+0x118>)
 800cd26:	781b      	ldrb	r3, [r3, #0]
 800cd28:	461a      	mov	r2, r3
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800cd2e:	4b20      	ldr	r3, [pc, #128]	; (800cdb0 <USBD_SetConfig+0x118>)
 800cd30:	781b      	ldrb	r3, [r3, #0]
 800cd32:	4619      	mov	r1, r3
 800cd34:	6878      	ldr	r0, [r7, #4]
 800cd36:	f7ff f9b7 	bl	800c0a8 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800cd3a:	6878      	ldr	r0, [r7, #4]
 800cd3c:	f000 f9da 	bl	800d0f4 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800cd40:	e033      	b.n	800cdaa <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800cd42:	4b1b      	ldr	r3, [pc, #108]	; (800cdb0 <USBD_SetConfig+0x118>)
 800cd44:	781b      	ldrb	r3, [r3, #0]
 800cd46:	461a      	mov	r2, r3
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	685b      	ldr	r3, [r3, #4]
 800cd4c:	429a      	cmp	r2, r3
 800cd4e:	d01d      	beq.n	800cd8c <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	685b      	ldr	r3, [r3, #4]
 800cd54:	b2db      	uxtb	r3, r3
 800cd56:	4619      	mov	r1, r3
 800cd58:	6878      	ldr	r0, [r7, #4]
 800cd5a:	f7ff f9a5 	bl	800c0a8 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800cd5e:	4b14      	ldr	r3, [pc, #80]	; (800cdb0 <USBD_SetConfig+0x118>)
 800cd60:	781b      	ldrb	r3, [r3, #0]
 800cd62:	461a      	mov	r2, r3
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800cd68:	4b11      	ldr	r3, [pc, #68]	; (800cdb0 <USBD_SetConfig+0x118>)
 800cd6a:	781b      	ldrb	r3, [r3, #0]
 800cd6c:	4619      	mov	r1, r3
 800cd6e:	6878      	ldr	r0, [r7, #4]
 800cd70:	f7ff f97b 	bl	800c06a <USBD_SetClassConfig>
 800cd74:	4603      	mov	r3, r0
 800cd76:	2b02      	cmp	r3, #2
 800cd78:	d104      	bne.n	800cd84 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800cd7a:	6839      	ldr	r1, [r7, #0]
 800cd7c:	6878      	ldr	r0, [r7, #4]
 800cd7e:	f000 f8f1 	bl	800cf64 <USBD_CtlError>
            return;
 800cd82:	e012      	b.n	800cdaa <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800cd84:	6878      	ldr	r0, [r7, #4]
 800cd86:	f000 f9b5 	bl	800d0f4 <USBD_CtlSendStatus>
        break;
 800cd8a:	e00e      	b.n	800cdaa <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800cd8c:	6878      	ldr	r0, [r7, #4]
 800cd8e:	f000 f9b1 	bl	800d0f4 <USBD_CtlSendStatus>
        break;
 800cd92:	e00a      	b.n	800cdaa <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800cd94:	6839      	ldr	r1, [r7, #0]
 800cd96:	6878      	ldr	r0, [r7, #4]
 800cd98:	f000 f8e4 	bl	800cf64 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800cd9c:	4b04      	ldr	r3, [pc, #16]	; (800cdb0 <USBD_SetConfig+0x118>)
 800cd9e:	781b      	ldrb	r3, [r3, #0]
 800cda0:	4619      	mov	r1, r3
 800cda2:	6878      	ldr	r0, [r7, #4]
 800cda4:	f7ff f980 	bl	800c0a8 <USBD_ClrClassConfig>
        break;
 800cda8:	bf00      	nop
    }
  }
}
 800cdaa:	3708      	adds	r7, #8
 800cdac:	46bd      	mov	sp, r7
 800cdae:	bd80      	pop	{r7, pc}
 800cdb0:	2000046c 	.word	0x2000046c

0800cdb4 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cdb4:	b580      	push	{r7, lr}
 800cdb6:	b082      	sub	sp, #8
 800cdb8:	af00      	add	r7, sp, #0
 800cdba:	6078      	str	r0, [r7, #4]
 800cdbc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800cdbe:	683b      	ldr	r3, [r7, #0]
 800cdc0:	88db      	ldrh	r3, [r3, #6]
 800cdc2:	2b01      	cmp	r3, #1
 800cdc4:	d004      	beq.n	800cdd0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800cdc6:	6839      	ldr	r1, [r7, #0]
 800cdc8:	6878      	ldr	r0, [r7, #4]
 800cdca:	f000 f8cb 	bl	800cf64 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800cdce:	e021      	b.n	800ce14 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cdd6:	2b01      	cmp	r3, #1
 800cdd8:	db17      	blt.n	800ce0a <USBD_GetConfig+0x56>
 800cdda:	2b02      	cmp	r3, #2
 800cddc:	dd02      	ble.n	800cde4 <USBD_GetConfig+0x30>
 800cdde:	2b03      	cmp	r3, #3
 800cde0:	d00b      	beq.n	800cdfa <USBD_GetConfig+0x46>
 800cde2:	e012      	b.n	800ce0a <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	2200      	movs	r2, #0
 800cde8:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800cdea:	687b      	ldr	r3, [r7, #4]
 800cdec:	3308      	adds	r3, #8
 800cdee:	2201      	movs	r2, #1
 800cdf0:	4619      	mov	r1, r3
 800cdf2:	6878      	ldr	r0, [r7, #4]
 800cdf4:	f000 f920 	bl	800d038 <USBD_CtlSendData>
        break;
 800cdf8:	e00c      	b.n	800ce14 <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	3304      	adds	r3, #4
 800cdfe:	2201      	movs	r2, #1
 800ce00:	4619      	mov	r1, r3
 800ce02:	6878      	ldr	r0, [r7, #4]
 800ce04:	f000 f918 	bl	800d038 <USBD_CtlSendData>
        break;
 800ce08:	e004      	b.n	800ce14 <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 800ce0a:	6839      	ldr	r1, [r7, #0]
 800ce0c:	6878      	ldr	r0, [r7, #4]
 800ce0e:	f000 f8a9 	bl	800cf64 <USBD_CtlError>
        break;
 800ce12:	bf00      	nop
}
 800ce14:	bf00      	nop
 800ce16:	3708      	adds	r7, #8
 800ce18:	46bd      	mov	sp, r7
 800ce1a:	bd80      	pop	{r7, pc}

0800ce1c <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ce1c:	b580      	push	{r7, lr}
 800ce1e:	b082      	sub	sp, #8
 800ce20:	af00      	add	r7, sp, #0
 800ce22:	6078      	str	r0, [r7, #4]
 800ce24:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ce2c:	3b01      	subs	r3, #1
 800ce2e:	2b02      	cmp	r3, #2
 800ce30:	d81e      	bhi.n	800ce70 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800ce32:	683b      	ldr	r3, [r7, #0]
 800ce34:	88db      	ldrh	r3, [r3, #6]
 800ce36:	2b02      	cmp	r3, #2
 800ce38:	d004      	beq.n	800ce44 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800ce3a:	6839      	ldr	r1, [r7, #0]
 800ce3c:	6878      	ldr	r0, [r7, #4]
 800ce3e:	f000 f891 	bl	800cf64 <USBD_CtlError>
        break;
 800ce42:	e01a      	b.n	800ce7a <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	2201      	movs	r2, #1
 800ce48:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800ce50:	2b00      	cmp	r3, #0
 800ce52:	d005      	beq.n	800ce60 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	68db      	ldr	r3, [r3, #12]
 800ce58:	f043 0202 	orr.w	r2, r3, #2
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	330c      	adds	r3, #12
 800ce64:	2202      	movs	r2, #2
 800ce66:	4619      	mov	r1, r3
 800ce68:	6878      	ldr	r0, [r7, #4]
 800ce6a:	f000 f8e5 	bl	800d038 <USBD_CtlSendData>
      break;
 800ce6e:	e004      	b.n	800ce7a <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800ce70:	6839      	ldr	r1, [r7, #0]
 800ce72:	6878      	ldr	r0, [r7, #4]
 800ce74:	f000 f876 	bl	800cf64 <USBD_CtlError>
      break;
 800ce78:	bf00      	nop
  }
}
 800ce7a:	bf00      	nop
 800ce7c:	3708      	adds	r7, #8
 800ce7e:	46bd      	mov	sp, r7
 800ce80:	bd80      	pop	{r7, pc}

0800ce82 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800ce82:	b580      	push	{r7, lr}
 800ce84:	b082      	sub	sp, #8
 800ce86:	af00      	add	r7, sp, #0
 800ce88:	6078      	str	r0, [r7, #4]
 800ce8a:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ce8c:	683b      	ldr	r3, [r7, #0]
 800ce8e:	885b      	ldrh	r3, [r3, #2]
 800ce90:	2b01      	cmp	r3, #1
 800ce92:	d106      	bne.n	800cea2 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	2201      	movs	r2, #1
 800ce98:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800ce9c:	6878      	ldr	r0, [r7, #4]
 800ce9e:	f000 f929 	bl	800d0f4 <USBD_CtlSendStatus>
  }
}
 800cea2:	bf00      	nop
 800cea4:	3708      	adds	r7, #8
 800cea6:	46bd      	mov	sp, r7
 800cea8:	bd80      	pop	{r7, pc}

0800ceaa <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800ceaa:	b580      	push	{r7, lr}
 800ceac:	b082      	sub	sp, #8
 800ceae:	af00      	add	r7, sp, #0
 800ceb0:	6078      	str	r0, [r7, #4]
 800ceb2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ceba:	3b01      	subs	r3, #1
 800cebc:	2b02      	cmp	r3, #2
 800cebe:	d80b      	bhi.n	800ced8 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800cec0:	683b      	ldr	r3, [r7, #0]
 800cec2:	885b      	ldrh	r3, [r3, #2]
 800cec4:	2b01      	cmp	r3, #1
 800cec6:	d10c      	bne.n	800cee2 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	2200      	movs	r2, #0
 800cecc:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800ced0:	6878      	ldr	r0, [r7, #4]
 800ced2:	f000 f90f 	bl	800d0f4 <USBD_CtlSendStatus>
      }
      break;
 800ced6:	e004      	b.n	800cee2 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800ced8:	6839      	ldr	r1, [r7, #0]
 800ceda:	6878      	ldr	r0, [r7, #4]
 800cedc:	f000 f842 	bl	800cf64 <USBD_CtlError>
      break;
 800cee0:	e000      	b.n	800cee4 <USBD_ClrFeature+0x3a>
      break;
 800cee2:	bf00      	nop
  }
}
 800cee4:	bf00      	nop
 800cee6:	3708      	adds	r7, #8
 800cee8:	46bd      	mov	sp, r7
 800ceea:	bd80      	pop	{r7, pc}

0800ceec <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800ceec:	b480      	push	{r7}
 800ceee:	b083      	sub	sp, #12
 800cef0:	af00      	add	r7, sp, #0
 800cef2:	6078      	str	r0, [r7, #4]
 800cef4:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800cef6:	683b      	ldr	r3, [r7, #0]
 800cef8:	781a      	ldrb	r2, [r3, #0]
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800cefe:	683b      	ldr	r3, [r7, #0]
 800cf00:	785a      	ldrb	r2, [r3, #1]
 800cf02:	687b      	ldr	r3, [r7, #4]
 800cf04:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800cf06:	683b      	ldr	r3, [r7, #0]
 800cf08:	3302      	adds	r3, #2
 800cf0a:	781b      	ldrb	r3, [r3, #0]
 800cf0c:	b29a      	uxth	r2, r3
 800cf0e:	683b      	ldr	r3, [r7, #0]
 800cf10:	3303      	adds	r3, #3
 800cf12:	781b      	ldrb	r3, [r3, #0]
 800cf14:	b29b      	uxth	r3, r3
 800cf16:	021b      	lsls	r3, r3, #8
 800cf18:	b29b      	uxth	r3, r3
 800cf1a:	4413      	add	r3, r2
 800cf1c:	b29a      	uxth	r2, r3
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800cf22:	683b      	ldr	r3, [r7, #0]
 800cf24:	3304      	adds	r3, #4
 800cf26:	781b      	ldrb	r3, [r3, #0]
 800cf28:	b29a      	uxth	r2, r3
 800cf2a:	683b      	ldr	r3, [r7, #0]
 800cf2c:	3305      	adds	r3, #5
 800cf2e:	781b      	ldrb	r3, [r3, #0]
 800cf30:	b29b      	uxth	r3, r3
 800cf32:	021b      	lsls	r3, r3, #8
 800cf34:	b29b      	uxth	r3, r3
 800cf36:	4413      	add	r3, r2
 800cf38:	b29a      	uxth	r2, r3
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800cf3e:	683b      	ldr	r3, [r7, #0]
 800cf40:	3306      	adds	r3, #6
 800cf42:	781b      	ldrb	r3, [r3, #0]
 800cf44:	b29a      	uxth	r2, r3
 800cf46:	683b      	ldr	r3, [r7, #0]
 800cf48:	3307      	adds	r3, #7
 800cf4a:	781b      	ldrb	r3, [r3, #0]
 800cf4c:	b29b      	uxth	r3, r3
 800cf4e:	021b      	lsls	r3, r3, #8
 800cf50:	b29b      	uxth	r3, r3
 800cf52:	4413      	add	r3, r2
 800cf54:	b29a      	uxth	r2, r3
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	80da      	strh	r2, [r3, #6]

}
 800cf5a:	bf00      	nop
 800cf5c:	370c      	adds	r7, #12
 800cf5e:	46bd      	mov	sp, r7
 800cf60:	bc80      	pop	{r7}
 800cf62:	4770      	bx	lr

0800cf64 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800cf64:	b580      	push	{r7, lr}
 800cf66:	b082      	sub	sp, #8
 800cf68:	af00      	add	r7, sp, #0
 800cf6a:	6078      	str	r0, [r7, #4]
 800cf6c:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800cf6e:	2180      	movs	r1, #128	; 0x80
 800cf70:	6878      	ldr	r0, [r7, #4]
 800cf72:	f001 f88b 	bl	800e08c <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800cf76:	2100      	movs	r1, #0
 800cf78:	6878      	ldr	r0, [r7, #4]
 800cf7a:	f001 f887 	bl	800e08c <USBD_LL_StallEP>
}
 800cf7e:	bf00      	nop
 800cf80:	3708      	adds	r7, #8
 800cf82:	46bd      	mov	sp, r7
 800cf84:	bd80      	pop	{r7, pc}

0800cf86 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800cf86:	b580      	push	{r7, lr}
 800cf88:	b086      	sub	sp, #24
 800cf8a:	af00      	add	r7, sp, #0
 800cf8c:	60f8      	str	r0, [r7, #12]
 800cf8e:	60b9      	str	r1, [r7, #8]
 800cf90:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800cf92:	2300      	movs	r3, #0
 800cf94:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800cf96:	68fb      	ldr	r3, [r7, #12]
 800cf98:	2b00      	cmp	r3, #0
 800cf9a:	d032      	beq.n	800d002 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800cf9c:	68f8      	ldr	r0, [r7, #12]
 800cf9e:	f000 f834 	bl	800d00a <USBD_GetLen>
 800cfa2:	4603      	mov	r3, r0
 800cfa4:	3301      	adds	r3, #1
 800cfa6:	b29b      	uxth	r3, r3
 800cfa8:	005b      	lsls	r3, r3, #1
 800cfaa:	b29a      	uxth	r2, r3
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800cfb0:	7dfb      	ldrb	r3, [r7, #23]
 800cfb2:	1c5a      	adds	r2, r3, #1
 800cfb4:	75fa      	strb	r2, [r7, #23]
 800cfb6:	461a      	mov	r2, r3
 800cfb8:	68bb      	ldr	r3, [r7, #8]
 800cfba:	4413      	add	r3, r2
 800cfbc:	687a      	ldr	r2, [r7, #4]
 800cfbe:	7812      	ldrb	r2, [r2, #0]
 800cfc0:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800cfc2:	7dfb      	ldrb	r3, [r7, #23]
 800cfc4:	1c5a      	adds	r2, r3, #1
 800cfc6:	75fa      	strb	r2, [r7, #23]
 800cfc8:	461a      	mov	r2, r3
 800cfca:	68bb      	ldr	r3, [r7, #8]
 800cfcc:	4413      	add	r3, r2
 800cfce:	2203      	movs	r2, #3
 800cfd0:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800cfd2:	e012      	b.n	800cffa <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800cfd4:	68fb      	ldr	r3, [r7, #12]
 800cfd6:	1c5a      	adds	r2, r3, #1
 800cfd8:	60fa      	str	r2, [r7, #12]
 800cfda:	7dfa      	ldrb	r2, [r7, #23]
 800cfdc:	1c51      	adds	r1, r2, #1
 800cfde:	75f9      	strb	r1, [r7, #23]
 800cfe0:	4611      	mov	r1, r2
 800cfe2:	68ba      	ldr	r2, [r7, #8]
 800cfe4:	440a      	add	r2, r1
 800cfe6:	781b      	ldrb	r3, [r3, #0]
 800cfe8:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800cfea:	7dfb      	ldrb	r3, [r7, #23]
 800cfec:	1c5a      	adds	r2, r3, #1
 800cfee:	75fa      	strb	r2, [r7, #23]
 800cff0:	461a      	mov	r2, r3
 800cff2:	68bb      	ldr	r3, [r7, #8]
 800cff4:	4413      	add	r3, r2
 800cff6:	2200      	movs	r2, #0
 800cff8:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800cffa:	68fb      	ldr	r3, [r7, #12]
 800cffc:	781b      	ldrb	r3, [r3, #0]
 800cffe:	2b00      	cmp	r3, #0
 800d000:	d1e8      	bne.n	800cfd4 <USBD_GetString+0x4e>
    }
  }
}
 800d002:	bf00      	nop
 800d004:	3718      	adds	r7, #24
 800d006:	46bd      	mov	sp, r7
 800d008:	bd80      	pop	{r7, pc}

0800d00a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800d00a:	b480      	push	{r7}
 800d00c:	b085      	sub	sp, #20
 800d00e:	af00      	add	r7, sp, #0
 800d010:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800d012:	2300      	movs	r3, #0
 800d014:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800d016:	e005      	b.n	800d024 <USBD_GetLen+0x1a>
  {
    len++;
 800d018:	7bfb      	ldrb	r3, [r7, #15]
 800d01a:	3301      	adds	r3, #1
 800d01c:	73fb      	strb	r3, [r7, #15]
    buf++;
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	3301      	adds	r3, #1
 800d022:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	781b      	ldrb	r3, [r3, #0]
 800d028:	2b00      	cmp	r3, #0
 800d02a:	d1f5      	bne.n	800d018 <USBD_GetLen+0xe>
  }

  return len;
 800d02c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d02e:	4618      	mov	r0, r3
 800d030:	3714      	adds	r7, #20
 800d032:	46bd      	mov	sp, r7
 800d034:	bc80      	pop	{r7}
 800d036:	4770      	bx	lr

0800d038 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800d038:	b580      	push	{r7, lr}
 800d03a:	b084      	sub	sp, #16
 800d03c:	af00      	add	r7, sp, #0
 800d03e:	60f8      	str	r0, [r7, #12]
 800d040:	60b9      	str	r1, [r7, #8]
 800d042:	4613      	mov	r3, r2
 800d044:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800d046:	68fb      	ldr	r3, [r7, #12]
 800d048:	2202      	movs	r2, #2
 800d04a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800d04e:	88fa      	ldrh	r2, [r7, #6]
 800d050:	68fb      	ldr	r3, [r7, #12]
 800d052:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800d054:	88fa      	ldrh	r2, [r7, #6]
 800d056:	68fb      	ldr	r3, [r7, #12]
 800d058:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d05a:	88fb      	ldrh	r3, [r7, #6]
 800d05c:	68ba      	ldr	r2, [r7, #8]
 800d05e:	2100      	movs	r1, #0
 800d060:	68f8      	ldr	r0, [r7, #12]
 800d062:	f001 f89b 	bl	800e19c <USBD_LL_Transmit>

  return USBD_OK;
 800d066:	2300      	movs	r3, #0
}
 800d068:	4618      	mov	r0, r3
 800d06a:	3710      	adds	r7, #16
 800d06c:	46bd      	mov	sp, r7
 800d06e:	bd80      	pop	{r7, pc}

0800d070 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800d070:	b580      	push	{r7, lr}
 800d072:	b084      	sub	sp, #16
 800d074:	af00      	add	r7, sp, #0
 800d076:	60f8      	str	r0, [r7, #12]
 800d078:	60b9      	str	r1, [r7, #8]
 800d07a:	4613      	mov	r3, r2
 800d07c:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d07e:	88fb      	ldrh	r3, [r7, #6]
 800d080:	68ba      	ldr	r2, [r7, #8]
 800d082:	2100      	movs	r1, #0
 800d084:	68f8      	ldr	r0, [r7, #12]
 800d086:	f001 f889 	bl	800e19c <USBD_LL_Transmit>

  return USBD_OK;
 800d08a:	2300      	movs	r3, #0
}
 800d08c:	4618      	mov	r0, r3
 800d08e:	3710      	adds	r7, #16
 800d090:	46bd      	mov	sp, r7
 800d092:	bd80      	pop	{r7, pc}

0800d094 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800d094:	b580      	push	{r7, lr}
 800d096:	b084      	sub	sp, #16
 800d098:	af00      	add	r7, sp, #0
 800d09a:	60f8      	str	r0, [r7, #12]
 800d09c:	60b9      	str	r1, [r7, #8]
 800d09e:	4613      	mov	r3, r2
 800d0a0:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800d0a2:	68fb      	ldr	r3, [r7, #12]
 800d0a4:	2203      	movs	r2, #3
 800d0a6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800d0aa:	88fa      	ldrh	r2, [r7, #6]
 800d0ac:	68fb      	ldr	r3, [r7, #12]
 800d0ae:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800d0b2:	88fa      	ldrh	r2, [r7, #6]
 800d0b4:	68fb      	ldr	r3, [r7, #12]
 800d0b6:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d0ba:	88fb      	ldrh	r3, [r7, #6]
 800d0bc:	68ba      	ldr	r2, [r7, #8]
 800d0be:	2100      	movs	r1, #0
 800d0c0:	68f8      	ldr	r0, [r7, #12]
 800d0c2:	f001 f88e 	bl	800e1e2 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d0c6:	2300      	movs	r3, #0
}
 800d0c8:	4618      	mov	r0, r3
 800d0ca:	3710      	adds	r7, #16
 800d0cc:	46bd      	mov	sp, r7
 800d0ce:	bd80      	pop	{r7, pc}

0800d0d0 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800d0d0:	b580      	push	{r7, lr}
 800d0d2:	b084      	sub	sp, #16
 800d0d4:	af00      	add	r7, sp, #0
 800d0d6:	60f8      	str	r0, [r7, #12]
 800d0d8:	60b9      	str	r1, [r7, #8]
 800d0da:	4613      	mov	r3, r2
 800d0dc:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d0de:	88fb      	ldrh	r3, [r7, #6]
 800d0e0:	68ba      	ldr	r2, [r7, #8]
 800d0e2:	2100      	movs	r1, #0
 800d0e4:	68f8      	ldr	r0, [r7, #12]
 800d0e6:	f001 f87c 	bl	800e1e2 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d0ea:	2300      	movs	r3, #0
}
 800d0ec:	4618      	mov	r0, r3
 800d0ee:	3710      	adds	r7, #16
 800d0f0:	46bd      	mov	sp, r7
 800d0f2:	bd80      	pop	{r7, pc}

0800d0f4 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800d0f4:	b580      	push	{r7, lr}
 800d0f6:	b082      	sub	sp, #8
 800d0f8:	af00      	add	r7, sp, #0
 800d0fa:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	2204      	movs	r2, #4
 800d100:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800d104:	2300      	movs	r3, #0
 800d106:	2200      	movs	r2, #0
 800d108:	2100      	movs	r1, #0
 800d10a:	6878      	ldr	r0, [r7, #4]
 800d10c:	f001 f846 	bl	800e19c <USBD_LL_Transmit>

  return USBD_OK;
 800d110:	2300      	movs	r3, #0
}
 800d112:	4618      	mov	r0, r3
 800d114:	3708      	adds	r7, #8
 800d116:	46bd      	mov	sp, r7
 800d118:	bd80      	pop	{r7, pc}

0800d11a <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800d11a:	b580      	push	{r7, lr}
 800d11c:	b082      	sub	sp, #8
 800d11e:	af00      	add	r7, sp, #0
 800d120:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	2205      	movs	r2, #5
 800d126:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d12a:	2300      	movs	r3, #0
 800d12c:	2200      	movs	r2, #0
 800d12e:	2100      	movs	r1, #0
 800d130:	6878      	ldr	r0, [r7, #4]
 800d132:	f001 f856 	bl	800e1e2 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d136:	2300      	movs	r3, #0
}
 800d138:	4618      	mov	r0, r3
 800d13a:	3708      	adds	r7, #8
 800d13c:	46bd      	mov	sp, r7
 800d13e:	bd80      	pop	{r7, pc}

0800d140 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800d140:	b480      	push	{r7}
 800d142:	b087      	sub	sp, #28
 800d144:	af00      	add	r7, sp, #0
 800d146:	60f8      	str	r0, [r7, #12]
 800d148:	60b9      	str	r1, [r7, #8]
 800d14a:	4613      	mov	r3, r2
 800d14c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800d14e:	2301      	movs	r3, #1
 800d150:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800d152:	2300      	movs	r3, #0
 800d154:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 800d156:	4b1e      	ldr	r3, [pc, #120]	; (800d1d0 <FATFS_LinkDriverEx+0x90>)
 800d158:	7a5b      	ldrb	r3, [r3, #9]
 800d15a:	b2db      	uxtb	r3, r3
 800d15c:	2b01      	cmp	r3, #1
 800d15e:	d831      	bhi.n	800d1c4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800d160:	4b1b      	ldr	r3, [pc, #108]	; (800d1d0 <FATFS_LinkDriverEx+0x90>)
 800d162:	7a5b      	ldrb	r3, [r3, #9]
 800d164:	b2db      	uxtb	r3, r3
 800d166:	461a      	mov	r2, r3
 800d168:	4b19      	ldr	r3, [pc, #100]	; (800d1d0 <FATFS_LinkDriverEx+0x90>)
 800d16a:	2100      	movs	r1, #0
 800d16c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 800d16e:	4b18      	ldr	r3, [pc, #96]	; (800d1d0 <FATFS_LinkDriverEx+0x90>)
 800d170:	7a5b      	ldrb	r3, [r3, #9]
 800d172:	b2db      	uxtb	r3, r3
 800d174:	4a16      	ldr	r2, [pc, #88]	; (800d1d0 <FATFS_LinkDriverEx+0x90>)
 800d176:	009b      	lsls	r3, r3, #2
 800d178:	4413      	add	r3, r2
 800d17a:	68fa      	ldr	r2, [r7, #12]
 800d17c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 800d17e:	4b14      	ldr	r3, [pc, #80]	; (800d1d0 <FATFS_LinkDriverEx+0x90>)
 800d180:	7a5b      	ldrb	r3, [r3, #9]
 800d182:	b2db      	uxtb	r3, r3
 800d184:	461a      	mov	r2, r3
 800d186:	4b12      	ldr	r3, [pc, #72]	; (800d1d0 <FATFS_LinkDriverEx+0x90>)
 800d188:	4413      	add	r3, r2
 800d18a:	79fa      	ldrb	r2, [r7, #7]
 800d18c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800d18e:	4b10      	ldr	r3, [pc, #64]	; (800d1d0 <FATFS_LinkDriverEx+0x90>)
 800d190:	7a5b      	ldrb	r3, [r3, #9]
 800d192:	b2db      	uxtb	r3, r3
 800d194:	1c5a      	adds	r2, r3, #1
 800d196:	b2d1      	uxtb	r1, r2
 800d198:	4a0d      	ldr	r2, [pc, #52]	; (800d1d0 <FATFS_LinkDriverEx+0x90>)
 800d19a:	7251      	strb	r1, [r2, #9]
 800d19c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800d19e:	7dbb      	ldrb	r3, [r7, #22]
 800d1a0:	3330      	adds	r3, #48	; 0x30
 800d1a2:	b2da      	uxtb	r2, r3
 800d1a4:	68bb      	ldr	r3, [r7, #8]
 800d1a6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800d1a8:	68bb      	ldr	r3, [r7, #8]
 800d1aa:	3301      	adds	r3, #1
 800d1ac:	223a      	movs	r2, #58	; 0x3a
 800d1ae:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800d1b0:	68bb      	ldr	r3, [r7, #8]
 800d1b2:	3302      	adds	r3, #2
 800d1b4:	222f      	movs	r2, #47	; 0x2f
 800d1b6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800d1b8:	68bb      	ldr	r3, [r7, #8]
 800d1ba:	3303      	adds	r3, #3
 800d1bc:	2200      	movs	r2, #0
 800d1be:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800d1c0:	2300      	movs	r3, #0
 800d1c2:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 800d1c4:	7dfb      	ldrb	r3, [r7, #23]
}
 800d1c6:	4618      	mov	r0, r3
 800d1c8:	371c      	adds	r7, #28
 800d1ca:	46bd      	mov	sp, r7
 800d1cc:	bc80      	pop	{r7}
 800d1ce:	4770      	bx	lr
 800d1d0:	20000470 	.word	0x20000470

0800d1d4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 800d1d4:	b580      	push	{r7, lr}
 800d1d6:	b082      	sub	sp, #8
 800d1d8:	af00      	add	r7, sp, #0
 800d1da:	6078      	str	r0, [r7, #4]
 800d1dc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800d1de:	2200      	movs	r2, #0
 800d1e0:	6839      	ldr	r1, [r7, #0]
 800d1e2:	6878      	ldr	r0, [r7, #4]
 800d1e4:	f7ff ffac 	bl	800d140 <FATFS_LinkDriverEx>
 800d1e8:	4603      	mov	r3, r0
}
 800d1ea:	4618      	mov	r0, r3
 800d1ec:	3708      	adds	r7, #8
 800d1ee:	46bd      	mov	sp, r7
 800d1f0:	bd80      	pop	{r7, pc}
	...

0800d1f4 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used 
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800d1f4:	b580      	push	{r7, lr}
 800d1f6:	b082      	sub	sp, #8
 800d1f8:	af00      	add	r7, sp, #0
 800d1fa:	4603      	mov	r3, r0
 800d1fc:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800d1fe:	4b0b      	ldr	r3, [pc, #44]	; (800d22c <SD_initialize+0x38>)
 800d200:	2201      	movs	r2, #1
 800d202:	701a      	strb	r2, [r3, #0]
  
  /* Configure the uSD device */
  if(BSP_SD_Init() == MSD_OK)
 800d204:	f7fe fb1a 	bl	800b83c <BSP_SD_Init>
 800d208:	4603      	mov	r3, r0
 800d20a:	2b00      	cmp	r3, #0
 800d20c:	d107      	bne.n	800d21e <SD_initialize+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800d20e:	4b07      	ldr	r3, [pc, #28]	; (800d22c <SD_initialize+0x38>)
 800d210:	781b      	ldrb	r3, [r3, #0]
 800d212:	b2db      	uxtb	r3, r3
 800d214:	f023 0301 	bic.w	r3, r3, #1
 800d218:	b2da      	uxtb	r2, r3
 800d21a:	4b04      	ldr	r3, [pc, #16]	; (800d22c <SD_initialize+0x38>)
 800d21c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800d21e:	4b03      	ldr	r3, [pc, #12]	; (800d22c <SD_initialize+0x38>)
 800d220:	781b      	ldrb	r3, [r3, #0]
 800d222:	b2db      	uxtb	r3, r3
}
 800d224:	4618      	mov	r0, r3
 800d226:	3708      	adds	r7, #8
 800d228:	46bd      	mov	sp, r7
 800d22a:	bd80      	pop	{r7, pc}
 800d22c:	2000011b 	.word	0x2000011b

0800d230 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800d230:	b580      	push	{r7, lr}
 800d232:	b082      	sub	sp, #8
 800d234:	af00      	add	r7, sp, #0
 800d236:	4603      	mov	r3, r0
 800d238:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800d23a:	4b0b      	ldr	r3, [pc, #44]	; (800d268 <SD_status+0x38>)
 800d23c:	2201      	movs	r2, #1
 800d23e:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800d240:	f7fe fb5e 	bl	800b900 <BSP_SD_GetCardState>
 800d244:	4603      	mov	r3, r0
 800d246:	2b00      	cmp	r3, #0
 800d248:	d107      	bne.n	800d25a <SD_status+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800d24a:	4b07      	ldr	r3, [pc, #28]	; (800d268 <SD_status+0x38>)
 800d24c:	781b      	ldrb	r3, [r3, #0]
 800d24e:	b2db      	uxtb	r3, r3
 800d250:	f023 0301 	bic.w	r3, r3, #1
 800d254:	b2da      	uxtb	r2, r3
 800d256:	4b04      	ldr	r3, [pc, #16]	; (800d268 <SD_status+0x38>)
 800d258:	701a      	strb	r2, [r3, #0]
  }
  
  return Stat;
 800d25a:	4b03      	ldr	r3, [pc, #12]	; (800d268 <SD_status+0x38>)
 800d25c:	781b      	ldrb	r3, [r3, #0]
 800d25e:	b2db      	uxtb	r3, r3
}
 800d260:	4618      	mov	r0, r3
 800d262:	3708      	adds	r7, #8
 800d264:	46bd      	mov	sp, r7
 800d266:	bd80      	pop	{r7, pc}
 800d268:	2000011b 	.word	0x2000011b

0800d26c <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800d26c:	b580      	push	{r7, lr}
 800d26e:	b086      	sub	sp, #24
 800d270:	af00      	add	r7, sp, #0
 800d272:	60b9      	str	r1, [r7, #8]
 800d274:	607a      	str	r2, [r7, #4]
 800d276:	603b      	str	r3, [r7, #0]
 800d278:	4603      	mov	r3, r0
 800d27a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800d27c:	2301      	movs	r3, #1
 800d27e:	75fb      	strb	r3, [r7, #23]
  uint32_t timeout = 100000;
 800d280:	4b0f      	ldr	r3, [pc, #60]	; (800d2c0 <SD_read+0x54>)
 800d282:	613b      	str	r3, [r7, #16]

  if(BSP_SD_ReadBlocks((uint32_t*)buff, 
 800d284:	4b0f      	ldr	r3, [pc, #60]	; (800d2c4 <SD_read+0x58>)
 800d286:	683a      	ldr	r2, [r7, #0]
 800d288:	6879      	ldr	r1, [r7, #4]
 800d28a:	68b8      	ldr	r0, [r7, #8]
 800d28c:	f7fe fafc 	bl	800b888 <BSP_SD_ReadBlocks>
 800d290:	4603      	mov	r3, r0
 800d292:	2b00      	cmp	r3, #0
 800d294:	d10e      	bne.n	800d2b4 <SD_read+0x48>
                       (uint32_t) (sector), 
                       count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 800d296:	e006      	b.n	800d2a6 <SD_read+0x3a>
    {
      if (timeout-- == 0)
 800d298:	693b      	ldr	r3, [r7, #16]
 800d29a:	1e5a      	subs	r2, r3, #1
 800d29c:	613a      	str	r2, [r7, #16]
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	d101      	bne.n	800d2a6 <SD_read+0x3a>
      {
        return RES_ERROR;
 800d2a2:	2301      	movs	r3, #1
 800d2a4:	e007      	b.n	800d2b6 <SD_read+0x4a>
    while(BSP_SD_GetCardState()!= MSD_OK)
 800d2a6:	f7fe fb2b 	bl	800b900 <BSP_SD_GetCardState>
 800d2aa:	4603      	mov	r3, r0
 800d2ac:	2b00      	cmp	r3, #0
 800d2ae:	d1f3      	bne.n	800d298 <SD_read+0x2c>
      }
    }
    res = RES_OK;
 800d2b0:	2300      	movs	r3, #0
 800d2b2:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 800d2b4:	7dfb      	ldrb	r3, [r7, #23]
}
 800d2b6:	4618      	mov	r0, r3
 800d2b8:	3718      	adds	r7, #24
 800d2ba:	46bd      	mov	sp, r7
 800d2bc:	bd80      	pop	{r7, pc}
 800d2be:	bf00      	nop
 800d2c0:	000186a0 	.word	0x000186a0
 800d2c4:	05f5e100 	.word	0x05f5e100

0800d2c8 <SD_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800d2c8:	b580      	push	{r7, lr}
 800d2ca:	b086      	sub	sp, #24
 800d2cc:	af00      	add	r7, sp, #0
 800d2ce:	60b9      	str	r1, [r7, #8]
 800d2d0:	607a      	str	r2, [r7, #4]
 800d2d2:	603b      	str	r3, [r7, #0]
 800d2d4:	4603      	mov	r3, r0
 800d2d6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800d2d8:	2301      	movs	r3, #1
 800d2da:	75fb      	strb	r3, [r7, #23]
  uint32_t timeout = 100000;
 800d2dc:	4b0f      	ldr	r3, [pc, #60]	; (800d31c <SD_write+0x54>)
 800d2de:	613b      	str	r3, [r7, #16]

  if(BSP_SD_WriteBlocks((uint32_t*)buff, 
 800d2e0:	4b0f      	ldr	r3, [pc, #60]	; (800d320 <SD_write+0x58>)
 800d2e2:	683a      	ldr	r2, [r7, #0]
 800d2e4:	6879      	ldr	r1, [r7, #4]
 800d2e6:	68b8      	ldr	r0, [r7, #8]
 800d2e8:	f7fe faec 	bl	800b8c4 <BSP_SD_WriteBlocks>
 800d2ec:	4603      	mov	r3, r0
 800d2ee:	2b00      	cmp	r3, #0
 800d2f0:	d10e      	bne.n	800d310 <SD_write+0x48>
                        (uint32_t)(sector), 
                        count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 800d2f2:	e006      	b.n	800d302 <SD_write+0x3a>
    {
      if (timeout-- == 0)
 800d2f4:	693b      	ldr	r3, [r7, #16]
 800d2f6:	1e5a      	subs	r2, r3, #1
 800d2f8:	613a      	str	r2, [r7, #16]
 800d2fa:	2b00      	cmp	r3, #0
 800d2fc:	d101      	bne.n	800d302 <SD_write+0x3a>
      {
        return RES_ERROR;
 800d2fe:	2301      	movs	r3, #1
 800d300:	e007      	b.n	800d312 <SD_write+0x4a>
    while(BSP_SD_GetCardState()!= MSD_OK)
 800d302:	f7fe fafd 	bl	800b900 <BSP_SD_GetCardState>
 800d306:	4603      	mov	r3, r0
 800d308:	2b00      	cmp	r3, #0
 800d30a:	d1f3      	bne.n	800d2f4 <SD_write+0x2c>
      }
    }    
    res = RES_OK;
 800d30c:	2300      	movs	r3, #0
 800d30e:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 800d310:	7dfb      	ldrb	r3, [r7, #23]
}
 800d312:	4618      	mov	r0, r3
 800d314:	3718      	adds	r7, #24
 800d316:	46bd      	mov	sp, r7
 800d318:	bd80      	pop	{r7, pc}
 800d31a:	bf00      	nop
 800d31c:	000186a0 	.word	0x000186a0
 800d320:	05f5e100 	.word	0x05f5e100

0800d324 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800d324:	b580      	push	{r7, lr}
 800d326:	b08c      	sub	sp, #48	; 0x30
 800d328:	af00      	add	r7, sp, #0
 800d32a:	4603      	mov	r3, r0
 800d32c:	603a      	str	r2, [r7, #0]
 800d32e:	71fb      	strb	r3, [r7, #7]
 800d330:	460b      	mov	r3, r1
 800d332:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800d334:	2301      	movs	r3, #1
 800d336:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;
  
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800d33a:	4b24      	ldr	r3, [pc, #144]	; (800d3cc <SD_ioctl+0xa8>)
 800d33c:	781b      	ldrb	r3, [r3, #0]
 800d33e:	b2db      	uxtb	r3, r3
 800d340:	f003 0301 	and.w	r3, r3, #1
 800d344:	2b00      	cmp	r3, #0
 800d346:	d001      	beq.n	800d34c <SD_ioctl+0x28>
 800d348:	2303      	movs	r3, #3
 800d34a:	e03b      	b.n	800d3c4 <SD_ioctl+0xa0>
  
  switch (cmd)
 800d34c:	79bb      	ldrb	r3, [r7, #6]
 800d34e:	2b03      	cmp	r3, #3
 800d350:	d833      	bhi.n	800d3ba <SD_ioctl+0x96>
 800d352:	a201      	add	r2, pc, #4	; (adr r2, 800d358 <SD_ioctl+0x34>)
 800d354:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d358:	0800d369 	.word	0x0800d369
 800d35c:	0800d371 	.word	0x0800d371
 800d360:	0800d389 	.word	0x0800d389
 800d364:	0800d3a3 	.word	0x0800d3a3
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800d368:	2300      	movs	r3, #0
 800d36a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800d36e:	e027      	b.n	800d3c0 <SD_ioctl+0x9c>
  
  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800d370:	f107 030c 	add.w	r3, r7, #12
 800d374:	4618      	mov	r0, r3
 800d376:	f7fe fad3 	bl	800b920 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800d37a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d37c:	683b      	ldr	r3, [r7, #0]
 800d37e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800d380:	2300      	movs	r3, #0
 800d382:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800d386:	e01b      	b.n	800d3c0 <SD_ioctl+0x9c>
  
  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800d388:	f107 030c 	add.w	r3, r7, #12
 800d38c:	4618      	mov	r0, r3
 800d38e:	f7fe fac7 	bl	800b920 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800d392:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d394:	b29a      	uxth	r2, r3
 800d396:	683b      	ldr	r3, [r7, #0]
 800d398:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800d39a:	2300      	movs	r3, #0
 800d39c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800d3a0:	e00e      	b.n	800d3c0 <SD_ioctl+0x9c>
  
  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800d3a2:	f107 030c 	add.w	r3, r7, #12
 800d3a6:	4618      	mov	r0, r3
 800d3a8:	f7fe faba 	bl	800b920 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize;
 800d3ac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d3ae:	683b      	ldr	r3, [r7, #0]
 800d3b0:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800d3b2:	2300      	movs	r3, #0
 800d3b4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800d3b8:	e002      	b.n	800d3c0 <SD_ioctl+0x9c>
  
  default:
    res = RES_PARERR;
 800d3ba:	2304      	movs	r3, #4
 800d3bc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }
  
  return res;
 800d3c0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800d3c4:	4618      	mov	r0, r3
 800d3c6:	3730      	adds	r7, #48	; 0x30
 800d3c8:	46bd      	mov	sp, r7
 800d3ca:	bd80      	pop	{r7, pc}
 800d3cc:	2000011b 	.word	0x2000011b

0800d3d0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800d3d0:	b580      	push	{r7, lr}
 800d3d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800d3d4:	2200      	movs	r2, #0
 800d3d6:	4912      	ldr	r1, [pc, #72]	; (800d420 <MX_USB_DEVICE_Init+0x50>)
 800d3d8:	4812      	ldr	r0, [pc, #72]	; (800d424 <MX_USB_DEVICE_Init+0x54>)
 800d3da:	f7fe fdec 	bl	800bfb6 <USBD_Init>
 800d3de:	4603      	mov	r3, r0
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	d001      	beq.n	800d3e8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800d3e4:	f7f4 fb6a 	bl	8001abc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800d3e8:	490f      	ldr	r1, [pc, #60]	; (800d428 <MX_USB_DEVICE_Init+0x58>)
 800d3ea:	480e      	ldr	r0, [pc, #56]	; (800d424 <MX_USB_DEVICE_Init+0x54>)
 800d3ec:	f7fe fe0e 	bl	800c00c <USBD_RegisterClass>
 800d3f0:	4603      	mov	r3, r0
 800d3f2:	2b00      	cmp	r3, #0
 800d3f4:	d001      	beq.n	800d3fa <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800d3f6:	f7f4 fb61 	bl	8001abc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800d3fa:	490c      	ldr	r1, [pc, #48]	; (800d42c <MX_USB_DEVICE_Init+0x5c>)
 800d3fc:	4809      	ldr	r0, [pc, #36]	; (800d424 <MX_USB_DEVICE_Init+0x54>)
 800d3fe:	f7fe fd3f 	bl	800be80 <USBD_CDC_RegisterInterface>
 800d402:	4603      	mov	r3, r0
 800d404:	2b00      	cmp	r3, #0
 800d406:	d001      	beq.n	800d40c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800d408:	f7f4 fb58 	bl	8001abc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800d40c:	4805      	ldr	r0, [pc, #20]	; (800d424 <MX_USB_DEVICE_Init+0x54>)
 800d40e:	f7fe fe16 	bl	800c03e <USBD_Start>
 800d412:	4603      	mov	r3, r0
 800d414:	2b00      	cmp	r3, #0
 800d416:	d001      	beq.n	800d41c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800d418:	f7f4 fb50 	bl	8001abc <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800d41c:	bf00      	nop
 800d41e:	bd80      	pop	{r7, pc}
 800d420:	2000021c 	.word	0x2000021c
 800d424:	20001468 	.word	0x20001468
 800d428:	20000018 	.word	0x20000018
 800d42c:	20000204 	.word	0x20000204

0800d430 <LL_TIM_EnableCounter>:
{
 800d430:	b480      	push	{r7}
 800d432:	b083      	sub	sp, #12
 800d434:	af00      	add	r7, sp, #0
 800d436:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	681b      	ldr	r3, [r3, #0]
 800d43c:	f043 0201 	orr.w	r2, r3, #1
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	601a      	str	r2, [r3, #0]
}
 800d444:	bf00      	nop
 800d446:	370c      	adds	r7, #12
 800d448:	46bd      	mov	sp, r7
 800d44a:	bc80      	pop	{r7}
 800d44c:	4770      	bx	lr

0800d44e <LL_TIM_ClearFlag_UPDATE>:
{
 800d44e:	b480      	push	{r7}
 800d450:	b083      	sub	sp, #12
 800d452:	af00      	add	r7, sp, #0
 800d454:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	f06f 0201 	mvn.w	r2, #1
 800d45c:	611a      	str	r2, [r3, #16]
}
 800d45e:	bf00      	nop
 800d460:	370c      	adds	r7, #12
 800d462:	46bd      	mov	sp, r7
 800d464:	bc80      	pop	{r7}
 800d466:	4770      	bx	lr

0800d468 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800d468:	b580      	push	{r7, lr}
 800d46a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
	/* Set Application Buffers */
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800d46c:	2200      	movs	r2, #0
 800d46e:	4905      	ldr	r1, [pc, #20]	; (800d484 <CDC_Init_FS+0x1c>)
 800d470:	4805      	ldr	r0, [pc, #20]	; (800d488 <CDC_Init_FS+0x20>)
 800d472:	f7fe fd1b 	bl	800beac <USBD_CDC_SetTxBuffer>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800d476:	4905      	ldr	r1, [pc, #20]	; (800d48c <CDC_Init_FS+0x24>)
 800d478:	4803      	ldr	r0, [pc, #12]	; (800d488 <CDC_Init_FS+0x20>)
 800d47a:	f7fe fd30 	bl	800bede <USBD_CDC_SetRxBuffer>
	return (USBD_OK);
 800d47e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800d480:	4618      	mov	r0, r3
 800d482:	bd80      	pop	{r7, pc}
 800d484:	20001924 	.word	0x20001924
 800d488:	20001468 	.word	0x20001468
 800d48c:	200017f8 	.word	0x200017f8

0800d490 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800d490:	b480      	push	{r7}
 800d492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
	return (USBD_OK);
 800d494:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800d496:	4618      	mov	r0, r3
 800d498:	46bd      	mov	sp, r7
 800d49a:	bc80      	pop	{r7}
 800d49c:	4770      	bx	lr
	...

0800d4a0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800d4a0:	b480      	push	{r7}
 800d4a2:	b083      	sub	sp, #12
 800d4a4:	af00      	add	r7, sp, #0
 800d4a6:	4603      	mov	r3, r0
 800d4a8:	6039      	str	r1, [r7, #0]
 800d4aa:	71fb      	strb	r3, [r7, #7]
 800d4ac:	4613      	mov	r3, r2
 800d4ae:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
	switch (cmd)
 800d4b0:	79fb      	ldrb	r3, [r7, #7]
 800d4b2:	2b23      	cmp	r3, #35	; 0x23
 800d4b4:	d85c      	bhi.n	800d570 <CDC_Control_FS+0xd0>
 800d4b6:	a201      	add	r2, pc, #4	; (adr r2, 800d4bc <CDC_Control_FS+0x1c>)
 800d4b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4bc:	0800d571 	.word	0x0800d571
 800d4c0:	0800d571 	.word	0x0800d571
 800d4c4:	0800d571 	.word	0x0800d571
 800d4c8:	0800d571 	.word	0x0800d571
 800d4cc:	0800d571 	.word	0x0800d571
 800d4d0:	0800d571 	.word	0x0800d571
 800d4d4:	0800d571 	.word	0x0800d571
 800d4d8:	0800d571 	.word	0x0800d571
 800d4dc:	0800d571 	.word	0x0800d571
 800d4e0:	0800d571 	.word	0x0800d571
 800d4e4:	0800d571 	.word	0x0800d571
 800d4e8:	0800d571 	.word	0x0800d571
 800d4ec:	0800d571 	.word	0x0800d571
 800d4f0:	0800d571 	.word	0x0800d571
 800d4f4:	0800d571 	.word	0x0800d571
 800d4f8:	0800d571 	.word	0x0800d571
 800d4fc:	0800d571 	.word	0x0800d571
 800d500:	0800d571 	.word	0x0800d571
 800d504:	0800d571 	.word	0x0800d571
 800d508:	0800d571 	.word	0x0800d571
 800d50c:	0800d571 	.word	0x0800d571
 800d510:	0800d571 	.word	0x0800d571
 800d514:	0800d571 	.word	0x0800d571
 800d518:	0800d571 	.word	0x0800d571
 800d51c:	0800d571 	.word	0x0800d571
 800d520:	0800d571 	.word	0x0800d571
 800d524:	0800d571 	.word	0x0800d571
 800d528:	0800d571 	.word	0x0800d571
 800d52c:	0800d571 	.word	0x0800d571
 800d530:	0800d571 	.word	0x0800d571
 800d534:	0800d571 	.word	0x0800d571
 800d538:	0800d571 	.word	0x0800d571
 800d53c:	0800d54d 	.word	0x0800d54d
 800d540:	0800d55f 	.word	0x0800d55f
 800d544:	0800d571 	.word	0x0800d571
 800d548:	0800d571 	.word	0x0800d571
		/*******************************************************************************/
		static uint8_t lineCoding[7] // 115200bps, 1stop, no parity, 8bit
		=
		{ 0x00, 0xC2, 0x01, 0x00, 0x00, 0x00, 0x08 }; // 0001c200 >> 115200 arr[3],arr[2],arr[1],arr[0]
	case CDC_SET_LINE_CODING:
		memcpy(lineCoding, pbuf, sizeof(lineCoding));
 800d54c:	4b0c      	ldr	r3, [pc, #48]	; (800d580 <CDC_Control_FS+0xe0>)
 800d54e:	683a      	ldr	r2, [r7, #0]
 800d550:	6810      	ldr	r0, [r2, #0]
 800d552:	6018      	str	r0, [r3, #0]
 800d554:	8891      	ldrh	r1, [r2, #4]
 800d556:	7992      	ldrb	r2, [r2, #6]
 800d558:	8099      	strh	r1, [r3, #4]
 800d55a:	719a      	strb	r2, [r3, #6]
		break;
 800d55c:	e009      	b.n	800d572 <CDC_Control_FS+0xd2>

	case CDC_GET_LINE_CODING:
		memcpy(pbuf, lineCoding, sizeof(lineCoding));
 800d55e:	683b      	ldr	r3, [r7, #0]
 800d560:	4a07      	ldr	r2, [pc, #28]	; (800d580 <CDC_Control_FS+0xe0>)
 800d562:	6810      	ldr	r0, [r2, #0]
 800d564:	6018      	str	r0, [r3, #0]
 800d566:	8891      	ldrh	r1, [r2, #4]
 800d568:	7992      	ldrb	r2, [r2, #6]
 800d56a:	8099      	strh	r1, [r3, #4]
 800d56c:	719a      	strb	r2, [r3, #6]
		break;
 800d56e:	e000      	b.n	800d572 <CDC_Control_FS+0xd2>
	case CDC_SEND_BREAK:

		break;

	default:
		break;
 800d570:	bf00      	nop
	}

	return (USBD_OK);
 800d572:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800d574:	4618      	mov	r0, r3
 800d576:	370c      	adds	r7, #12
 800d578:	46bd      	mov	sp, r7
 800d57a:	bc80      	pop	{r7}
 800d57c:	4770      	bx	lr
 800d57e:	bf00      	nop
 800d580:	20000214 	.word	0x20000214

0800d584 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800d584:	b5b0      	push	{r4, r5, r7, lr}
 800d586:	b08e      	sub	sp, #56	; 0x38
 800d588:	af02      	add	r7, sp, #8
 800d58a:	6078      	str	r0, [r7, #4]
 800d58c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800d58e:	6879      	ldr	r1, [r7, #4]
 800d590:	489f      	ldr	r0, [pc, #636]	; (800d810 <CDC_Receive_FS+0x28c>)
 800d592:	f7fe fca4 	bl	800bede <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800d596:	489e      	ldr	r0, [pc, #632]	; (800d810 <CDC_Receive_FS+0x28c>)
 800d598:	f7fe fce3 	bl	800bf62 <USBD_CDC_ReceivePacket>
	WheelParam wP;
	memcpy(&wP, (void*) (BACKUP_FLASH_ADDR), sizeof(WheelParam));
 800d59c:	4b9d      	ldr	r3, [pc, #628]	; (800d814 <CDC_Receive_FS+0x290>)
 800d59e:	681b      	ldr	r3, [r3, #0]
 800d5a0:	627b      	str	r3, [r7, #36]	; 0x24
	if (UFlag == 0)
 800d5a2:	4b9d      	ldr	r3, [pc, #628]	; (800d818 <CDC_Receive_FS+0x294>)
 800d5a4:	781b      	ldrb	r3, [r3, #0]
 800d5a6:	2b00      	cmp	r3, #0
 800d5a8:	f040 81d2 	bne.w	800d950 <CDC_Receive_FS+0x3cc>
	{
		// Manual
		if (strncmp((const char*) Buf, "m", 1) == 0
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	781a      	ldrb	r2, [r3, #0]
 800d5b0:	4b9a      	ldr	r3, [pc, #616]	; (800d81c <CDC_Receive_FS+0x298>)
 800d5b2:	781b      	ldrb	r3, [r3, #0]
 800d5b4:	1ad3      	subs	r3, r2, r3
 800d5b6:	2b00      	cmp	r3, #0
 800d5b8:	d006      	beq.n	800d5c8 <CDC_Receive_FS+0x44>
				|| strncmp((const char*) Buf, "M", 1) == 0)
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	781a      	ldrb	r2, [r3, #0]
 800d5be:	4b98      	ldr	r3, [pc, #608]	; (800d820 <CDC_Receive_FS+0x29c>)
 800d5c0:	781b      	ldrb	r3, [r3, #0]
 800d5c2:	1ad3      	subs	r3, r2, r3
 800d5c4:	2b00      	cmp	r3, #0
 800d5c6:	d10c      	bne.n	800d5e2 <CDC_Receive_FS+0x5e>
		{
			CDC_Transmit_FS((uint8_t*) Manual, strlen(Manual));
 800d5c8:	4896      	ldr	r0, [pc, #600]	; (800d824 <CDC_Receive_FS+0x2a0>)
 800d5ca:	f7f2 fdfd 	bl	80001c8 <strlen>
 800d5ce:	4603      	mov	r3, r0
 800d5d0:	b29b      	uxth	r3, r3
 800d5d2:	4619      	mov	r1, r3
 800d5d4:	4893      	ldr	r0, [pc, #588]	; (800d824 <CDC_Receive_FS+0x2a0>)
 800d5d6:	f000 fa27 	bl	800da28 <CDC_Transmit_FS>
			bufptr = URxbuf;
 800d5da:	4b93      	ldr	r3, [pc, #588]	; (800d828 <CDC_Receive_FS+0x2a4>)
 800d5dc:	4a93      	ldr	r2, [pc, #588]	; (800d82c <CDC_Receive_FS+0x2a8>)
 800d5de:	601a      	str	r2, [r3, #0]
 800d5e0:	e02a      	b.n	800d638 <CDC_Receive_FS+0xb4>
		}

		// Print Status
		else if (strncmp((const char*) Buf, "p", 1) == 0
 800d5e2:	687b      	ldr	r3, [r7, #4]
 800d5e4:	781a      	ldrb	r2, [r3, #0]
 800d5e6:	4b92      	ldr	r3, [pc, #584]	; (800d830 <CDC_Receive_FS+0x2ac>)
 800d5e8:	781b      	ldrb	r3, [r3, #0]
 800d5ea:	1ad3      	subs	r3, r2, r3
 800d5ec:	2b00      	cmp	r3, #0
 800d5ee:	d006      	beq.n	800d5fe <CDC_Receive_FS+0x7a>
				|| strncmp((const char*) Buf, "P", 1) == 0)
 800d5f0:	687b      	ldr	r3, [r7, #4]
 800d5f2:	781a      	ldrb	r2, [r3, #0]
 800d5f4:	4b8f      	ldr	r3, [pc, #572]	; (800d834 <CDC_Receive_FS+0x2b0>)
 800d5f6:	781b      	ldrb	r3, [r3, #0]
 800d5f8:	1ad3      	subs	r3, r2, r3
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d11c      	bne.n	800d638 <CDC_Receive_FS+0xb4>
		{
			sprintf(UTxbuf, "Input : EncoderTargetCount= %d\r\n"
 800d5fe:	4b8e      	ldr	r3, [pc, #568]	; (800d838 <CDC_Receive_FS+0x2b4>)
 800d600:	6819      	ldr	r1, [r3, #0]
 800d602:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d604:	4b8d      	ldr	r3, [pc, #564]	; (800d83c <CDC_Receive_FS+0x2b8>)
 800d606:	681b      	ldr	r3, [r3, #0]
					"Memory : EncoderTargetCount= %d\r\n"
					"USB Select= %d.0 (default : 3.0)\r\n"
					"Auto triggering= %s\r\n", encoderval,
					wP.encoderTargetCount, usbselect,
					(bFlag == true) ? ("Started\r\n") : ("Disabled\r\n"));
 800d608:	4a8d      	ldr	r2, [pc, #564]	; (800d840 <CDC_Receive_FS+0x2bc>)
 800d60a:	7812      	ldrb	r2, [r2, #0]
			sprintf(UTxbuf, "Input : EncoderTargetCount= %d\r\n"
 800d60c:	2a01      	cmp	r2, #1
 800d60e:	d101      	bne.n	800d614 <CDC_Receive_FS+0x90>
 800d610:	4a8c      	ldr	r2, [pc, #560]	; (800d844 <CDC_Receive_FS+0x2c0>)
 800d612:	e000      	b.n	800d616 <CDC_Receive_FS+0x92>
 800d614:	4a8c      	ldr	r2, [pc, #560]	; (800d848 <CDC_Receive_FS+0x2c4>)
 800d616:	9201      	str	r2, [sp, #4]
 800d618:	9300      	str	r3, [sp, #0]
 800d61a:	4603      	mov	r3, r0
 800d61c:	460a      	mov	r2, r1
 800d61e:	498b      	ldr	r1, [pc, #556]	; (800d84c <CDC_Receive_FS+0x2c8>)
 800d620:	488b      	ldr	r0, [pc, #556]	; (800d850 <CDC_Receive_FS+0x2cc>)
 800d622:	f001 fb8d 	bl	800ed40 <siprintf>
			CDC_Transmit_FS((uint8_t*) UTxbuf, strlen(UTxbuf));
 800d626:	488a      	ldr	r0, [pc, #552]	; (800d850 <CDC_Receive_FS+0x2cc>)
 800d628:	f7f2 fdce 	bl	80001c8 <strlen>
 800d62c:	4603      	mov	r3, r0
 800d62e:	b29b      	uxth	r3, r3
 800d630:	4619      	mov	r1, r3
 800d632:	4887      	ldr	r0, [pc, #540]	; (800d850 <CDC_Receive_FS+0x2cc>)
 800d634:	f000 f9f8 	bl	800da28 <CDC_Transmit_FS>
		}

		// Input Data
		if (strncmp((const char*) Buf, "i", 1) == 0
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	781a      	ldrb	r2, [r3, #0]
 800d63c:	4b85      	ldr	r3, [pc, #532]	; (800d854 <CDC_Receive_FS+0x2d0>)
 800d63e:	781b      	ldrb	r3, [r3, #0]
 800d640:	1ad3      	subs	r3, r2, r3
 800d642:	2b00      	cmp	r3, #0
 800d644:	d006      	beq.n	800d654 <CDC_Receive_FS+0xd0>
				|| strncmp((const char*) Buf, "I", 1) == 0)
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	781a      	ldrb	r2, [r3, #0]
 800d64a:	4b83      	ldr	r3, [pc, #524]	; (800d858 <CDC_Receive_FS+0x2d4>)
 800d64c:	781b      	ldrb	r3, [r3, #0]
 800d64e:	1ad3      	subs	r3, r2, r3
 800d650:	2b00      	cmp	r3, #0
 800d652:	d103      	bne.n	800d65c <CDC_Receive_FS+0xd8>
		{
			UFlag = 1;
 800d654:	4b70      	ldr	r3, [pc, #448]	; (800d818 <CDC_Receive_FS+0x294>)
 800d656:	2201      	movs	r2, #1
 800d658:	701a      	strb	r2, [r3, #0]
 800d65a:	e1b9      	b.n	800d9d0 <CDC_Receive_FS+0x44c>
		}

		// Save
		else if (strncmp((const char*) Buf, "h", 1) == 0
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	781a      	ldrb	r2, [r3, #0]
 800d660:	4b7e      	ldr	r3, [pc, #504]	; (800d85c <CDC_Receive_FS+0x2d8>)
 800d662:	781b      	ldrb	r3, [r3, #0]
 800d664:	1ad3      	subs	r3, r2, r3
 800d666:	2b00      	cmp	r3, #0
 800d668:	d007      	beq.n	800d67a <CDC_Receive_FS+0xf6>
				|| strncmp((const char*) Buf, "H", 1) == 0)
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	781a      	ldrb	r2, [r3, #0]
 800d66e:	4b7c      	ldr	r3, [pc, #496]	; (800d860 <CDC_Receive_FS+0x2dc>)
 800d670:	781b      	ldrb	r3, [r3, #0]
 800d672:	1ad3      	subs	r3, r2, r3
 800d674:	2b00      	cmp	r3, #0
 800d676:	f040 80a2 	bne.w	800d7be <CDC_Receive_FS+0x23a>

			 }
			 }
			 HAL_FLASH_Lock();
			 */
			wP.encoderTargetCount = encoderval;
 800d67a:	4b6f      	ldr	r3, [pc, #444]	; (800d838 <CDC_Receive_FS+0x2b4>)
 800d67c:	681b      	ldr	r3, [r3, #0]
 800d67e:	627b      	str	r3, [r7, #36]	; 0x24
			uint32_t SectorError = 0;
 800d680:	2300      	movs	r3, #0
 800d682:	623b      	str	r3, [r7, #32]
			HAL_FLASH_Unlock();
 800d684:	f7f7 f9c6 	bl	8004a14 <HAL_FLASH_Unlock>
			FLASH_EraseInitTypeDef EraseInitStruct;
			EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 800d688:	2300      	movs	r3, #0
 800d68a:	60fb      	str	r3, [r7, #12]
			EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800d68c:	2302      	movs	r3, #2
 800d68e:	61fb      	str	r3, [r7, #28]
			EraseInitStruct.Banks = FLASH_BANK_1;
 800d690:	2301      	movs	r3, #1
 800d692:	613b      	str	r3, [r7, #16]
			EraseInitStruct.Sector = FLASH_SECTOR_11;
 800d694:	230b      	movs	r3, #11
 800d696:	617b      	str	r3, [r7, #20]
			EraseInitStruct.NbSectors = 1;
 800d698:	2301      	movs	r3, #1
 800d69a:	61bb      	str	r3, [r7, #24]
			if (HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError) != HAL_OK)
 800d69c:	f107 0220 	add.w	r2, r7, #32
 800d6a0:	f107 030c 	add.w	r3, r7, #12
 800d6a4:	4611      	mov	r1, r2
 800d6a6:	4618      	mov	r0, r3
 800d6a8:	f7f7 fb1a 	bl	8004ce0 <HAL_FLASHEx_Erase>
 800d6ac:	4603      	mov	r3, r0
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	d013      	beq.n	800d6da <CDC_Receive_FS+0x156>
			{
				int errorcode = HAL_FLASH_GetError();
 800d6b2:	f7f7 f9e1 	bl	8004a78 <HAL_FLASH_GetError>
 800d6b6:	4603      	mov	r3, r0
 800d6b8:	62bb      	str	r3, [r7, #40]	; 0x28
				sprintf(UTxbuf, "Error Code : %d\r\n", errorcode);
 800d6ba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d6bc:	4969      	ldr	r1, [pc, #420]	; (800d864 <CDC_Receive_FS+0x2e0>)
 800d6be:	4864      	ldr	r0, [pc, #400]	; (800d850 <CDC_Receive_FS+0x2cc>)
 800d6c0:	f001 fb3e 	bl	800ed40 <siprintf>
				CDC_Transmit_FS((uint8_t*) UTxbuf, strlen(UTxbuf));
 800d6c4:	4862      	ldr	r0, [pc, #392]	; (800d850 <CDC_Receive_FS+0x2cc>)
 800d6c6:	f7f2 fd7f 	bl	80001c8 <strlen>
 800d6ca:	4603      	mov	r3, r0
 800d6cc:	b29b      	uxth	r3, r3
 800d6ce:	4619      	mov	r1, r3
 800d6d0:	485f      	ldr	r0, [pc, #380]	; (800d850 <CDC_Receive_FS+0x2cc>)
 800d6d2:	f000 f9a9 	bl	800da28 <CDC_Transmit_FS>
				return HAL_ERROR;
 800d6d6:	2301      	movs	r3, #1
 800d6d8:	e17b      	b.n	800d9d2 <CDC_Receive_FS+0x44e>
			}

			/* Clear cache for flash */
			__HAL_FLASH_DATA_CACHE_DISABLE();
 800d6da:	4b63      	ldr	r3, [pc, #396]	; (800d868 <CDC_Receive_FS+0x2e4>)
 800d6dc:	681b      	ldr	r3, [r3, #0]
 800d6de:	4a62      	ldr	r2, [pc, #392]	; (800d868 <CDC_Receive_FS+0x2e4>)
 800d6e0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d6e4:	6013      	str	r3, [r2, #0]
			__HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800d6e6:	4b60      	ldr	r3, [pc, #384]	; (800d868 <CDC_Receive_FS+0x2e4>)
 800d6e8:	681b      	ldr	r3, [r3, #0]
 800d6ea:	4a5f      	ldr	r2, [pc, #380]	; (800d868 <CDC_Receive_FS+0x2e4>)
 800d6ec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d6f0:	6013      	str	r3, [r2, #0]

			__HAL_FLASH_DATA_CACHE_RESET();
 800d6f2:	4b5d      	ldr	r3, [pc, #372]	; (800d868 <CDC_Receive_FS+0x2e4>)
 800d6f4:	681b      	ldr	r3, [r3, #0]
 800d6f6:	4a5c      	ldr	r2, [pc, #368]	; (800d868 <CDC_Receive_FS+0x2e4>)
 800d6f8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800d6fc:	6013      	str	r3, [r2, #0]
 800d6fe:	4b5a      	ldr	r3, [pc, #360]	; (800d868 <CDC_Receive_FS+0x2e4>)
 800d700:	681b      	ldr	r3, [r3, #0]
 800d702:	4a59      	ldr	r2, [pc, #356]	; (800d868 <CDC_Receive_FS+0x2e4>)
 800d704:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d708:	6013      	str	r3, [r2, #0]
			__HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800d70a:	4b57      	ldr	r3, [pc, #348]	; (800d868 <CDC_Receive_FS+0x2e4>)
 800d70c:	681b      	ldr	r3, [r3, #0]
 800d70e:	4a56      	ldr	r2, [pc, #344]	; (800d868 <CDC_Receive_FS+0x2e4>)
 800d710:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800d714:	6013      	str	r3, [r2, #0]
 800d716:	4b54      	ldr	r3, [pc, #336]	; (800d868 <CDC_Receive_FS+0x2e4>)
 800d718:	681b      	ldr	r3, [r3, #0]
 800d71a:	4a53      	ldr	r2, [pc, #332]	; (800d868 <CDC_Receive_FS+0x2e4>)
 800d71c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d720:	6013      	str	r3, [r2, #0]

			__HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800d722:	4b51      	ldr	r3, [pc, #324]	; (800d868 <CDC_Receive_FS+0x2e4>)
 800d724:	681b      	ldr	r3, [r3, #0]
 800d726:	4a50      	ldr	r2, [pc, #320]	; (800d868 <CDC_Receive_FS+0x2e4>)
 800d728:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800d72c:	6013      	str	r3, [r2, #0]
			__HAL_FLASH_DATA_CACHE_ENABLE();
 800d72e:	4b4e      	ldr	r3, [pc, #312]	; (800d868 <CDC_Receive_FS+0x2e4>)
 800d730:	681b      	ldr	r3, [r3, #0]
 800d732:	4a4d      	ldr	r2, [pc, #308]	; (800d868 <CDC_Receive_FS+0x2e4>)
 800d734:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800d738:	6013      	str	r3, [r2, #0]

			HAL_StatusTypeDef FlashStatus = HAL_OK;
 800d73a:	2300      	movs	r3, #0
 800d73c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			register uint32_t *_targetAddr = (uint32_t*) (&wP);
 800d740:	f107 0524 	add.w	r5, r7, #36	; 0x24
			 uint32_t errorcode = HAL_FLASH_GetError();
			 return HAL_ERROR;
			 }
			 }
			 */
			for (uint8_t i = 0; i <= (sizeof(WheelParam) * 2); i +=
 800d744:	2300      	movs	r3, #0
 800d746:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800d74a:	e01c      	b.n	800d786 <CDC_Receive_FS+0x202>
					sizeof(uint32_t))
			{
				FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
				BACKUP_FLASH_ADDR + i, _targetAddr[i / sizeof(uint32_t)]);
 800d74c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800d750:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 800d754:	f503 2360 	add.w	r3, r3, #917504	; 0xe0000
				FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 800d758:	4619      	mov	r1, r3
				BACKUP_FLASH_ADDR + i, _targetAddr[i / sizeof(uint32_t)]);
 800d75a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800d75e:	089b      	lsrs	r3, r3, #2
 800d760:	b2db      	uxtb	r3, r3
 800d762:	009b      	lsls	r3, r3, #2
 800d764:	442b      	add	r3, r5
 800d766:	681b      	ldr	r3, [r3, #0]
				FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 800d768:	f04f 0400 	mov.w	r4, #0
 800d76c:	461a      	mov	r2, r3
 800d76e:	4623      	mov	r3, r4
 800d770:	2002      	movs	r0, #2
 800d772:	f7f7 f8fb 	bl	800496c <HAL_FLASH_Program>
 800d776:	4603      	mov	r3, r0
 800d778:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			for (uint8_t i = 0; i <= (sizeof(WheelParam) * 2); i +=
 800d77c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800d780:	3304      	adds	r3, #4
 800d782:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800d786:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800d78a:	2b08      	cmp	r3, #8
 800d78c:	d9de      	bls.n	800d74c <CDC_Receive_FS+0x1c8>
				//while (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
				//FLASH_USER_START_ADDR + i, _targetAddr[i / sizeof(uint32_t)])
				//	!= HAL_OK)
				//;
			}
			HAL_FLASH_Lock();
 800d78e:	f7f7 f963 	bl	8004a58 <HAL_FLASH_Lock>
			sprintf(UTxbuf, "Save %s",
 800d792:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d796:	2b00      	cmp	r3, #0
 800d798:	d101      	bne.n	800d79e <CDC_Receive_FS+0x21a>
 800d79a:	4b34      	ldr	r3, [pc, #208]	; (800d86c <CDC_Receive_FS+0x2e8>)
 800d79c:	e000      	b.n	800d7a0 <CDC_Receive_FS+0x21c>
 800d79e:	4b34      	ldr	r3, [pc, #208]	; (800d870 <CDC_Receive_FS+0x2ec>)
 800d7a0:	461a      	mov	r2, r3
 800d7a2:	4934      	ldr	r1, [pc, #208]	; (800d874 <CDC_Receive_FS+0x2f0>)
 800d7a4:	482a      	ldr	r0, [pc, #168]	; (800d850 <CDC_Receive_FS+0x2cc>)
 800d7a6:	f001 facb 	bl	800ed40 <siprintf>
					(FlashStatus == HAL_OK) ? ("Complete\r\n") : ("Fail\r\n"));
			CDC_Transmit_FS((uint8_t*) UTxbuf, strlen(UTxbuf));
 800d7aa:	4829      	ldr	r0, [pc, #164]	; (800d850 <CDC_Receive_FS+0x2cc>)
 800d7ac:	f7f2 fd0c 	bl	80001c8 <strlen>
 800d7b0:	4603      	mov	r3, r0
 800d7b2:	b29b      	uxth	r3, r3
 800d7b4:	4619      	mov	r1, r3
 800d7b6:	4826      	ldr	r0, [pc, #152]	; (800d850 <CDC_Receive_FS+0x2cc>)
 800d7b8:	f000 f936 	bl	800da28 <CDC_Transmit_FS>
		{
 800d7bc:	e108      	b.n	800d9d0 <CDC_Receive_FS+0x44c>
		}

		// USB 2.0
		else if (strncmp((const char*) Buf, "2", 1) == 0)
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	781a      	ldrb	r2, [r3, #0]
 800d7c2:	4b2d      	ldr	r3, [pc, #180]	; (800d878 <CDC_Receive_FS+0x2f4>)
 800d7c4:	781b      	ldrb	r3, [r3, #0]
 800d7c6:	1ad3      	subs	r3, r2, r3
 800d7c8:	2b00      	cmp	r3, #0
 800d7ca:	d10c      	bne.n	800d7e6 <CDC_Receive_FS+0x262>
		{
			CDC_Transmit_FS((uint8_t*) "USB Select 2.0\r\n", 16);
 800d7cc:	2110      	movs	r1, #16
 800d7ce:	482b      	ldr	r0, [pc, #172]	; (800d87c <CDC_Receive_FS+0x2f8>)
 800d7d0:	f000 f92a 	bl	800da28 <CDC_Transmit_FS>
			usbselect = 2;
 800d7d4:	4b19      	ldr	r3, [pc, #100]	; (800d83c <CDC_Receive_FS+0x2b8>)
 800d7d6:	2202      	movs	r2, #2
 800d7d8:	601a      	str	r2, [r3, #0]
			CAN_Transmit(usbselect);
 800d7da:	4b18      	ldr	r3, [pc, #96]	; (800d83c <CDC_Receive_FS+0x2b8>)
 800d7dc:	681b      	ldr	r3, [r3, #0]
 800d7de:	4618      	mov	r0, r3
 800d7e0:	f7f3 fc6a 	bl	80010b8 <CAN_Transmit>
 800d7e4:	e0f4      	b.n	800d9d0 <CDC_Receive_FS+0x44c>
		}
		// USB 3.0
		else if (strncmp((const char*) Buf, "3", 1) == 0)
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	781a      	ldrb	r2, [r3, #0]
 800d7ea:	4b25      	ldr	r3, [pc, #148]	; (800d880 <CDC_Receive_FS+0x2fc>)
 800d7ec:	781b      	ldrb	r3, [r3, #0]
 800d7ee:	1ad3      	subs	r3, r2, r3
 800d7f0:	2b00      	cmp	r3, #0
 800d7f2:	d149      	bne.n	800d888 <CDC_Receive_FS+0x304>
		{
			CDC_Transmit_FS((uint8_t*) "USB Select 3.0\r\n", 16);
 800d7f4:	2110      	movs	r1, #16
 800d7f6:	4823      	ldr	r0, [pc, #140]	; (800d884 <CDC_Receive_FS+0x300>)
 800d7f8:	f000 f916 	bl	800da28 <CDC_Transmit_FS>
			usbselect = 3;
 800d7fc:	4b0f      	ldr	r3, [pc, #60]	; (800d83c <CDC_Receive_FS+0x2b8>)
 800d7fe:	2203      	movs	r2, #3
 800d800:	601a      	str	r2, [r3, #0]
			CAN_Transmit(usbselect);
 800d802:	4b0e      	ldr	r3, [pc, #56]	; (800d83c <CDC_Receive_FS+0x2b8>)
 800d804:	681b      	ldr	r3, [r3, #0]
 800d806:	4618      	mov	r0, r3
 800d808:	f7f3 fc56 	bl	80010b8 <CAN_Transmit>
 800d80c:	e0e0      	b.n	800d9d0 <CDC_Receive_FS+0x44c>
 800d80e:	bf00      	nop
 800d810:	20001468 	.word	0x20001468
 800d814:	080e0000 	.word	0x080e0000
 800d818:	20000461 	.word	0x20000461
 800d81c:	08010508 	.word	0x08010508
 800d820:	0801050c 	.word	0x0801050c
 800d824:	20000120 	.word	0x20000120
 800d828:	2000172c 	.word	0x2000172c
 800d82c:	20001730 	.word	0x20001730
 800d830:	08010510 	.word	0x08010510
 800d834:	08010514 	.word	0x08010514
 800d838:	20000464 	.word	0x20000464
 800d83c:	2000011c 	.word	0x2000011c
 800d840:	20000460 	.word	0x20000460
 800d844:	08010518 	.word	0x08010518
 800d848:	08010524 	.word	0x08010524
 800d84c:	08010530 	.word	0x08010530
 800d850:	20000484 	.word	0x20000484
 800d854:	080105ac 	.word	0x080105ac
 800d858:	080105b0 	.word	0x080105b0
 800d85c:	080105b4 	.word	0x080105b4
 800d860:	080105b8 	.word	0x080105b8
 800d864:	080105bc 	.word	0x080105bc
 800d868:	40023c00 	.word	0x40023c00
 800d86c:	080105d0 	.word	0x080105d0
 800d870:	080105dc 	.word	0x080105dc
 800d874:	080105e4 	.word	0x080105e4
 800d878:	080105ec 	.word	0x080105ec
 800d87c:	080105f0 	.word	0x080105f0
 800d880:	08010604 	.word	0x08010604
 800d884:	08010608 	.word	0x08010608
		}

		// Force Trigger
		else if (strncmp((const char*) Buf, "f", 1) == 0
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	781a      	ldrb	r2, [r3, #0]
 800d88c:	4b53      	ldr	r3, [pc, #332]	; (800d9dc <CDC_Receive_FS+0x458>)
 800d88e:	781b      	ldrb	r3, [r3, #0]
 800d890:	1ad3      	subs	r3, r2, r3
 800d892:	2b00      	cmp	r3, #0
 800d894:	d006      	beq.n	800d8a4 <CDC_Receive_FS+0x320>
				|| strncmp((const char*) Buf, "F", 1) == 0)
 800d896:	687b      	ldr	r3, [r7, #4]
 800d898:	781a      	ldrb	r2, [r3, #0]
 800d89a:	4b51      	ldr	r3, [pc, #324]	; (800d9e0 <CDC_Receive_FS+0x45c>)
 800d89c:	781b      	ldrb	r3, [r3, #0]
 800d89e:	1ad3      	subs	r3, r2, r3
 800d8a0:	2b00      	cmp	r3, #0
 800d8a2:	d116      	bne.n	800d8d2 <CDC_Receive_FS+0x34e>
		{
			HAL_GPIO_WritePin(SIG_AUTOFOCUS_GPIO_Port, SIG_AUTOFOCUS_Pin,
 800d8a4:	2201      	movs	r2, #1
 800d8a6:	2120      	movs	r1, #32
 800d8a8:	484e      	ldr	r0, [pc, #312]	; (800d9e4 <CDC_Receive_FS+0x460>)
 800d8aa:	f7f7 fcf6 	bl	800529a <HAL_GPIO_WritePin>
					GPIO_PIN_SET);
			HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin,
 800d8ae:	2201      	movs	r2, #1
 800d8b0:	2110      	movs	r1, #16
 800d8b2:	484c      	ldr	r0, [pc, #304]	; (800d9e4 <CDC_Receive_FS+0x460>)
 800d8b4:	f7f7 fcf1 	bl	800529a <HAL_GPIO_WritePin>
					GPIO_PIN_SET);
			HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin,
 800d8b8:	2200      	movs	r2, #0
 800d8ba:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d8be:	484a      	ldr	r0, [pc, #296]	; (800d9e8 <CDC_Receive_FS+0x464>)
 800d8c0:	f7f7 fceb 	bl	800529a <HAL_GPIO_WritePin>
					GPIO_PIN_RESET);
			LL_TIM_ClearFlag_UPDATE(TIM3);
 800d8c4:	4849      	ldr	r0, [pc, #292]	; (800d9ec <CDC_Receive_FS+0x468>)
 800d8c6:	f7ff fdc2 	bl	800d44e <LL_TIM_ClearFlag_UPDATE>
			LL_TIM_EnableCounter(TIM3);
 800d8ca:	4848      	ldr	r0, [pc, #288]	; (800d9ec <CDC_Receive_FS+0x468>)
 800d8cc:	f7ff fdb0 	bl	800d430 <LL_TIM_EnableCounter>
 800d8d0:	e07e      	b.n	800d9d0 <CDC_Receive_FS+0x44c>
		}

		// Auto Trigger
		else if (strncmp((const char*) Buf, "a", 1) == 0
 800d8d2:	687b      	ldr	r3, [r7, #4]
 800d8d4:	781a      	ldrb	r2, [r3, #0]
 800d8d6:	4b46      	ldr	r3, [pc, #280]	; (800d9f0 <CDC_Receive_FS+0x46c>)
 800d8d8:	781b      	ldrb	r3, [r3, #0]
 800d8da:	1ad3      	subs	r3, r2, r3
 800d8dc:	2b00      	cmp	r3, #0
 800d8de:	d006      	beq.n	800d8ee <CDC_Receive_FS+0x36a>
				|| strncmp((const char*) Buf, "A", 1) == 0)
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	781a      	ldrb	r2, [r3, #0]
 800d8e4:	4b43      	ldr	r3, [pc, #268]	; (800d9f4 <CDC_Receive_FS+0x470>)
 800d8e6:	781b      	ldrb	r3, [r3, #0]
 800d8e8:	1ad3      	subs	r3, r2, r3
 800d8ea:	2b00      	cmp	r3, #0
 800d8ec:	d110      	bne.n	800d910 <CDC_Receive_FS+0x38c>
		{
			// CW
			TIM8->CNT = 0;
 800d8ee:	4b42      	ldr	r3, [pc, #264]	; (800d9f8 <CDC_Receive_FS+0x474>)
 800d8f0:	2200      	movs	r2, #0
 800d8f2:	625a      	str	r2, [r3, #36]	; 0x24
			A_PLS_CNT = 0;
 800d8f4:	4b41      	ldr	r3, [pc, #260]	; (800d9fc <CDC_Receive_FS+0x478>)
 800d8f6:	2200      	movs	r2, #0
 800d8f8:	601a      	str	r2, [r3, #0]
			B_PLS_CNT = 0;
 800d8fa:	4b41      	ldr	r3, [pc, #260]	; (800da00 <CDC_Receive_FS+0x47c>)
 800d8fc:	2200      	movs	r2, #0
 800d8fe:	601a      	str	r2, [r3, #0]
			/*
			TIM8->CNT = 65535;
			A_PLS_CNT = 65535;
			B_PLS_CNT = 65535;
			*/
			bFlag = 1;
 800d900:	4b40      	ldr	r3, [pc, #256]	; (800da04 <CDC_Receive_FS+0x480>)
 800d902:	2201      	movs	r2, #1
 800d904:	701a      	strb	r2, [r3, #0]
			CDC_Transmit_FS((uint8_t*) "AutoTrigger Started!\r\n", 22); // ACK
 800d906:	2116      	movs	r1, #22
 800d908:	483f      	ldr	r0, [pc, #252]	; (800da08 <CDC_Receive_FS+0x484>)
 800d90a:	f000 f88d 	bl	800da28 <CDC_Transmit_FS>
 800d90e:	e05f      	b.n	800d9d0 <CDC_Receive_FS+0x44c>
		}
		// Stop
		else if (strncmp((const char*) Buf, "t", 1) == 0
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	781a      	ldrb	r2, [r3, #0]
 800d914:	4b3d      	ldr	r3, [pc, #244]	; (800da0c <CDC_Receive_FS+0x488>)
 800d916:	781b      	ldrb	r3, [r3, #0]
 800d918:	1ad3      	subs	r3, r2, r3
 800d91a:	2b00      	cmp	r3, #0
 800d91c:	d006      	beq.n	800d92c <CDC_Receive_FS+0x3a8>
				|| strncmp((const char*) Buf, "T", 1) == 0)
 800d91e:	687b      	ldr	r3, [r7, #4]
 800d920:	781a      	ldrb	r2, [r3, #0]
 800d922:	4b3b      	ldr	r3, [pc, #236]	; (800da10 <CDC_Receive_FS+0x48c>)
 800d924:	781b      	ldrb	r3, [r3, #0]
 800d926:	1ad3      	subs	r3, r2, r3
 800d928:	2b00      	cmp	r3, #0
 800d92a:	d107      	bne.n	800d93c <CDC_Receive_FS+0x3b8>
		{
			bFlag = 0;
 800d92c:	4b35      	ldr	r3, [pc, #212]	; (800da04 <CDC_Receive_FS+0x480>)
 800d92e:	2200      	movs	r2, #0
 800d930:	701a      	strb	r2, [r3, #0]
			CDC_Transmit_FS((uint8_t*) "Stopped!\r\n", 10); // ACK
 800d932:	210a      	movs	r1, #10
 800d934:	4837      	ldr	r0, [pc, #220]	; (800da14 <CDC_Receive_FS+0x490>)
 800d936:	f000 f877 	bl	800da28 <CDC_Transmit_FS>
 800d93a:	e049      	b.n	800d9d0 <CDC_Receive_FS+0x44c>
		}
		else
		{
			CDC_Transmit_FS((uint8_t*) Manual, strlen(Manual));
 800d93c:	4836      	ldr	r0, [pc, #216]	; (800da18 <CDC_Receive_FS+0x494>)
 800d93e:	f7f2 fc43 	bl	80001c8 <strlen>
 800d942:	4603      	mov	r3, r0
 800d944:	b29b      	uxth	r3, r3
 800d946:	4619      	mov	r1, r3
 800d948:	4833      	ldr	r0, [pc, #204]	; (800da18 <CDC_Receive_FS+0x494>)
 800d94a:	f000 f86d 	bl	800da28 <CDC_Transmit_FS>
 800d94e:	e03f      	b.n	800d9d0 <CDC_Receive_FS+0x44c>

	}

	else
	{
		for (uint16_t i = 0; i < *Len; i++)
 800d950:	2300      	movs	r3, #0
 800d952:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800d954:	e037      	b.n	800d9c6 <CDC_Receive_FS+0x442>
		{
			*bufptr = Buf[i];
 800d956:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800d958:	687a      	ldr	r2, [r7, #4]
 800d95a:	441a      	add	r2, r3
 800d95c:	4b2f      	ldr	r3, [pc, #188]	; (800da1c <CDC_Receive_FS+0x498>)
 800d95e:	681b      	ldr	r3, [r3, #0]
 800d960:	7812      	ldrb	r2, [r2, #0]
 800d962:	701a      	strb	r2, [r3, #0]
			CDC_Transmit_FS((uint8_t*) bufptr, 1);
 800d964:	4b2d      	ldr	r3, [pc, #180]	; (800da1c <CDC_Receive_FS+0x498>)
 800d966:	681b      	ldr	r3, [r3, #0]
 800d968:	2101      	movs	r1, #1
 800d96a:	4618      	mov	r0, r3
 800d96c:	f000 f85c 	bl	800da28 <CDC_Transmit_FS>
			bufptr++;
 800d970:	4b2a      	ldr	r3, [pc, #168]	; (800da1c <CDC_Receive_FS+0x498>)
 800d972:	681b      	ldr	r3, [r3, #0]
 800d974:	3301      	adds	r3, #1
 800d976:	4a29      	ldr	r2, [pc, #164]	; (800da1c <CDC_Receive_FS+0x498>)
 800d978:	6013      	str	r3, [r2, #0]
			if (Buf[i] == '\r' || Buf[i] == '\n')
 800d97a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800d97c:	687a      	ldr	r2, [r7, #4]
 800d97e:	4413      	add	r3, r2
 800d980:	781b      	ldrb	r3, [r3, #0]
 800d982:	2b0d      	cmp	r3, #13
 800d984:	d005      	beq.n	800d992 <CDC_Receive_FS+0x40e>
 800d986:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800d988:	687a      	ldr	r2, [r7, #4]
 800d98a:	4413      	add	r3, r2
 800d98c:	781b      	ldrb	r3, [r3, #0]
 800d98e:	2b0a      	cmp	r3, #10
 800d990:	d106      	bne.n	800d9a0 <CDC_Receive_FS+0x41c>
			{
				EnterFlag = 1;
 800d992:	4b23      	ldr	r3, [pc, #140]	; (800da20 <CDC_Receive_FS+0x49c>)
 800d994:	2201      	movs	r2, #1
 800d996:	701a      	strb	r2, [r3, #0]
				bufptr = URxbuf;
 800d998:	4b20      	ldr	r3, [pc, #128]	; (800da1c <CDC_Receive_FS+0x498>)
 800d99a:	4a22      	ldr	r2, [pc, #136]	; (800da24 <CDC_Receive_FS+0x4a0>)
 800d99c:	601a      	str	r2, [r3, #0]
 800d99e:	e00f      	b.n	800d9c0 <CDC_Receive_FS+0x43c>
			}
			else if (Buf[i] == '\b')
 800d9a0:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800d9a2:	687a      	ldr	r2, [r7, #4]
 800d9a4:	4413      	add	r3, r2
 800d9a6:	781b      	ldrb	r3, [r3, #0]
 800d9a8:	2b08      	cmp	r3, #8
 800d9aa:	d109      	bne.n	800d9c0 <CDC_Receive_FS+0x43c>
			{
				if (bufptr != URxbuf)
 800d9ac:	4b1b      	ldr	r3, [pc, #108]	; (800da1c <CDC_Receive_FS+0x498>)
 800d9ae:	681b      	ldr	r3, [r3, #0]
 800d9b0:	4a1c      	ldr	r2, [pc, #112]	; (800da24 <CDC_Receive_FS+0x4a0>)
 800d9b2:	4293      	cmp	r3, r2
 800d9b4:	d004      	beq.n	800d9c0 <CDC_Receive_FS+0x43c>
				{
					bufptr--;
 800d9b6:	4b19      	ldr	r3, [pc, #100]	; (800da1c <CDC_Receive_FS+0x498>)
 800d9b8:	681b      	ldr	r3, [r3, #0]
 800d9ba:	3b01      	subs	r3, #1
 800d9bc:	4a17      	ldr	r2, [pc, #92]	; (800da1c <CDC_Receive_FS+0x498>)
 800d9be:	6013      	str	r3, [r2, #0]
		for (uint16_t i = 0; i < *Len; i++)
 800d9c0:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800d9c2:	3301      	adds	r3, #1
 800d9c4:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800d9c6:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800d9c8:	683b      	ldr	r3, [r7, #0]
 800d9ca:	681b      	ldr	r3, [r3, #0]
 800d9cc:	429a      	cmp	r2, r3
 800d9ce:	d3c2      	bcc.n	800d956 <CDC_Receive_FS+0x3d2>
				}
			}
		}
	}
	return (USBD_OK);
 800d9d0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800d9d2:	4618      	mov	r0, r3
 800d9d4:	3730      	adds	r7, #48	; 0x30
 800d9d6:	46bd      	mov	sp, r7
 800d9d8:	bdb0      	pop	{r4, r5, r7, pc}
 800d9da:	bf00      	nop
 800d9dc:	0801061c 	.word	0x0801061c
 800d9e0:	08010620 	.word	0x08010620
 800d9e4:	40021800 	.word	0x40021800
 800d9e8:	40021000 	.word	0x40021000
 800d9ec:	40000400 	.word	0x40000400
 800d9f0:	08010624 	.word	0x08010624
 800d9f4:	08010628 	.word	0x08010628
 800d9f8:	40010400 	.word	0x40010400
 800d9fc:	20000458 	.word	0x20000458
 800da00:	2000045c 	.word	0x2000045c
 800da04:	20000460 	.word	0x20000460
 800da08:	0801062c 	.word	0x0801062c
 800da0c:	08010644 	.word	0x08010644
 800da10:	08010648 	.word	0x08010648
 800da14:	0801064c 	.word	0x0801064c
 800da18:	20000120 	.word	0x20000120
 800da1c:	2000172c 	.word	0x2000172c
 800da20:	20000462 	.word	0x20000462
 800da24:	20001730 	.word	0x20001730

0800da28 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800da28:	b580      	push	{r7, lr}
 800da2a:	b084      	sub	sp, #16
 800da2c:	af00      	add	r7, sp, #0
 800da2e:	6078      	str	r0, [r7, #4]
 800da30:	460b      	mov	r3, r1
 800da32:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800da34:	2300      	movs	r3, #0
 800da36:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
	USBD_CDC_HandleTypeDef *hcdc =
 800da38:	4b0d      	ldr	r3, [pc, #52]	; (800da70 <CDC_Transmit_FS+0x48>)
 800da3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800da3e:	60bb      	str	r3, [r7, #8]
			(USBD_CDC_HandleTypeDef*) hUsbDeviceFS.pClassData;
	if (hcdc->TxState != 0)
 800da40:	68bb      	ldr	r3, [r7, #8]
 800da42:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800da46:	2b00      	cmp	r3, #0
 800da48:	d001      	beq.n	800da4e <CDC_Transmit_FS+0x26>
	{
		return USBD_BUSY;
 800da4a:	2301      	movs	r3, #1
 800da4c:	e00b      	b.n	800da66 <CDC_Transmit_FS+0x3e>
	}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800da4e:	887b      	ldrh	r3, [r7, #2]
 800da50:	461a      	mov	r2, r3
 800da52:	6879      	ldr	r1, [r7, #4]
 800da54:	4806      	ldr	r0, [pc, #24]	; (800da70 <CDC_Transmit_FS+0x48>)
 800da56:	f7fe fa29 	bl	800beac <USBD_CDC_SetTxBuffer>
	result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800da5a:	4805      	ldr	r0, [pc, #20]	; (800da70 <CDC_Transmit_FS+0x48>)
 800da5c:	f7fe fa52 	bl	800bf04 <USBD_CDC_TransmitPacket>
 800da60:	4603      	mov	r3, r0
 800da62:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800da64:	7bfb      	ldrb	r3, [r7, #15]
}
 800da66:	4618      	mov	r0, r3
 800da68:	3710      	adds	r7, #16
 800da6a:	46bd      	mov	sp, r7
 800da6c:	bd80      	pop	{r7, pc}
 800da6e:	bf00      	nop
 800da70:	20001468 	.word	0x20001468

0800da74 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800da74:	b480      	push	{r7}
 800da76:	b083      	sub	sp, #12
 800da78:	af00      	add	r7, sp, #0
 800da7a:	4603      	mov	r3, r0
 800da7c:	6039      	str	r1, [r7, #0]
 800da7e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800da80:	683b      	ldr	r3, [r7, #0]
 800da82:	2212      	movs	r2, #18
 800da84:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800da86:	4b03      	ldr	r3, [pc, #12]	; (800da94 <USBD_FS_DeviceDescriptor+0x20>)
}
 800da88:	4618      	mov	r0, r3
 800da8a:	370c      	adds	r7, #12
 800da8c:	46bd      	mov	sp, r7
 800da8e:	bc80      	pop	{r7}
 800da90:	4770      	bx	lr
 800da92:	bf00      	nop
 800da94:	20000238 	.word	0x20000238

0800da98 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800da98:	b480      	push	{r7}
 800da9a:	b083      	sub	sp, #12
 800da9c:	af00      	add	r7, sp, #0
 800da9e:	4603      	mov	r3, r0
 800daa0:	6039      	str	r1, [r7, #0]
 800daa2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800daa4:	683b      	ldr	r3, [r7, #0]
 800daa6:	2204      	movs	r2, #4
 800daa8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800daaa:	4b03      	ldr	r3, [pc, #12]	; (800dab8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800daac:	4618      	mov	r0, r3
 800daae:	370c      	adds	r7, #12
 800dab0:	46bd      	mov	sp, r7
 800dab2:	bc80      	pop	{r7}
 800dab4:	4770      	bx	lr
 800dab6:	bf00      	nop
 800dab8:	2000024c 	.word	0x2000024c

0800dabc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dabc:	b580      	push	{r7, lr}
 800dabe:	b082      	sub	sp, #8
 800dac0:	af00      	add	r7, sp, #0
 800dac2:	4603      	mov	r3, r0
 800dac4:	6039      	str	r1, [r7, #0]
 800dac6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800dac8:	79fb      	ldrb	r3, [r7, #7]
 800daca:	2b00      	cmp	r3, #0
 800dacc:	d105      	bne.n	800dada <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800dace:	683a      	ldr	r2, [r7, #0]
 800dad0:	4907      	ldr	r1, [pc, #28]	; (800daf0 <USBD_FS_ProductStrDescriptor+0x34>)
 800dad2:	4808      	ldr	r0, [pc, #32]	; (800daf4 <USBD_FS_ProductStrDescriptor+0x38>)
 800dad4:	f7ff fa57 	bl	800cf86 <USBD_GetString>
 800dad8:	e004      	b.n	800dae4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800dada:	683a      	ldr	r2, [r7, #0]
 800dadc:	4904      	ldr	r1, [pc, #16]	; (800daf0 <USBD_FS_ProductStrDescriptor+0x34>)
 800dade:	4805      	ldr	r0, [pc, #20]	; (800daf4 <USBD_FS_ProductStrDescriptor+0x38>)
 800dae0:	f7ff fa51 	bl	800cf86 <USBD_GetString>
  }
  return USBD_StrDesc;
 800dae4:	4b02      	ldr	r3, [pc, #8]	; (800daf0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800dae6:	4618      	mov	r0, r3
 800dae8:	3708      	adds	r7, #8
 800daea:	46bd      	mov	sp, r7
 800daec:	bd80      	pop	{r7, pc}
 800daee:	bf00      	nop
 800daf0:	20001a50 	.word	0x20001a50
 800daf4:	08010658 	.word	0x08010658

0800daf8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800daf8:	b580      	push	{r7, lr}
 800dafa:	b082      	sub	sp, #8
 800dafc:	af00      	add	r7, sp, #0
 800dafe:	4603      	mov	r3, r0
 800db00:	6039      	str	r1, [r7, #0]
 800db02:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800db04:	683a      	ldr	r2, [r7, #0]
 800db06:	4904      	ldr	r1, [pc, #16]	; (800db18 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800db08:	4804      	ldr	r0, [pc, #16]	; (800db1c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800db0a:	f7ff fa3c 	bl	800cf86 <USBD_GetString>
  return USBD_StrDesc;
 800db0e:	4b02      	ldr	r3, [pc, #8]	; (800db18 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800db10:	4618      	mov	r0, r3
 800db12:	3708      	adds	r7, #8
 800db14:	46bd      	mov	sp, r7
 800db16:	bd80      	pop	{r7, pc}
 800db18:	20001a50 	.word	0x20001a50
 800db1c:	08010664 	.word	0x08010664

0800db20 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800db20:	b580      	push	{r7, lr}
 800db22:	b082      	sub	sp, #8
 800db24:	af00      	add	r7, sp, #0
 800db26:	4603      	mov	r3, r0
 800db28:	6039      	str	r1, [r7, #0]
 800db2a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800db2c:	683b      	ldr	r3, [r7, #0]
 800db2e:	221a      	movs	r2, #26
 800db30:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800db32:	f000 f843 	bl	800dbbc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800db36:	4b02      	ldr	r3, [pc, #8]	; (800db40 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800db38:	4618      	mov	r0, r3
 800db3a:	3708      	adds	r7, #8
 800db3c:	46bd      	mov	sp, r7
 800db3e:	bd80      	pop	{r7, pc}
 800db40:	20000250 	.word	0x20000250

0800db44 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800db44:	b580      	push	{r7, lr}
 800db46:	b082      	sub	sp, #8
 800db48:	af00      	add	r7, sp, #0
 800db4a:	4603      	mov	r3, r0
 800db4c:	6039      	str	r1, [r7, #0]
 800db4e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800db50:	79fb      	ldrb	r3, [r7, #7]
 800db52:	2b00      	cmp	r3, #0
 800db54:	d105      	bne.n	800db62 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800db56:	683a      	ldr	r2, [r7, #0]
 800db58:	4907      	ldr	r1, [pc, #28]	; (800db78 <USBD_FS_ConfigStrDescriptor+0x34>)
 800db5a:	4808      	ldr	r0, [pc, #32]	; (800db7c <USBD_FS_ConfigStrDescriptor+0x38>)
 800db5c:	f7ff fa13 	bl	800cf86 <USBD_GetString>
 800db60:	e004      	b.n	800db6c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800db62:	683a      	ldr	r2, [r7, #0]
 800db64:	4904      	ldr	r1, [pc, #16]	; (800db78 <USBD_FS_ConfigStrDescriptor+0x34>)
 800db66:	4805      	ldr	r0, [pc, #20]	; (800db7c <USBD_FS_ConfigStrDescriptor+0x38>)
 800db68:	f7ff fa0d 	bl	800cf86 <USBD_GetString>
  }
  return USBD_StrDesc;
 800db6c:	4b02      	ldr	r3, [pc, #8]	; (800db78 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800db6e:	4618      	mov	r0, r3
 800db70:	3708      	adds	r7, #8
 800db72:	46bd      	mov	sp, r7
 800db74:	bd80      	pop	{r7, pc}
 800db76:	bf00      	nop
 800db78:	20001a50 	.word	0x20001a50
 800db7c:	08010670 	.word	0x08010670

0800db80 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800db80:	b580      	push	{r7, lr}
 800db82:	b082      	sub	sp, #8
 800db84:	af00      	add	r7, sp, #0
 800db86:	4603      	mov	r3, r0
 800db88:	6039      	str	r1, [r7, #0]
 800db8a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800db8c:	79fb      	ldrb	r3, [r7, #7]
 800db8e:	2b00      	cmp	r3, #0
 800db90:	d105      	bne.n	800db9e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800db92:	683a      	ldr	r2, [r7, #0]
 800db94:	4907      	ldr	r1, [pc, #28]	; (800dbb4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800db96:	4808      	ldr	r0, [pc, #32]	; (800dbb8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800db98:	f7ff f9f5 	bl	800cf86 <USBD_GetString>
 800db9c:	e004      	b.n	800dba8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800db9e:	683a      	ldr	r2, [r7, #0]
 800dba0:	4904      	ldr	r1, [pc, #16]	; (800dbb4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800dba2:	4805      	ldr	r0, [pc, #20]	; (800dbb8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800dba4:	f7ff f9ef 	bl	800cf86 <USBD_GetString>
  }
  return USBD_StrDesc;
 800dba8:	4b02      	ldr	r3, [pc, #8]	; (800dbb4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800dbaa:	4618      	mov	r0, r3
 800dbac:	3708      	adds	r7, #8
 800dbae:	46bd      	mov	sp, r7
 800dbb0:	bd80      	pop	{r7, pc}
 800dbb2:	bf00      	nop
 800dbb4:	20001a50 	.word	0x20001a50
 800dbb8:	0801067c 	.word	0x0801067c

0800dbbc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800dbbc:	b580      	push	{r7, lr}
 800dbbe:	b084      	sub	sp, #16
 800dbc0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800dbc2:	4b0f      	ldr	r3, [pc, #60]	; (800dc00 <Get_SerialNum+0x44>)
 800dbc4:	681b      	ldr	r3, [r3, #0]
 800dbc6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800dbc8:	4b0e      	ldr	r3, [pc, #56]	; (800dc04 <Get_SerialNum+0x48>)
 800dbca:	681b      	ldr	r3, [r3, #0]
 800dbcc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800dbce:	4b0e      	ldr	r3, [pc, #56]	; (800dc08 <Get_SerialNum+0x4c>)
 800dbd0:	681b      	ldr	r3, [r3, #0]
 800dbd2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800dbd4:	68fa      	ldr	r2, [r7, #12]
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	4413      	add	r3, r2
 800dbda:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800dbdc:	68fb      	ldr	r3, [r7, #12]
 800dbde:	2b00      	cmp	r3, #0
 800dbe0:	d009      	beq.n	800dbf6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800dbe2:	2208      	movs	r2, #8
 800dbe4:	4909      	ldr	r1, [pc, #36]	; (800dc0c <Get_SerialNum+0x50>)
 800dbe6:	68f8      	ldr	r0, [r7, #12]
 800dbe8:	f000 f814 	bl	800dc14 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800dbec:	2204      	movs	r2, #4
 800dbee:	4908      	ldr	r1, [pc, #32]	; (800dc10 <Get_SerialNum+0x54>)
 800dbf0:	68b8      	ldr	r0, [r7, #8]
 800dbf2:	f000 f80f 	bl	800dc14 <IntToUnicode>
  }
}
 800dbf6:	bf00      	nop
 800dbf8:	3710      	adds	r7, #16
 800dbfa:	46bd      	mov	sp, r7
 800dbfc:	bd80      	pop	{r7, pc}
 800dbfe:	bf00      	nop
 800dc00:	1fff7a10 	.word	0x1fff7a10
 800dc04:	1fff7a14 	.word	0x1fff7a14
 800dc08:	1fff7a18 	.word	0x1fff7a18
 800dc0c:	20000252 	.word	0x20000252
 800dc10:	20000262 	.word	0x20000262

0800dc14 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800dc14:	b480      	push	{r7}
 800dc16:	b087      	sub	sp, #28
 800dc18:	af00      	add	r7, sp, #0
 800dc1a:	60f8      	str	r0, [r7, #12]
 800dc1c:	60b9      	str	r1, [r7, #8]
 800dc1e:	4613      	mov	r3, r2
 800dc20:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800dc22:	2300      	movs	r3, #0
 800dc24:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800dc26:	2300      	movs	r3, #0
 800dc28:	75fb      	strb	r3, [r7, #23]
 800dc2a:	e027      	b.n	800dc7c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800dc2c:	68fb      	ldr	r3, [r7, #12]
 800dc2e:	0f1b      	lsrs	r3, r3, #28
 800dc30:	2b09      	cmp	r3, #9
 800dc32:	d80b      	bhi.n	800dc4c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800dc34:	68fb      	ldr	r3, [r7, #12]
 800dc36:	0f1b      	lsrs	r3, r3, #28
 800dc38:	b2da      	uxtb	r2, r3
 800dc3a:	7dfb      	ldrb	r3, [r7, #23]
 800dc3c:	005b      	lsls	r3, r3, #1
 800dc3e:	4619      	mov	r1, r3
 800dc40:	68bb      	ldr	r3, [r7, #8]
 800dc42:	440b      	add	r3, r1
 800dc44:	3230      	adds	r2, #48	; 0x30
 800dc46:	b2d2      	uxtb	r2, r2
 800dc48:	701a      	strb	r2, [r3, #0]
 800dc4a:	e00a      	b.n	800dc62 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800dc4c:	68fb      	ldr	r3, [r7, #12]
 800dc4e:	0f1b      	lsrs	r3, r3, #28
 800dc50:	b2da      	uxtb	r2, r3
 800dc52:	7dfb      	ldrb	r3, [r7, #23]
 800dc54:	005b      	lsls	r3, r3, #1
 800dc56:	4619      	mov	r1, r3
 800dc58:	68bb      	ldr	r3, [r7, #8]
 800dc5a:	440b      	add	r3, r1
 800dc5c:	3237      	adds	r2, #55	; 0x37
 800dc5e:	b2d2      	uxtb	r2, r2
 800dc60:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800dc62:	68fb      	ldr	r3, [r7, #12]
 800dc64:	011b      	lsls	r3, r3, #4
 800dc66:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800dc68:	7dfb      	ldrb	r3, [r7, #23]
 800dc6a:	005b      	lsls	r3, r3, #1
 800dc6c:	3301      	adds	r3, #1
 800dc6e:	68ba      	ldr	r2, [r7, #8]
 800dc70:	4413      	add	r3, r2
 800dc72:	2200      	movs	r2, #0
 800dc74:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800dc76:	7dfb      	ldrb	r3, [r7, #23]
 800dc78:	3301      	adds	r3, #1
 800dc7a:	75fb      	strb	r3, [r7, #23]
 800dc7c:	7dfa      	ldrb	r2, [r7, #23]
 800dc7e:	79fb      	ldrb	r3, [r7, #7]
 800dc80:	429a      	cmp	r2, r3
 800dc82:	d3d3      	bcc.n	800dc2c <IntToUnicode+0x18>
  }
}
 800dc84:	bf00      	nop
 800dc86:	371c      	adds	r7, #28
 800dc88:	46bd      	mov	sp, r7
 800dc8a:	bc80      	pop	{r7}
 800dc8c:	4770      	bx	lr
	...

0800dc90 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800dc90:	b580      	push	{r7, lr}
 800dc92:	b08a      	sub	sp, #40	; 0x28
 800dc94:	af00      	add	r7, sp, #0
 800dc96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800dc98:	f107 0314 	add.w	r3, r7, #20
 800dc9c:	2200      	movs	r2, #0
 800dc9e:	601a      	str	r2, [r3, #0]
 800dca0:	605a      	str	r2, [r3, #4]
 800dca2:	609a      	str	r2, [r3, #8]
 800dca4:	60da      	str	r2, [r3, #12]
 800dca6:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800dca8:	687b      	ldr	r3, [r7, #4]
 800dcaa:	681b      	ldr	r3, [r3, #0]
 800dcac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800dcb0:	d147      	bne.n	800dd42 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800dcb2:	2300      	movs	r3, #0
 800dcb4:	613b      	str	r3, [r7, #16]
 800dcb6:	4b25      	ldr	r3, [pc, #148]	; (800dd4c <HAL_PCD_MspInit+0xbc>)
 800dcb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dcba:	4a24      	ldr	r2, [pc, #144]	; (800dd4c <HAL_PCD_MspInit+0xbc>)
 800dcbc:	f043 0301 	orr.w	r3, r3, #1
 800dcc0:	6313      	str	r3, [r2, #48]	; 0x30
 800dcc2:	4b22      	ldr	r3, [pc, #136]	; (800dd4c <HAL_PCD_MspInit+0xbc>)
 800dcc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dcc6:	f003 0301 	and.w	r3, r3, #1
 800dcca:	613b      	str	r3, [r7, #16]
 800dccc:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800dcce:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 800dcd2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800dcd4:	2302      	movs	r3, #2
 800dcd6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dcd8:	2300      	movs	r3, #0
 800dcda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800dcdc:	2303      	movs	r3, #3
 800dcde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800dce0:	230a      	movs	r3, #10
 800dce2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800dce4:	f107 0314 	add.w	r3, r7, #20
 800dce8:	4619      	mov	r1, r3
 800dcea:	4819      	ldr	r0, [pc, #100]	; (800dd50 <HAL_PCD_MspInit+0xc0>)
 800dcec:	f7f7 f920 	bl	8004f30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800dcf0:	f44f 7300 	mov.w	r3, #512	; 0x200
 800dcf4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800dcf6:	2300      	movs	r3, #0
 800dcf8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dcfa:	2300      	movs	r3, #0
 800dcfc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800dcfe:	f107 0314 	add.w	r3, r7, #20
 800dd02:	4619      	mov	r1, r3
 800dd04:	4812      	ldr	r0, [pc, #72]	; (800dd50 <HAL_PCD_MspInit+0xc0>)
 800dd06:	f7f7 f913 	bl	8004f30 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800dd0a:	4b10      	ldr	r3, [pc, #64]	; (800dd4c <HAL_PCD_MspInit+0xbc>)
 800dd0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dd0e:	4a0f      	ldr	r2, [pc, #60]	; (800dd4c <HAL_PCD_MspInit+0xbc>)
 800dd10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dd14:	6353      	str	r3, [r2, #52]	; 0x34
 800dd16:	2300      	movs	r3, #0
 800dd18:	60fb      	str	r3, [r7, #12]
 800dd1a:	4b0c      	ldr	r3, [pc, #48]	; (800dd4c <HAL_PCD_MspInit+0xbc>)
 800dd1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dd1e:	4a0b      	ldr	r2, [pc, #44]	; (800dd4c <HAL_PCD_MspInit+0xbc>)
 800dd20:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800dd24:	6453      	str	r3, [r2, #68]	; 0x44
 800dd26:	4b09      	ldr	r3, [pc, #36]	; (800dd4c <HAL_PCD_MspInit+0xbc>)
 800dd28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dd2a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800dd2e:	60fb      	str	r3, [r7, #12]
 800dd30:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 1, 0);
 800dd32:	2200      	movs	r2, #0
 800dd34:	2101      	movs	r1, #1
 800dd36:	2043      	movs	r0, #67	; 0x43
 800dd38:	f7f6 f905 	bl	8003f46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800dd3c:	2043      	movs	r0, #67	; 0x43
 800dd3e:	f7f6 f91e 	bl	8003f7e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800dd42:	bf00      	nop
 800dd44:	3728      	adds	r7, #40	; 0x28
 800dd46:	46bd      	mov	sp, r7
 800dd48:	bd80      	pop	{r7, pc}
 800dd4a:	bf00      	nop
 800dd4c:	40023800 	.word	0x40023800
 800dd50:	40020000 	.word	0x40020000

0800dd54 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dd54:	b580      	push	{r7, lr}
 800dd56:	b082      	sub	sp, #8
 800dd58:	af00      	add	r7, sp, #0
 800dd5a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	f8d3 23fc 	ldr.w	r2, [r3, #1020]	; 0x3fc
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800dd68:	4619      	mov	r1, r3
 800dd6a:	4610      	mov	r0, r2
 800dd6c:	f7fe f9af 	bl	800c0ce <USBD_LL_SetupStage>
}
 800dd70:	bf00      	nop
 800dd72:	3708      	adds	r7, #8
 800dd74:	46bd      	mov	sp, r7
 800dd76:	bd80      	pop	{r7, pc}

0800dd78 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dd78:	b580      	push	{r7, lr}
 800dd7a:	b082      	sub	sp, #8
 800dd7c:	af00      	add	r7, sp, #0
 800dd7e:	6078      	str	r0, [r7, #4]
 800dd80:	460b      	mov	r3, r1
 800dd82:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 800dd8a:	78fa      	ldrb	r2, [r7, #3]
 800dd8c:	6879      	ldr	r1, [r7, #4]
 800dd8e:	4613      	mov	r3, r2
 800dd90:	00db      	lsls	r3, r3, #3
 800dd92:	1a9b      	subs	r3, r3, r2
 800dd94:	009b      	lsls	r3, r3, #2
 800dd96:	440b      	add	r3, r1
 800dd98:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800dd9c:	681a      	ldr	r2, [r3, #0]
 800dd9e:	78fb      	ldrb	r3, [r7, #3]
 800dda0:	4619      	mov	r1, r3
 800dda2:	f7fe f9df 	bl	800c164 <USBD_LL_DataOutStage>
}
 800dda6:	bf00      	nop
 800dda8:	3708      	adds	r7, #8
 800ddaa:	46bd      	mov	sp, r7
 800ddac:	bd80      	pop	{r7, pc}

0800ddae <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ddae:	b580      	push	{r7, lr}
 800ddb0:	b082      	sub	sp, #8
 800ddb2:	af00      	add	r7, sp, #0
 800ddb4:	6078      	str	r0, [r7, #4]
 800ddb6:	460b      	mov	r3, r1
 800ddb8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 800ddc0:	78fa      	ldrb	r2, [r7, #3]
 800ddc2:	6879      	ldr	r1, [r7, #4]
 800ddc4:	4613      	mov	r3, r2
 800ddc6:	00db      	lsls	r3, r3, #3
 800ddc8:	1a9b      	subs	r3, r3, r2
 800ddca:	009b      	lsls	r3, r3, #2
 800ddcc:	440b      	add	r3, r1
 800ddce:	3348      	adds	r3, #72	; 0x48
 800ddd0:	681a      	ldr	r2, [r3, #0]
 800ddd2:	78fb      	ldrb	r3, [r7, #3]
 800ddd4:	4619      	mov	r1, r3
 800ddd6:	f7fe fa36 	bl	800c246 <USBD_LL_DataInStage>
}
 800ddda:	bf00      	nop
 800dddc:	3708      	adds	r7, #8
 800ddde:	46bd      	mov	sp, r7
 800dde0:	bd80      	pop	{r7, pc}

0800dde2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dde2:	b580      	push	{r7, lr}
 800dde4:	b082      	sub	sp, #8
 800dde6:	af00      	add	r7, sp, #0
 800dde8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800ddf0:	4618      	mov	r0, r3
 800ddf2:	f7fe fb46 	bl	800c482 <USBD_LL_SOF>
}
 800ddf6:	bf00      	nop
 800ddf8:	3708      	adds	r7, #8
 800ddfa:	46bd      	mov	sp, r7
 800ddfc:	bd80      	pop	{r7, pc}

0800ddfe <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ddfe:	b580      	push	{r7, lr}
 800de00:	b084      	sub	sp, #16
 800de02:	af00      	add	r7, sp, #0
 800de04:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800de06:	2301      	movs	r3, #1
 800de08:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800de0a:	687b      	ldr	r3, [r7, #4]
 800de0c:	68db      	ldr	r3, [r3, #12]
 800de0e:	2b00      	cmp	r3, #0
 800de10:	d102      	bne.n	800de18 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800de12:	2300      	movs	r3, #0
 800de14:	73fb      	strb	r3, [r7, #15]
 800de16:	e008      	b.n	800de2a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800de18:	687b      	ldr	r3, [r7, #4]
 800de1a:	68db      	ldr	r3, [r3, #12]
 800de1c:	2b02      	cmp	r3, #2
 800de1e:	d102      	bne.n	800de26 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800de20:	2301      	movs	r3, #1
 800de22:	73fb      	strb	r3, [r7, #15]
 800de24:	e001      	b.n	800de2a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800de26:	f7f3 fe49 	bl	8001abc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800de2a:	687b      	ldr	r3, [r7, #4]
 800de2c:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800de30:	7bfa      	ldrb	r2, [r7, #15]
 800de32:	4611      	mov	r1, r2
 800de34:	4618      	mov	r0, r3
 800de36:	f7fe faec 	bl	800c412 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800de40:	4618      	mov	r0, r3
 800de42:	f7fe faa5 	bl	800c390 <USBD_LL_Reset>
}
 800de46:	bf00      	nop
 800de48:	3710      	adds	r7, #16
 800de4a:	46bd      	mov	sp, r7
 800de4c:	bd80      	pop	{r7, pc}
	...

0800de50 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800de50:	b580      	push	{r7, lr}
 800de52:	b082      	sub	sp, #8
 800de54:	af00      	add	r7, sp, #0
 800de56:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800de58:	687b      	ldr	r3, [r7, #4]
 800de5a:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800de5e:	4618      	mov	r0, r3
 800de60:	f7fe fae6 	bl	800c430 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	681b      	ldr	r3, [r3, #0]
 800de68:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800de6c:	681b      	ldr	r3, [r3, #0]
 800de6e:	687a      	ldr	r2, [r7, #4]
 800de70:	6812      	ldr	r2, [r2, #0]
 800de72:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800de76:	f043 0301 	orr.w	r3, r3, #1
 800de7a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800de7c:	687b      	ldr	r3, [r7, #4]
 800de7e:	6a1b      	ldr	r3, [r3, #32]
 800de80:	2b00      	cmp	r3, #0
 800de82:	d005      	beq.n	800de90 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800de84:	4b04      	ldr	r3, [pc, #16]	; (800de98 <HAL_PCD_SuspendCallback+0x48>)
 800de86:	691b      	ldr	r3, [r3, #16]
 800de88:	4a03      	ldr	r2, [pc, #12]	; (800de98 <HAL_PCD_SuspendCallback+0x48>)
 800de8a:	f043 0306 	orr.w	r3, r3, #6
 800de8e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800de90:	bf00      	nop
 800de92:	3708      	adds	r7, #8
 800de94:	46bd      	mov	sp, r7
 800de96:	bd80      	pop	{r7, pc}
 800de98:	e000ed00 	.word	0xe000ed00

0800de9c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800de9c:	b580      	push	{r7, lr}
 800de9e:	b082      	sub	sp, #8
 800dea0:	af00      	add	r7, sp, #0
 800dea2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800deaa:	4618      	mov	r0, r3
 800deac:	f7fe fad4 	bl	800c458 <USBD_LL_Resume>
}
 800deb0:	bf00      	nop
 800deb2:	3708      	adds	r7, #8
 800deb4:	46bd      	mov	sp, r7
 800deb6:	bd80      	pop	{r7, pc}

0800deb8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800deb8:	b580      	push	{r7, lr}
 800deba:	b082      	sub	sp, #8
 800debc:	af00      	add	r7, sp, #0
 800debe:	6078      	str	r0, [r7, #4]
 800dec0:	460b      	mov	r3, r1
 800dec2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800deca:	78fa      	ldrb	r2, [r7, #3]
 800decc:	4611      	mov	r1, r2
 800dece:	4618      	mov	r0, r3
 800ded0:	f7fe fafd 	bl	800c4ce <USBD_LL_IsoOUTIncomplete>
}
 800ded4:	bf00      	nop
 800ded6:	3708      	adds	r7, #8
 800ded8:	46bd      	mov	sp, r7
 800deda:	bd80      	pop	{r7, pc}

0800dedc <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dedc:	b580      	push	{r7, lr}
 800dede:	b082      	sub	sp, #8
 800dee0:	af00      	add	r7, sp, #0
 800dee2:	6078      	str	r0, [r7, #4]
 800dee4:	460b      	mov	r3, r1
 800dee6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800deee:	78fa      	ldrb	r2, [r7, #3]
 800def0:	4611      	mov	r1, r2
 800def2:	4618      	mov	r0, r3
 800def4:	f7fe fadf 	bl	800c4b6 <USBD_LL_IsoINIncomplete>
}
 800def8:	bf00      	nop
 800defa:	3708      	adds	r7, #8
 800defc:	46bd      	mov	sp, r7
 800defe:	bd80      	pop	{r7, pc}

0800df00 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800df00:	b580      	push	{r7, lr}
 800df02:	b082      	sub	sp, #8
 800df04:	af00      	add	r7, sp, #0
 800df06:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800df0e:	4618      	mov	r0, r3
 800df10:	f7fe fae9 	bl	800c4e6 <USBD_LL_DevConnected>
}
 800df14:	bf00      	nop
 800df16:	3708      	adds	r7, #8
 800df18:	46bd      	mov	sp, r7
 800df1a:	bd80      	pop	{r7, pc}

0800df1c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800df1c:	b580      	push	{r7, lr}
 800df1e:	b082      	sub	sp, #8
 800df20:	af00      	add	r7, sp, #0
 800df22:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800df24:	687b      	ldr	r3, [r7, #4]
 800df26:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800df2a:	4618      	mov	r0, r3
 800df2c:	f7fe fae5 	bl	800c4fa <USBD_LL_DevDisconnected>
}
 800df30:	bf00      	nop
 800df32:	3708      	adds	r7, #8
 800df34:	46bd      	mov	sp, r7
 800df36:	bd80      	pop	{r7, pc}

0800df38 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800df38:	b580      	push	{r7, lr}
 800df3a:	b082      	sub	sp, #8
 800df3c:	af00      	add	r7, sp, #0
 800df3e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800df40:	687b      	ldr	r3, [r7, #4]
 800df42:	781b      	ldrb	r3, [r3, #0]
 800df44:	2b00      	cmp	r3, #0
 800df46:	d139      	bne.n	800dfbc <USBD_LL_Init+0x84>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800df48:	4a1f      	ldr	r2, [pc, #124]	; (800dfc8 <USBD_LL_Init+0x90>)
 800df4a:	687b      	ldr	r3, [r7, #4]
 800df4c:	f8c2 33fc 	str.w	r3, [r2, #1020]	; 0x3fc
  pdev->pData = &hpcd_USB_OTG_FS;
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	4a1d      	ldr	r2, [pc, #116]	; (800dfc8 <USBD_LL_Init+0x90>)
 800df54:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800df58:	4b1b      	ldr	r3, [pc, #108]	; (800dfc8 <USBD_LL_Init+0x90>)
 800df5a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800df5e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800df60:	4b19      	ldr	r3, [pc, #100]	; (800dfc8 <USBD_LL_Init+0x90>)
 800df62:	2204      	movs	r2, #4
 800df64:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800df66:	4b18      	ldr	r3, [pc, #96]	; (800dfc8 <USBD_LL_Init+0x90>)
 800df68:	2202      	movs	r2, #2
 800df6a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800df6c:	4b16      	ldr	r3, [pc, #88]	; (800dfc8 <USBD_LL_Init+0x90>)
 800df6e:	2200      	movs	r2, #0
 800df70:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800df72:	4b15      	ldr	r3, [pc, #84]	; (800dfc8 <USBD_LL_Init+0x90>)
 800df74:	2202      	movs	r2, #2
 800df76:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800df78:	4b13      	ldr	r3, [pc, #76]	; (800dfc8 <USBD_LL_Init+0x90>)
 800df7a:	2201      	movs	r2, #1
 800df7c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800df7e:	4b12      	ldr	r3, [pc, #72]	; (800dfc8 <USBD_LL_Init+0x90>)
 800df80:	2200      	movs	r2, #0
 800df82:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800df84:	4b10      	ldr	r3, [pc, #64]	; (800dfc8 <USBD_LL_Init+0x90>)
 800df86:	2201      	movs	r2, #1
 800df88:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800df8a:	4b0f      	ldr	r3, [pc, #60]	; (800dfc8 <USBD_LL_Init+0x90>)
 800df8c:	2200      	movs	r2, #0
 800df8e:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800df90:	480d      	ldr	r0, [pc, #52]	; (800dfc8 <USBD_LL_Init+0x90>)
 800df92:	f7f7 f9cb 	bl	800532c <HAL_PCD_Init>
 800df96:	4603      	mov	r3, r0
 800df98:	2b00      	cmp	r3, #0
 800df9a:	d001      	beq.n	800dfa0 <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 800df9c:	f7f3 fd8e 	bl	8001abc <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800dfa0:	2180      	movs	r1, #128	; 0x80
 800dfa2:	4809      	ldr	r0, [pc, #36]	; (800dfc8 <USBD_LL_Init+0x90>)
 800dfa4:	f7f8 fb08 	bl	80065b8 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800dfa8:	2240      	movs	r2, #64	; 0x40
 800dfaa:	2100      	movs	r1, #0
 800dfac:	4806      	ldr	r0, [pc, #24]	; (800dfc8 <USBD_LL_Init+0x90>)
 800dfae:	f7f8 fabd 	bl	800652c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800dfb2:	2280      	movs	r2, #128	; 0x80
 800dfb4:	2101      	movs	r1, #1
 800dfb6:	4804      	ldr	r0, [pc, #16]	; (800dfc8 <USBD_LL_Init+0x90>)
 800dfb8:	f7f8 fab8 	bl	800652c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800dfbc:	2300      	movs	r3, #0
}
 800dfbe:	4618      	mov	r0, r3
 800dfc0:	3708      	adds	r7, #8
 800dfc2:	46bd      	mov	sp, r7
 800dfc4:	bd80      	pop	{r7, pc}
 800dfc6:	bf00      	nop
 800dfc8:	20001c50 	.word	0x20001c50

0800dfcc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800dfcc:	b580      	push	{r7, lr}
 800dfce:	b084      	sub	sp, #16
 800dfd0:	af00      	add	r7, sp, #0
 800dfd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dfd4:	2300      	movs	r3, #0
 800dfd6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dfd8:	2300      	movs	r3, #0
 800dfda:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800dfe2:	4618      	mov	r0, r3
 800dfe4:	f7f7 fabf 	bl	8005566 <HAL_PCD_Start>
 800dfe8:	4603      	mov	r3, r0
 800dfea:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dfec:	7bfb      	ldrb	r3, [r7, #15]
 800dfee:	4618      	mov	r0, r3
 800dff0:	f000 f92e 	bl	800e250 <USBD_Get_USB_Status>
 800dff4:	4603      	mov	r3, r0
 800dff6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dff8:	7bbb      	ldrb	r3, [r7, #14]
}
 800dffa:	4618      	mov	r0, r3
 800dffc:	3710      	adds	r7, #16
 800dffe:	46bd      	mov	sp, r7
 800e000:	bd80      	pop	{r7, pc}

0800e002 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e002:	b580      	push	{r7, lr}
 800e004:	b084      	sub	sp, #16
 800e006:	af00      	add	r7, sp, #0
 800e008:	6078      	str	r0, [r7, #4]
 800e00a:	4608      	mov	r0, r1
 800e00c:	4611      	mov	r1, r2
 800e00e:	461a      	mov	r2, r3
 800e010:	4603      	mov	r3, r0
 800e012:	70fb      	strb	r3, [r7, #3]
 800e014:	460b      	mov	r3, r1
 800e016:	70bb      	strb	r3, [r7, #2]
 800e018:	4613      	mov	r3, r2
 800e01a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e01c:	2300      	movs	r3, #0
 800e01e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e020:	2300      	movs	r3, #0
 800e022:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800e02a:	78bb      	ldrb	r3, [r7, #2]
 800e02c:	883a      	ldrh	r2, [r7, #0]
 800e02e:	78f9      	ldrb	r1, [r7, #3]
 800e030:	f7f7 fe84 	bl	8005d3c <HAL_PCD_EP_Open>
 800e034:	4603      	mov	r3, r0
 800e036:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e038:	7bfb      	ldrb	r3, [r7, #15]
 800e03a:	4618      	mov	r0, r3
 800e03c:	f000 f908 	bl	800e250 <USBD_Get_USB_Status>
 800e040:	4603      	mov	r3, r0
 800e042:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e044:	7bbb      	ldrb	r3, [r7, #14]
}
 800e046:	4618      	mov	r0, r3
 800e048:	3710      	adds	r7, #16
 800e04a:	46bd      	mov	sp, r7
 800e04c:	bd80      	pop	{r7, pc}

0800e04e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e04e:	b580      	push	{r7, lr}
 800e050:	b084      	sub	sp, #16
 800e052:	af00      	add	r7, sp, #0
 800e054:	6078      	str	r0, [r7, #4]
 800e056:	460b      	mov	r3, r1
 800e058:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e05a:	2300      	movs	r3, #0
 800e05c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e05e:	2300      	movs	r3, #0
 800e060:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e062:	687b      	ldr	r3, [r7, #4]
 800e064:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e068:	78fa      	ldrb	r2, [r7, #3]
 800e06a:	4611      	mov	r1, r2
 800e06c:	4618      	mov	r0, r3
 800e06e:	f7f7 fecd 	bl	8005e0c <HAL_PCD_EP_Close>
 800e072:	4603      	mov	r3, r0
 800e074:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e076:	7bfb      	ldrb	r3, [r7, #15]
 800e078:	4618      	mov	r0, r3
 800e07a:	f000 f8e9 	bl	800e250 <USBD_Get_USB_Status>
 800e07e:	4603      	mov	r3, r0
 800e080:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e082:	7bbb      	ldrb	r3, [r7, #14]
}
 800e084:	4618      	mov	r0, r3
 800e086:	3710      	adds	r7, #16
 800e088:	46bd      	mov	sp, r7
 800e08a:	bd80      	pop	{r7, pc}

0800e08c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e08c:	b580      	push	{r7, lr}
 800e08e:	b084      	sub	sp, #16
 800e090:	af00      	add	r7, sp, #0
 800e092:	6078      	str	r0, [r7, #4]
 800e094:	460b      	mov	r3, r1
 800e096:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e098:	2300      	movs	r3, #0
 800e09a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e09c:	2300      	movs	r3, #0
 800e09e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e0a6:	78fa      	ldrb	r2, [r7, #3]
 800e0a8:	4611      	mov	r1, r2
 800e0aa:	4618      	mov	r0, r3
 800e0ac:	f7f7 ffa4 	bl	8005ff8 <HAL_PCD_EP_SetStall>
 800e0b0:	4603      	mov	r3, r0
 800e0b2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e0b4:	7bfb      	ldrb	r3, [r7, #15]
 800e0b6:	4618      	mov	r0, r3
 800e0b8:	f000 f8ca 	bl	800e250 <USBD_Get_USB_Status>
 800e0bc:	4603      	mov	r3, r0
 800e0be:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e0c0:	7bbb      	ldrb	r3, [r7, #14]
}
 800e0c2:	4618      	mov	r0, r3
 800e0c4:	3710      	adds	r7, #16
 800e0c6:	46bd      	mov	sp, r7
 800e0c8:	bd80      	pop	{r7, pc}

0800e0ca <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e0ca:	b580      	push	{r7, lr}
 800e0cc:	b084      	sub	sp, #16
 800e0ce:	af00      	add	r7, sp, #0
 800e0d0:	6078      	str	r0, [r7, #4]
 800e0d2:	460b      	mov	r3, r1
 800e0d4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e0d6:	2300      	movs	r3, #0
 800e0d8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e0da:	2300      	movs	r3, #0
 800e0dc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e0e4:	78fa      	ldrb	r2, [r7, #3]
 800e0e6:	4611      	mov	r1, r2
 800e0e8:	4618      	mov	r0, r3
 800e0ea:	f7f7 ffe9 	bl	80060c0 <HAL_PCD_EP_ClrStall>
 800e0ee:	4603      	mov	r3, r0
 800e0f0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e0f2:	7bfb      	ldrb	r3, [r7, #15]
 800e0f4:	4618      	mov	r0, r3
 800e0f6:	f000 f8ab 	bl	800e250 <USBD_Get_USB_Status>
 800e0fa:	4603      	mov	r3, r0
 800e0fc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e0fe:	7bbb      	ldrb	r3, [r7, #14]
}
 800e100:	4618      	mov	r0, r3
 800e102:	3710      	adds	r7, #16
 800e104:	46bd      	mov	sp, r7
 800e106:	bd80      	pop	{r7, pc}

0800e108 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e108:	b480      	push	{r7}
 800e10a:	b085      	sub	sp, #20
 800e10c:	af00      	add	r7, sp, #0
 800e10e:	6078      	str	r0, [r7, #4]
 800e110:	460b      	mov	r3, r1
 800e112:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e114:	687b      	ldr	r3, [r7, #4]
 800e116:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e11a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e11c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e120:	2b00      	cmp	r3, #0
 800e122:	da0b      	bge.n	800e13c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e124:	78fb      	ldrb	r3, [r7, #3]
 800e126:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e12a:	68f9      	ldr	r1, [r7, #12]
 800e12c:	4613      	mov	r3, r2
 800e12e:	00db      	lsls	r3, r3, #3
 800e130:	1a9b      	subs	r3, r3, r2
 800e132:	009b      	lsls	r3, r3, #2
 800e134:	440b      	add	r3, r1
 800e136:	333e      	adds	r3, #62	; 0x3e
 800e138:	781b      	ldrb	r3, [r3, #0]
 800e13a:	e00b      	b.n	800e154 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e13c:	78fb      	ldrb	r3, [r7, #3]
 800e13e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e142:	68f9      	ldr	r1, [r7, #12]
 800e144:	4613      	mov	r3, r2
 800e146:	00db      	lsls	r3, r3, #3
 800e148:	1a9b      	subs	r3, r3, r2
 800e14a:	009b      	lsls	r3, r3, #2
 800e14c:	440b      	add	r3, r1
 800e14e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800e152:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e154:	4618      	mov	r0, r3
 800e156:	3714      	adds	r7, #20
 800e158:	46bd      	mov	sp, r7
 800e15a:	bc80      	pop	{r7}
 800e15c:	4770      	bx	lr

0800e15e <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e15e:	b580      	push	{r7, lr}
 800e160:	b084      	sub	sp, #16
 800e162:	af00      	add	r7, sp, #0
 800e164:	6078      	str	r0, [r7, #4]
 800e166:	460b      	mov	r3, r1
 800e168:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e16a:	2300      	movs	r3, #0
 800e16c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e16e:	2300      	movs	r3, #0
 800e170:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e178:	78fa      	ldrb	r2, [r7, #3]
 800e17a:	4611      	mov	r1, r2
 800e17c:	4618      	mov	r0, r3
 800e17e:	f7f7 fdb8 	bl	8005cf2 <HAL_PCD_SetAddress>
 800e182:	4603      	mov	r3, r0
 800e184:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e186:	7bfb      	ldrb	r3, [r7, #15]
 800e188:	4618      	mov	r0, r3
 800e18a:	f000 f861 	bl	800e250 <USBD_Get_USB_Status>
 800e18e:	4603      	mov	r3, r0
 800e190:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e192:	7bbb      	ldrb	r3, [r7, #14]
}
 800e194:	4618      	mov	r0, r3
 800e196:	3710      	adds	r7, #16
 800e198:	46bd      	mov	sp, r7
 800e19a:	bd80      	pop	{r7, pc}

0800e19c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800e19c:	b580      	push	{r7, lr}
 800e19e:	b086      	sub	sp, #24
 800e1a0:	af00      	add	r7, sp, #0
 800e1a2:	60f8      	str	r0, [r7, #12]
 800e1a4:	607a      	str	r2, [r7, #4]
 800e1a6:	461a      	mov	r2, r3
 800e1a8:	460b      	mov	r3, r1
 800e1aa:	72fb      	strb	r3, [r7, #11]
 800e1ac:	4613      	mov	r3, r2
 800e1ae:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e1b0:	2300      	movs	r3, #0
 800e1b2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e1b4:	2300      	movs	r3, #0
 800e1b6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e1b8:	68fb      	ldr	r3, [r7, #12]
 800e1ba:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800e1be:	893b      	ldrh	r3, [r7, #8]
 800e1c0:	7af9      	ldrb	r1, [r7, #11]
 800e1c2:	687a      	ldr	r2, [r7, #4]
 800e1c4:	f7f7 fece 	bl	8005f64 <HAL_PCD_EP_Transmit>
 800e1c8:	4603      	mov	r3, r0
 800e1ca:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e1cc:	7dfb      	ldrb	r3, [r7, #23]
 800e1ce:	4618      	mov	r0, r3
 800e1d0:	f000 f83e 	bl	800e250 <USBD_Get_USB_Status>
 800e1d4:	4603      	mov	r3, r0
 800e1d6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e1d8:	7dbb      	ldrb	r3, [r7, #22]
}
 800e1da:	4618      	mov	r0, r3
 800e1dc:	3718      	adds	r7, #24
 800e1de:	46bd      	mov	sp, r7
 800e1e0:	bd80      	pop	{r7, pc}

0800e1e2 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800e1e2:	b580      	push	{r7, lr}
 800e1e4:	b086      	sub	sp, #24
 800e1e6:	af00      	add	r7, sp, #0
 800e1e8:	60f8      	str	r0, [r7, #12]
 800e1ea:	607a      	str	r2, [r7, #4]
 800e1ec:	461a      	mov	r2, r3
 800e1ee:	460b      	mov	r3, r1
 800e1f0:	72fb      	strb	r3, [r7, #11]
 800e1f2:	4613      	mov	r3, r2
 800e1f4:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e1f6:	2300      	movs	r3, #0
 800e1f8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e1fa:	2300      	movs	r3, #0
 800e1fc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e1fe:	68fb      	ldr	r3, [r7, #12]
 800e200:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800e204:	893b      	ldrh	r3, [r7, #8]
 800e206:	7af9      	ldrb	r1, [r7, #11]
 800e208:	687a      	ldr	r2, [r7, #4]
 800e20a:	f7f7 fe49 	bl	8005ea0 <HAL_PCD_EP_Receive>
 800e20e:	4603      	mov	r3, r0
 800e210:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e212:	7dfb      	ldrb	r3, [r7, #23]
 800e214:	4618      	mov	r0, r3
 800e216:	f000 f81b 	bl	800e250 <USBD_Get_USB_Status>
 800e21a:	4603      	mov	r3, r0
 800e21c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e21e:	7dbb      	ldrb	r3, [r7, #22]
}
 800e220:	4618      	mov	r0, r3
 800e222:	3718      	adds	r7, #24
 800e224:	46bd      	mov	sp, r7
 800e226:	bd80      	pop	{r7, pc}

0800e228 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e228:	b580      	push	{r7, lr}
 800e22a:	b082      	sub	sp, #8
 800e22c:	af00      	add	r7, sp, #0
 800e22e:	6078      	str	r0, [r7, #4]
 800e230:	460b      	mov	r3, r1
 800e232:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e23a:	78fa      	ldrb	r2, [r7, #3]
 800e23c:	4611      	mov	r1, r2
 800e23e:	4618      	mov	r0, r3
 800e240:	f7f7 fe79 	bl	8005f36 <HAL_PCD_EP_GetRxCount>
 800e244:	4603      	mov	r3, r0
}
 800e246:	4618      	mov	r0, r3
 800e248:	3708      	adds	r7, #8
 800e24a:	46bd      	mov	sp, r7
 800e24c:	bd80      	pop	{r7, pc}
	...

0800e250 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e250:	b480      	push	{r7}
 800e252:	b085      	sub	sp, #20
 800e254:	af00      	add	r7, sp, #0
 800e256:	4603      	mov	r3, r0
 800e258:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e25a:	2300      	movs	r3, #0
 800e25c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e25e:	79fb      	ldrb	r3, [r7, #7]
 800e260:	2b03      	cmp	r3, #3
 800e262:	d817      	bhi.n	800e294 <USBD_Get_USB_Status+0x44>
 800e264:	a201      	add	r2, pc, #4	; (adr r2, 800e26c <USBD_Get_USB_Status+0x1c>)
 800e266:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e26a:	bf00      	nop
 800e26c:	0800e27d 	.word	0x0800e27d
 800e270:	0800e283 	.word	0x0800e283
 800e274:	0800e289 	.word	0x0800e289
 800e278:	0800e28f 	.word	0x0800e28f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800e27c:	2300      	movs	r3, #0
 800e27e:	73fb      	strb	r3, [r7, #15]
    break;
 800e280:	e00b      	b.n	800e29a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e282:	2302      	movs	r3, #2
 800e284:	73fb      	strb	r3, [r7, #15]
    break;
 800e286:	e008      	b.n	800e29a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e288:	2301      	movs	r3, #1
 800e28a:	73fb      	strb	r3, [r7, #15]
    break;
 800e28c:	e005      	b.n	800e29a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e28e:	2302      	movs	r3, #2
 800e290:	73fb      	strb	r3, [r7, #15]
    break;
 800e292:	e002      	b.n	800e29a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800e294:	2302      	movs	r3, #2
 800e296:	73fb      	strb	r3, [r7, #15]
    break;
 800e298:	bf00      	nop
  }
  return usb_status;
 800e29a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e29c:	4618      	mov	r0, r3
 800e29e:	3714      	adds	r7, #20
 800e2a0:	46bd      	mov	sp, r7
 800e2a2:	bc80      	pop	{r7}
 800e2a4:	4770      	bx	lr
 800e2a6:	bf00      	nop

0800e2a8 <atoi>:
 800e2a8:	220a      	movs	r2, #10
 800e2aa:	2100      	movs	r1, #0
 800e2ac:	f000 bde4 	b.w	800ee78 <strtol>

0800e2b0 <__errno>:
 800e2b0:	4b01      	ldr	r3, [pc, #4]	; (800e2b8 <__errno+0x8>)
 800e2b2:	6818      	ldr	r0, [r3, #0]
 800e2b4:	4770      	bx	lr
 800e2b6:	bf00      	nop
 800e2b8:	2000026c 	.word	0x2000026c

0800e2bc <__libc_init_array>:
 800e2bc:	b570      	push	{r4, r5, r6, lr}
 800e2be:	2500      	movs	r5, #0
 800e2c0:	4e0c      	ldr	r6, [pc, #48]	; (800e2f4 <__libc_init_array+0x38>)
 800e2c2:	4c0d      	ldr	r4, [pc, #52]	; (800e2f8 <__libc_init_array+0x3c>)
 800e2c4:	1ba4      	subs	r4, r4, r6
 800e2c6:	10a4      	asrs	r4, r4, #2
 800e2c8:	42a5      	cmp	r5, r4
 800e2ca:	d109      	bne.n	800e2e0 <__libc_init_array+0x24>
 800e2cc:	f002 f8fc 	bl	80104c8 <_init>
 800e2d0:	2500      	movs	r5, #0
 800e2d2:	4e0a      	ldr	r6, [pc, #40]	; (800e2fc <__libc_init_array+0x40>)
 800e2d4:	4c0a      	ldr	r4, [pc, #40]	; (800e300 <__libc_init_array+0x44>)
 800e2d6:	1ba4      	subs	r4, r4, r6
 800e2d8:	10a4      	asrs	r4, r4, #2
 800e2da:	42a5      	cmp	r5, r4
 800e2dc:	d105      	bne.n	800e2ea <__libc_init_array+0x2e>
 800e2de:	bd70      	pop	{r4, r5, r6, pc}
 800e2e0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800e2e4:	4798      	blx	r3
 800e2e6:	3501      	adds	r5, #1
 800e2e8:	e7ee      	b.n	800e2c8 <__libc_init_array+0xc>
 800e2ea:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800e2ee:	4798      	blx	r3
 800e2f0:	3501      	adds	r5, #1
 800e2f2:	e7f2      	b.n	800e2da <__libc_init_array+0x1e>
 800e2f4:	08010928 	.word	0x08010928
 800e2f8:	08010928 	.word	0x08010928
 800e2fc:	08010928 	.word	0x08010928
 800e300:	0801092c 	.word	0x0801092c

0800e304 <malloc>:
 800e304:	4b02      	ldr	r3, [pc, #8]	; (800e310 <malloc+0xc>)
 800e306:	4601      	mov	r1, r0
 800e308:	6818      	ldr	r0, [r3, #0]
 800e30a:	f000 b85f 	b.w	800e3cc <_malloc_r>
 800e30e:	bf00      	nop
 800e310:	2000026c 	.word	0x2000026c

0800e314 <free>:
 800e314:	4b02      	ldr	r3, [pc, #8]	; (800e320 <free+0xc>)
 800e316:	4601      	mov	r1, r0
 800e318:	6818      	ldr	r0, [r3, #0]
 800e31a:	f000 b80b 	b.w	800e334 <_free_r>
 800e31e:	bf00      	nop
 800e320:	2000026c 	.word	0x2000026c

0800e324 <memset>:
 800e324:	4603      	mov	r3, r0
 800e326:	4402      	add	r2, r0
 800e328:	4293      	cmp	r3, r2
 800e32a:	d100      	bne.n	800e32e <memset+0xa>
 800e32c:	4770      	bx	lr
 800e32e:	f803 1b01 	strb.w	r1, [r3], #1
 800e332:	e7f9      	b.n	800e328 <memset+0x4>

0800e334 <_free_r>:
 800e334:	b538      	push	{r3, r4, r5, lr}
 800e336:	4605      	mov	r5, r0
 800e338:	2900      	cmp	r1, #0
 800e33a:	d043      	beq.n	800e3c4 <_free_r+0x90>
 800e33c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e340:	1f0c      	subs	r4, r1, #4
 800e342:	2b00      	cmp	r3, #0
 800e344:	bfb8      	it	lt
 800e346:	18e4      	addlt	r4, r4, r3
 800e348:	f001 fc2b 	bl	800fba2 <__malloc_lock>
 800e34c:	4a1e      	ldr	r2, [pc, #120]	; (800e3c8 <_free_r+0x94>)
 800e34e:	6813      	ldr	r3, [r2, #0]
 800e350:	4610      	mov	r0, r2
 800e352:	b933      	cbnz	r3, 800e362 <_free_r+0x2e>
 800e354:	6063      	str	r3, [r4, #4]
 800e356:	6014      	str	r4, [r2, #0]
 800e358:	4628      	mov	r0, r5
 800e35a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e35e:	f001 bc21 	b.w	800fba4 <__malloc_unlock>
 800e362:	42a3      	cmp	r3, r4
 800e364:	d90b      	bls.n	800e37e <_free_r+0x4a>
 800e366:	6821      	ldr	r1, [r4, #0]
 800e368:	1862      	adds	r2, r4, r1
 800e36a:	4293      	cmp	r3, r2
 800e36c:	bf01      	itttt	eq
 800e36e:	681a      	ldreq	r2, [r3, #0]
 800e370:	685b      	ldreq	r3, [r3, #4]
 800e372:	1852      	addeq	r2, r2, r1
 800e374:	6022      	streq	r2, [r4, #0]
 800e376:	6063      	str	r3, [r4, #4]
 800e378:	6004      	str	r4, [r0, #0]
 800e37a:	e7ed      	b.n	800e358 <_free_r+0x24>
 800e37c:	4613      	mov	r3, r2
 800e37e:	685a      	ldr	r2, [r3, #4]
 800e380:	b10a      	cbz	r2, 800e386 <_free_r+0x52>
 800e382:	42a2      	cmp	r2, r4
 800e384:	d9fa      	bls.n	800e37c <_free_r+0x48>
 800e386:	6819      	ldr	r1, [r3, #0]
 800e388:	1858      	adds	r0, r3, r1
 800e38a:	42a0      	cmp	r0, r4
 800e38c:	d10b      	bne.n	800e3a6 <_free_r+0x72>
 800e38e:	6820      	ldr	r0, [r4, #0]
 800e390:	4401      	add	r1, r0
 800e392:	1858      	adds	r0, r3, r1
 800e394:	4282      	cmp	r2, r0
 800e396:	6019      	str	r1, [r3, #0]
 800e398:	d1de      	bne.n	800e358 <_free_r+0x24>
 800e39a:	6810      	ldr	r0, [r2, #0]
 800e39c:	6852      	ldr	r2, [r2, #4]
 800e39e:	4401      	add	r1, r0
 800e3a0:	6019      	str	r1, [r3, #0]
 800e3a2:	605a      	str	r2, [r3, #4]
 800e3a4:	e7d8      	b.n	800e358 <_free_r+0x24>
 800e3a6:	d902      	bls.n	800e3ae <_free_r+0x7a>
 800e3a8:	230c      	movs	r3, #12
 800e3aa:	602b      	str	r3, [r5, #0]
 800e3ac:	e7d4      	b.n	800e358 <_free_r+0x24>
 800e3ae:	6820      	ldr	r0, [r4, #0]
 800e3b0:	1821      	adds	r1, r4, r0
 800e3b2:	428a      	cmp	r2, r1
 800e3b4:	bf01      	itttt	eq
 800e3b6:	6811      	ldreq	r1, [r2, #0]
 800e3b8:	6852      	ldreq	r2, [r2, #4]
 800e3ba:	1809      	addeq	r1, r1, r0
 800e3bc:	6021      	streq	r1, [r4, #0]
 800e3be:	6062      	str	r2, [r4, #4]
 800e3c0:	605c      	str	r4, [r3, #4]
 800e3c2:	e7c9      	b.n	800e358 <_free_r+0x24>
 800e3c4:	bd38      	pop	{r3, r4, r5, pc}
 800e3c6:	bf00      	nop
 800e3c8:	2000047c 	.word	0x2000047c

0800e3cc <_malloc_r>:
 800e3cc:	b570      	push	{r4, r5, r6, lr}
 800e3ce:	1ccd      	adds	r5, r1, #3
 800e3d0:	f025 0503 	bic.w	r5, r5, #3
 800e3d4:	3508      	adds	r5, #8
 800e3d6:	2d0c      	cmp	r5, #12
 800e3d8:	bf38      	it	cc
 800e3da:	250c      	movcc	r5, #12
 800e3dc:	2d00      	cmp	r5, #0
 800e3de:	4606      	mov	r6, r0
 800e3e0:	db01      	blt.n	800e3e6 <_malloc_r+0x1a>
 800e3e2:	42a9      	cmp	r1, r5
 800e3e4:	d903      	bls.n	800e3ee <_malloc_r+0x22>
 800e3e6:	230c      	movs	r3, #12
 800e3e8:	6033      	str	r3, [r6, #0]
 800e3ea:	2000      	movs	r0, #0
 800e3ec:	bd70      	pop	{r4, r5, r6, pc}
 800e3ee:	f001 fbd8 	bl	800fba2 <__malloc_lock>
 800e3f2:	4a21      	ldr	r2, [pc, #132]	; (800e478 <_malloc_r+0xac>)
 800e3f4:	6814      	ldr	r4, [r2, #0]
 800e3f6:	4621      	mov	r1, r4
 800e3f8:	b991      	cbnz	r1, 800e420 <_malloc_r+0x54>
 800e3fa:	4c20      	ldr	r4, [pc, #128]	; (800e47c <_malloc_r+0xb0>)
 800e3fc:	6823      	ldr	r3, [r4, #0]
 800e3fe:	b91b      	cbnz	r3, 800e408 <_malloc_r+0x3c>
 800e400:	4630      	mov	r0, r6
 800e402:	f000 fc8d 	bl	800ed20 <_sbrk_r>
 800e406:	6020      	str	r0, [r4, #0]
 800e408:	4629      	mov	r1, r5
 800e40a:	4630      	mov	r0, r6
 800e40c:	f000 fc88 	bl	800ed20 <_sbrk_r>
 800e410:	1c43      	adds	r3, r0, #1
 800e412:	d124      	bne.n	800e45e <_malloc_r+0x92>
 800e414:	230c      	movs	r3, #12
 800e416:	4630      	mov	r0, r6
 800e418:	6033      	str	r3, [r6, #0]
 800e41a:	f001 fbc3 	bl	800fba4 <__malloc_unlock>
 800e41e:	e7e4      	b.n	800e3ea <_malloc_r+0x1e>
 800e420:	680b      	ldr	r3, [r1, #0]
 800e422:	1b5b      	subs	r3, r3, r5
 800e424:	d418      	bmi.n	800e458 <_malloc_r+0x8c>
 800e426:	2b0b      	cmp	r3, #11
 800e428:	d90f      	bls.n	800e44a <_malloc_r+0x7e>
 800e42a:	600b      	str	r3, [r1, #0]
 800e42c:	18cc      	adds	r4, r1, r3
 800e42e:	50cd      	str	r5, [r1, r3]
 800e430:	4630      	mov	r0, r6
 800e432:	f001 fbb7 	bl	800fba4 <__malloc_unlock>
 800e436:	f104 000b 	add.w	r0, r4, #11
 800e43a:	1d23      	adds	r3, r4, #4
 800e43c:	f020 0007 	bic.w	r0, r0, #7
 800e440:	1ac3      	subs	r3, r0, r3
 800e442:	d0d3      	beq.n	800e3ec <_malloc_r+0x20>
 800e444:	425a      	negs	r2, r3
 800e446:	50e2      	str	r2, [r4, r3]
 800e448:	e7d0      	b.n	800e3ec <_malloc_r+0x20>
 800e44a:	684b      	ldr	r3, [r1, #4]
 800e44c:	428c      	cmp	r4, r1
 800e44e:	bf16      	itet	ne
 800e450:	6063      	strne	r3, [r4, #4]
 800e452:	6013      	streq	r3, [r2, #0]
 800e454:	460c      	movne	r4, r1
 800e456:	e7eb      	b.n	800e430 <_malloc_r+0x64>
 800e458:	460c      	mov	r4, r1
 800e45a:	6849      	ldr	r1, [r1, #4]
 800e45c:	e7cc      	b.n	800e3f8 <_malloc_r+0x2c>
 800e45e:	1cc4      	adds	r4, r0, #3
 800e460:	f024 0403 	bic.w	r4, r4, #3
 800e464:	42a0      	cmp	r0, r4
 800e466:	d005      	beq.n	800e474 <_malloc_r+0xa8>
 800e468:	1a21      	subs	r1, r4, r0
 800e46a:	4630      	mov	r0, r6
 800e46c:	f000 fc58 	bl	800ed20 <_sbrk_r>
 800e470:	3001      	adds	r0, #1
 800e472:	d0cf      	beq.n	800e414 <_malloc_r+0x48>
 800e474:	6025      	str	r5, [r4, #0]
 800e476:	e7db      	b.n	800e430 <_malloc_r+0x64>
 800e478:	2000047c 	.word	0x2000047c
 800e47c:	20000480 	.word	0x20000480

0800e480 <__cvt>:
 800e480:	2b00      	cmp	r3, #0
 800e482:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e486:	461e      	mov	r6, r3
 800e488:	bfbb      	ittet	lt
 800e48a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800e48e:	461e      	movlt	r6, r3
 800e490:	2300      	movge	r3, #0
 800e492:	232d      	movlt	r3, #45	; 0x2d
 800e494:	b088      	sub	sp, #32
 800e496:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800e498:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 800e49c:	f027 0720 	bic.w	r7, r7, #32
 800e4a0:	2f46      	cmp	r7, #70	; 0x46
 800e4a2:	4614      	mov	r4, r2
 800e4a4:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800e4a6:	700b      	strb	r3, [r1, #0]
 800e4a8:	d004      	beq.n	800e4b4 <__cvt+0x34>
 800e4aa:	2f45      	cmp	r7, #69	; 0x45
 800e4ac:	d100      	bne.n	800e4b0 <__cvt+0x30>
 800e4ae:	3501      	adds	r5, #1
 800e4b0:	2302      	movs	r3, #2
 800e4b2:	e000      	b.n	800e4b6 <__cvt+0x36>
 800e4b4:	2303      	movs	r3, #3
 800e4b6:	aa07      	add	r2, sp, #28
 800e4b8:	9204      	str	r2, [sp, #16]
 800e4ba:	aa06      	add	r2, sp, #24
 800e4bc:	e9cd a202 	strd	sl, r2, [sp, #8]
 800e4c0:	e9cd 3500 	strd	r3, r5, [sp]
 800e4c4:	4622      	mov	r2, r4
 800e4c6:	4633      	mov	r3, r6
 800e4c8:	f000 fd7a 	bl	800efc0 <_dtoa_r>
 800e4cc:	2f47      	cmp	r7, #71	; 0x47
 800e4ce:	4680      	mov	r8, r0
 800e4d0:	d102      	bne.n	800e4d8 <__cvt+0x58>
 800e4d2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e4d4:	07db      	lsls	r3, r3, #31
 800e4d6:	d526      	bpl.n	800e526 <__cvt+0xa6>
 800e4d8:	2f46      	cmp	r7, #70	; 0x46
 800e4da:	eb08 0905 	add.w	r9, r8, r5
 800e4de:	d111      	bne.n	800e504 <__cvt+0x84>
 800e4e0:	f898 3000 	ldrb.w	r3, [r8]
 800e4e4:	2b30      	cmp	r3, #48	; 0x30
 800e4e6:	d10a      	bne.n	800e4fe <__cvt+0x7e>
 800e4e8:	2200      	movs	r2, #0
 800e4ea:	2300      	movs	r3, #0
 800e4ec:	4620      	mov	r0, r4
 800e4ee:	4631      	mov	r1, r6
 800e4f0:	f7f2 fa96 	bl	8000a20 <__aeabi_dcmpeq>
 800e4f4:	b918      	cbnz	r0, 800e4fe <__cvt+0x7e>
 800e4f6:	f1c5 0501 	rsb	r5, r5, #1
 800e4fa:	f8ca 5000 	str.w	r5, [sl]
 800e4fe:	f8da 3000 	ldr.w	r3, [sl]
 800e502:	4499      	add	r9, r3
 800e504:	2200      	movs	r2, #0
 800e506:	2300      	movs	r3, #0
 800e508:	4620      	mov	r0, r4
 800e50a:	4631      	mov	r1, r6
 800e50c:	f7f2 fa88 	bl	8000a20 <__aeabi_dcmpeq>
 800e510:	b938      	cbnz	r0, 800e522 <__cvt+0xa2>
 800e512:	2230      	movs	r2, #48	; 0x30
 800e514:	9b07      	ldr	r3, [sp, #28]
 800e516:	454b      	cmp	r3, r9
 800e518:	d205      	bcs.n	800e526 <__cvt+0xa6>
 800e51a:	1c59      	adds	r1, r3, #1
 800e51c:	9107      	str	r1, [sp, #28]
 800e51e:	701a      	strb	r2, [r3, #0]
 800e520:	e7f8      	b.n	800e514 <__cvt+0x94>
 800e522:	f8cd 901c 	str.w	r9, [sp, #28]
 800e526:	4640      	mov	r0, r8
 800e528:	9b07      	ldr	r3, [sp, #28]
 800e52a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800e52c:	eba3 0308 	sub.w	r3, r3, r8
 800e530:	6013      	str	r3, [r2, #0]
 800e532:	b008      	add	sp, #32
 800e534:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800e538 <__exponent>:
 800e538:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e53a:	2900      	cmp	r1, #0
 800e53c:	bfb4      	ite	lt
 800e53e:	232d      	movlt	r3, #45	; 0x2d
 800e540:	232b      	movge	r3, #43	; 0x2b
 800e542:	4604      	mov	r4, r0
 800e544:	bfb8      	it	lt
 800e546:	4249      	neglt	r1, r1
 800e548:	2909      	cmp	r1, #9
 800e54a:	f804 2b02 	strb.w	r2, [r4], #2
 800e54e:	7043      	strb	r3, [r0, #1]
 800e550:	dd21      	ble.n	800e596 <__exponent+0x5e>
 800e552:	f10d 0307 	add.w	r3, sp, #7
 800e556:	461f      	mov	r7, r3
 800e558:	260a      	movs	r6, #10
 800e55a:	fb91 f5f6 	sdiv	r5, r1, r6
 800e55e:	fb06 1115 	mls	r1, r6, r5, r1
 800e562:	2d09      	cmp	r5, #9
 800e564:	f101 0130 	add.w	r1, r1, #48	; 0x30
 800e568:	f803 1c01 	strb.w	r1, [r3, #-1]
 800e56c:	f103 32ff 	add.w	r2, r3, #4294967295
 800e570:	4629      	mov	r1, r5
 800e572:	dc09      	bgt.n	800e588 <__exponent+0x50>
 800e574:	3130      	adds	r1, #48	; 0x30
 800e576:	3b02      	subs	r3, #2
 800e578:	f802 1c01 	strb.w	r1, [r2, #-1]
 800e57c:	42bb      	cmp	r3, r7
 800e57e:	4622      	mov	r2, r4
 800e580:	d304      	bcc.n	800e58c <__exponent+0x54>
 800e582:	1a10      	subs	r0, r2, r0
 800e584:	b003      	add	sp, #12
 800e586:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e588:	4613      	mov	r3, r2
 800e58a:	e7e6      	b.n	800e55a <__exponent+0x22>
 800e58c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e590:	f804 2b01 	strb.w	r2, [r4], #1
 800e594:	e7f2      	b.n	800e57c <__exponent+0x44>
 800e596:	2330      	movs	r3, #48	; 0x30
 800e598:	4419      	add	r1, r3
 800e59a:	7083      	strb	r3, [r0, #2]
 800e59c:	1d02      	adds	r2, r0, #4
 800e59e:	70c1      	strb	r1, [r0, #3]
 800e5a0:	e7ef      	b.n	800e582 <__exponent+0x4a>
	...

0800e5a4 <_printf_float>:
 800e5a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e5a8:	b091      	sub	sp, #68	; 0x44
 800e5aa:	460c      	mov	r4, r1
 800e5ac:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800e5ae:	4693      	mov	fp, r2
 800e5b0:	461e      	mov	r6, r3
 800e5b2:	4605      	mov	r5, r0
 800e5b4:	f001 fabc 	bl	800fb30 <_localeconv_r>
 800e5b8:	6803      	ldr	r3, [r0, #0]
 800e5ba:	4618      	mov	r0, r3
 800e5bc:	9309      	str	r3, [sp, #36]	; 0x24
 800e5be:	f7f1 fe03 	bl	80001c8 <strlen>
 800e5c2:	2300      	movs	r3, #0
 800e5c4:	930e      	str	r3, [sp, #56]	; 0x38
 800e5c6:	683b      	ldr	r3, [r7, #0]
 800e5c8:	900a      	str	r0, [sp, #40]	; 0x28
 800e5ca:	3307      	adds	r3, #7
 800e5cc:	f023 0307 	bic.w	r3, r3, #7
 800e5d0:	f103 0208 	add.w	r2, r3, #8
 800e5d4:	f894 8018 	ldrb.w	r8, [r4, #24]
 800e5d8:	f8d4 a000 	ldr.w	sl, [r4]
 800e5dc:	603a      	str	r2, [r7, #0]
 800e5de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5e2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800e5e6:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 800e5ea:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e5ee:	930b      	str	r3, [sp, #44]	; 0x2c
 800e5f0:	f04f 32ff 	mov.w	r2, #4294967295
 800e5f4:	4ba6      	ldr	r3, [pc, #664]	; (800e890 <_printf_float+0x2ec>)
 800e5f6:	4638      	mov	r0, r7
 800e5f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e5fa:	f7f2 fa43 	bl	8000a84 <__aeabi_dcmpun>
 800e5fe:	bb68      	cbnz	r0, 800e65c <_printf_float+0xb8>
 800e600:	f04f 32ff 	mov.w	r2, #4294967295
 800e604:	4ba2      	ldr	r3, [pc, #648]	; (800e890 <_printf_float+0x2ec>)
 800e606:	4638      	mov	r0, r7
 800e608:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e60a:	f7f2 fa1d 	bl	8000a48 <__aeabi_dcmple>
 800e60e:	bb28      	cbnz	r0, 800e65c <_printf_float+0xb8>
 800e610:	2200      	movs	r2, #0
 800e612:	2300      	movs	r3, #0
 800e614:	4638      	mov	r0, r7
 800e616:	4649      	mov	r1, r9
 800e618:	f7f2 fa0c 	bl	8000a34 <__aeabi_dcmplt>
 800e61c:	b110      	cbz	r0, 800e624 <_printf_float+0x80>
 800e61e:	232d      	movs	r3, #45	; 0x2d
 800e620:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e624:	4f9b      	ldr	r7, [pc, #620]	; (800e894 <_printf_float+0x2f0>)
 800e626:	4b9c      	ldr	r3, [pc, #624]	; (800e898 <_printf_float+0x2f4>)
 800e628:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800e62c:	bf98      	it	ls
 800e62e:	461f      	movls	r7, r3
 800e630:	2303      	movs	r3, #3
 800e632:	f04f 0900 	mov.w	r9, #0
 800e636:	6123      	str	r3, [r4, #16]
 800e638:	f02a 0304 	bic.w	r3, sl, #4
 800e63c:	6023      	str	r3, [r4, #0]
 800e63e:	9600      	str	r6, [sp, #0]
 800e640:	465b      	mov	r3, fp
 800e642:	aa0f      	add	r2, sp, #60	; 0x3c
 800e644:	4621      	mov	r1, r4
 800e646:	4628      	mov	r0, r5
 800e648:	f000 f9e2 	bl	800ea10 <_printf_common>
 800e64c:	3001      	adds	r0, #1
 800e64e:	f040 8090 	bne.w	800e772 <_printf_float+0x1ce>
 800e652:	f04f 30ff 	mov.w	r0, #4294967295
 800e656:	b011      	add	sp, #68	; 0x44
 800e658:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e65c:	463a      	mov	r2, r7
 800e65e:	464b      	mov	r3, r9
 800e660:	4638      	mov	r0, r7
 800e662:	4649      	mov	r1, r9
 800e664:	f7f2 fa0e 	bl	8000a84 <__aeabi_dcmpun>
 800e668:	b110      	cbz	r0, 800e670 <_printf_float+0xcc>
 800e66a:	4f8c      	ldr	r7, [pc, #560]	; (800e89c <_printf_float+0x2f8>)
 800e66c:	4b8c      	ldr	r3, [pc, #560]	; (800e8a0 <_printf_float+0x2fc>)
 800e66e:	e7db      	b.n	800e628 <_printf_float+0x84>
 800e670:	6863      	ldr	r3, [r4, #4]
 800e672:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 800e676:	1c59      	adds	r1, r3, #1
 800e678:	a80d      	add	r0, sp, #52	; 0x34
 800e67a:	a90e      	add	r1, sp, #56	; 0x38
 800e67c:	d140      	bne.n	800e700 <_printf_float+0x15c>
 800e67e:	2306      	movs	r3, #6
 800e680:	6063      	str	r3, [r4, #4]
 800e682:	f04f 0c00 	mov.w	ip, #0
 800e686:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 800e68a:	e9cd 2301 	strd	r2, r3, [sp, #4]
 800e68e:	6863      	ldr	r3, [r4, #4]
 800e690:	6022      	str	r2, [r4, #0]
 800e692:	e9cd 0803 	strd	r0, r8, [sp, #12]
 800e696:	9300      	str	r3, [sp, #0]
 800e698:	463a      	mov	r2, r7
 800e69a:	464b      	mov	r3, r9
 800e69c:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 800e6a0:	4628      	mov	r0, r5
 800e6a2:	f7ff feed 	bl	800e480 <__cvt>
 800e6a6:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 800e6aa:	2b47      	cmp	r3, #71	; 0x47
 800e6ac:	4607      	mov	r7, r0
 800e6ae:	d109      	bne.n	800e6c4 <_printf_float+0x120>
 800e6b0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e6b2:	1cd8      	adds	r0, r3, #3
 800e6b4:	db02      	blt.n	800e6bc <_printf_float+0x118>
 800e6b6:	6862      	ldr	r2, [r4, #4]
 800e6b8:	4293      	cmp	r3, r2
 800e6ba:	dd47      	ble.n	800e74c <_printf_float+0x1a8>
 800e6bc:	f1a8 0802 	sub.w	r8, r8, #2
 800e6c0:	fa5f f888 	uxtb.w	r8, r8
 800e6c4:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800e6c8:	990d      	ldr	r1, [sp, #52]	; 0x34
 800e6ca:	d824      	bhi.n	800e716 <_printf_float+0x172>
 800e6cc:	3901      	subs	r1, #1
 800e6ce:	4642      	mov	r2, r8
 800e6d0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800e6d4:	910d      	str	r1, [sp, #52]	; 0x34
 800e6d6:	f7ff ff2f 	bl	800e538 <__exponent>
 800e6da:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e6dc:	4681      	mov	r9, r0
 800e6de:	1813      	adds	r3, r2, r0
 800e6e0:	2a01      	cmp	r2, #1
 800e6e2:	6123      	str	r3, [r4, #16]
 800e6e4:	dc02      	bgt.n	800e6ec <_printf_float+0x148>
 800e6e6:	6822      	ldr	r2, [r4, #0]
 800e6e8:	07d1      	lsls	r1, r2, #31
 800e6ea:	d501      	bpl.n	800e6f0 <_printf_float+0x14c>
 800e6ec:	3301      	adds	r3, #1
 800e6ee:	6123      	str	r3, [r4, #16]
 800e6f0:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800e6f4:	2b00      	cmp	r3, #0
 800e6f6:	d0a2      	beq.n	800e63e <_printf_float+0x9a>
 800e6f8:	232d      	movs	r3, #45	; 0x2d
 800e6fa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e6fe:	e79e      	b.n	800e63e <_printf_float+0x9a>
 800e700:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 800e704:	f000 816e 	beq.w	800e9e4 <_printf_float+0x440>
 800e708:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800e70c:	d1b9      	bne.n	800e682 <_printf_float+0xde>
 800e70e:	2b00      	cmp	r3, #0
 800e710:	d1b7      	bne.n	800e682 <_printf_float+0xde>
 800e712:	2301      	movs	r3, #1
 800e714:	e7b4      	b.n	800e680 <_printf_float+0xdc>
 800e716:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 800e71a:	d119      	bne.n	800e750 <_printf_float+0x1ac>
 800e71c:	2900      	cmp	r1, #0
 800e71e:	6863      	ldr	r3, [r4, #4]
 800e720:	dd0c      	ble.n	800e73c <_printf_float+0x198>
 800e722:	6121      	str	r1, [r4, #16]
 800e724:	b913      	cbnz	r3, 800e72c <_printf_float+0x188>
 800e726:	6822      	ldr	r2, [r4, #0]
 800e728:	07d2      	lsls	r2, r2, #31
 800e72a:	d502      	bpl.n	800e732 <_printf_float+0x18e>
 800e72c:	3301      	adds	r3, #1
 800e72e:	440b      	add	r3, r1
 800e730:	6123      	str	r3, [r4, #16]
 800e732:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e734:	f04f 0900 	mov.w	r9, #0
 800e738:	65a3      	str	r3, [r4, #88]	; 0x58
 800e73a:	e7d9      	b.n	800e6f0 <_printf_float+0x14c>
 800e73c:	b913      	cbnz	r3, 800e744 <_printf_float+0x1a0>
 800e73e:	6822      	ldr	r2, [r4, #0]
 800e740:	07d0      	lsls	r0, r2, #31
 800e742:	d501      	bpl.n	800e748 <_printf_float+0x1a4>
 800e744:	3302      	adds	r3, #2
 800e746:	e7f3      	b.n	800e730 <_printf_float+0x18c>
 800e748:	2301      	movs	r3, #1
 800e74a:	e7f1      	b.n	800e730 <_printf_float+0x18c>
 800e74c:	f04f 0867 	mov.w	r8, #103	; 0x67
 800e750:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800e754:	4293      	cmp	r3, r2
 800e756:	db05      	blt.n	800e764 <_printf_float+0x1c0>
 800e758:	6822      	ldr	r2, [r4, #0]
 800e75a:	6123      	str	r3, [r4, #16]
 800e75c:	07d1      	lsls	r1, r2, #31
 800e75e:	d5e8      	bpl.n	800e732 <_printf_float+0x18e>
 800e760:	3301      	adds	r3, #1
 800e762:	e7e5      	b.n	800e730 <_printf_float+0x18c>
 800e764:	2b00      	cmp	r3, #0
 800e766:	bfcc      	ite	gt
 800e768:	2301      	movgt	r3, #1
 800e76a:	f1c3 0302 	rsble	r3, r3, #2
 800e76e:	4413      	add	r3, r2
 800e770:	e7de      	b.n	800e730 <_printf_float+0x18c>
 800e772:	6823      	ldr	r3, [r4, #0]
 800e774:	055a      	lsls	r2, r3, #21
 800e776:	d407      	bmi.n	800e788 <_printf_float+0x1e4>
 800e778:	6923      	ldr	r3, [r4, #16]
 800e77a:	463a      	mov	r2, r7
 800e77c:	4659      	mov	r1, fp
 800e77e:	4628      	mov	r0, r5
 800e780:	47b0      	blx	r6
 800e782:	3001      	adds	r0, #1
 800e784:	d129      	bne.n	800e7da <_printf_float+0x236>
 800e786:	e764      	b.n	800e652 <_printf_float+0xae>
 800e788:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800e78c:	f240 80d7 	bls.w	800e93e <_printf_float+0x39a>
 800e790:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e794:	2200      	movs	r2, #0
 800e796:	2300      	movs	r3, #0
 800e798:	f7f2 f942 	bl	8000a20 <__aeabi_dcmpeq>
 800e79c:	b388      	cbz	r0, 800e802 <_printf_float+0x25e>
 800e79e:	2301      	movs	r3, #1
 800e7a0:	4a40      	ldr	r2, [pc, #256]	; (800e8a4 <_printf_float+0x300>)
 800e7a2:	4659      	mov	r1, fp
 800e7a4:	4628      	mov	r0, r5
 800e7a6:	47b0      	blx	r6
 800e7a8:	3001      	adds	r0, #1
 800e7aa:	f43f af52 	beq.w	800e652 <_printf_float+0xae>
 800e7ae:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800e7b2:	429a      	cmp	r2, r3
 800e7b4:	db02      	blt.n	800e7bc <_printf_float+0x218>
 800e7b6:	6823      	ldr	r3, [r4, #0]
 800e7b8:	07d8      	lsls	r0, r3, #31
 800e7ba:	d50e      	bpl.n	800e7da <_printf_float+0x236>
 800e7bc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e7c0:	4659      	mov	r1, fp
 800e7c2:	4628      	mov	r0, r5
 800e7c4:	47b0      	blx	r6
 800e7c6:	3001      	adds	r0, #1
 800e7c8:	f43f af43 	beq.w	800e652 <_printf_float+0xae>
 800e7cc:	2700      	movs	r7, #0
 800e7ce:	f104 081a 	add.w	r8, r4, #26
 800e7d2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e7d4:	3b01      	subs	r3, #1
 800e7d6:	42bb      	cmp	r3, r7
 800e7d8:	dc09      	bgt.n	800e7ee <_printf_float+0x24a>
 800e7da:	6823      	ldr	r3, [r4, #0]
 800e7dc:	079f      	lsls	r7, r3, #30
 800e7de:	f100 80fd 	bmi.w	800e9dc <_printf_float+0x438>
 800e7e2:	68e0      	ldr	r0, [r4, #12]
 800e7e4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e7e6:	4298      	cmp	r0, r3
 800e7e8:	bfb8      	it	lt
 800e7ea:	4618      	movlt	r0, r3
 800e7ec:	e733      	b.n	800e656 <_printf_float+0xb2>
 800e7ee:	2301      	movs	r3, #1
 800e7f0:	4642      	mov	r2, r8
 800e7f2:	4659      	mov	r1, fp
 800e7f4:	4628      	mov	r0, r5
 800e7f6:	47b0      	blx	r6
 800e7f8:	3001      	adds	r0, #1
 800e7fa:	f43f af2a 	beq.w	800e652 <_printf_float+0xae>
 800e7fe:	3701      	adds	r7, #1
 800e800:	e7e7      	b.n	800e7d2 <_printf_float+0x22e>
 800e802:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e804:	2b00      	cmp	r3, #0
 800e806:	dc2b      	bgt.n	800e860 <_printf_float+0x2bc>
 800e808:	2301      	movs	r3, #1
 800e80a:	4a26      	ldr	r2, [pc, #152]	; (800e8a4 <_printf_float+0x300>)
 800e80c:	4659      	mov	r1, fp
 800e80e:	4628      	mov	r0, r5
 800e810:	47b0      	blx	r6
 800e812:	3001      	adds	r0, #1
 800e814:	f43f af1d 	beq.w	800e652 <_printf_float+0xae>
 800e818:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e81a:	b923      	cbnz	r3, 800e826 <_printf_float+0x282>
 800e81c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e81e:	b913      	cbnz	r3, 800e826 <_printf_float+0x282>
 800e820:	6823      	ldr	r3, [r4, #0]
 800e822:	07d9      	lsls	r1, r3, #31
 800e824:	d5d9      	bpl.n	800e7da <_printf_float+0x236>
 800e826:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e82a:	4659      	mov	r1, fp
 800e82c:	4628      	mov	r0, r5
 800e82e:	47b0      	blx	r6
 800e830:	3001      	adds	r0, #1
 800e832:	f43f af0e 	beq.w	800e652 <_printf_float+0xae>
 800e836:	f04f 0800 	mov.w	r8, #0
 800e83a:	f104 091a 	add.w	r9, r4, #26
 800e83e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e840:	425b      	negs	r3, r3
 800e842:	4543      	cmp	r3, r8
 800e844:	dc01      	bgt.n	800e84a <_printf_float+0x2a6>
 800e846:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e848:	e797      	b.n	800e77a <_printf_float+0x1d6>
 800e84a:	2301      	movs	r3, #1
 800e84c:	464a      	mov	r2, r9
 800e84e:	4659      	mov	r1, fp
 800e850:	4628      	mov	r0, r5
 800e852:	47b0      	blx	r6
 800e854:	3001      	adds	r0, #1
 800e856:	f43f aefc 	beq.w	800e652 <_printf_float+0xae>
 800e85a:	f108 0801 	add.w	r8, r8, #1
 800e85e:	e7ee      	b.n	800e83e <_printf_float+0x29a>
 800e860:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e862:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e864:	429a      	cmp	r2, r3
 800e866:	bfa8      	it	ge
 800e868:	461a      	movge	r2, r3
 800e86a:	2a00      	cmp	r2, #0
 800e86c:	4690      	mov	r8, r2
 800e86e:	dd07      	ble.n	800e880 <_printf_float+0x2dc>
 800e870:	4613      	mov	r3, r2
 800e872:	4659      	mov	r1, fp
 800e874:	463a      	mov	r2, r7
 800e876:	4628      	mov	r0, r5
 800e878:	47b0      	blx	r6
 800e87a:	3001      	adds	r0, #1
 800e87c:	f43f aee9 	beq.w	800e652 <_printf_float+0xae>
 800e880:	f104 031a 	add.w	r3, r4, #26
 800e884:	f04f 0a00 	mov.w	sl, #0
 800e888:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 800e88c:	930b      	str	r3, [sp, #44]	; 0x2c
 800e88e:	e015      	b.n	800e8bc <_printf_float+0x318>
 800e890:	7fefffff 	.word	0x7fefffff
 800e894:	080106c4 	.word	0x080106c4
 800e898:	080106c0 	.word	0x080106c0
 800e89c:	080106cc 	.word	0x080106cc
 800e8a0:	080106c8 	.word	0x080106c8
 800e8a4:	080106d0 	.word	0x080106d0
 800e8a8:	2301      	movs	r3, #1
 800e8aa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e8ac:	4659      	mov	r1, fp
 800e8ae:	4628      	mov	r0, r5
 800e8b0:	47b0      	blx	r6
 800e8b2:	3001      	adds	r0, #1
 800e8b4:	f43f aecd 	beq.w	800e652 <_printf_float+0xae>
 800e8b8:	f10a 0a01 	add.w	sl, sl, #1
 800e8bc:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 800e8c0:	eba9 0308 	sub.w	r3, r9, r8
 800e8c4:	4553      	cmp	r3, sl
 800e8c6:	dcef      	bgt.n	800e8a8 <_printf_float+0x304>
 800e8c8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800e8cc:	429a      	cmp	r2, r3
 800e8ce:	444f      	add	r7, r9
 800e8d0:	db14      	blt.n	800e8fc <_printf_float+0x358>
 800e8d2:	6823      	ldr	r3, [r4, #0]
 800e8d4:	07da      	lsls	r2, r3, #31
 800e8d6:	d411      	bmi.n	800e8fc <_printf_float+0x358>
 800e8d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e8da:	990d      	ldr	r1, [sp, #52]	; 0x34
 800e8dc:	eba3 0209 	sub.w	r2, r3, r9
 800e8e0:	eba3 0901 	sub.w	r9, r3, r1
 800e8e4:	4591      	cmp	r9, r2
 800e8e6:	bfa8      	it	ge
 800e8e8:	4691      	movge	r9, r2
 800e8ea:	f1b9 0f00 	cmp.w	r9, #0
 800e8ee:	dc0d      	bgt.n	800e90c <_printf_float+0x368>
 800e8f0:	2700      	movs	r7, #0
 800e8f2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e8f6:	f104 081a 	add.w	r8, r4, #26
 800e8fa:	e018      	b.n	800e92e <_printf_float+0x38a>
 800e8fc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e900:	4659      	mov	r1, fp
 800e902:	4628      	mov	r0, r5
 800e904:	47b0      	blx	r6
 800e906:	3001      	adds	r0, #1
 800e908:	d1e6      	bne.n	800e8d8 <_printf_float+0x334>
 800e90a:	e6a2      	b.n	800e652 <_printf_float+0xae>
 800e90c:	464b      	mov	r3, r9
 800e90e:	463a      	mov	r2, r7
 800e910:	4659      	mov	r1, fp
 800e912:	4628      	mov	r0, r5
 800e914:	47b0      	blx	r6
 800e916:	3001      	adds	r0, #1
 800e918:	d1ea      	bne.n	800e8f0 <_printf_float+0x34c>
 800e91a:	e69a      	b.n	800e652 <_printf_float+0xae>
 800e91c:	2301      	movs	r3, #1
 800e91e:	4642      	mov	r2, r8
 800e920:	4659      	mov	r1, fp
 800e922:	4628      	mov	r0, r5
 800e924:	47b0      	blx	r6
 800e926:	3001      	adds	r0, #1
 800e928:	f43f ae93 	beq.w	800e652 <_printf_float+0xae>
 800e92c:	3701      	adds	r7, #1
 800e92e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800e932:	1a9b      	subs	r3, r3, r2
 800e934:	eba3 0309 	sub.w	r3, r3, r9
 800e938:	42bb      	cmp	r3, r7
 800e93a:	dcef      	bgt.n	800e91c <_printf_float+0x378>
 800e93c:	e74d      	b.n	800e7da <_printf_float+0x236>
 800e93e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e940:	2a01      	cmp	r2, #1
 800e942:	dc01      	bgt.n	800e948 <_printf_float+0x3a4>
 800e944:	07db      	lsls	r3, r3, #31
 800e946:	d538      	bpl.n	800e9ba <_printf_float+0x416>
 800e948:	2301      	movs	r3, #1
 800e94a:	463a      	mov	r2, r7
 800e94c:	4659      	mov	r1, fp
 800e94e:	4628      	mov	r0, r5
 800e950:	47b0      	blx	r6
 800e952:	3001      	adds	r0, #1
 800e954:	f43f ae7d 	beq.w	800e652 <_printf_float+0xae>
 800e958:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e95c:	4659      	mov	r1, fp
 800e95e:	4628      	mov	r0, r5
 800e960:	47b0      	blx	r6
 800e962:	3001      	adds	r0, #1
 800e964:	f107 0701 	add.w	r7, r7, #1
 800e968:	f43f ae73 	beq.w	800e652 <_printf_float+0xae>
 800e96c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e970:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e972:	2200      	movs	r2, #0
 800e974:	f103 38ff 	add.w	r8, r3, #4294967295
 800e978:	2300      	movs	r3, #0
 800e97a:	f7f2 f851 	bl	8000a20 <__aeabi_dcmpeq>
 800e97e:	b9c0      	cbnz	r0, 800e9b2 <_printf_float+0x40e>
 800e980:	4643      	mov	r3, r8
 800e982:	463a      	mov	r2, r7
 800e984:	4659      	mov	r1, fp
 800e986:	4628      	mov	r0, r5
 800e988:	47b0      	blx	r6
 800e98a:	3001      	adds	r0, #1
 800e98c:	d10d      	bne.n	800e9aa <_printf_float+0x406>
 800e98e:	e660      	b.n	800e652 <_printf_float+0xae>
 800e990:	2301      	movs	r3, #1
 800e992:	4642      	mov	r2, r8
 800e994:	4659      	mov	r1, fp
 800e996:	4628      	mov	r0, r5
 800e998:	47b0      	blx	r6
 800e99a:	3001      	adds	r0, #1
 800e99c:	f43f ae59 	beq.w	800e652 <_printf_float+0xae>
 800e9a0:	3701      	adds	r7, #1
 800e9a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e9a4:	3b01      	subs	r3, #1
 800e9a6:	42bb      	cmp	r3, r7
 800e9a8:	dcf2      	bgt.n	800e990 <_printf_float+0x3ec>
 800e9aa:	464b      	mov	r3, r9
 800e9ac:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800e9b0:	e6e4      	b.n	800e77c <_printf_float+0x1d8>
 800e9b2:	2700      	movs	r7, #0
 800e9b4:	f104 081a 	add.w	r8, r4, #26
 800e9b8:	e7f3      	b.n	800e9a2 <_printf_float+0x3fe>
 800e9ba:	2301      	movs	r3, #1
 800e9bc:	e7e1      	b.n	800e982 <_printf_float+0x3de>
 800e9be:	2301      	movs	r3, #1
 800e9c0:	4642      	mov	r2, r8
 800e9c2:	4659      	mov	r1, fp
 800e9c4:	4628      	mov	r0, r5
 800e9c6:	47b0      	blx	r6
 800e9c8:	3001      	adds	r0, #1
 800e9ca:	f43f ae42 	beq.w	800e652 <_printf_float+0xae>
 800e9ce:	3701      	adds	r7, #1
 800e9d0:	68e3      	ldr	r3, [r4, #12]
 800e9d2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800e9d4:	1a9b      	subs	r3, r3, r2
 800e9d6:	42bb      	cmp	r3, r7
 800e9d8:	dcf1      	bgt.n	800e9be <_printf_float+0x41a>
 800e9da:	e702      	b.n	800e7e2 <_printf_float+0x23e>
 800e9dc:	2700      	movs	r7, #0
 800e9de:	f104 0819 	add.w	r8, r4, #25
 800e9e2:	e7f5      	b.n	800e9d0 <_printf_float+0x42c>
 800e9e4:	2b00      	cmp	r3, #0
 800e9e6:	f43f ae94 	beq.w	800e712 <_printf_float+0x16e>
 800e9ea:	f04f 0c00 	mov.w	ip, #0
 800e9ee:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 800e9f2:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 800e9f6:	6022      	str	r2, [r4, #0]
 800e9f8:	e9cd 0803 	strd	r0, r8, [sp, #12]
 800e9fc:	e9cd 2101 	strd	r2, r1, [sp, #4]
 800ea00:	9300      	str	r3, [sp, #0]
 800ea02:	463a      	mov	r2, r7
 800ea04:	464b      	mov	r3, r9
 800ea06:	4628      	mov	r0, r5
 800ea08:	f7ff fd3a 	bl	800e480 <__cvt>
 800ea0c:	4607      	mov	r7, r0
 800ea0e:	e64f      	b.n	800e6b0 <_printf_float+0x10c>

0800ea10 <_printf_common>:
 800ea10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ea14:	4691      	mov	r9, r2
 800ea16:	461f      	mov	r7, r3
 800ea18:	688a      	ldr	r2, [r1, #8]
 800ea1a:	690b      	ldr	r3, [r1, #16]
 800ea1c:	4606      	mov	r6, r0
 800ea1e:	4293      	cmp	r3, r2
 800ea20:	bfb8      	it	lt
 800ea22:	4613      	movlt	r3, r2
 800ea24:	f8c9 3000 	str.w	r3, [r9]
 800ea28:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ea2c:	460c      	mov	r4, r1
 800ea2e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ea32:	b112      	cbz	r2, 800ea3a <_printf_common+0x2a>
 800ea34:	3301      	adds	r3, #1
 800ea36:	f8c9 3000 	str.w	r3, [r9]
 800ea3a:	6823      	ldr	r3, [r4, #0]
 800ea3c:	0699      	lsls	r1, r3, #26
 800ea3e:	bf42      	ittt	mi
 800ea40:	f8d9 3000 	ldrmi.w	r3, [r9]
 800ea44:	3302      	addmi	r3, #2
 800ea46:	f8c9 3000 	strmi.w	r3, [r9]
 800ea4a:	6825      	ldr	r5, [r4, #0]
 800ea4c:	f015 0506 	ands.w	r5, r5, #6
 800ea50:	d107      	bne.n	800ea62 <_printf_common+0x52>
 800ea52:	f104 0a19 	add.w	sl, r4, #25
 800ea56:	68e3      	ldr	r3, [r4, #12]
 800ea58:	f8d9 2000 	ldr.w	r2, [r9]
 800ea5c:	1a9b      	subs	r3, r3, r2
 800ea5e:	42ab      	cmp	r3, r5
 800ea60:	dc29      	bgt.n	800eab6 <_printf_common+0xa6>
 800ea62:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800ea66:	6822      	ldr	r2, [r4, #0]
 800ea68:	3300      	adds	r3, #0
 800ea6a:	bf18      	it	ne
 800ea6c:	2301      	movne	r3, #1
 800ea6e:	0692      	lsls	r2, r2, #26
 800ea70:	d42e      	bmi.n	800ead0 <_printf_common+0xc0>
 800ea72:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ea76:	4639      	mov	r1, r7
 800ea78:	4630      	mov	r0, r6
 800ea7a:	47c0      	blx	r8
 800ea7c:	3001      	adds	r0, #1
 800ea7e:	d021      	beq.n	800eac4 <_printf_common+0xb4>
 800ea80:	6823      	ldr	r3, [r4, #0]
 800ea82:	68e5      	ldr	r5, [r4, #12]
 800ea84:	f003 0306 	and.w	r3, r3, #6
 800ea88:	2b04      	cmp	r3, #4
 800ea8a:	bf18      	it	ne
 800ea8c:	2500      	movne	r5, #0
 800ea8e:	f8d9 2000 	ldr.w	r2, [r9]
 800ea92:	f04f 0900 	mov.w	r9, #0
 800ea96:	bf08      	it	eq
 800ea98:	1aad      	subeq	r5, r5, r2
 800ea9a:	68a3      	ldr	r3, [r4, #8]
 800ea9c:	6922      	ldr	r2, [r4, #16]
 800ea9e:	bf08      	it	eq
 800eaa0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800eaa4:	4293      	cmp	r3, r2
 800eaa6:	bfc4      	itt	gt
 800eaa8:	1a9b      	subgt	r3, r3, r2
 800eaaa:	18ed      	addgt	r5, r5, r3
 800eaac:	341a      	adds	r4, #26
 800eaae:	454d      	cmp	r5, r9
 800eab0:	d11a      	bne.n	800eae8 <_printf_common+0xd8>
 800eab2:	2000      	movs	r0, #0
 800eab4:	e008      	b.n	800eac8 <_printf_common+0xb8>
 800eab6:	2301      	movs	r3, #1
 800eab8:	4652      	mov	r2, sl
 800eaba:	4639      	mov	r1, r7
 800eabc:	4630      	mov	r0, r6
 800eabe:	47c0      	blx	r8
 800eac0:	3001      	adds	r0, #1
 800eac2:	d103      	bne.n	800eacc <_printf_common+0xbc>
 800eac4:	f04f 30ff 	mov.w	r0, #4294967295
 800eac8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eacc:	3501      	adds	r5, #1
 800eace:	e7c2      	b.n	800ea56 <_printf_common+0x46>
 800ead0:	2030      	movs	r0, #48	; 0x30
 800ead2:	18e1      	adds	r1, r4, r3
 800ead4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ead8:	1c5a      	adds	r2, r3, #1
 800eada:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800eade:	4422      	add	r2, r4
 800eae0:	3302      	adds	r3, #2
 800eae2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800eae6:	e7c4      	b.n	800ea72 <_printf_common+0x62>
 800eae8:	2301      	movs	r3, #1
 800eaea:	4622      	mov	r2, r4
 800eaec:	4639      	mov	r1, r7
 800eaee:	4630      	mov	r0, r6
 800eaf0:	47c0      	blx	r8
 800eaf2:	3001      	adds	r0, #1
 800eaf4:	d0e6      	beq.n	800eac4 <_printf_common+0xb4>
 800eaf6:	f109 0901 	add.w	r9, r9, #1
 800eafa:	e7d8      	b.n	800eaae <_printf_common+0x9e>

0800eafc <_printf_i>:
 800eafc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800eb00:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800eb04:	460c      	mov	r4, r1
 800eb06:	7e09      	ldrb	r1, [r1, #24]
 800eb08:	b085      	sub	sp, #20
 800eb0a:	296e      	cmp	r1, #110	; 0x6e
 800eb0c:	4617      	mov	r7, r2
 800eb0e:	4606      	mov	r6, r0
 800eb10:	4698      	mov	r8, r3
 800eb12:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800eb14:	f000 80b3 	beq.w	800ec7e <_printf_i+0x182>
 800eb18:	d822      	bhi.n	800eb60 <_printf_i+0x64>
 800eb1a:	2963      	cmp	r1, #99	; 0x63
 800eb1c:	d036      	beq.n	800eb8c <_printf_i+0x90>
 800eb1e:	d80a      	bhi.n	800eb36 <_printf_i+0x3a>
 800eb20:	2900      	cmp	r1, #0
 800eb22:	f000 80b9 	beq.w	800ec98 <_printf_i+0x19c>
 800eb26:	2958      	cmp	r1, #88	; 0x58
 800eb28:	f000 8083 	beq.w	800ec32 <_printf_i+0x136>
 800eb2c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800eb30:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800eb34:	e032      	b.n	800eb9c <_printf_i+0xa0>
 800eb36:	2964      	cmp	r1, #100	; 0x64
 800eb38:	d001      	beq.n	800eb3e <_printf_i+0x42>
 800eb3a:	2969      	cmp	r1, #105	; 0x69
 800eb3c:	d1f6      	bne.n	800eb2c <_printf_i+0x30>
 800eb3e:	6820      	ldr	r0, [r4, #0]
 800eb40:	6813      	ldr	r3, [r2, #0]
 800eb42:	0605      	lsls	r5, r0, #24
 800eb44:	f103 0104 	add.w	r1, r3, #4
 800eb48:	d52a      	bpl.n	800eba0 <_printf_i+0xa4>
 800eb4a:	681b      	ldr	r3, [r3, #0]
 800eb4c:	6011      	str	r1, [r2, #0]
 800eb4e:	2b00      	cmp	r3, #0
 800eb50:	da03      	bge.n	800eb5a <_printf_i+0x5e>
 800eb52:	222d      	movs	r2, #45	; 0x2d
 800eb54:	425b      	negs	r3, r3
 800eb56:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800eb5a:	486f      	ldr	r0, [pc, #444]	; (800ed18 <_printf_i+0x21c>)
 800eb5c:	220a      	movs	r2, #10
 800eb5e:	e039      	b.n	800ebd4 <_printf_i+0xd8>
 800eb60:	2973      	cmp	r1, #115	; 0x73
 800eb62:	f000 809d 	beq.w	800eca0 <_printf_i+0x1a4>
 800eb66:	d808      	bhi.n	800eb7a <_printf_i+0x7e>
 800eb68:	296f      	cmp	r1, #111	; 0x6f
 800eb6a:	d020      	beq.n	800ebae <_printf_i+0xb2>
 800eb6c:	2970      	cmp	r1, #112	; 0x70
 800eb6e:	d1dd      	bne.n	800eb2c <_printf_i+0x30>
 800eb70:	6823      	ldr	r3, [r4, #0]
 800eb72:	f043 0320 	orr.w	r3, r3, #32
 800eb76:	6023      	str	r3, [r4, #0]
 800eb78:	e003      	b.n	800eb82 <_printf_i+0x86>
 800eb7a:	2975      	cmp	r1, #117	; 0x75
 800eb7c:	d017      	beq.n	800ebae <_printf_i+0xb2>
 800eb7e:	2978      	cmp	r1, #120	; 0x78
 800eb80:	d1d4      	bne.n	800eb2c <_printf_i+0x30>
 800eb82:	2378      	movs	r3, #120	; 0x78
 800eb84:	4865      	ldr	r0, [pc, #404]	; (800ed1c <_printf_i+0x220>)
 800eb86:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800eb8a:	e055      	b.n	800ec38 <_printf_i+0x13c>
 800eb8c:	6813      	ldr	r3, [r2, #0]
 800eb8e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800eb92:	1d19      	adds	r1, r3, #4
 800eb94:	681b      	ldr	r3, [r3, #0]
 800eb96:	6011      	str	r1, [r2, #0]
 800eb98:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800eb9c:	2301      	movs	r3, #1
 800eb9e:	e08c      	b.n	800ecba <_printf_i+0x1be>
 800eba0:	681b      	ldr	r3, [r3, #0]
 800eba2:	f010 0f40 	tst.w	r0, #64	; 0x40
 800eba6:	6011      	str	r1, [r2, #0]
 800eba8:	bf18      	it	ne
 800ebaa:	b21b      	sxthne	r3, r3
 800ebac:	e7cf      	b.n	800eb4e <_printf_i+0x52>
 800ebae:	6813      	ldr	r3, [r2, #0]
 800ebb0:	6825      	ldr	r5, [r4, #0]
 800ebb2:	1d18      	adds	r0, r3, #4
 800ebb4:	6010      	str	r0, [r2, #0]
 800ebb6:	0628      	lsls	r0, r5, #24
 800ebb8:	d501      	bpl.n	800ebbe <_printf_i+0xc2>
 800ebba:	681b      	ldr	r3, [r3, #0]
 800ebbc:	e002      	b.n	800ebc4 <_printf_i+0xc8>
 800ebbe:	0668      	lsls	r0, r5, #25
 800ebc0:	d5fb      	bpl.n	800ebba <_printf_i+0xbe>
 800ebc2:	881b      	ldrh	r3, [r3, #0]
 800ebc4:	296f      	cmp	r1, #111	; 0x6f
 800ebc6:	bf14      	ite	ne
 800ebc8:	220a      	movne	r2, #10
 800ebca:	2208      	moveq	r2, #8
 800ebcc:	4852      	ldr	r0, [pc, #328]	; (800ed18 <_printf_i+0x21c>)
 800ebce:	2100      	movs	r1, #0
 800ebd0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ebd4:	6865      	ldr	r5, [r4, #4]
 800ebd6:	2d00      	cmp	r5, #0
 800ebd8:	60a5      	str	r5, [r4, #8]
 800ebda:	f2c0 8095 	blt.w	800ed08 <_printf_i+0x20c>
 800ebde:	6821      	ldr	r1, [r4, #0]
 800ebe0:	f021 0104 	bic.w	r1, r1, #4
 800ebe4:	6021      	str	r1, [r4, #0]
 800ebe6:	2b00      	cmp	r3, #0
 800ebe8:	d13d      	bne.n	800ec66 <_printf_i+0x16a>
 800ebea:	2d00      	cmp	r5, #0
 800ebec:	f040 808e 	bne.w	800ed0c <_printf_i+0x210>
 800ebf0:	4665      	mov	r5, ip
 800ebf2:	2a08      	cmp	r2, #8
 800ebf4:	d10b      	bne.n	800ec0e <_printf_i+0x112>
 800ebf6:	6823      	ldr	r3, [r4, #0]
 800ebf8:	07db      	lsls	r3, r3, #31
 800ebfa:	d508      	bpl.n	800ec0e <_printf_i+0x112>
 800ebfc:	6923      	ldr	r3, [r4, #16]
 800ebfe:	6862      	ldr	r2, [r4, #4]
 800ec00:	429a      	cmp	r2, r3
 800ec02:	bfde      	ittt	le
 800ec04:	2330      	movle	r3, #48	; 0x30
 800ec06:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ec0a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ec0e:	ebac 0305 	sub.w	r3, ip, r5
 800ec12:	6123      	str	r3, [r4, #16]
 800ec14:	f8cd 8000 	str.w	r8, [sp]
 800ec18:	463b      	mov	r3, r7
 800ec1a:	aa03      	add	r2, sp, #12
 800ec1c:	4621      	mov	r1, r4
 800ec1e:	4630      	mov	r0, r6
 800ec20:	f7ff fef6 	bl	800ea10 <_printf_common>
 800ec24:	3001      	adds	r0, #1
 800ec26:	d14d      	bne.n	800ecc4 <_printf_i+0x1c8>
 800ec28:	f04f 30ff 	mov.w	r0, #4294967295
 800ec2c:	b005      	add	sp, #20
 800ec2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ec32:	4839      	ldr	r0, [pc, #228]	; (800ed18 <_printf_i+0x21c>)
 800ec34:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800ec38:	6813      	ldr	r3, [r2, #0]
 800ec3a:	6821      	ldr	r1, [r4, #0]
 800ec3c:	1d1d      	adds	r5, r3, #4
 800ec3e:	681b      	ldr	r3, [r3, #0]
 800ec40:	6015      	str	r5, [r2, #0]
 800ec42:	060a      	lsls	r2, r1, #24
 800ec44:	d50b      	bpl.n	800ec5e <_printf_i+0x162>
 800ec46:	07ca      	lsls	r2, r1, #31
 800ec48:	bf44      	itt	mi
 800ec4a:	f041 0120 	orrmi.w	r1, r1, #32
 800ec4e:	6021      	strmi	r1, [r4, #0]
 800ec50:	b91b      	cbnz	r3, 800ec5a <_printf_i+0x15e>
 800ec52:	6822      	ldr	r2, [r4, #0]
 800ec54:	f022 0220 	bic.w	r2, r2, #32
 800ec58:	6022      	str	r2, [r4, #0]
 800ec5a:	2210      	movs	r2, #16
 800ec5c:	e7b7      	b.n	800ebce <_printf_i+0xd2>
 800ec5e:	064d      	lsls	r5, r1, #25
 800ec60:	bf48      	it	mi
 800ec62:	b29b      	uxthmi	r3, r3
 800ec64:	e7ef      	b.n	800ec46 <_printf_i+0x14a>
 800ec66:	4665      	mov	r5, ip
 800ec68:	fbb3 f1f2 	udiv	r1, r3, r2
 800ec6c:	fb02 3311 	mls	r3, r2, r1, r3
 800ec70:	5cc3      	ldrb	r3, [r0, r3]
 800ec72:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800ec76:	460b      	mov	r3, r1
 800ec78:	2900      	cmp	r1, #0
 800ec7a:	d1f5      	bne.n	800ec68 <_printf_i+0x16c>
 800ec7c:	e7b9      	b.n	800ebf2 <_printf_i+0xf6>
 800ec7e:	6813      	ldr	r3, [r2, #0]
 800ec80:	6825      	ldr	r5, [r4, #0]
 800ec82:	1d18      	adds	r0, r3, #4
 800ec84:	6961      	ldr	r1, [r4, #20]
 800ec86:	6010      	str	r0, [r2, #0]
 800ec88:	0628      	lsls	r0, r5, #24
 800ec8a:	681b      	ldr	r3, [r3, #0]
 800ec8c:	d501      	bpl.n	800ec92 <_printf_i+0x196>
 800ec8e:	6019      	str	r1, [r3, #0]
 800ec90:	e002      	b.n	800ec98 <_printf_i+0x19c>
 800ec92:	066a      	lsls	r2, r5, #25
 800ec94:	d5fb      	bpl.n	800ec8e <_printf_i+0x192>
 800ec96:	8019      	strh	r1, [r3, #0]
 800ec98:	2300      	movs	r3, #0
 800ec9a:	4665      	mov	r5, ip
 800ec9c:	6123      	str	r3, [r4, #16]
 800ec9e:	e7b9      	b.n	800ec14 <_printf_i+0x118>
 800eca0:	6813      	ldr	r3, [r2, #0]
 800eca2:	1d19      	adds	r1, r3, #4
 800eca4:	6011      	str	r1, [r2, #0]
 800eca6:	681d      	ldr	r5, [r3, #0]
 800eca8:	6862      	ldr	r2, [r4, #4]
 800ecaa:	2100      	movs	r1, #0
 800ecac:	4628      	mov	r0, r5
 800ecae:	f000 ff5f 	bl	800fb70 <memchr>
 800ecb2:	b108      	cbz	r0, 800ecb8 <_printf_i+0x1bc>
 800ecb4:	1b40      	subs	r0, r0, r5
 800ecb6:	6060      	str	r0, [r4, #4]
 800ecb8:	6863      	ldr	r3, [r4, #4]
 800ecba:	6123      	str	r3, [r4, #16]
 800ecbc:	2300      	movs	r3, #0
 800ecbe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ecc2:	e7a7      	b.n	800ec14 <_printf_i+0x118>
 800ecc4:	6923      	ldr	r3, [r4, #16]
 800ecc6:	462a      	mov	r2, r5
 800ecc8:	4639      	mov	r1, r7
 800ecca:	4630      	mov	r0, r6
 800eccc:	47c0      	blx	r8
 800ecce:	3001      	adds	r0, #1
 800ecd0:	d0aa      	beq.n	800ec28 <_printf_i+0x12c>
 800ecd2:	6823      	ldr	r3, [r4, #0]
 800ecd4:	079b      	lsls	r3, r3, #30
 800ecd6:	d413      	bmi.n	800ed00 <_printf_i+0x204>
 800ecd8:	68e0      	ldr	r0, [r4, #12]
 800ecda:	9b03      	ldr	r3, [sp, #12]
 800ecdc:	4298      	cmp	r0, r3
 800ecde:	bfb8      	it	lt
 800ece0:	4618      	movlt	r0, r3
 800ece2:	e7a3      	b.n	800ec2c <_printf_i+0x130>
 800ece4:	2301      	movs	r3, #1
 800ece6:	464a      	mov	r2, r9
 800ece8:	4639      	mov	r1, r7
 800ecea:	4630      	mov	r0, r6
 800ecec:	47c0      	blx	r8
 800ecee:	3001      	adds	r0, #1
 800ecf0:	d09a      	beq.n	800ec28 <_printf_i+0x12c>
 800ecf2:	3501      	adds	r5, #1
 800ecf4:	68e3      	ldr	r3, [r4, #12]
 800ecf6:	9a03      	ldr	r2, [sp, #12]
 800ecf8:	1a9b      	subs	r3, r3, r2
 800ecfa:	42ab      	cmp	r3, r5
 800ecfc:	dcf2      	bgt.n	800ece4 <_printf_i+0x1e8>
 800ecfe:	e7eb      	b.n	800ecd8 <_printf_i+0x1dc>
 800ed00:	2500      	movs	r5, #0
 800ed02:	f104 0919 	add.w	r9, r4, #25
 800ed06:	e7f5      	b.n	800ecf4 <_printf_i+0x1f8>
 800ed08:	2b00      	cmp	r3, #0
 800ed0a:	d1ac      	bne.n	800ec66 <_printf_i+0x16a>
 800ed0c:	7803      	ldrb	r3, [r0, #0]
 800ed0e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ed12:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ed16:	e76c      	b.n	800ebf2 <_printf_i+0xf6>
 800ed18:	080106d2 	.word	0x080106d2
 800ed1c:	080106e3 	.word	0x080106e3

0800ed20 <_sbrk_r>:
 800ed20:	b538      	push	{r3, r4, r5, lr}
 800ed22:	2300      	movs	r3, #0
 800ed24:	4c05      	ldr	r4, [pc, #20]	; (800ed3c <_sbrk_r+0x1c>)
 800ed26:	4605      	mov	r5, r0
 800ed28:	4608      	mov	r0, r1
 800ed2a:	6023      	str	r3, [r4, #0]
 800ed2c:	f7f3 fc14 	bl	8002558 <_sbrk>
 800ed30:	1c43      	adds	r3, r0, #1
 800ed32:	d102      	bne.n	800ed3a <_sbrk_r+0x1a>
 800ed34:	6823      	ldr	r3, [r4, #0]
 800ed36:	b103      	cbz	r3, 800ed3a <_sbrk_r+0x1a>
 800ed38:	602b      	str	r3, [r5, #0]
 800ed3a:	bd38      	pop	{r3, r4, r5, pc}
 800ed3c:	20002050 	.word	0x20002050

0800ed40 <siprintf>:
 800ed40:	b40e      	push	{r1, r2, r3}
 800ed42:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ed46:	b500      	push	{lr}
 800ed48:	b09c      	sub	sp, #112	; 0x70
 800ed4a:	ab1d      	add	r3, sp, #116	; 0x74
 800ed4c:	9002      	str	r0, [sp, #8]
 800ed4e:	9006      	str	r0, [sp, #24]
 800ed50:	9107      	str	r1, [sp, #28]
 800ed52:	9104      	str	r1, [sp, #16]
 800ed54:	4808      	ldr	r0, [pc, #32]	; (800ed78 <siprintf+0x38>)
 800ed56:	4909      	ldr	r1, [pc, #36]	; (800ed7c <siprintf+0x3c>)
 800ed58:	f853 2b04 	ldr.w	r2, [r3], #4
 800ed5c:	9105      	str	r1, [sp, #20]
 800ed5e:	6800      	ldr	r0, [r0, #0]
 800ed60:	a902      	add	r1, sp, #8
 800ed62:	9301      	str	r3, [sp, #4]
 800ed64:	f001 fa64 	bl	8010230 <_svfiprintf_r>
 800ed68:	2200      	movs	r2, #0
 800ed6a:	9b02      	ldr	r3, [sp, #8]
 800ed6c:	701a      	strb	r2, [r3, #0]
 800ed6e:	b01c      	add	sp, #112	; 0x70
 800ed70:	f85d eb04 	ldr.w	lr, [sp], #4
 800ed74:	b003      	add	sp, #12
 800ed76:	4770      	bx	lr
 800ed78:	2000026c 	.word	0x2000026c
 800ed7c:	ffff0208 	.word	0xffff0208

0800ed80 <_strtol_l.isra.0>:
 800ed80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ed84:	4680      	mov	r8, r0
 800ed86:	4689      	mov	r9, r1
 800ed88:	4692      	mov	sl, r2
 800ed8a:	461e      	mov	r6, r3
 800ed8c:	460f      	mov	r7, r1
 800ed8e:	463d      	mov	r5, r7
 800ed90:	9808      	ldr	r0, [sp, #32]
 800ed92:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ed96:	f000 fec7 	bl	800fb28 <__locale_ctype_ptr_l>
 800ed9a:	4420      	add	r0, r4
 800ed9c:	7843      	ldrb	r3, [r0, #1]
 800ed9e:	f013 0308 	ands.w	r3, r3, #8
 800eda2:	d132      	bne.n	800ee0a <_strtol_l.isra.0+0x8a>
 800eda4:	2c2d      	cmp	r4, #45	; 0x2d
 800eda6:	d132      	bne.n	800ee0e <_strtol_l.isra.0+0x8e>
 800eda8:	2201      	movs	r2, #1
 800edaa:	787c      	ldrb	r4, [r7, #1]
 800edac:	1cbd      	adds	r5, r7, #2
 800edae:	2e00      	cmp	r6, #0
 800edb0:	d05d      	beq.n	800ee6e <_strtol_l.isra.0+0xee>
 800edb2:	2e10      	cmp	r6, #16
 800edb4:	d109      	bne.n	800edca <_strtol_l.isra.0+0x4a>
 800edb6:	2c30      	cmp	r4, #48	; 0x30
 800edb8:	d107      	bne.n	800edca <_strtol_l.isra.0+0x4a>
 800edba:	782b      	ldrb	r3, [r5, #0]
 800edbc:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800edc0:	2b58      	cmp	r3, #88	; 0x58
 800edc2:	d14f      	bne.n	800ee64 <_strtol_l.isra.0+0xe4>
 800edc4:	2610      	movs	r6, #16
 800edc6:	786c      	ldrb	r4, [r5, #1]
 800edc8:	3502      	adds	r5, #2
 800edca:	2a00      	cmp	r2, #0
 800edcc:	bf14      	ite	ne
 800edce:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800edd2:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800edd6:	2700      	movs	r7, #0
 800edd8:	fbb1 fcf6 	udiv	ip, r1, r6
 800eddc:	4638      	mov	r0, r7
 800edde:	fb06 1e1c 	mls	lr, r6, ip, r1
 800ede2:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800ede6:	2b09      	cmp	r3, #9
 800ede8:	d817      	bhi.n	800ee1a <_strtol_l.isra.0+0x9a>
 800edea:	461c      	mov	r4, r3
 800edec:	42a6      	cmp	r6, r4
 800edee:	dd23      	ble.n	800ee38 <_strtol_l.isra.0+0xb8>
 800edf0:	1c7b      	adds	r3, r7, #1
 800edf2:	d007      	beq.n	800ee04 <_strtol_l.isra.0+0x84>
 800edf4:	4584      	cmp	ip, r0
 800edf6:	d31c      	bcc.n	800ee32 <_strtol_l.isra.0+0xb2>
 800edf8:	d101      	bne.n	800edfe <_strtol_l.isra.0+0x7e>
 800edfa:	45a6      	cmp	lr, r4
 800edfc:	db19      	blt.n	800ee32 <_strtol_l.isra.0+0xb2>
 800edfe:	2701      	movs	r7, #1
 800ee00:	fb00 4006 	mla	r0, r0, r6, r4
 800ee04:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ee08:	e7eb      	b.n	800ede2 <_strtol_l.isra.0+0x62>
 800ee0a:	462f      	mov	r7, r5
 800ee0c:	e7bf      	b.n	800ed8e <_strtol_l.isra.0+0xe>
 800ee0e:	2c2b      	cmp	r4, #43	; 0x2b
 800ee10:	bf04      	itt	eq
 800ee12:	1cbd      	addeq	r5, r7, #2
 800ee14:	787c      	ldrbeq	r4, [r7, #1]
 800ee16:	461a      	mov	r2, r3
 800ee18:	e7c9      	b.n	800edae <_strtol_l.isra.0+0x2e>
 800ee1a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800ee1e:	2b19      	cmp	r3, #25
 800ee20:	d801      	bhi.n	800ee26 <_strtol_l.isra.0+0xa6>
 800ee22:	3c37      	subs	r4, #55	; 0x37
 800ee24:	e7e2      	b.n	800edec <_strtol_l.isra.0+0x6c>
 800ee26:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800ee2a:	2b19      	cmp	r3, #25
 800ee2c:	d804      	bhi.n	800ee38 <_strtol_l.isra.0+0xb8>
 800ee2e:	3c57      	subs	r4, #87	; 0x57
 800ee30:	e7dc      	b.n	800edec <_strtol_l.isra.0+0x6c>
 800ee32:	f04f 37ff 	mov.w	r7, #4294967295
 800ee36:	e7e5      	b.n	800ee04 <_strtol_l.isra.0+0x84>
 800ee38:	1c7b      	adds	r3, r7, #1
 800ee3a:	d108      	bne.n	800ee4e <_strtol_l.isra.0+0xce>
 800ee3c:	2322      	movs	r3, #34	; 0x22
 800ee3e:	4608      	mov	r0, r1
 800ee40:	f8c8 3000 	str.w	r3, [r8]
 800ee44:	f1ba 0f00 	cmp.w	sl, #0
 800ee48:	d107      	bne.n	800ee5a <_strtol_l.isra.0+0xda>
 800ee4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ee4e:	b102      	cbz	r2, 800ee52 <_strtol_l.isra.0+0xd2>
 800ee50:	4240      	negs	r0, r0
 800ee52:	f1ba 0f00 	cmp.w	sl, #0
 800ee56:	d0f8      	beq.n	800ee4a <_strtol_l.isra.0+0xca>
 800ee58:	b10f      	cbz	r7, 800ee5e <_strtol_l.isra.0+0xde>
 800ee5a:	f105 39ff 	add.w	r9, r5, #4294967295
 800ee5e:	f8ca 9000 	str.w	r9, [sl]
 800ee62:	e7f2      	b.n	800ee4a <_strtol_l.isra.0+0xca>
 800ee64:	2430      	movs	r4, #48	; 0x30
 800ee66:	2e00      	cmp	r6, #0
 800ee68:	d1af      	bne.n	800edca <_strtol_l.isra.0+0x4a>
 800ee6a:	2608      	movs	r6, #8
 800ee6c:	e7ad      	b.n	800edca <_strtol_l.isra.0+0x4a>
 800ee6e:	2c30      	cmp	r4, #48	; 0x30
 800ee70:	d0a3      	beq.n	800edba <_strtol_l.isra.0+0x3a>
 800ee72:	260a      	movs	r6, #10
 800ee74:	e7a9      	b.n	800edca <_strtol_l.isra.0+0x4a>
	...

0800ee78 <strtol>:
 800ee78:	4b08      	ldr	r3, [pc, #32]	; (800ee9c <strtol+0x24>)
 800ee7a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ee7c:	681c      	ldr	r4, [r3, #0]
 800ee7e:	4d08      	ldr	r5, [pc, #32]	; (800eea0 <strtol+0x28>)
 800ee80:	6a23      	ldr	r3, [r4, #32]
 800ee82:	2b00      	cmp	r3, #0
 800ee84:	bf08      	it	eq
 800ee86:	462b      	moveq	r3, r5
 800ee88:	9300      	str	r3, [sp, #0]
 800ee8a:	4613      	mov	r3, r2
 800ee8c:	460a      	mov	r2, r1
 800ee8e:	4601      	mov	r1, r0
 800ee90:	4620      	mov	r0, r4
 800ee92:	f7ff ff75 	bl	800ed80 <_strtol_l.isra.0>
 800ee96:	b003      	add	sp, #12
 800ee98:	bd30      	pop	{r4, r5, pc}
 800ee9a:	bf00      	nop
 800ee9c:	2000026c 	.word	0x2000026c
 800eea0:	200002d0 	.word	0x200002d0

0800eea4 <quorem>:
 800eea4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eea8:	6903      	ldr	r3, [r0, #16]
 800eeaa:	690c      	ldr	r4, [r1, #16]
 800eeac:	4680      	mov	r8, r0
 800eeae:	42a3      	cmp	r3, r4
 800eeb0:	f2c0 8084 	blt.w	800efbc <quorem+0x118>
 800eeb4:	3c01      	subs	r4, #1
 800eeb6:	f101 0714 	add.w	r7, r1, #20
 800eeba:	f100 0614 	add.w	r6, r0, #20
 800eebe:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800eec2:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800eec6:	3501      	adds	r5, #1
 800eec8:	fbb0 f5f5 	udiv	r5, r0, r5
 800eecc:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800eed0:	eb06 030c 	add.w	r3, r6, ip
 800eed4:	eb07 090c 	add.w	r9, r7, ip
 800eed8:	9301      	str	r3, [sp, #4]
 800eeda:	b39d      	cbz	r5, 800ef44 <quorem+0xa0>
 800eedc:	f04f 0a00 	mov.w	sl, #0
 800eee0:	4638      	mov	r0, r7
 800eee2:	46b6      	mov	lr, r6
 800eee4:	46d3      	mov	fp, sl
 800eee6:	f850 2b04 	ldr.w	r2, [r0], #4
 800eeea:	b293      	uxth	r3, r2
 800eeec:	fb05 a303 	mla	r3, r5, r3, sl
 800eef0:	0c12      	lsrs	r2, r2, #16
 800eef2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800eef6:	fb05 a202 	mla	r2, r5, r2, sl
 800eefa:	b29b      	uxth	r3, r3
 800eefc:	ebab 0303 	sub.w	r3, fp, r3
 800ef00:	f8de b000 	ldr.w	fp, [lr]
 800ef04:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800ef08:	fa1f fb8b 	uxth.w	fp, fp
 800ef0c:	445b      	add	r3, fp
 800ef0e:	fa1f fb82 	uxth.w	fp, r2
 800ef12:	f8de 2000 	ldr.w	r2, [lr]
 800ef16:	4581      	cmp	r9, r0
 800ef18:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800ef1c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ef20:	b29b      	uxth	r3, r3
 800ef22:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ef26:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800ef2a:	f84e 3b04 	str.w	r3, [lr], #4
 800ef2e:	d2da      	bcs.n	800eee6 <quorem+0x42>
 800ef30:	f856 300c 	ldr.w	r3, [r6, ip]
 800ef34:	b933      	cbnz	r3, 800ef44 <quorem+0xa0>
 800ef36:	9b01      	ldr	r3, [sp, #4]
 800ef38:	3b04      	subs	r3, #4
 800ef3a:	429e      	cmp	r6, r3
 800ef3c:	461a      	mov	r2, r3
 800ef3e:	d331      	bcc.n	800efa4 <quorem+0x100>
 800ef40:	f8c8 4010 	str.w	r4, [r8, #16]
 800ef44:	4640      	mov	r0, r8
 800ef46:	f001 f843 	bl	800ffd0 <__mcmp>
 800ef4a:	2800      	cmp	r0, #0
 800ef4c:	db26      	blt.n	800ef9c <quorem+0xf8>
 800ef4e:	4630      	mov	r0, r6
 800ef50:	f04f 0c00 	mov.w	ip, #0
 800ef54:	3501      	adds	r5, #1
 800ef56:	f857 1b04 	ldr.w	r1, [r7], #4
 800ef5a:	f8d0 e000 	ldr.w	lr, [r0]
 800ef5e:	b28b      	uxth	r3, r1
 800ef60:	ebac 0303 	sub.w	r3, ip, r3
 800ef64:	fa1f f28e 	uxth.w	r2, lr
 800ef68:	4413      	add	r3, r2
 800ef6a:	0c0a      	lsrs	r2, r1, #16
 800ef6c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ef70:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ef74:	b29b      	uxth	r3, r3
 800ef76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ef7a:	45b9      	cmp	r9, r7
 800ef7c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ef80:	f840 3b04 	str.w	r3, [r0], #4
 800ef84:	d2e7      	bcs.n	800ef56 <quorem+0xb2>
 800ef86:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800ef8a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800ef8e:	b92a      	cbnz	r2, 800ef9c <quorem+0xf8>
 800ef90:	3b04      	subs	r3, #4
 800ef92:	429e      	cmp	r6, r3
 800ef94:	461a      	mov	r2, r3
 800ef96:	d30b      	bcc.n	800efb0 <quorem+0x10c>
 800ef98:	f8c8 4010 	str.w	r4, [r8, #16]
 800ef9c:	4628      	mov	r0, r5
 800ef9e:	b003      	add	sp, #12
 800efa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800efa4:	6812      	ldr	r2, [r2, #0]
 800efa6:	3b04      	subs	r3, #4
 800efa8:	2a00      	cmp	r2, #0
 800efaa:	d1c9      	bne.n	800ef40 <quorem+0x9c>
 800efac:	3c01      	subs	r4, #1
 800efae:	e7c4      	b.n	800ef3a <quorem+0x96>
 800efb0:	6812      	ldr	r2, [r2, #0]
 800efb2:	3b04      	subs	r3, #4
 800efb4:	2a00      	cmp	r2, #0
 800efb6:	d1ef      	bne.n	800ef98 <quorem+0xf4>
 800efb8:	3c01      	subs	r4, #1
 800efba:	e7ea      	b.n	800ef92 <quorem+0xee>
 800efbc:	2000      	movs	r0, #0
 800efbe:	e7ee      	b.n	800ef9e <quorem+0xfa>

0800efc0 <_dtoa_r>:
 800efc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800efc4:	4616      	mov	r6, r2
 800efc6:	461f      	mov	r7, r3
 800efc8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800efca:	b095      	sub	sp, #84	; 0x54
 800efcc:	4604      	mov	r4, r0
 800efce:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 800efd2:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800efd6:	b93d      	cbnz	r5, 800efe8 <_dtoa_r+0x28>
 800efd8:	2010      	movs	r0, #16
 800efda:	f7ff f993 	bl	800e304 <malloc>
 800efde:	6260      	str	r0, [r4, #36]	; 0x24
 800efe0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800efe4:	6005      	str	r5, [r0, #0]
 800efe6:	60c5      	str	r5, [r0, #12]
 800efe8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800efea:	6819      	ldr	r1, [r3, #0]
 800efec:	b151      	cbz	r1, 800f004 <_dtoa_r+0x44>
 800efee:	685a      	ldr	r2, [r3, #4]
 800eff0:	2301      	movs	r3, #1
 800eff2:	4093      	lsls	r3, r2
 800eff4:	604a      	str	r2, [r1, #4]
 800eff6:	608b      	str	r3, [r1, #8]
 800eff8:	4620      	mov	r0, r4
 800effa:	f000 fe08 	bl	800fc0e <_Bfree>
 800effe:	2200      	movs	r2, #0
 800f000:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f002:	601a      	str	r2, [r3, #0]
 800f004:	1e3b      	subs	r3, r7, #0
 800f006:	bfaf      	iteee	ge
 800f008:	2300      	movge	r3, #0
 800f00a:	2201      	movlt	r2, #1
 800f00c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800f010:	9303      	strlt	r3, [sp, #12]
 800f012:	bfac      	ite	ge
 800f014:	f8c8 3000 	strge.w	r3, [r8]
 800f018:	f8c8 2000 	strlt.w	r2, [r8]
 800f01c:	4bae      	ldr	r3, [pc, #696]	; (800f2d8 <_dtoa_r+0x318>)
 800f01e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800f022:	ea33 0308 	bics.w	r3, r3, r8
 800f026:	d11b      	bne.n	800f060 <_dtoa_r+0xa0>
 800f028:	f242 730f 	movw	r3, #9999	; 0x270f
 800f02c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800f02e:	6013      	str	r3, [r2, #0]
 800f030:	9b02      	ldr	r3, [sp, #8]
 800f032:	b923      	cbnz	r3, 800f03e <_dtoa_r+0x7e>
 800f034:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800f038:	2800      	cmp	r0, #0
 800f03a:	f000 8545 	beq.w	800fac8 <_dtoa_r+0xb08>
 800f03e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f040:	b953      	cbnz	r3, 800f058 <_dtoa_r+0x98>
 800f042:	4ba6      	ldr	r3, [pc, #664]	; (800f2dc <_dtoa_r+0x31c>)
 800f044:	e021      	b.n	800f08a <_dtoa_r+0xca>
 800f046:	4ba6      	ldr	r3, [pc, #664]	; (800f2e0 <_dtoa_r+0x320>)
 800f048:	9306      	str	r3, [sp, #24]
 800f04a:	3308      	adds	r3, #8
 800f04c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800f04e:	6013      	str	r3, [r2, #0]
 800f050:	9806      	ldr	r0, [sp, #24]
 800f052:	b015      	add	sp, #84	; 0x54
 800f054:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f058:	4ba0      	ldr	r3, [pc, #640]	; (800f2dc <_dtoa_r+0x31c>)
 800f05a:	9306      	str	r3, [sp, #24]
 800f05c:	3303      	adds	r3, #3
 800f05e:	e7f5      	b.n	800f04c <_dtoa_r+0x8c>
 800f060:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800f064:	2200      	movs	r2, #0
 800f066:	2300      	movs	r3, #0
 800f068:	4630      	mov	r0, r6
 800f06a:	4639      	mov	r1, r7
 800f06c:	f7f1 fcd8 	bl	8000a20 <__aeabi_dcmpeq>
 800f070:	4682      	mov	sl, r0
 800f072:	b160      	cbz	r0, 800f08e <_dtoa_r+0xce>
 800f074:	2301      	movs	r3, #1
 800f076:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800f078:	6013      	str	r3, [r2, #0]
 800f07a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f07c:	2b00      	cmp	r3, #0
 800f07e:	f000 8520 	beq.w	800fac2 <_dtoa_r+0xb02>
 800f082:	4b98      	ldr	r3, [pc, #608]	; (800f2e4 <_dtoa_r+0x324>)
 800f084:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800f086:	6013      	str	r3, [r2, #0]
 800f088:	3b01      	subs	r3, #1
 800f08a:	9306      	str	r3, [sp, #24]
 800f08c:	e7e0      	b.n	800f050 <_dtoa_r+0x90>
 800f08e:	ab12      	add	r3, sp, #72	; 0x48
 800f090:	9301      	str	r3, [sp, #4]
 800f092:	ab13      	add	r3, sp, #76	; 0x4c
 800f094:	9300      	str	r3, [sp, #0]
 800f096:	4632      	mov	r2, r6
 800f098:	463b      	mov	r3, r7
 800f09a:	4620      	mov	r0, r4
 800f09c:	f001 f810 	bl	80100c0 <__d2b>
 800f0a0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800f0a4:	4683      	mov	fp, r0
 800f0a6:	2d00      	cmp	r5, #0
 800f0a8:	d07d      	beq.n	800f1a6 <_dtoa_r+0x1e6>
 800f0aa:	46b0      	mov	r8, r6
 800f0ac:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f0b0:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 800f0b4:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 800f0b8:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800f0bc:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 800f0c0:	2200      	movs	r2, #0
 800f0c2:	4b89      	ldr	r3, [pc, #548]	; (800f2e8 <_dtoa_r+0x328>)
 800f0c4:	4640      	mov	r0, r8
 800f0c6:	4649      	mov	r1, r9
 800f0c8:	f7f1 f88a 	bl	80001e0 <__aeabi_dsub>
 800f0cc:	a37c      	add	r3, pc, #496	; (adr r3, 800f2c0 <_dtoa_r+0x300>)
 800f0ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0d2:	f7f1 fa3d 	bl	8000550 <__aeabi_dmul>
 800f0d6:	a37c      	add	r3, pc, #496	; (adr r3, 800f2c8 <_dtoa_r+0x308>)
 800f0d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0dc:	f7f1 f882 	bl	80001e4 <__adddf3>
 800f0e0:	4606      	mov	r6, r0
 800f0e2:	4628      	mov	r0, r5
 800f0e4:	460f      	mov	r7, r1
 800f0e6:	f7f1 f9c9 	bl	800047c <__aeabi_i2d>
 800f0ea:	a379      	add	r3, pc, #484	; (adr r3, 800f2d0 <_dtoa_r+0x310>)
 800f0ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0f0:	f7f1 fa2e 	bl	8000550 <__aeabi_dmul>
 800f0f4:	4602      	mov	r2, r0
 800f0f6:	460b      	mov	r3, r1
 800f0f8:	4630      	mov	r0, r6
 800f0fa:	4639      	mov	r1, r7
 800f0fc:	f7f1 f872 	bl	80001e4 <__adddf3>
 800f100:	4606      	mov	r6, r0
 800f102:	460f      	mov	r7, r1
 800f104:	f7f1 fcd4 	bl	8000ab0 <__aeabi_d2iz>
 800f108:	2200      	movs	r2, #0
 800f10a:	4682      	mov	sl, r0
 800f10c:	2300      	movs	r3, #0
 800f10e:	4630      	mov	r0, r6
 800f110:	4639      	mov	r1, r7
 800f112:	f7f1 fc8f 	bl	8000a34 <__aeabi_dcmplt>
 800f116:	b148      	cbz	r0, 800f12c <_dtoa_r+0x16c>
 800f118:	4650      	mov	r0, sl
 800f11a:	f7f1 f9af 	bl	800047c <__aeabi_i2d>
 800f11e:	4632      	mov	r2, r6
 800f120:	463b      	mov	r3, r7
 800f122:	f7f1 fc7d 	bl	8000a20 <__aeabi_dcmpeq>
 800f126:	b908      	cbnz	r0, 800f12c <_dtoa_r+0x16c>
 800f128:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f12c:	f1ba 0f16 	cmp.w	sl, #22
 800f130:	d85a      	bhi.n	800f1e8 <_dtoa_r+0x228>
 800f132:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f136:	496d      	ldr	r1, [pc, #436]	; (800f2ec <_dtoa_r+0x32c>)
 800f138:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800f13c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f140:	f7f1 fc96 	bl	8000a70 <__aeabi_dcmpgt>
 800f144:	2800      	cmp	r0, #0
 800f146:	d051      	beq.n	800f1ec <_dtoa_r+0x22c>
 800f148:	2300      	movs	r3, #0
 800f14a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f14e:	930d      	str	r3, [sp, #52]	; 0x34
 800f150:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f152:	1b5d      	subs	r5, r3, r5
 800f154:	1e6b      	subs	r3, r5, #1
 800f156:	9307      	str	r3, [sp, #28]
 800f158:	bf43      	ittte	mi
 800f15a:	2300      	movmi	r3, #0
 800f15c:	f1c5 0901 	rsbmi	r9, r5, #1
 800f160:	9307      	strmi	r3, [sp, #28]
 800f162:	f04f 0900 	movpl.w	r9, #0
 800f166:	f1ba 0f00 	cmp.w	sl, #0
 800f16a:	db41      	blt.n	800f1f0 <_dtoa_r+0x230>
 800f16c:	9b07      	ldr	r3, [sp, #28]
 800f16e:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800f172:	4453      	add	r3, sl
 800f174:	9307      	str	r3, [sp, #28]
 800f176:	2300      	movs	r3, #0
 800f178:	9308      	str	r3, [sp, #32]
 800f17a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800f17c:	2b09      	cmp	r3, #9
 800f17e:	f200 808f 	bhi.w	800f2a0 <_dtoa_r+0x2e0>
 800f182:	2b05      	cmp	r3, #5
 800f184:	bfc4      	itt	gt
 800f186:	3b04      	subgt	r3, #4
 800f188:	931e      	strgt	r3, [sp, #120]	; 0x78
 800f18a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800f18c:	bfc8      	it	gt
 800f18e:	2500      	movgt	r5, #0
 800f190:	f1a3 0302 	sub.w	r3, r3, #2
 800f194:	bfd8      	it	le
 800f196:	2501      	movle	r5, #1
 800f198:	2b03      	cmp	r3, #3
 800f19a:	f200 808d 	bhi.w	800f2b8 <_dtoa_r+0x2f8>
 800f19e:	e8df f003 	tbb	[pc, r3]
 800f1a2:	7d7b      	.short	0x7d7b
 800f1a4:	6f2f      	.short	0x6f2f
 800f1a6:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800f1aa:	441d      	add	r5, r3
 800f1ac:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800f1b0:	2820      	cmp	r0, #32
 800f1b2:	dd13      	ble.n	800f1dc <_dtoa_r+0x21c>
 800f1b4:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800f1b8:	9b02      	ldr	r3, [sp, #8]
 800f1ba:	fa08 f800 	lsl.w	r8, r8, r0
 800f1be:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800f1c2:	fa23 f000 	lsr.w	r0, r3, r0
 800f1c6:	ea48 0000 	orr.w	r0, r8, r0
 800f1ca:	f7f1 f947 	bl	800045c <__aeabi_ui2d>
 800f1ce:	2301      	movs	r3, #1
 800f1d0:	4680      	mov	r8, r0
 800f1d2:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 800f1d6:	3d01      	subs	r5, #1
 800f1d8:	9310      	str	r3, [sp, #64]	; 0x40
 800f1da:	e771      	b.n	800f0c0 <_dtoa_r+0x100>
 800f1dc:	9b02      	ldr	r3, [sp, #8]
 800f1de:	f1c0 0020 	rsb	r0, r0, #32
 800f1e2:	fa03 f000 	lsl.w	r0, r3, r0
 800f1e6:	e7f0      	b.n	800f1ca <_dtoa_r+0x20a>
 800f1e8:	2301      	movs	r3, #1
 800f1ea:	e7b0      	b.n	800f14e <_dtoa_r+0x18e>
 800f1ec:	900d      	str	r0, [sp, #52]	; 0x34
 800f1ee:	e7af      	b.n	800f150 <_dtoa_r+0x190>
 800f1f0:	f1ca 0300 	rsb	r3, sl, #0
 800f1f4:	9308      	str	r3, [sp, #32]
 800f1f6:	2300      	movs	r3, #0
 800f1f8:	eba9 090a 	sub.w	r9, r9, sl
 800f1fc:	930c      	str	r3, [sp, #48]	; 0x30
 800f1fe:	e7bc      	b.n	800f17a <_dtoa_r+0x1ba>
 800f200:	2301      	movs	r3, #1
 800f202:	9309      	str	r3, [sp, #36]	; 0x24
 800f204:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800f206:	2b00      	cmp	r3, #0
 800f208:	dd74      	ble.n	800f2f4 <_dtoa_r+0x334>
 800f20a:	4698      	mov	r8, r3
 800f20c:	9304      	str	r3, [sp, #16]
 800f20e:	2200      	movs	r2, #0
 800f210:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800f212:	6072      	str	r2, [r6, #4]
 800f214:	2204      	movs	r2, #4
 800f216:	f102 0014 	add.w	r0, r2, #20
 800f21a:	4298      	cmp	r0, r3
 800f21c:	6871      	ldr	r1, [r6, #4]
 800f21e:	d96e      	bls.n	800f2fe <_dtoa_r+0x33e>
 800f220:	4620      	mov	r0, r4
 800f222:	f000 fcc0 	bl	800fba6 <_Balloc>
 800f226:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f228:	6030      	str	r0, [r6, #0]
 800f22a:	681b      	ldr	r3, [r3, #0]
 800f22c:	f1b8 0f0e 	cmp.w	r8, #14
 800f230:	9306      	str	r3, [sp, #24]
 800f232:	f200 80ed 	bhi.w	800f410 <_dtoa_r+0x450>
 800f236:	2d00      	cmp	r5, #0
 800f238:	f000 80ea 	beq.w	800f410 <_dtoa_r+0x450>
 800f23c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f240:	f1ba 0f00 	cmp.w	sl, #0
 800f244:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800f248:	dd77      	ble.n	800f33a <_dtoa_r+0x37a>
 800f24a:	4a28      	ldr	r2, [pc, #160]	; (800f2ec <_dtoa_r+0x32c>)
 800f24c:	f00a 030f 	and.w	r3, sl, #15
 800f250:	ea4f 162a 	mov.w	r6, sl, asr #4
 800f254:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800f258:	06f0      	lsls	r0, r6, #27
 800f25a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f25e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800f262:	d568      	bpl.n	800f336 <_dtoa_r+0x376>
 800f264:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800f268:	4b21      	ldr	r3, [pc, #132]	; (800f2f0 <_dtoa_r+0x330>)
 800f26a:	2503      	movs	r5, #3
 800f26c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f270:	f7f1 fa98 	bl	80007a4 <__aeabi_ddiv>
 800f274:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f278:	f006 060f 	and.w	r6, r6, #15
 800f27c:	4f1c      	ldr	r7, [pc, #112]	; (800f2f0 <_dtoa_r+0x330>)
 800f27e:	e04f      	b.n	800f320 <_dtoa_r+0x360>
 800f280:	2301      	movs	r3, #1
 800f282:	9309      	str	r3, [sp, #36]	; 0x24
 800f284:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800f286:	4453      	add	r3, sl
 800f288:	f103 0801 	add.w	r8, r3, #1
 800f28c:	9304      	str	r3, [sp, #16]
 800f28e:	4643      	mov	r3, r8
 800f290:	2b01      	cmp	r3, #1
 800f292:	bfb8      	it	lt
 800f294:	2301      	movlt	r3, #1
 800f296:	e7ba      	b.n	800f20e <_dtoa_r+0x24e>
 800f298:	2300      	movs	r3, #0
 800f29a:	e7b2      	b.n	800f202 <_dtoa_r+0x242>
 800f29c:	2300      	movs	r3, #0
 800f29e:	e7f0      	b.n	800f282 <_dtoa_r+0x2c2>
 800f2a0:	2501      	movs	r5, #1
 800f2a2:	2300      	movs	r3, #0
 800f2a4:	9509      	str	r5, [sp, #36]	; 0x24
 800f2a6:	931e      	str	r3, [sp, #120]	; 0x78
 800f2a8:	f04f 33ff 	mov.w	r3, #4294967295
 800f2ac:	2200      	movs	r2, #0
 800f2ae:	9304      	str	r3, [sp, #16]
 800f2b0:	4698      	mov	r8, r3
 800f2b2:	2312      	movs	r3, #18
 800f2b4:	921f      	str	r2, [sp, #124]	; 0x7c
 800f2b6:	e7aa      	b.n	800f20e <_dtoa_r+0x24e>
 800f2b8:	2301      	movs	r3, #1
 800f2ba:	9309      	str	r3, [sp, #36]	; 0x24
 800f2bc:	e7f4      	b.n	800f2a8 <_dtoa_r+0x2e8>
 800f2be:	bf00      	nop
 800f2c0:	636f4361 	.word	0x636f4361
 800f2c4:	3fd287a7 	.word	0x3fd287a7
 800f2c8:	8b60c8b3 	.word	0x8b60c8b3
 800f2cc:	3fc68a28 	.word	0x3fc68a28
 800f2d0:	509f79fb 	.word	0x509f79fb
 800f2d4:	3fd34413 	.word	0x3fd34413
 800f2d8:	7ff00000 	.word	0x7ff00000
 800f2dc:	080106fd 	.word	0x080106fd
 800f2e0:	080106f4 	.word	0x080106f4
 800f2e4:	080106d1 	.word	0x080106d1
 800f2e8:	3ff80000 	.word	0x3ff80000
 800f2ec:	08010738 	.word	0x08010738
 800f2f0:	08010710 	.word	0x08010710
 800f2f4:	2301      	movs	r3, #1
 800f2f6:	9304      	str	r3, [sp, #16]
 800f2f8:	4698      	mov	r8, r3
 800f2fa:	461a      	mov	r2, r3
 800f2fc:	e7da      	b.n	800f2b4 <_dtoa_r+0x2f4>
 800f2fe:	3101      	adds	r1, #1
 800f300:	6071      	str	r1, [r6, #4]
 800f302:	0052      	lsls	r2, r2, #1
 800f304:	e787      	b.n	800f216 <_dtoa_r+0x256>
 800f306:	07f1      	lsls	r1, r6, #31
 800f308:	d508      	bpl.n	800f31c <_dtoa_r+0x35c>
 800f30a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f30e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f312:	f7f1 f91d 	bl	8000550 <__aeabi_dmul>
 800f316:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800f31a:	3501      	adds	r5, #1
 800f31c:	1076      	asrs	r6, r6, #1
 800f31e:	3708      	adds	r7, #8
 800f320:	2e00      	cmp	r6, #0
 800f322:	d1f0      	bne.n	800f306 <_dtoa_r+0x346>
 800f324:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800f328:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f32c:	f7f1 fa3a 	bl	80007a4 <__aeabi_ddiv>
 800f330:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f334:	e01b      	b.n	800f36e <_dtoa_r+0x3ae>
 800f336:	2502      	movs	r5, #2
 800f338:	e7a0      	b.n	800f27c <_dtoa_r+0x2bc>
 800f33a:	f000 80a4 	beq.w	800f486 <_dtoa_r+0x4c6>
 800f33e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800f342:	f1ca 0600 	rsb	r6, sl, #0
 800f346:	4ba0      	ldr	r3, [pc, #640]	; (800f5c8 <_dtoa_r+0x608>)
 800f348:	f006 020f 	and.w	r2, r6, #15
 800f34c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f350:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f354:	f7f1 f8fc 	bl	8000550 <__aeabi_dmul>
 800f358:	2502      	movs	r5, #2
 800f35a:	2300      	movs	r3, #0
 800f35c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f360:	4f9a      	ldr	r7, [pc, #616]	; (800f5cc <_dtoa_r+0x60c>)
 800f362:	1136      	asrs	r6, r6, #4
 800f364:	2e00      	cmp	r6, #0
 800f366:	f040 8083 	bne.w	800f470 <_dtoa_r+0x4b0>
 800f36a:	2b00      	cmp	r3, #0
 800f36c:	d1e0      	bne.n	800f330 <_dtoa_r+0x370>
 800f36e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f370:	2b00      	cmp	r3, #0
 800f372:	f000 808a 	beq.w	800f48a <_dtoa_r+0x4ca>
 800f376:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f37a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800f37e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f382:	2200      	movs	r2, #0
 800f384:	4b92      	ldr	r3, [pc, #584]	; (800f5d0 <_dtoa_r+0x610>)
 800f386:	f7f1 fb55 	bl	8000a34 <__aeabi_dcmplt>
 800f38a:	2800      	cmp	r0, #0
 800f38c:	d07d      	beq.n	800f48a <_dtoa_r+0x4ca>
 800f38e:	f1b8 0f00 	cmp.w	r8, #0
 800f392:	d07a      	beq.n	800f48a <_dtoa_r+0x4ca>
 800f394:	9b04      	ldr	r3, [sp, #16]
 800f396:	2b00      	cmp	r3, #0
 800f398:	dd36      	ble.n	800f408 <_dtoa_r+0x448>
 800f39a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f39e:	2200      	movs	r2, #0
 800f3a0:	4b8c      	ldr	r3, [pc, #560]	; (800f5d4 <_dtoa_r+0x614>)
 800f3a2:	f7f1 f8d5 	bl	8000550 <__aeabi_dmul>
 800f3a6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f3aa:	9e04      	ldr	r6, [sp, #16]
 800f3ac:	f10a 37ff 	add.w	r7, sl, #4294967295
 800f3b0:	3501      	adds	r5, #1
 800f3b2:	4628      	mov	r0, r5
 800f3b4:	f7f1 f862 	bl	800047c <__aeabi_i2d>
 800f3b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f3bc:	f7f1 f8c8 	bl	8000550 <__aeabi_dmul>
 800f3c0:	2200      	movs	r2, #0
 800f3c2:	4b85      	ldr	r3, [pc, #532]	; (800f5d8 <_dtoa_r+0x618>)
 800f3c4:	f7f0 ff0e 	bl	80001e4 <__adddf3>
 800f3c8:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800f3cc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800f3d0:	950b      	str	r5, [sp, #44]	; 0x2c
 800f3d2:	2e00      	cmp	r6, #0
 800f3d4:	d15c      	bne.n	800f490 <_dtoa_r+0x4d0>
 800f3d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f3da:	2200      	movs	r2, #0
 800f3dc:	4b7f      	ldr	r3, [pc, #508]	; (800f5dc <_dtoa_r+0x61c>)
 800f3de:	f7f0 feff 	bl	80001e0 <__aeabi_dsub>
 800f3e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f3e4:	462b      	mov	r3, r5
 800f3e6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f3ea:	f7f1 fb41 	bl	8000a70 <__aeabi_dcmpgt>
 800f3ee:	2800      	cmp	r0, #0
 800f3f0:	f040 8281 	bne.w	800f8f6 <_dtoa_r+0x936>
 800f3f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f3f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f3fa:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800f3fe:	f7f1 fb19 	bl	8000a34 <__aeabi_dcmplt>
 800f402:	2800      	cmp	r0, #0
 800f404:	f040 8275 	bne.w	800f8f2 <_dtoa_r+0x932>
 800f408:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800f40c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f410:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800f412:	2b00      	cmp	r3, #0
 800f414:	f2c0 814b 	blt.w	800f6ae <_dtoa_r+0x6ee>
 800f418:	f1ba 0f0e 	cmp.w	sl, #14
 800f41c:	f300 8147 	bgt.w	800f6ae <_dtoa_r+0x6ee>
 800f420:	4b69      	ldr	r3, [pc, #420]	; (800f5c8 <_dtoa_r+0x608>)
 800f422:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800f426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f42a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f42e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800f430:	2b00      	cmp	r3, #0
 800f432:	f280 80d7 	bge.w	800f5e4 <_dtoa_r+0x624>
 800f436:	f1b8 0f00 	cmp.w	r8, #0
 800f43a:	f300 80d3 	bgt.w	800f5e4 <_dtoa_r+0x624>
 800f43e:	f040 8257 	bne.w	800f8f0 <_dtoa_r+0x930>
 800f442:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f446:	2200      	movs	r2, #0
 800f448:	4b64      	ldr	r3, [pc, #400]	; (800f5dc <_dtoa_r+0x61c>)
 800f44a:	f7f1 f881 	bl	8000550 <__aeabi_dmul>
 800f44e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f452:	f7f1 fb03 	bl	8000a5c <__aeabi_dcmpge>
 800f456:	4646      	mov	r6, r8
 800f458:	4647      	mov	r7, r8
 800f45a:	2800      	cmp	r0, #0
 800f45c:	f040 822d 	bne.w	800f8ba <_dtoa_r+0x8fa>
 800f460:	9b06      	ldr	r3, [sp, #24]
 800f462:	9a06      	ldr	r2, [sp, #24]
 800f464:	1c5d      	adds	r5, r3, #1
 800f466:	2331      	movs	r3, #49	; 0x31
 800f468:	f10a 0a01 	add.w	sl, sl, #1
 800f46c:	7013      	strb	r3, [r2, #0]
 800f46e:	e228      	b.n	800f8c2 <_dtoa_r+0x902>
 800f470:	07f2      	lsls	r2, r6, #31
 800f472:	d505      	bpl.n	800f480 <_dtoa_r+0x4c0>
 800f474:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f478:	f7f1 f86a 	bl	8000550 <__aeabi_dmul>
 800f47c:	2301      	movs	r3, #1
 800f47e:	3501      	adds	r5, #1
 800f480:	1076      	asrs	r6, r6, #1
 800f482:	3708      	adds	r7, #8
 800f484:	e76e      	b.n	800f364 <_dtoa_r+0x3a4>
 800f486:	2502      	movs	r5, #2
 800f488:	e771      	b.n	800f36e <_dtoa_r+0x3ae>
 800f48a:	4657      	mov	r7, sl
 800f48c:	4646      	mov	r6, r8
 800f48e:	e790      	b.n	800f3b2 <_dtoa_r+0x3f2>
 800f490:	4b4d      	ldr	r3, [pc, #308]	; (800f5c8 <_dtoa_r+0x608>)
 800f492:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800f496:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800f49a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f49c:	2b00      	cmp	r3, #0
 800f49e:	d048      	beq.n	800f532 <_dtoa_r+0x572>
 800f4a0:	4602      	mov	r2, r0
 800f4a2:	460b      	mov	r3, r1
 800f4a4:	2000      	movs	r0, #0
 800f4a6:	494e      	ldr	r1, [pc, #312]	; (800f5e0 <_dtoa_r+0x620>)
 800f4a8:	f7f1 f97c 	bl	80007a4 <__aeabi_ddiv>
 800f4ac:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800f4b0:	f7f0 fe96 	bl	80001e0 <__aeabi_dsub>
 800f4b4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800f4b8:	9d06      	ldr	r5, [sp, #24]
 800f4ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f4be:	f7f1 faf7 	bl	8000ab0 <__aeabi_d2iz>
 800f4c2:	9011      	str	r0, [sp, #68]	; 0x44
 800f4c4:	f7f0 ffda 	bl	800047c <__aeabi_i2d>
 800f4c8:	4602      	mov	r2, r0
 800f4ca:	460b      	mov	r3, r1
 800f4cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f4d0:	f7f0 fe86 	bl	80001e0 <__aeabi_dsub>
 800f4d4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f4d6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f4da:	3330      	adds	r3, #48	; 0x30
 800f4dc:	f805 3b01 	strb.w	r3, [r5], #1
 800f4e0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800f4e4:	f7f1 faa6 	bl	8000a34 <__aeabi_dcmplt>
 800f4e8:	2800      	cmp	r0, #0
 800f4ea:	d163      	bne.n	800f5b4 <_dtoa_r+0x5f4>
 800f4ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f4f0:	2000      	movs	r0, #0
 800f4f2:	4937      	ldr	r1, [pc, #220]	; (800f5d0 <_dtoa_r+0x610>)
 800f4f4:	f7f0 fe74 	bl	80001e0 <__aeabi_dsub>
 800f4f8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800f4fc:	f7f1 fa9a 	bl	8000a34 <__aeabi_dcmplt>
 800f500:	2800      	cmp	r0, #0
 800f502:	f040 80b5 	bne.w	800f670 <_dtoa_r+0x6b0>
 800f506:	9b06      	ldr	r3, [sp, #24]
 800f508:	1aeb      	subs	r3, r5, r3
 800f50a:	429e      	cmp	r6, r3
 800f50c:	f77f af7c 	ble.w	800f408 <_dtoa_r+0x448>
 800f510:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f514:	2200      	movs	r2, #0
 800f516:	4b2f      	ldr	r3, [pc, #188]	; (800f5d4 <_dtoa_r+0x614>)
 800f518:	f7f1 f81a 	bl	8000550 <__aeabi_dmul>
 800f51c:	2200      	movs	r2, #0
 800f51e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800f522:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f526:	4b2b      	ldr	r3, [pc, #172]	; (800f5d4 <_dtoa_r+0x614>)
 800f528:	f7f1 f812 	bl	8000550 <__aeabi_dmul>
 800f52c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f530:	e7c3      	b.n	800f4ba <_dtoa_r+0x4fa>
 800f532:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800f536:	f7f1 f80b 	bl	8000550 <__aeabi_dmul>
 800f53a:	9b06      	ldr	r3, [sp, #24]
 800f53c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800f540:	199d      	adds	r5, r3, r6
 800f542:	461e      	mov	r6, r3
 800f544:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f548:	f7f1 fab2 	bl	8000ab0 <__aeabi_d2iz>
 800f54c:	9011      	str	r0, [sp, #68]	; 0x44
 800f54e:	f7f0 ff95 	bl	800047c <__aeabi_i2d>
 800f552:	4602      	mov	r2, r0
 800f554:	460b      	mov	r3, r1
 800f556:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f55a:	f7f0 fe41 	bl	80001e0 <__aeabi_dsub>
 800f55e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f560:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f564:	3330      	adds	r3, #48	; 0x30
 800f566:	f806 3b01 	strb.w	r3, [r6], #1
 800f56a:	42ae      	cmp	r6, r5
 800f56c:	f04f 0200 	mov.w	r2, #0
 800f570:	d124      	bne.n	800f5bc <_dtoa_r+0x5fc>
 800f572:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f576:	4b1a      	ldr	r3, [pc, #104]	; (800f5e0 <_dtoa_r+0x620>)
 800f578:	f7f0 fe34 	bl	80001e4 <__adddf3>
 800f57c:	4602      	mov	r2, r0
 800f57e:	460b      	mov	r3, r1
 800f580:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f584:	f7f1 fa74 	bl	8000a70 <__aeabi_dcmpgt>
 800f588:	2800      	cmp	r0, #0
 800f58a:	d171      	bne.n	800f670 <_dtoa_r+0x6b0>
 800f58c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800f590:	2000      	movs	r0, #0
 800f592:	4913      	ldr	r1, [pc, #76]	; (800f5e0 <_dtoa_r+0x620>)
 800f594:	f7f0 fe24 	bl	80001e0 <__aeabi_dsub>
 800f598:	4602      	mov	r2, r0
 800f59a:	460b      	mov	r3, r1
 800f59c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f5a0:	f7f1 fa48 	bl	8000a34 <__aeabi_dcmplt>
 800f5a4:	2800      	cmp	r0, #0
 800f5a6:	f43f af2f 	beq.w	800f408 <_dtoa_r+0x448>
 800f5aa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f5ae:	1e6a      	subs	r2, r5, #1
 800f5b0:	2b30      	cmp	r3, #48	; 0x30
 800f5b2:	d001      	beq.n	800f5b8 <_dtoa_r+0x5f8>
 800f5b4:	46ba      	mov	sl, r7
 800f5b6:	e04a      	b.n	800f64e <_dtoa_r+0x68e>
 800f5b8:	4615      	mov	r5, r2
 800f5ba:	e7f6      	b.n	800f5aa <_dtoa_r+0x5ea>
 800f5bc:	4b05      	ldr	r3, [pc, #20]	; (800f5d4 <_dtoa_r+0x614>)
 800f5be:	f7f0 ffc7 	bl	8000550 <__aeabi_dmul>
 800f5c2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f5c6:	e7bd      	b.n	800f544 <_dtoa_r+0x584>
 800f5c8:	08010738 	.word	0x08010738
 800f5cc:	08010710 	.word	0x08010710
 800f5d0:	3ff00000 	.word	0x3ff00000
 800f5d4:	40240000 	.word	0x40240000
 800f5d8:	401c0000 	.word	0x401c0000
 800f5dc:	40140000 	.word	0x40140000
 800f5e0:	3fe00000 	.word	0x3fe00000
 800f5e4:	9d06      	ldr	r5, [sp, #24]
 800f5e6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800f5ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f5ee:	4630      	mov	r0, r6
 800f5f0:	4639      	mov	r1, r7
 800f5f2:	f7f1 f8d7 	bl	80007a4 <__aeabi_ddiv>
 800f5f6:	f7f1 fa5b 	bl	8000ab0 <__aeabi_d2iz>
 800f5fa:	4681      	mov	r9, r0
 800f5fc:	f7f0 ff3e 	bl	800047c <__aeabi_i2d>
 800f600:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f604:	f7f0 ffa4 	bl	8000550 <__aeabi_dmul>
 800f608:	4602      	mov	r2, r0
 800f60a:	460b      	mov	r3, r1
 800f60c:	4630      	mov	r0, r6
 800f60e:	4639      	mov	r1, r7
 800f610:	f7f0 fde6 	bl	80001e0 <__aeabi_dsub>
 800f614:	f109 0630 	add.w	r6, r9, #48	; 0x30
 800f618:	f805 6b01 	strb.w	r6, [r5], #1
 800f61c:	9e06      	ldr	r6, [sp, #24]
 800f61e:	4602      	mov	r2, r0
 800f620:	1bae      	subs	r6, r5, r6
 800f622:	45b0      	cmp	r8, r6
 800f624:	460b      	mov	r3, r1
 800f626:	d135      	bne.n	800f694 <_dtoa_r+0x6d4>
 800f628:	f7f0 fddc 	bl	80001e4 <__adddf3>
 800f62c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f630:	4606      	mov	r6, r0
 800f632:	460f      	mov	r7, r1
 800f634:	f7f1 fa1c 	bl	8000a70 <__aeabi_dcmpgt>
 800f638:	b9c8      	cbnz	r0, 800f66e <_dtoa_r+0x6ae>
 800f63a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f63e:	4630      	mov	r0, r6
 800f640:	4639      	mov	r1, r7
 800f642:	f7f1 f9ed 	bl	8000a20 <__aeabi_dcmpeq>
 800f646:	b110      	cbz	r0, 800f64e <_dtoa_r+0x68e>
 800f648:	f019 0f01 	tst.w	r9, #1
 800f64c:	d10f      	bne.n	800f66e <_dtoa_r+0x6ae>
 800f64e:	4659      	mov	r1, fp
 800f650:	4620      	mov	r0, r4
 800f652:	f000 fadc 	bl	800fc0e <_Bfree>
 800f656:	2300      	movs	r3, #0
 800f658:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800f65a:	702b      	strb	r3, [r5, #0]
 800f65c:	f10a 0301 	add.w	r3, sl, #1
 800f660:	6013      	str	r3, [r2, #0]
 800f662:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f664:	2b00      	cmp	r3, #0
 800f666:	f43f acf3 	beq.w	800f050 <_dtoa_r+0x90>
 800f66a:	601d      	str	r5, [r3, #0]
 800f66c:	e4f0      	b.n	800f050 <_dtoa_r+0x90>
 800f66e:	4657      	mov	r7, sl
 800f670:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800f674:	1e6b      	subs	r3, r5, #1
 800f676:	2a39      	cmp	r2, #57	; 0x39
 800f678:	d106      	bne.n	800f688 <_dtoa_r+0x6c8>
 800f67a:	9a06      	ldr	r2, [sp, #24]
 800f67c:	429a      	cmp	r2, r3
 800f67e:	d107      	bne.n	800f690 <_dtoa_r+0x6d0>
 800f680:	2330      	movs	r3, #48	; 0x30
 800f682:	7013      	strb	r3, [r2, #0]
 800f684:	4613      	mov	r3, r2
 800f686:	3701      	adds	r7, #1
 800f688:	781a      	ldrb	r2, [r3, #0]
 800f68a:	3201      	adds	r2, #1
 800f68c:	701a      	strb	r2, [r3, #0]
 800f68e:	e791      	b.n	800f5b4 <_dtoa_r+0x5f4>
 800f690:	461d      	mov	r5, r3
 800f692:	e7ed      	b.n	800f670 <_dtoa_r+0x6b0>
 800f694:	2200      	movs	r2, #0
 800f696:	4b99      	ldr	r3, [pc, #612]	; (800f8fc <_dtoa_r+0x93c>)
 800f698:	f7f0 ff5a 	bl	8000550 <__aeabi_dmul>
 800f69c:	2200      	movs	r2, #0
 800f69e:	2300      	movs	r3, #0
 800f6a0:	4606      	mov	r6, r0
 800f6a2:	460f      	mov	r7, r1
 800f6a4:	f7f1 f9bc 	bl	8000a20 <__aeabi_dcmpeq>
 800f6a8:	2800      	cmp	r0, #0
 800f6aa:	d09e      	beq.n	800f5ea <_dtoa_r+0x62a>
 800f6ac:	e7cf      	b.n	800f64e <_dtoa_r+0x68e>
 800f6ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f6b0:	2a00      	cmp	r2, #0
 800f6b2:	f000 8088 	beq.w	800f7c6 <_dtoa_r+0x806>
 800f6b6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800f6b8:	2a01      	cmp	r2, #1
 800f6ba:	dc6d      	bgt.n	800f798 <_dtoa_r+0x7d8>
 800f6bc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800f6be:	2a00      	cmp	r2, #0
 800f6c0:	d066      	beq.n	800f790 <_dtoa_r+0x7d0>
 800f6c2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800f6c6:	464d      	mov	r5, r9
 800f6c8:	9e08      	ldr	r6, [sp, #32]
 800f6ca:	9a07      	ldr	r2, [sp, #28]
 800f6cc:	2101      	movs	r1, #1
 800f6ce:	441a      	add	r2, r3
 800f6d0:	4620      	mov	r0, r4
 800f6d2:	4499      	add	r9, r3
 800f6d4:	9207      	str	r2, [sp, #28]
 800f6d6:	f000 fb3a 	bl	800fd4e <__i2b>
 800f6da:	4607      	mov	r7, r0
 800f6dc:	2d00      	cmp	r5, #0
 800f6de:	dd0b      	ble.n	800f6f8 <_dtoa_r+0x738>
 800f6e0:	9b07      	ldr	r3, [sp, #28]
 800f6e2:	2b00      	cmp	r3, #0
 800f6e4:	dd08      	ble.n	800f6f8 <_dtoa_r+0x738>
 800f6e6:	42ab      	cmp	r3, r5
 800f6e8:	bfa8      	it	ge
 800f6ea:	462b      	movge	r3, r5
 800f6ec:	9a07      	ldr	r2, [sp, #28]
 800f6ee:	eba9 0903 	sub.w	r9, r9, r3
 800f6f2:	1aed      	subs	r5, r5, r3
 800f6f4:	1ad3      	subs	r3, r2, r3
 800f6f6:	9307      	str	r3, [sp, #28]
 800f6f8:	9b08      	ldr	r3, [sp, #32]
 800f6fa:	b1eb      	cbz	r3, 800f738 <_dtoa_r+0x778>
 800f6fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f6fe:	2b00      	cmp	r3, #0
 800f700:	d065      	beq.n	800f7ce <_dtoa_r+0x80e>
 800f702:	b18e      	cbz	r6, 800f728 <_dtoa_r+0x768>
 800f704:	4639      	mov	r1, r7
 800f706:	4632      	mov	r2, r6
 800f708:	4620      	mov	r0, r4
 800f70a:	f000 fbbf 	bl	800fe8c <__pow5mult>
 800f70e:	465a      	mov	r2, fp
 800f710:	4601      	mov	r1, r0
 800f712:	4607      	mov	r7, r0
 800f714:	4620      	mov	r0, r4
 800f716:	f000 fb23 	bl	800fd60 <__multiply>
 800f71a:	4659      	mov	r1, fp
 800f71c:	900a      	str	r0, [sp, #40]	; 0x28
 800f71e:	4620      	mov	r0, r4
 800f720:	f000 fa75 	bl	800fc0e <_Bfree>
 800f724:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f726:	469b      	mov	fp, r3
 800f728:	9b08      	ldr	r3, [sp, #32]
 800f72a:	1b9a      	subs	r2, r3, r6
 800f72c:	d004      	beq.n	800f738 <_dtoa_r+0x778>
 800f72e:	4659      	mov	r1, fp
 800f730:	4620      	mov	r0, r4
 800f732:	f000 fbab 	bl	800fe8c <__pow5mult>
 800f736:	4683      	mov	fp, r0
 800f738:	2101      	movs	r1, #1
 800f73a:	4620      	mov	r0, r4
 800f73c:	f000 fb07 	bl	800fd4e <__i2b>
 800f740:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f742:	4606      	mov	r6, r0
 800f744:	2b00      	cmp	r3, #0
 800f746:	f000 81c6 	beq.w	800fad6 <_dtoa_r+0xb16>
 800f74a:	461a      	mov	r2, r3
 800f74c:	4601      	mov	r1, r0
 800f74e:	4620      	mov	r0, r4
 800f750:	f000 fb9c 	bl	800fe8c <__pow5mult>
 800f754:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800f756:	4606      	mov	r6, r0
 800f758:	2b01      	cmp	r3, #1
 800f75a:	dc3e      	bgt.n	800f7da <_dtoa_r+0x81a>
 800f75c:	9b02      	ldr	r3, [sp, #8]
 800f75e:	2b00      	cmp	r3, #0
 800f760:	d137      	bne.n	800f7d2 <_dtoa_r+0x812>
 800f762:	9b03      	ldr	r3, [sp, #12]
 800f764:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f768:	2b00      	cmp	r3, #0
 800f76a:	d134      	bne.n	800f7d6 <_dtoa_r+0x816>
 800f76c:	9b03      	ldr	r3, [sp, #12]
 800f76e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f772:	0d1b      	lsrs	r3, r3, #20
 800f774:	051b      	lsls	r3, r3, #20
 800f776:	b12b      	cbz	r3, 800f784 <_dtoa_r+0x7c4>
 800f778:	9b07      	ldr	r3, [sp, #28]
 800f77a:	f109 0901 	add.w	r9, r9, #1
 800f77e:	3301      	adds	r3, #1
 800f780:	9307      	str	r3, [sp, #28]
 800f782:	2301      	movs	r3, #1
 800f784:	9308      	str	r3, [sp, #32]
 800f786:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f788:	2b00      	cmp	r3, #0
 800f78a:	d128      	bne.n	800f7de <_dtoa_r+0x81e>
 800f78c:	2001      	movs	r0, #1
 800f78e:	e02e      	b.n	800f7ee <_dtoa_r+0x82e>
 800f790:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f792:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800f796:	e796      	b.n	800f6c6 <_dtoa_r+0x706>
 800f798:	9b08      	ldr	r3, [sp, #32]
 800f79a:	f108 36ff 	add.w	r6, r8, #4294967295
 800f79e:	42b3      	cmp	r3, r6
 800f7a0:	bfb7      	itett	lt
 800f7a2:	9b08      	ldrlt	r3, [sp, #32]
 800f7a4:	1b9e      	subge	r6, r3, r6
 800f7a6:	1af2      	sublt	r2, r6, r3
 800f7a8:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 800f7aa:	bfbf      	itttt	lt
 800f7ac:	9608      	strlt	r6, [sp, #32]
 800f7ae:	189b      	addlt	r3, r3, r2
 800f7b0:	930c      	strlt	r3, [sp, #48]	; 0x30
 800f7b2:	2600      	movlt	r6, #0
 800f7b4:	f1b8 0f00 	cmp.w	r8, #0
 800f7b8:	bfb9      	ittee	lt
 800f7ba:	eba9 0508 	sublt.w	r5, r9, r8
 800f7be:	2300      	movlt	r3, #0
 800f7c0:	464d      	movge	r5, r9
 800f7c2:	4643      	movge	r3, r8
 800f7c4:	e781      	b.n	800f6ca <_dtoa_r+0x70a>
 800f7c6:	9e08      	ldr	r6, [sp, #32]
 800f7c8:	464d      	mov	r5, r9
 800f7ca:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800f7cc:	e786      	b.n	800f6dc <_dtoa_r+0x71c>
 800f7ce:	9a08      	ldr	r2, [sp, #32]
 800f7d0:	e7ad      	b.n	800f72e <_dtoa_r+0x76e>
 800f7d2:	2300      	movs	r3, #0
 800f7d4:	e7d6      	b.n	800f784 <_dtoa_r+0x7c4>
 800f7d6:	9b02      	ldr	r3, [sp, #8]
 800f7d8:	e7d4      	b.n	800f784 <_dtoa_r+0x7c4>
 800f7da:	2300      	movs	r3, #0
 800f7dc:	9308      	str	r3, [sp, #32]
 800f7de:	6933      	ldr	r3, [r6, #16]
 800f7e0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800f7e4:	6918      	ldr	r0, [r3, #16]
 800f7e6:	f000 fa64 	bl	800fcb2 <__hi0bits>
 800f7ea:	f1c0 0020 	rsb	r0, r0, #32
 800f7ee:	9b07      	ldr	r3, [sp, #28]
 800f7f0:	4418      	add	r0, r3
 800f7f2:	f010 001f 	ands.w	r0, r0, #31
 800f7f6:	d047      	beq.n	800f888 <_dtoa_r+0x8c8>
 800f7f8:	f1c0 0320 	rsb	r3, r0, #32
 800f7fc:	2b04      	cmp	r3, #4
 800f7fe:	dd3b      	ble.n	800f878 <_dtoa_r+0x8b8>
 800f800:	9b07      	ldr	r3, [sp, #28]
 800f802:	f1c0 001c 	rsb	r0, r0, #28
 800f806:	4481      	add	r9, r0
 800f808:	4405      	add	r5, r0
 800f80a:	4403      	add	r3, r0
 800f80c:	9307      	str	r3, [sp, #28]
 800f80e:	f1b9 0f00 	cmp.w	r9, #0
 800f812:	dd05      	ble.n	800f820 <_dtoa_r+0x860>
 800f814:	4659      	mov	r1, fp
 800f816:	464a      	mov	r2, r9
 800f818:	4620      	mov	r0, r4
 800f81a:	f000 fb85 	bl	800ff28 <__lshift>
 800f81e:	4683      	mov	fp, r0
 800f820:	9b07      	ldr	r3, [sp, #28]
 800f822:	2b00      	cmp	r3, #0
 800f824:	dd05      	ble.n	800f832 <_dtoa_r+0x872>
 800f826:	4631      	mov	r1, r6
 800f828:	461a      	mov	r2, r3
 800f82a:	4620      	mov	r0, r4
 800f82c:	f000 fb7c 	bl	800ff28 <__lshift>
 800f830:	4606      	mov	r6, r0
 800f832:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f834:	b353      	cbz	r3, 800f88c <_dtoa_r+0x8cc>
 800f836:	4631      	mov	r1, r6
 800f838:	4658      	mov	r0, fp
 800f83a:	f000 fbc9 	bl	800ffd0 <__mcmp>
 800f83e:	2800      	cmp	r0, #0
 800f840:	da24      	bge.n	800f88c <_dtoa_r+0x8cc>
 800f842:	2300      	movs	r3, #0
 800f844:	4659      	mov	r1, fp
 800f846:	220a      	movs	r2, #10
 800f848:	4620      	mov	r0, r4
 800f84a:	f000 f9f7 	bl	800fc3c <__multadd>
 800f84e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f850:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f854:	4683      	mov	fp, r0
 800f856:	2b00      	cmp	r3, #0
 800f858:	f000 8144 	beq.w	800fae4 <_dtoa_r+0xb24>
 800f85c:	2300      	movs	r3, #0
 800f85e:	4639      	mov	r1, r7
 800f860:	220a      	movs	r2, #10
 800f862:	4620      	mov	r0, r4
 800f864:	f000 f9ea 	bl	800fc3c <__multadd>
 800f868:	9b04      	ldr	r3, [sp, #16]
 800f86a:	4607      	mov	r7, r0
 800f86c:	2b00      	cmp	r3, #0
 800f86e:	dc4d      	bgt.n	800f90c <_dtoa_r+0x94c>
 800f870:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800f872:	2b02      	cmp	r3, #2
 800f874:	dd4a      	ble.n	800f90c <_dtoa_r+0x94c>
 800f876:	e011      	b.n	800f89c <_dtoa_r+0x8dc>
 800f878:	d0c9      	beq.n	800f80e <_dtoa_r+0x84e>
 800f87a:	9a07      	ldr	r2, [sp, #28]
 800f87c:	331c      	adds	r3, #28
 800f87e:	441a      	add	r2, r3
 800f880:	4499      	add	r9, r3
 800f882:	441d      	add	r5, r3
 800f884:	4613      	mov	r3, r2
 800f886:	e7c1      	b.n	800f80c <_dtoa_r+0x84c>
 800f888:	4603      	mov	r3, r0
 800f88a:	e7f6      	b.n	800f87a <_dtoa_r+0x8ba>
 800f88c:	f1b8 0f00 	cmp.w	r8, #0
 800f890:	dc36      	bgt.n	800f900 <_dtoa_r+0x940>
 800f892:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800f894:	2b02      	cmp	r3, #2
 800f896:	dd33      	ble.n	800f900 <_dtoa_r+0x940>
 800f898:	f8cd 8010 	str.w	r8, [sp, #16]
 800f89c:	9b04      	ldr	r3, [sp, #16]
 800f89e:	b963      	cbnz	r3, 800f8ba <_dtoa_r+0x8fa>
 800f8a0:	4631      	mov	r1, r6
 800f8a2:	2205      	movs	r2, #5
 800f8a4:	4620      	mov	r0, r4
 800f8a6:	f000 f9c9 	bl	800fc3c <__multadd>
 800f8aa:	4601      	mov	r1, r0
 800f8ac:	4606      	mov	r6, r0
 800f8ae:	4658      	mov	r0, fp
 800f8b0:	f000 fb8e 	bl	800ffd0 <__mcmp>
 800f8b4:	2800      	cmp	r0, #0
 800f8b6:	f73f add3 	bgt.w	800f460 <_dtoa_r+0x4a0>
 800f8ba:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800f8bc:	9d06      	ldr	r5, [sp, #24]
 800f8be:	ea6f 0a03 	mvn.w	sl, r3
 800f8c2:	f04f 0900 	mov.w	r9, #0
 800f8c6:	4631      	mov	r1, r6
 800f8c8:	4620      	mov	r0, r4
 800f8ca:	f000 f9a0 	bl	800fc0e <_Bfree>
 800f8ce:	2f00      	cmp	r7, #0
 800f8d0:	f43f aebd 	beq.w	800f64e <_dtoa_r+0x68e>
 800f8d4:	f1b9 0f00 	cmp.w	r9, #0
 800f8d8:	d005      	beq.n	800f8e6 <_dtoa_r+0x926>
 800f8da:	45b9      	cmp	r9, r7
 800f8dc:	d003      	beq.n	800f8e6 <_dtoa_r+0x926>
 800f8de:	4649      	mov	r1, r9
 800f8e0:	4620      	mov	r0, r4
 800f8e2:	f000 f994 	bl	800fc0e <_Bfree>
 800f8e6:	4639      	mov	r1, r7
 800f8e8:	4620      	mov	r0, r4
 800f8ea:	f000 f990 	bl	800fc0e <_Bfree>
 800f8ee:	e6ae      	b.n	800f64e <_dtoa_r+0x68e>
 800f8f0:	2600      	movs	r6, #0
 800f8f2:	4637      	mov	r7, r6
 800f8f4:	e7e1      	b.n	800f8ba <_dtoa_r+0x8fa>
 800f8f6:	46ba      	mov	sl, r7
 800f8f8:	4637      	mov	r7, r6
 800f8fa:	e5b1      	b.n	800f460 <_dtoa_r+0x4a0>
 800f8fc:	40240000 	.word	0x40240000
 800f900:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f902:	f8cd 8010 	str.w	r8, [sp, #16]
 800f906:	2b00      	cmp	r3, #0
 800f908:	f000 80f3 	beq.w	800faf2 <_dtoa_r+0xb32>
 800f90c:	2d00      	cmp	r5, #0
 800f90e:	dd05      	ble.n	800f91c <_dtoa_r+0x95c>
 800f910:	4639      	mov	r1, r7
 800f912:	462a      	mov	r2, r5
 800f914:	4620      	mov	r0, r4
 800f916:	f000 fb07 	bl	800ff28 <__lshift>
 800f91a:	4607      	mov	r7, r0
 800f91c:	9b08      	ldr	r3, [sp, #32]
 800f91e:	2b00      	cmp	r3, #0
 800f920:	d04c      	beq.n	800f9bc <_dtoa_r+0x9fc>
 800f922:	6879      	ldr	r1, [r7, #4]
 800f924:	4620      	mov	r0, r4
 800f926:	f000 f93e 	bl	800fba6 <_Balloc>
 800f92a:	4605      	mov	r5, r0
 800f92c:	693a      	ldr	r2, [r7, #16]
 800f92e:	f107 010c 	add.w	r1, r7, #12
 800f932:	3202      	adds	r2, #2
 800f934:	0092      	lsls	r2, r2, #2
 800f936:	300c      	adds	r0, #12
 800f938:	f000 f928 	bl	800fb8c <memcpy>
 800f93c:	2201      	movs	r2, #1
 800f93e:	4629      	mov	r1, r5
 800f940:	4620      	mov	r0, r4
 800f942:	f000 faf1 	bl	800ff28 <__lshift>
 800f946:	46b9      	mov	r9, r7
 800f948:	4607      	mov	r7, r0
 800f94a:	9b06      	ldr	r3, [sp, #24]
 800f94c:	9307      	str	r3, [sp, #28]
 800f94e:	9b02      	ldr	r3, [sp, #8]
 800f950:	f003 0301 	and.w	r3, r3, #1
 800f954:	9308      	str	r3, [sp, #32]
 800f956:	4631      	mov	r1, r6
 800f958:	4658      	mov	r0, fp
 800f95a:	f7ff faa3 	bl	800eea4 <quorem>
 800f95e:	4649      	mov	r1, r9
 800f960:	4605      	mov	r5, r0
 800f962:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800f966:	4658      	mov	r0, fp
 800f968:	f000 fb32 	bl	800ffd0 <__mcmp>
 800f96c:	463a      	mov	r2, r7
 800f96e:	9002      	str	r0, [sp, #8]
 800f970:	4631      	mov	r1, r6
 800f972:	4620      	mov	r0, r4
 800f974:	f000 fb46 	bl	8010004 <__mdiff>
 800f978:	68c3      	ldr	r3, [r0, #12]
 800f97a:	4602      	mov	r2, r0
 800f97c:	bb03      	cbnz	r3, 800f9c0 <_dtoa_r+0xa00>
 800f97e:	4601      	mov	r1, r0
 800f980:	9009      	str	r0, [sp, #36]	; 0x24
 800f982:	4658      	mov	r0, fp
 800f984:	f000 fb24 	bl	800ffd0 <__mcmp>
 800f988:	4603      	mov	r3, r0
 800f98a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f98c:	4611      	mov	r1, r2
 800f98e:	4620      	mov	r0, r4
 800f990:	9309      	str	r3, [sp, #36]	; 0x24
 800f992:	f000 f93c 	bl	800fc0e <_Bfree>
 800f996:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f998:	b9a3      	cbnz	r3, 800f9c4 <_dtoa_r+0xa04>
 800f99a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800f99c:	b992      	cbnz	r2, 800f9c4 <_dtoa_r+0xa04>
 800f99e:	9a08      	ldr	r2, [sp, #32]
 800f9a0:	b982      	cbnz	r2, 800f9c4 <_dtoa_r+0xa04>
 800f9a2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800f9a6:	d029      	beq.n	800f9fc <_dtoa_r+0xa3c>
 800f9a8:	9b02      	ldr	r3, [sp, #8]
 800f9aa:	2b00      	cmp	r3, #0
 800f9ac:	dd01      	ble.n	800f9b2 <_dtoa_r+0x9f2>
 800f9ae:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800f9b2:	9b07      	ldr	r3, [sp, #28]
 800f9b4:	1c5d      	adds	r5, r3, #1
 800f9b6:	f883 8000 	strb.w	r8, [r3]
 800f9ba:	e784      	b.n	800f8c6 <_dtoa_r+0x906>
 800f9bc:	4638      	mov	r0, r7
 800f9be:	e7c2      	b.n	800f946 <_dtoa_r+0x986>
 800f9c0:	2301      	movs	r3, #1
 800f9c2:	e7e3      	b.n	800f98c <_dtoa_r+0x9cc>
 800f9c4:	9a02      	ldr	r2, [sp, #8]
 800f9c6:	2a00      	cmp	r2, #0
 800f9c8:	db04      	blt.n	800f9d4 <_dtoa_r+0xa14>
 800f9ca:	d123      	bne.n	800fa14 <_dtoa_r+0xa54>
 800f9cc:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800f9ce:	bb0a      	cbnz	r2, 800fa14 <_dtoa_r+0xa54>
 800f9d0:	9a08      	ldr	r2, [sp, #32]
 800f9d2:	b9fa      	cbnz	r2, 800fa14 <_dtoa_r+0xa54>
 800f9d4:	2b00      	cmp	r3, #0
 800f9d6:	ddec      	ble.n	800f9b2 <_dtoa_r+0x9f2>
 800f9d8:	4659      	mov	r1, fp
 800f9da:	2201      	movs	r2, #1
 800f9dc:	4620      	mov	r0, r4
 800f9de:	f000 faa3 	bl	800ff28 <__lshift>
 800f9e2:	4631      	mov	r1, r6
 800f9e4:	4683      	mov	fp, r0
 800f9e6:	f000 faf3 	bl	800ffd0 <__mcmp>
 800f9ea:	2800      	cmp	r0, #0
 800f9ec:	dc03      	bgt.n	800f9f6 <_dtoa_r+0xa36>
 800f9ee:	d1e0      	bne.n	800f9b2 <_dtoa_r+0x9f2>
 800f9f0:	f018 0f01 	tst.w	r8, #1
 800f9f4:	d0dd      	beq.n	800f9b2 <_dtoa_r+0x9f2>
 800f9f6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800f9fa:	d1d8      	bne.n	800f9ae <_dtoa_r+0x9ee>
 800f9fc:	9b07      	ldr	r3, [sp, #28]
 800f9fe:	9a07      	ldr	r2, [sp, #28]
 800fa00:	1c5d      	adds	r5, r3, #1
 800fa02:	2339      	movs	r3, #57	; 0x39
 800fa04:	7013      	strb	r3, [r2, #0]
 800fa06:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800fa0a:	1e6a      	subs	r2, r5, #1
 800fa0c:	2b39      	cmp	r3, #57	; 0x39
 800fa0e:	d04d      	beq.n	800faac <_dtoa_r+0xaec>
 800fa10:	3301      	adds	r3, #1
 800fa12:	e052      	b.n	800faba <_dtoa_r+0xafa>
 800fa14:	9a07      	ldr	r2, [sp, #28]
 800fa16:	2b00      	cmp	r3, #0
 800fa18:	f102 0501 	add.w	r5, r2, #1
 800fa1c:	dd06      	ble.n	800fa2c <_dtoa_r+0xa6c>
 800fa1e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800fa22:	d0eb      	beq.n	800f9fc <_dtoa_r+0xa3c>
 800fa24:	f108 0801 	add.w	r8, r8, #1
 800fa28:	9b07      	ldr	r3, [sp, #28]
 800fa2a:	e7c4      	b.n	800f9b6 <_dtoa_r+0x9f6>
 800fa2c:	9b06      	ldr	r3, [sp, #24]
 800fa2e:	9a04      	ldr	r2, [sp, #16]
 800fa30:	1aeb      	subs	r3, r5, r3
 800fa32:	4293      	cmp	r3, r2
 800fa34:	f805 8c01 	strb.w	r8, [r5, #-1]
 800fa38:	d021      	beq.n	800fa7e <_dtoa_r+0xabe>
 800fa3a:	4659      	mov	r1, fp
 800fa3c:	2300      	movs	r3, #0
 800fa3e:	220a      	movs	r2, #10
 800fa40:	4620      	mov	r0, r4
 800fa42:	f000 f8fb 	bl	800fc3c <__multadd>
 800fa46:	45b9      	cmp	r9, r7
 800fa48:	4683      	mov	fp, r0
 800fa4a:	f04f 0300 	mov.w	r3, #0
 800fa4e:	f04f 020a 	mov.w	r2, #10
 800fa52:	4649      	mov	r1, r9
 800fa54:	4620      	mov	r0, r4
 800fa56:	d105      	bne.n	800fa64 <_dtoa_r+0xaa4>
 800fa58:	f000 f8f0 	bl	800fc3c <__multadd>
 800fa5c:	4681      	mov	r9, r0
 800fa5e:	4607      	mov	r7, r0
 800fa60:	9507      	str	r5, [sp, #28]
 800fa62:	e778      	b.n	800f956 <_dtoa_r+0x996>
 800fa64:	f000 f8ea 	bl	800fc3c <__multadd>
 800fa68:	4639      	mov	r1, r7
 800fa6a:	4681      	mov	r9, r0
 800fa6c:	2300      	movs	r3, #0
 800fa6e:	220a      	movs	r2, #10
 800fa70:	4620      	mov	r0, r4
 800fa72:	f000 f8e3 	bl	800fc3c <__multadd>
 800fa76:	4607      	mov	r7, r0
 800fa78:	e7f2      	b.n	800fa60 <_dtoa_r+0xaa0>
 800fa7a:	f04f 0900 	mov.w	r9, #0
 800fa7e:	4659      	mov	r1, fp
 800fa80:	2201      	movs	r2, #1
 800fa82:	4620      	mov	r0, r4
 800fa84:	f000 fa50 	bl	800ff28 <__lshift>
 800fa88:	4631      	mov	r1, r6
 800fa8a:	4683      	mov	fp, r0
 800fa8c:	f000 faa0 	bl	800ffd0 <__mcmp>
 800fa90:	2800      	cmp	r0, #0
 800fa92:	dcb8      	bgt.n	800fa06 <_dtoa_r+0xa46>
 800fa94:	d102      	bne.n	800fa9c <_dtoa_r+0xadc>
 800fa96:	f018 0f01 	tst.w	r8, #1
 800fa9a:	d1b4      	bne.n	800fa06 <_dtoa_r+0xa46>
 800fa9c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800faa0:	1e6a      	subs	r2, r5, #1
 800faa2:	2b30      	cmp	r3, #48	; 0x30
 800faa4:	f47f af0f 	bne.w	800f8c6 <_dtoa_r+0x906>
 800faa8:	4615      	mov	r5, r2
 800faaa:	e7f7      	b.n	800fa9c <_dtoa_r+0xadc>
 800faac:	9b06      	ldr	r3, [sp, #24]
 800faae:	4293      	cmp	r3, r2
 800fab0:	d105      	bne.n	800fabe <_dtoa_r+0xafe>
 800fab2:	2331      	movs	r3, #49	; 0x31
 800fab4:	9a06      	ldr	r2, [sp, #24]
 800fab6:	f10a 0a01 	add.w	sl, sl, #1
 800faba:	7013      	strb	r3, [r2, #0]
 800fabc:	e703      	b.n	800f8c6 <_dtoa_r+0x906>
 800fabe:	4615      	mov	r5, r2
 800fac0:	e7a1      	b.n	800fa06 <_dtoa_r+0xa46>
 800fac2:	4b17      	ldr	r3, [pc, #92]	; (800fb20 <_dtoa_r+0xb60>)
 800fac4:	f7ff bae1 	b.w	800f08a <_dtoa_r+0xca>
 800fac8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800faca:	2b00      	cmp	r3, #0
 800facc:	f47f aabb 	bne.w	800f046 <_dtoa_r+0x86>
 800fad0:	4b14      	ldr	r3, [pc, #80]	; (800fb24 <_dtoa_r+0xb64>)
 800fad2:	f7ff bada 	b.w	800f08a <_dtoa_r+0xca>
 800fad6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800fad8:	2b01      	cmp	r3, #1
 800fada:	f77f ae3f 	ble.w	800f75c <_dtoa_r+0x79c>
 800fade:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fae0:	9308      	str	r3, [sp, #32]
 800fae2:	e653      	b.n	800f78c <_dtoa_r+0x7cc>
 800fae4:	9b04      	ldr	r3, [sp, #16]
 800fae6:	2b00      	cmp	r3, #0
 800fae8:	dc03      	bgt.n	800faf2 <_dtoa_r+0xb32>
 800faea:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800faec:	2b02      	cmp	r3, #2
 800faee:	f73f aed5 	bgt.w	800f89c <_dtoa_r+0x8dc>
 800faf2:	9d06      	ldr	r5, [sp, #24]
 800faf4:	4631      	mov	r1, r6
 800faf6:	4658      	mov	r0, fp
 800faf8:	f7ff f9d4 	bl	800eea4 <quorem>
 800fafc:	9b06      	ldr	r3, [sp, #24]
 800fafe:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800fb02:	f805 8b01 	strb.w	r8, [r5], #1
 800fb06:	9a04      	ldr	r2, [sp, #16]
 800fb08:	1aeb      	subs	r3, r5, r3
 800fb0a:	429a      	cmp	r2, r3
 800fb0c:	ddb5      	ble.n	800fa7a <_dtoa_r+0xaba>
 800fb0e:	4659      	mov	r1, fp
 800fb10:	2300      	movs	r3, #0
 800fb12:	220a      	movs	r2, #10
 800fb14:	4620      	mov	r0, r4
 800fb16:	f000 f891 	bl	800fc3c <__multadd>
 800fb1a:	4683      	mov	fp, r0
 800fb1c:	e7ea      	b.n	800faf4 <_dtoa_r+0xb34>
 800fb1e:	bf00      	nop
 800fb20:	080106d0 	.word	0x080106d0
 800fb24:	080106f4 	.word	0x080106f4

0800fb28 <__locale_ctype_ptr_l>:
 800fb28:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800fb2c:	4770      	bx	lr
	...

0800fb30 <_localeconv_r>:
 800fb30:	4b04      	ldr	r3, [pc, #16]	; (800fb44 <_localeconv_r+0x14>)
 800fb32:	681b      	ldr	r3, [r3, #0]
 800fb34:	6a18      	ldr	r0, [r3, #32]
 800fb36:	4b04      	ldr	r3, [pc, #16]	; (800fb48 <_localeconv_r+0x18>)
 800fb38:	2800      	cmp	r0, #0
 800fb3a:	bf08      	it	eq
 800fb3c:	4618      	moveq	r0, r3
 800fb3e:	30f0      	adds	r0, #240	; 0xf0
 800fb40:	4770      	bx	lr
 800fb42:	bf00      	nop
 800fb44:	2000026c 	.word	0x2000026c
 800fb48:	200002d0 	.word	0x200002d0

0800fb4c <__ascii_mbtowc>:
 800fb4c:	b082      	sub	sp, #8
 800fb4e:	b901      	cbnz	r1, 800fb52 <__ascii_mbtowc+0x6>
 800fb50:	a901      	add	r1, sp, #4
 800fb52:	b142      	cbz	r2, 800fb66 <__ascii_mbtowc+0x1a>
 800fb54:	b14b      	cbz	r3, 800fb6a <__ascii_mbtowc+0x1e>
 800fb56:	7813      	ldrb	r3, [r2, #0]
 800fb58:	600b      	str	r3, [r1, #0]
 800fb5a:	7812      	ldrb	r2, [r2, #0]
 800fb5c:	1c10      	adds	r0, r2, #0
 800fb5e:	bf18      	it	ne
 800fb60:	2001      	movne	r0, #1
 800fb62:	b002      	add	sp, #8
 800fb64:	4770      	bx	lr
 800fb66:	4610      	mov	r0, r2
 800fb68:	e7fb      	b.n	800fb62 <__ascii_mbtowc+0x16>
 800fb6a:	f06f 0001 	mvn.w	r0, #1
 800fb6e:	e7f8      	b.n	800fb62 <__ascii_mbtowc+0x16>

0800fb70 <memchr>:
 800fb70:	b510      	push	{r4, lr}
 800fb72:	b2c9      	uxtb	r1, r1
 800fb74:	4402      	add	r2, r0
 800fb76:	4290      	cmp	r0, r2
 800fb78:	4603      	mov	r3, r0
 800fb7a:	d101      	bne.n	800fb80 <memchr+0x10>
 800fb7c:	2300      	movs	r3, #0
 800fb7e:	e003      	b.n	800fb88 <memchr+0x18>
 800fb80:	781c      	ldrb	r4, [r3, #0]
 800fb82:	3001      	adds	r0, #1
 800fb84:	428c      	cmp	r4, r1
 800fb86:	d1f6      	bne.n	800fb76 <memchr+0x6>
 800fb88:	4618      	mov	r0, r3
 800fb8a:	bd10      	pop	{r4, pc}

0800fb8c <memcpy>:
 800fb8c:	b510      	push	{r4, lr}
 800fb8e:	1e43      	subs	r3, r0, #1
 800fb90:	440a      	add	r2, r1
 800fb92:	4291      	cmp	r1, r2
 800fb94:	d100      	bne.n	800fb98 <memcpy+0xc>
 800fb96:	bd10      	pop	{r4, pc}
 800fb98:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fb9c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fba0:	e7f7      	b.n	800fb92 <memcpy+0x6>

0800fba2 <__malloc_lock>:
 800fba2:	4770      	bx	lr

0800fba4 <__malloc_unlock>:
 800fba4:	4770      	bx	lr

0800fba6 <_Balloc>:
 800fba6:	b570      	push	{r4, r5, r6, lr}
 800fba8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800fbaa:	4604      	mov	r4, r0
 800fbac:	460e      	mov	r6, r1
 800fbae:	b93d      	cbnz	r5, 800fbc0 <_Balloc+0x1a>
 800fbb0:	2010      	movs	r0, #16
 800fbb2:	f7fe fba7 	bl	800e304 <malloc>
 800fbb6:	6260      	str	r0, [r4, #36]	; 0x24
 800fbb8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800fbbc:	6005      	str	r5, [r0, #0]
 800fbbe:	60c5      	str	r5, [r0, #12]
 800fbc0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800fbc2:	68eb      	ldr	r3, [r5, #12]
 800fbc4:	b183      	cbz	r3, 800fbe8 <_Balloc+0x42>
 800fbc6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fbc8:	68db      	ldr	r3, [r3, #12]
 800fbca:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800fbce:	b9b8      	cbnz	r0, 800fc00 <_Balloc+0x5a>
 800fbd0:	2101      	movs	r1, #1
 800fbd2:	fa01 f506 	lsl.w	r5, r1, r6
 800fbd6:	1d6a      	adds	r2, r5, #5
 800fbd8:	0092      	lsls	r2, r2, #2
 800fbda:	4620      	mov	r0, r4
 800fbdc:	f000 fabf 	bl	801015e <_calloc_r>
 800fbe0:	b160      	cbz	r0, 800fbfc <_Balloc+0x56>
 800fbe2:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800fbe6:	e00e      	b.n	800fc06 <_Balloc+0x60>
 800fbe8:	2221      	movs	r2, #33	; 0x21
 800fbea:	2104      	movs	r1, #4
 800fbec:	4620      	mov	r0, r4
 800fbee:	f000 fab6 	bl	801015e <_calloc_r>
 800fbf2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fbf4:	60e8      	str	r0, [r5, #12]
 800fbf6:	68db      	ldr	r3, [r3, #12]
 800fbf8:	2b00      	cmp	r3, #0
 800fbfa:	d1e4      	bne.n	800fbc6 <_Balloc+0x20>
 800fbfc:	2000      	movs	r0, #0
 800fbfe:	bd70      	pop	{r4, r5, r6, pc}
 800fc00:	6802      	ldr	r2, [r0, #0]
 800fc02:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800fc06:	2300      	movs	r3, #0
 800fc08:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800fc0c:	e7f7      	b.n	800fbfe <_Balloc+0x58>

0800fc0e <_Bfree>:
 800fc0e:	b570      	push	{r4, r5, r6, lr}
 800fc10:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800fc12:	4606      	mov	r6, r0
 800fc14:	460d      	mov	r5, r1
 800fc16:	b93c      	cbnz	r4, 800fc28 <_Bfree+0x1a>
 800fc18:	2010      	movs	r0, #16
 800fc1a:	f7fe fb73 	bl	800e304 <malloc>
 800fc1e:	6270      	str	r0, [r6, #36]	; 0x24
 800fc20:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800fc24:	6004      	str	r4, [r0, #0]
 800fc26:	60c4      	str	r4, [r0, #12]
 800fc28:	b13d      	cbz	r5, 800fc3a <_Bfree+0x2c>
 800fc2a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800fc2c:	686a      	ldr	r2, [r5, #4]
 800fc2e:	68db      	ldr	r3, [r3, #12]
 800fc30:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800fc34:	6029      	str	r1, [r5, #0]
 800fc36:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800fc3a:	bd70      	pop	{r4, r5, r6, pc}

0800fc3c <__multadd>:
 800fc3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fc40:	461f      	mov	r7, r3
 800fc42:	4606      	mov	r6, r0
 800fc44:	460c      	mov	r4, r1
 800fc46:	2300      	movs	r3, #0
 800fc48:	690d      	ldr	r5, [r1, #16]
 800fc4a:	f101 0c14 	add.w	ip, r1, #20
 800fc4e:	f8dc 0000 	ldr.w	r0, [ip]
 800fc52:	3301      	adds	r3, #1
 800fc54:	b281      	uxth	r1, r0
 800fc56:	fb02 7101 	mla	r1, r2, r1, r7
 800fc5a:	0c00      	lsrs	r0, r0, #16
 800fc5c:	0c0f      	lsrs	r7, r1, #16
 800fc5e:	fb02 7000 	mla	r0, r2, r0, r7
 800fc62:	b289      	uxth	r1, r1
 800fc64:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800fc68:	429d      	cmp	r5, r3
 800fc6a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800fc6e:	f84c 1b04 	str.w	r1, [ip], #4
 800fc72:	dcec      	bgt.n	800fc4e <__multadd+0x12>
 800fc74:	b1d7      	cbz	r7, 800fcac <__multadd+0x70>
 800fc76:	68a3      	ldr	r3, [r4, #8]
 800fc78:	42ab      	cmp	r3, r5
 800fc7a:	dc12      	bgt.n	800fca2 <__multadd+0x66>
 800fc7c:	6861      	ldr	r1, [r4, #4]
 800fc7e:	4630      	mov	r0, r6
 800fc80:	3101      	adds	r1, #1
 800fc82:	f7ff ff90 	bl	800fba6 <_Balloc>
 800fc86:	4680      	mov	r8, r0
 800fc88:	6922      	ldr	r2, [r4, #16]
 800fc8a:	f104 010c 	add.w	r1, r4, #12
 800fc8e:	3202      	adds	r2, #2
 800fc90:	0092      	lsls	r2, r2, #2
 800fc92:	300c      	adds	r0, #12
 800fc94:	f7ff ff7a 	bl	800fb8c <memcpy>
 800fc98:	4621      	mov	r1, r4
 800fc9a:	4630      	mov	r0, r6
 800fc9c:	f7ff ffb7 	bl	800fc0e <_Bfree>
 800fca0:	4644      	mov	r4, r8
 800fca2:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800fca6:	3501      	adds	r5, #1
 800fca8:	615f      	str	r7, [r3, #20]
 800fcaa:	6125      	str	r5, [r4, #16]
 800fcac:	4620      	mov	r0, r4
 800fcae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800fcb2 <__hi0bits>:
 800fcb2:	0c02      	lsrs	r2, r0, #16
 800fcb4:	0412      	lsls	r2, r2, #16
 800fcb6:	4603      	mov	r3, r0
 800fcb8:	b9b2      	cbnz	r2, 800fce8 <__hi0bits+0x36>
 800fcba:	0403      	lsls	r3, r0, #16
 800fcbc:	2010      	movs	r0, #16
 800fcbe:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800fcc2:	bf04      	itt	eq
 800fcc4:	021b      	lsleq	r3, r3, #8
 800fcc6:	3008      	addeq	r0, #8
 800fcc8:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800fccc:	bf04      	itt	eq
 800fcce:	011b      	lsleq	r3, r3, #4
 800fcd0:	3004      	addeq	r0, #4
 800fcd2:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800fcd6:	bf04      	itt	eq
 800fcd8:	009b      	lsleq	r3, r3, #2
 800fcda:	3002      	addeq	r0, #2
 800fcdc:	2b00      	cmp	r3, #0
 800fcde:	db06      	blt.n	800fcee <__hi0bits+0x3c>
 800fce0:	005b      	lsls	r3, r3, #1
 800fce2:	d503      	bpl.n	800fcec <__hi0bits+0x3a>
 800fce4:	3001      	adds	r0, #1
 800fce6:	4770      	bx	lr
 800fce8:	2000      	movs	r0, #0
 800fcea:	e7e8      	b.n	800fcbe <__hi0bits+0xc>
 800fcec:	2020      	movs	r0, #32
 800fcee:	4770      	bx	lr

0800fcf0 <__lo0bits>:
 800fcf0:	6803      	ldr	r3, [r0, #0]
 800fcf2:	4601      	mov	r1, r0
 800fcf4:	f013 0207 	ands.w	r2, r3, #7
 800fcf8:	d00b      	beq.n	800fd12 <__lo0bits+0x22>
 800fcfa:	07da      	lsls	r2, r3, #31
 800fcfc:	d423      	bmi.n	800fd46 <__lo0bits+0x56>
 800fcfe:	0798      	lsls	r0, r3, #30
 800fd00:	bf49      	itett	mi
 800fd02:	085b      	lsrmi	r3, r3, #1
 800fd04:	089b      	lsrpl	r3, r3, #2
 800fd06:	2001      	movmi	r0, #1
 800fd08:	600b      	strmi	r3, [r1, #0]
 800fd0a:	bf5c      	itt	pl
 800fd0c:	600b      	strpl	r3, [r1, #0]
 800fd0e:	2002      	movpl	r0, #2
 800fd10:	4770      	bx	lr
 800fd12:	b298      	uxth	r0, r3
 800fd14:	b9a8      	cbnz	r0, 800fd42 <__lo0bits+0x52>
 800fd16:	2010      	movs	r0, #16
 800fd18:	0c1b      	lsrs	r3, r3, #16
 800fd1a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800fd1e:	bf04      	itt	eq
 800fd20:	0a1b      	lsreq	r3, r3, #8
 800fd22:	3008      	addeq	r0, #8
 800fd24:	071a      	lsls	r2, r3, #28
 800fd26:	bf04      	itt	eq
 800fd28:	091b      	lsreq	r3, r3, #4
 800fd2a:	3004      	addeq	r0, #4
 800fd2c:	079a      	lsls	r2, r3, #30
 800fd2e:	bf04      	itt	eq
 800fd30:	089b      	lsreq	r3, r3, #2
 800fd32:	3002      	addeq	r0, #2
 800fd34:	07da      	lsls	r2, r3, #31
 800fd36:	d402      	bmi.n	800fd3e <__lo0bits+0x4e>
 800fd38:	085b      	lsrs	r3, r3, #1
 800fd3a:	d006      	beq.n	800fd4a <__lo0bits+0x5a>
 800fd3c:	3001      	adds	r0, #1
 800fd3e:	600b      	str	r3, [r1, #0]
 800fd40:	4770      	bx	lr
 800fd42:	4610      	mov	r0, r2
 800fd44:	e7e9      	b.n	800fd1a <__lo0bits+0x2a>
 800fd46:	2000      	movs	r0, #0
 800fd48:	4770      	bx	lr
 800fd4a:	2020      	movs	r0, #32
 800fd4c:	4770      	bx	lr

0800fd4e <__i2b>:
 800fd4e:	b510      	push	{r4, lr}
 800fd50:	460c      	mov	r4, r1
 800fd52:	2101      	movs	r1, #1
 800fd54:	f7ff ff27 	bl	800fba6 <_Balloc>
 800fd58:	2201      	movs	r2, #1
 800fd5a:	6144      	str	r4, [r0, #20]
 800fd5c:	6102      	str	r2, [r0, #16]
 800fd5e:	bd10      	pop	{r4, pc}

0800fd60 <__multiply>:
 800fd60:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd64:	4614      	mov	r4, r2
 800fd66:	690a      	ldr	r2, [r1, #16]
 800fd68:	6923      	ldr	r3, [r4, #16]
 800fd6a:	4688      	mov	r8, r1
 800fd6c:	429a      	cmp	r2, r3
 800fd6e:	bfbe      	ittt	lt
 800fd70:	460b      	movlt	r3, r1
 800fd72:	46a0      	movlt	r8, r4
 800fd74:	461c      	movlt	r4, r3
 800fd76:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800fd7a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800fd7e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800fd82:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800fd86:	eb07 0609 	add.w	r6, r7, r9
 800fd8a:	42b3      	cmp	r3, r6
 800fd8c:	bfb8      	it	lt
 800fd8e:	3101      	addlt	r1, #1
 800fd90:	f7ff ff09 	bl	800fba6 <_Balloc>
 800fd94:	f100 0514 	add.w	r5, r0, #20
 800fd98:	462b      	mov	r3, r5
 800fd9a:	2200      	movs	r2, #0
 800fd9c:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800fda0:	4573      	cmp	r3, lr
 800fda2:	d316      	bcc.n	800fdd2 <__multiply+0x72>
 800fda4:	f104 0214 	add.w	r2, r4, #20
 800fda8:	f108 0114 	add.w	r1, r8, #20
 800fdac:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800fdb0:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800fdb4:	9300      	str	r3, [sp, #0]
 800fdb6:	9b00      	ldr	r3, [sp, #0]
 800fdb8:	9201      	str	r2, [sp, #4]
 800fdba:	4293      	cmp	r3, r2
 800fdbc:	d80c      	bhi.n	800fdd8 <__multiply+0x78>
 800fdbe:	2e00      	cmp	r6, #0
 800fdc0:	dd03      	ble.n	800fdca <__multiply+0x6a>
 800fdc2:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800fdc6:	2b00      	cmp	r3, #0
 800fdc8:	d05d      	beq.n	800fe86 <__multiply+0x126>
 800fdca:	6106      	str	r6, [r0, #16]
 800fdcc:	b003      	add	sp, #12
 800fdce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fdd2:	f843 2b04 	str.w	r2, [r3], #4
 800fdd6:	e7e3      	b.n	800fda0 <__multiply+0x40>
 800fdd8:	f8b2 b000 	ldrh.w	fp, [r2]
 800fddc:	f1bb 0f00 	cmp.w	fp, #0
 800fde0:	d023      	beq.n	800fe2a <__multiply+0xca>
 800fde2:	4689      	mov	r9, r1
 800fde4:	46ac      	mov	ip, r5
 800fde6:	f04f 0800 	mov.w	r8, #0
 800fdea:	f859 4b04 	ldr.w	r4, [r9], #4
 800fdee:	f8dc a000 	ldr.w	sl, [ip]
 800fdf2:	b2a3      	uxth	r3, r4
 800fdf4:	fa1f fa8a 	uxth.w	sl, sl
 800fdf8:	fb0b a303 	mla	r3, fp, r3, sl
 800fdfc:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800fe00:	f8dc 4000 	ldr.w	r4, [ip]
 800fe04:	4443      	add	r3, r8
 800fe06:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800fe0a:	fb0b 840a 	mla	r4, fp, sl, r8
 800fe0e:	46e2      	mov	sl, ip
 800fe10:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800fe14:	b29b      	uxth	r3, r3
 800fe16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800fe1a:	454f      	cmp	r7, r9
 800fe1c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800fe20:	f84a 3b04 	str.w	r3, [sl], #4
 800fe24:	d82b      	bhi.n	800fe7e <__multiply+0x11e>
 800fe26:	f8cc 8004 	str.w	r8, [ip, #4]
 800fe2a:	9b01      	ldr	r3, [sp, #4]
 800fe2c:	3204      	adds	r2, #4
 800fe2e:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800fe32:	f1ba 0f00 	cmp.w	sl, #0
 800fe36:	d020      	beq.n	800fe7a <__multiply+0x11a>
 800fe38:	4689      	mov	r9, r1
 800fe3a:	46a8      	mov	r8, r5
 800fe3c:	f04f 0b00 	mov.w	fp, #0
 800fe40:	682b      	ldr	r3, [r5, #0]
 800fe42:	f8b9 c000 	ldrh.w	ip, [r9]
 800fe46:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800fe4a:	b29b      	uxth	r3, r3
 800fe4c:	fb0a 440c 	mla	r4, sl, ip, r4
 800fe50:	46c4      	mov	ip, r8
 800fe52:	445c      	add	r4, fp
 800fe54:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800fe58:	f84c 3b04 	str.w	r3, [ip], #4
 800fe5c:	f859 3b04 	ldr.w	r3, [r9], #4
 800fe60:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800fe64:	0c1b      	lsrs	r3, r3, #16
 800fe66:	fb0a b303 	mla	r3, sl, r3, fp
 800fe6a:	454f      	cmp	r7, r9
 800fe6c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800fe70:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800fe74:	d805      	bhi.n	800fe82 <__multiply+0x122>
 800fe76:	f8c8 3004 	str.w	r3, [r8, #4]
 800fe7a:	3504      	adds	r5, #4
 800fe7c:	e79b      	b.n	800fdb6 <__multiply+0x56>
 800fe7e:	46d4      	mov	ip, sl
 800fe80:	e7b3      	b.n	800fdea <__multiply+0x8a>
 800fe82:	46e0      	mov	r8, ip
 800fe84:	e7dd      	b.n	800fe42 <__multiply+0xe2>
 800fe86:	3e01      	subs	r6, #1
 800fe88:	e799      	b.n	800fdbe <__multiply+0x5e>
	...

0800fe8c <__pow5mult>:
 800fe8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fe90:	4615      	mov	r5, r2
 800fe92:	f012 0203 	ands.w	r2, r2, #3
 800fe96:	4606      	mov	r6, r0
 800fe98:	460f      	mov	r7, r1
 800fe9a:	d007      	beq.n	800feac <__pow5mult+0x20>
 800fe9c:	4c21      	ldr	r4, [pc, #132]	; (800ff24 <__pow5mult+0x98>)
 800fe9e:	3a01      	subs	r2, #1
 800fea0:	2300      	movs	r3, #0
 800fea2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800fea6:	f7ff fec9 	bl	800fc3c <__multadd>
 800feaa:	4607      	mov	r7, r0
 800feac:	10ad      	asrs	r5, r5, #2
 800feae:	d035      	beq.n	800ff1c <__pow5mult+0x90>
 800feb0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800feb2:	b93c      	cbnz	r4, 800fec4 <__pow5mult+0x38>
 800feb4:	2010      	movs	r0, #16
 800feb6:	f7fe fa25 	bl	800e304 <malloc>
 800feba:	6270      	str	r0, [r6, #36]	; 0x24
 800febc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800fec0:	6004      	str	r4, [r0, #0]
 800fec2:	60c4      	str	r4, [r0, #12]
 800fec4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800fec8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800fecc:	b94c      	cbnz	r4, 800fee2 <__pow5mult+0x56>
 800fece:	f240 2171 	movw	r1, #625	; 0x271
 800fed2:	4630      	mov	r0, r6
 800fed4:	f7ff ff3b 	bl	800fd4e <__i2b>
 800fed8:	2300      	movs	r3, #0
 800feda:	4604      	mov	r4, r0
 800fedc:	f8c8 0008 	str.w	r0, [r8, #8]
 800fee0:	6003      	str	r3, [r0, #0]
 800fee2:	f04f 0800 	mov.w	r8, #0
 800fee6:	07eb      	lsls	r3, r5, #31
 800fee8:	d50a      	bpl.n	800ff00 <__pow5mult+0x74>
 800feea:	4639      	mov	r1, r7
 800feec:	4622      	mov	r2, r4
 800feee:	4630      	mov	r0, r6
 800fef0:	f7ff ff36 	bl	800fd60 <__multiply>
 800fef4:	4681      	mov	r9, r0
 800fef6:	4639      	mov	r1, r7
 800fef8:	4630      	mov	r0, r6
 800fefa:	f7ff fe88 	bl	800fc0e <_Bfree>
 800fefe:	464f      	mov	r7, r9
 800ff00:	106d      	asrs	r5, r5, #1
 800ff02:	d00b      	beq.n	800ff1c <__pow5mult+0x90>
 800ff04:	6820      	ldr	r0, [r4, #0]
 800ff06:	b938      	cbnz	r0, 800ff18 <__pow5mult+0x8c>
 800ff08:	4622      	mov	r2, r4
 800ff0a:	4621      	mov	r1, r4
 800ff0c:	4630      	mov	r0, r6
 800ff0e:	f7ff ff27 	bl	800fd60 <__multiply>
 800ff12:	6020      	str	r0, [r4, #0]
 800ff14:	f8c0 8000 	str.w	r8, [r0]
 800ff18:	4604      	mov	r4, r0
 800ff1a:	e7e4      	b.n	800fee6 <__pow5mult+0x5a>
 800ff1c:	4638      	mov	r0, r7
 800ff1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ff22:	bf00      	nop
 800ff24:	08010800 	.word	0x08010800

0800ff28 <__lshift>:
 800ff28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ff2c:	460c      	mov	r4, r1
 800ff2e:	4607      	mov	r7, r0
 800ff30:	4616      	mov	r6, r2
 800ff32:	6923      	ldr	r3, [r4, #16]
 800ff34:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ff38:	eb0a 0903 	add.w	r9, sl, r3
 800ff3c:	6849      	ldr	r1, [r1, #4]
 800ff3e:	68a3      	ldr	r3, [r4, #8]
 800ff40:	f109 0501 	add.w	r5, r9, #1
 800ff44:	42ab      	cmp	r3, r5
 800ff46:	db32      	blt.n	800ffae <__lshift+0x86>
 800ff48:	4638      	mov	r0, r7
 800ff4a:	f7ff fe2c 	bl	800fba6 <_Balloc>
 800ff4e:	2300      	movs	r3, #0
 800ff50:	4680      	mov	r8, r0
 800ff52:	461a      	mov	r2, r3
 800ff54:	f100 0114 	add.w	r1, r0, #20
 800ff58:	4553      	cmp	r3, sl
 800ff5a:	db2b      	blt.n	800ffb4 <__lshift+0x8c>
 800ff5c:	6920      	ldr	r0, [r4, #16]
 800ff5e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ff62:	f104 0314 	add.w	r3, r4, #20
 800ff66:	f016 021f 	ands.w	r2, r6, #31
 800ff6a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ff6e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ff72:	d025      	beq.n	800ffc0 <__lshift+0x98>
 800ff74:	2000      	movs	r0, #0
 800ff76:	f1c2 0e20 	rsb	lr, r2, #32
 800ff7a:	468a      	mov	sl, r1
 800ff7c:	681e      	ldr	r6, [r3, #0]
 800ff7e:	4096      	lsls	r6, r2
 800ff80:	4330      	orrs	r0, r6
 800ff82:	f84a 0b04 	str.w	r0, [sl], #4
 800ff86:	f853 0b04 	ldr.w	r0, [r3], #4
 800ff8a:	459c      	cmp	ip, r3
 800ff8c:	fa20 f00e 	lsr.w	r0, r0, lr
 800ff90:	d814      	bhi.n	800ffbc <__lshift+0x94>
 800ff92:	6048      	str	r0, [r1, #4]
 800ff94:	b108      	cbz	r0, 800ff9a <__lshift+0x72>
 800ff96:	f109 0502 	add.w	r5, r9, #2
 800ff9a:	3d01      	subs	r5, #1
 800ff9c:	4638      	mov	r0, r7
 800ff9e:	f8c8 5010 	str.w	r5, [r8, #16]
 800ffa2:	4621      	mov	r1, r4
 800ffa4:	f7ff fe33 	bl	800fc0e <_Bfree>
 800ffa8:	4640      	mov	r0, r8
 800ffaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ffae:	3101      	adds	r1, #1
 800ffb0:	005b      	lsls	r3, r3, #1
 800ffb2:	e7c7      	b.n	800ff44 <__lshift+0x1c>
 800ffb4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800ffb8:	3301      	adds	r3, #1
 800ffba:	e7cd      	b.n	800ff58 <__lshift+0x30>
 800ffbc:	4651      	mov	r1, sl
 800ffbe:	e7dc      	b.n	800ff7a <__lshift+0x52>
 800ffc0:	3904      	subs	r1, #4
 800ffc2:	f853 2b04 	ldr.w	r2, [r3], #4
 800ffc6:	459c      	cmp	ip, r3
 800ffc8:	f841 2f04 	str.w	r2, [r1, #4]!
 800ffcc:	d8f9      	bhi.n	800ffc2 <__lshift+0x9a>
 800ffce:	e7e4      	b.n	800ff9a <__lshift+0x72>

0800ffd0 <__mcmp>:
 800ffd0:	6903      	ldr	r3, [r0, #16]
 800ffd2:	690a      	ldr	r2, [r1, #16]
 800ffd4:	b530      	push	{r4, r5, lr}
 800ffd6:	1a9b      	subs	r3, r3, r2
 800ffd8:	d10c      	bne.n	800fff4 <__mcmp+0x24>
 800ffda:	0092      	lsls	r2, r2, #2
 800ffdc:	3014      	adds	r0, #20
 800ffde:	3114      	adds	r1, #20
 800ffe0:	1884      	adds	r4, r0, r2
 800ffe2:	4411      	add	r1, r2
 800ffe4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ffe8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ffec:	4295      	cmp	r5, r2
 800ffee:	d003      	beq.n	800fff8 <__mcmp+0x28>
 800fff0:	d305      	bcc.n	800fffe <__mcmp+0x2e>
 800fff2:	2301      	movs	r3, #1
 800fff4:	4618      	mov	r0, r3
 800fff6:	bd30      	pop	{r4, r5, pc}
 800fff8:	42a0      	cmp	r0, r4
 800fffa:	d3f3      	bcc.n	800ffe4 <__mcmp+0x14>
 800fffc:	e7fa      	b.n	800fff4 <__mcmp+0x24>
 800fffe:	f04f 33ff 	mov.w	r3, #4294967295
 8010002:	e7f7      	b.n	800fff4 <__mcmp+0x24>

08010004 <__mdiff>:
 8010004:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010008:	460d      	mov	r5, r1
 801000a:	4607      	mov	r7, r0
 801000c:	4611      	mov	r1, r2
 801000e:	4628      	mov	r0, r5
 8010010:	4614      	mov	r4, r2
 8010012:	f7ff ffdd 	bl	800ffd0 <__mcmp>
 8010016:	1e06      	subs	r6, r0, #0
 8010018:	d108      	bne.n	801002c <__mdiff+0x28>
 801001a:	4631      	mov	r1, r6
 801001c:	4638      	mov	r0, r7
 801001e:	f7ff fdc2 	bl	800fba6 <_Balloc>
 8010022:	2301      	movs	r3, #1
 8010024:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8010028:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801002c:	bfa4      	itt	ge
 801002e:	4623      	movge	r3, r4
 8010030:	462c      	movge	r4, r5
 8010032:	4638      	mov	r0, r7
 8010034:	6861      	ldr	r1, [r4, #4]
 8010036:	bfa6      	itte	ge
 8010038:	461d      	movge	r5, r3
 801003a:	2600      	movge	r6, #0
 801003c:	2601      	movlt	r6, #1
 801003e:	f7ff fdb2 	bl	800fba6 <_Balloc>
 8010042:	f04f 0e00 	mov.w	lr, #0
 8010046:	60c6      	str	r6, [r0, #12]
 8010048:	692b      	ldr	r3, [r5, #16]
 801004a:	6926      	ldr	r6, [r4, #16]
 801004c:	f104 0214 	add.w	r2, r4, #20
 8010050:	f105 0914 	add.w	r9, r5, #20
 8010054:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8010058:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 801005c:	f100 0114 	add.w	r1, r0, #20
 8010060:	f852 ab04 	ldr.w	sl, [r2], #4
 8010064:	f859 5b04 	ldr.w	r5, [r9], #4
 8010068:	fa1f f38a 	uxth.w	r3, sl
 801006c:	4473      	add	r3, lr
 801006e:	b2ac      	uxth	r4, r5
 8010070:	1b1b      	subs	r3, r3, r4
 8010072:	0c2c      	lsrs	r4, r5, #16
 8010074:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8010078:	eb04 4423 	add.w	r4, r4, r3, asr #16
 801007c:	b29b      	uxth	r3, r3
 801007e:	ea4f 4e24 	mov.w	lr, r4, asr #16
 8010082:	45c8      	cmp	r8, r9
 8010084:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8010088:	4694      	mov	ip, r2
 801008a:	f841 4b04 	str.w	r4, [r1], #4
 801008e:	d8e7      	bhi.n	8010060 <__mdiff+0x5c>
 8010090:	45bc      	cmp	ip, r7
 8010092:	d304      	bcc.n	801009e <__mdiff+0x9a>
 8010094:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8010098:	b183      	cbz	r3, 80100bc <__mdiff+0xb8>
 801009a:	6106      	str	r6, [r0, #16]
 801009c:	e7c4      	b.n	8010028 <__mdiff+0x24>
 801009e:	f85c 4b04 	ldr.w	r4, [ip], #4
 80100a2:	b2a2      	uxth	r2, r4
 80100a4:	4472      	add	r2, lr
 80100a6:	1413      	asrs	r3, r2, #16
 80100a8:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80100ac:	b292      	uxth	r2, r2
 80100ae:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80100b2:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80100b6:	f841 2b04 	str.w	r2, [r1], #4
 80100ba:	e7e9      	b.n	8010090 <__mdiff+0x8c>
 80100bc:	3e01      	subs	r6, #1
 80100be:	e7e9      	b.n	8010094 <__mdiff+0x90>

080100c0 <__d2b>:
 80100c0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80100c4:	461c      	mov	r4, r3
 80100c6:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 80100ca:	2101      	movs	r1, #1
 80100cc:	4690      	mov	r8, r2
 80100ce:	f7ff fd6a 	bl	800fba6 <_Balloc>
 80100d2:	f3c4 0213 	ubfx	r2, r4, #0, #20
 80100d6:	f3c4 540a 	ubfx	r4, r4, #20, #11
 80100da:	4607      	mov	r7, r0
 80100dc:	bb34      	cbnz	r4, 801012c <__d2b+0x6c>
 80100de:	9201      	str	r2, [sp, #4]
 80100e0:	f1b8 0200 	subs.w	r2, r8, #0
 80100e4:	d027      	beq.n	8010136 <__d2b+0x76>
 80100e6:	a802      	add	r0, sp, #8
 80100e8:	f840 2d08 	str.w	r2, [r0, #-8]!
 80100ec:	f7ff fe00 	bl	800fcf0 <__lo0bits>
 80100f0:	9900      	ldr	r1, [sp, #0]
 80100f2:	b1f0      	cbz	r0, 8010132 <__d2b+0x72>
 80100f4:	9a01      	ldr	r2, [sp, #4]
 80100f6:	f1c0 0320 	rsb	r3, r0, #32
 80100fa:	fa02 f303 	lsl.w	r3, r2, r3
 80100fe:	430b      	orrs	r3, r1
 8010100:	40c2      	lsrs	r2, r0
 8010102:	617b      	str	r3, [r7, #20]
 8010104:	9201      	str	r2, [sp, #4]
 8010106:	9b01      	ldr	r3, [sp, #4]
 8010108:	2b00      	cmp	r3, #0
 801010a:	bf14      	ite	ne
 801010c:	2102      	movne	r1, #2
 801010e:	2101      	moveq	r1, #1
 8010110:	61bb      	str	r3, [r7, #24]
 8010112:	6139      	str	r1, [r7, #16]
 8010114:	b1c4      	cbz	r4, 8010148 <__d2b+0x88>
 8010116:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 801011a:	4404      	add	r4, r0
 801011c:	6034      	str	r4, [r6, #0]
 801011e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8010122:	6028      	str	r0, [r5, #0]
 8010124:	4638      	mov	r0, r7
 8010126:	b002      	add	sp, #8
 8010128:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801012c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8010130:	e7d5      	b.n	80100de <__d2b+0x1e>
 8010132:	6179      	str	r1, [r7, #20]
 8010134:	e7e7      	b.n	8010106 <__d2b+0x46>
 8010136:	a801      	add	r0, sp, #4
 8010138:	f7ff fdda 	bl	800fcf0 <__lo0bits>
 801013c:	2101      	movs	r1, #1
 801013e:	9b01      	ldr	r3, [sp, #4]
 8010140:	6139      	str	r1, [r7, #16]
 8010142:	617b      	str	r3, [r7, #20]
 8010144:	3020      	adds	r0, #32
 8010146:	e7e5      	b.n	8010114 <__d2b+0x54>
 8010148:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801014c:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8010150:	6030      	str	r0, [r6, #0]
 8010152:	6918      	ldr	r0, [r3, #16]
 8010154:	f7ff fdad 	bl	800fcb2 <__hi0bits>
 8010158:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 801015c:	e7e1      	b.n	8010122 <__d2b+0x62>

0801015e <_calloc_r>:
 801015e:	b538      	push	{r3, r4, r5, lr}
 8010160:	fb02 f401 	mul.w	r4, r2, r1
 8010164:	4621      	mov	r1, r4
 8010166:	f7fe f931 	bl	800e3cc <_malloc_r>
 801016a:	4605      	mov	r5, r0
 801016c:	b118      	cbz	r0, 8010176 <_calloc_r+0x18>
 801016e:	4622      	mov	r2, r4
 8010170:	2100      	movs	r1, #0
 8010172:	f7fe f8d7 	bl	800e324 <memset>
 8010176:	4628      	mov	r0, r5
 8010178:	bd38      	pop	{r3, r4, r5, pc}

0801017a <__ssputs_r>:
 801017a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801017e:	688e      	ldr	r6, [r1, #8]
 8010180:	4682      	mov	sl, r0
 8010182:	429e      	cmp	r6, r3
 8010184:	460c      	mov	r4, r1
 8010186:	4690      	mov	r8, r2
 8010188:	4699      	mov	r9, r3
 801018a:	d837      	bhi.n	80101fc <__ssputs_r+0x82>
 801018c:	898a      	ldrh	r2, [r1, #12]
 801018e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8010192:	d031      	beq.n	80101f8 <__ssputs_r+0x7e>
 8010194:	2302      	movs	r3, #2
 8010196:	6825      	ldr	r5, [r4, #0]
 8010198:	6909      	ldr	r1, [r1, #16]
 801019a:	1a6f      	subs	r7, r5, r1
 801019c:	6965      	ldr	r5, [r4, #20]
 801019e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80101a2:	fb95 f5f3 	sdiv	r5, r5, r3
 80101a6:	f109 0301 	add.w	r3, r9, #1
 80101aa:	443b      	add	r3, r7
 80101ac:	429d      	cmp	r5, r3
 80101ae:	bf38      	it	cc
 80101b0:	461d      	movcc	r5, r3
 80101b2:	0553      	lsls	r3, r2, #21
 80101b4:	d530      	bpl.n	8010218 <__ssputs_r+0x9e>
 80101b6:	4629      	mov	r1, r5
 80101b8:	f7fe f908 	bl	800e3cc <_malloc_r>
 80101bc:	4606      	mov	r6, r0
 80101be:	b950      	cbnz	r0, 80101d6 <__ssputs_r+0x5c>
 80101c0:	230c      	movs	r3, #12
 80101c2:	f04f 30ff 	mov.w	r0, #4294967295
 80101c6:	f8ca 3000 	str.w	r3, [sl]
 80101ca:	89a3      	ldrh	r3, [r4, #12]
 80101cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80101d0:	81a3      	strh	r3, [r4, #12]
 80101d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80101d6:	463a      	mov	r2, r7
 80101d8:	6921      	ldr	r1, [r4, #16]
 80101da:	f7ff fcd7 	bl	800fb8c <memcpy>
 80101de:	89a3      	ldrh	r3, [r4, #12]
 80101e0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80101e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80101e8:	81a3      	strh	r3, [r4, #12]
 80101ea:	6126      	str	r6, [r4, #16]
 80101ec:	443e      	add	r6, r7
 80101ee:	6026      	str	r6, [r4, #0]
 80101f0:	464e      	mov	r6, r9
 80101f2:	6165      	str	r5, [r4, #20]
 80101f4:	1bed      	subs	r5, r5, r7
 80101f6:	60a5      	str	r5, [r4, #8]
 80101f8:	454e      	cmp	r6, r9
 80101fa:	d900      	bls.n	80101fe <__ssputs_r+0x84>
 80101fc:	464e      	mov	r6, r9
 80101fe:	4632      	mov	r2, r6
 8010200:	4641      	mov	r1, r8
 8010202:	6820      	ldr	r0, [r4, #0]
 8010204:	f000 f919 	bl	801043a <memmove>
 8010208:	68a3      	ldr	r3, [r4, #8]
 801020a:	2000      	movs	r0, #0
 801020c:	1b9b      	subs	r3, r3, r6
 801020e:	60a3      	str	r3, [r4, #8]
 8010210:	6823      	ldr	r3, [r4, #0]
 8010212:	441e      	add	r6, r3
 8010214:	6026      	str	r6, [r4, #0]
 8010216:	e7dc      	b.n	80101d2 <__ssputs_r+0x58>
 8010218:	462a      	mov	r2, r5
 801021a:	f000 f927 	bl	801046c <_realloc_r>
 801021e:	4606      	mov	r6, r0
 8010220:	2800      	cmp	r0, #0
 8010222:	d1e2      	bne.n	80101ea <__ssputs_r+0x70>
 8010224:	6921      	ldr	r1, [r4, #16]
 8010226:	4650      	mov	r0, sl
 8010228:	f7fe f884 	bl	800e334 <_free_r>
 801022c:	e7c8      	b.n	80101c0 <__ssputs_r+0x46>
	...

08010230 <_svfiprintf_r>:
 8010230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010234:	461d      	mov	r5, r3
 8010236:	898b      	ldrh	r3, [r1, #12]
 8010238:	b09d      	sub	sp, #116	; 0x74
 801023a:	061f      	lsls	r7, r3, #24
 801023c:	4680      	mov	r8, r0
 801023e:	460c      	mov	r4, r1
 8010240:	4616      	mov	r6, r2
 8010242:	d50f      	bpl.n	8010264 <_svfiprintf_r+0x34>
 8010244:	690b      	ldr	r3, [r1, #16]
 8010246:	b96b      	cbnz	r3, 8010264 <_svfiprintf_r+0x34>
 8010248:	2140      	movs	r1, #64	; 0x40
 801024a:	f7fe f8bf 	bl	800e3cc <_malloc_r>
 801024e:	6020      	str	r0, [r4, #0]
 8010250:	6120      	str	r0, [r4, #16]
 8010252:	b928      	cbnz	r0, 8010260 <_svfiprintf_r+0x30>
 8010254:	230c      	movs	r3, #12
 8010256:	f8c8 3000 	str.w	r3, [r8]
 801025a:	f04f 30ff 	mov.w	r0, #4294967295
 801025e:	e0c8      	b.n	80103f2 <_svfiprintf_r+0x1c2>
 8010260:	2340      	movs	r3, #64	; 0x40
 8010262:	6163      	str	r3, [r4, #20]
 8010264:	2300      	movs	r3, #0
 8010266:	9309      	str	r3, [sp, #36]	; 0x24
 8010268:	2320      	movs	r3, #32
 801026a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801026e:	2330      	movs	r3, #48	; 0x30
 8010270:	f04f 0b01 	mov.w	fp, #1
 8010274:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010278:	9503      	str	r5, [sp, #12]
 801027a:	4637      	mov	r7, r6
 801027c:	463d      	mov	r5, r7
 801027e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8010282:	b10b      	cbz	r3, 8010288 <_svfiprintf_r+0x58>
 8010284:	2b25      	cmp	r3, #37	; 0x25
 8010286:	d13e      	bne.n	8010306 <_svfiprintf_r+0xd6>
 8010288:	ebb7 0a06 	subs.w	sl, r7, r6
 801028c:	d00b      	beq.n	80102a6 <_svfiprintf_r+0x76>
 801028e:	4653      	mov	r3, sl
 8010290:	4632      	mov	r2, r6
 8010292:	4621      	mov	r1, r4
 8010294:	4640      	mov	r0, r8
 8010296:	f7ff ff70 	bl	801017a <__ssputs_r>
 801029a:	3001      	adds	r0, #1
 801029c:	f000 80a4 	beq.w	80103e8 <_svfiprintf_r+0x1b8>
 80102a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80102a2:	4453      	add	r3, sl
 80102a4:	9309      	str	r3, [sp, #36]	; 0x24
 80102a6:	783b      	ldrb	r3, [r7, #0]
 80102a8:	2b00      	cmp	r3, #0
 80102aa:	f000 809d 	beq.w	80103e8 <_svfiprintf_r+0x1b8>
 80102ae:	2300      	movs	r3, #0
 80102b0:	f04f 32ff 	mov.w	r2, #4294967295
 80102b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80102b8:	9304      	str	r3, [sp, #16]
 80102ba:	9307      	str	r3, [sp, #28]
 80102bc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80102c0:	931a      	str	r3, [sp, #104]	; 0x68
 80102c2:	462f      	mov	r7, r5
 80102c4:	2205      	movs	r2, #5
 80102c6:	f817 1b01 	ldrb.w	r1, [r7], #1
 80102ca:	4850      	ldr	r0, [pc, #320]	; (801040c <_svfiprintf_r+0x1dc>)
 80102cc:	f7ff fc50 	bl	800fb70 <memchr>
 80102d0:	9b04      	ldr	r3, [sp, #16]
 80102d2:	b9d0      	cbnz	r0, 801030a <_svfiprintf_r+0xda>
 80102d4:	06d9      	lsls	r1, r3, #27
 80102d6:	bf44      	itt	mi
 80102d8:	2220      	movmi	r2, #32
 80102da:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80102de:	071a      	lsls	r2, r3, #28
 80102e0:	bf44      	itt	mi
 80102e2:	222b      	movmi	r2, #43	; 0x2b
 80102e4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80102e8:	782a      	ldrb	r2, [r5, #0]
 80102ea:	2a2a      	cmp	r2, #42	; 0x2a
 80102ec:	d015      	beq.n	801031a <_svfiprintf_r+0xea>
 80102ee:	462f      	mov	r7, r5
 80102f0:	2000      	movs	r0, #0
 80102f2:	250a      	movs	r5, #10
 80102f4:	9a07      	ldr	r2, [sp, #28]
 80102f6:	4639      	mov	r1, r7
 80102f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80102fc:	3b30      	subs	r3, #48	; 0x30
 80102fe:	2b09      	cmp	r3, #9
 8010300:	d94d      	bls.n	801039e <_svfiprintf_r+0x16e>
 8010302:	b1b8      	cbz	r0, 8010334 <_svfiprintf_r+0x104>
 8010304:	e00f      	b.n	8010326 <_svfiprintf_r+0xf6>
 8010306:	462f      	mov	r7, r5
 8010308:	e7b8      	b.n	801027c <_svfiprintf_r+0x4c>
 801030a:	4a40      	ldr	r2, [pc, #256]	; (801040c <_svfiprintf_r+0x1dc>)
 801030c:	463d      	mov	r5, r7
 801030e:	1a80      	subs	r0, r0, r2
 8010310:	fa0b f000 	lsl.w	r0, fp, r0
 8010314:	4318      	orrs	r0, r3
 8010316:	9004      	str	r0, [sp, #16]
 8010318:	e7d3      	b.n	80102c2 <_svfiprintf_r+0x92>
 801031a:	9a03      	ldr	r2, [sp, #12]
 801031c:	1d11      	adds	r1, r2, #4
 801031e:	6812      	ldr	r2, [r2, #0]
 8010320:	9103      	str	r1, [sp, #12]
 8010322:	2a00      	cmp	r2, #0
 8010324:	db01      	blt.n	801032a <_svfiprintf_r+0xfa>
 8010326:	9207      	str	r2, [sp, #28]
 8010328:	e004      	b.n	8010334 <_svfiprintf_r+0x104>
 801032a:	4252      	negs	r2, r2
 801032c:	f043 0302 	orr.w	r3, r3, #2
 8010330:	9207      	str	r2, [sp, #28]
 8010332:	9304      	str	r3, [sp, #16]
 8010334:	783b      	ldrb	r3, [r7, #0]
 8010336:	2b2e      	cmp	r3, #46	; 0x2e
 8010338:	d10c      	bne.n	8010354 <_svfiprintf_r+0x124>
 801033a:	787b      	ldrb	r3, [r7, #1]
 801033c:	2b2a      	cmp	r3, #42	; 0x2a
 801033e:	d133      	bne.n	80103a8 <_svfiprintf_r+0x178>
 8010340:	9b03      	ldr	r3, [sp, #12]
 8010342:	3702      	adds	r7, #2
 8010344:	1d1a      	adds	r2, r3, #4
 8010346:	681b      	ldr	r3, [r3, #0]
 8010348:	9203      	str	r2, [sp, #12]
 801034a:	2b00      	cmp	r3, #0
 801034c:	bfb8      	it	lt
 801034e:	f04f 33ff 	movlt.w	r3, #4294967295
 8010352:	9305      	str	r3, [sp, #20]
 8010354:	4d2e      	ldr	r5, [pc, #184]	; (8010410 <_svfiprintf_r+0x1e0>)
 8010356:	2203      	movs	r2, #3
 8010358:	7839      	ldrb	r1, [r7, #0]
 801035a:	4628      	mov	r0, r5
 801035c:	f7ff fc08 	bl	800fb70 <memchr>
 8010360:	b138      	cbz	r0, 8010372 <_svfiprintf_r+0x142>
 8010362:	2340      	movs	r3, #64	; 0x40
 8010364:	1b40      	subs	r0, r0, r5
 8010366:	fa03 f000 	lsl.w	r0, r3, r0
 801036a:	9b04      	ldr	r3, [sp, #16]
 801036c:	3701      	adds	r7, #1
 801036e:	4303      	orrs	r3, r0
 8010370:	9304      	str	r3, [sp, #16]
 8010372:	7839      	ldrb	r1, [r7, #0]
 8010374:	2206      	movs	r2, #6
 8010376:	4827      	ldr	r0, [pc, #156]	; (8010414 <_svfiprintf_r+0x1e4>)
 8010378:	1c7e      	adds	r6, r7, #1
 801037a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801037e:	f7ff fbf7 	bl	800fb70 <memchr>
 8010382:	2800      	cmp	r0, #0
 8010384:	d038      	beq.n	80103f8 <_svfiprintf_r+0x1c8>
 8010386:	4b24      	ldr	r3, [pc, #144]	; (8010418 <_svfiprintf_r+0x1e8>)
 8010388:	bb13      	cbnz	r3, 80103d0 <_svfiprintf_r+0x1a0>
 801038a:	9b03      	ldr	r3, [sp, #12]
 801038c:	3307      	adds	r3, #7
 801038e:	f023 0307 	bic.w	r3, r3, #7
 8010392:	3308      	adds	r3, #8
 8010394:	9303      	str	r3, [sp, #12]
 8010396:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010398:	444b      	add	r3, r9
 801039a:	9309      	str	r3, [sp, #36]	; 0x24
 801039c:	e76d      	b.n	801027a <_svfiprintf_r+0x4a>
 801039e:	fb05 3202 	mla	r2, r5, r2, r3
 80103a2:	2001      	movs	r0, #1
 80103a4:	460f      	mov	r7, r1
 80103a6:	e7a6      	b.n	80102f6 <_svfiprintf_r+0xc6>
 80103a8:	2300      	movs	r3, #0
 80103aa:	250a      	movs	r5, #10
 80103ac:	4619      	mov	r1, r3
 80103ae:	3701      	adds	r7, #1
 80103b0:	9305      	str	r3, [sp, #20]
 80103b2:	4638      	mov	r0, r7
 80103b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80103b8:	3a30      	subs	r2, #48	; 0x30
 80103ba:	2a09      	cmp	r2, #9
 80103bc:	d903      	bls.n	80103c6 <_svfiprintf_r+0x196>
 80103be:	2b00      	cmp	r3, #0
 80103c0:	d0c8      	beq.n	8010354 <_svfiprintf_r+0x124>
 80103c2:	9105      	str	r1, [sp, #20]
 80103c4:	e7c6      	b.n	8010354 <_svfiprintf_r+0x124>
 80103c6:	fb05 2101 	mla	r1, r5, r1, r2
 80103ca:	2301      	movs	r3, #1
 80103cc:	4607      	mov	r7, r0
 80103ce:	e7f0      	b.n	80103b2 <_svfiprintf_r+0x182>
 80103d0:	ab03      	add	r3, sp, #12
 80103d2:	9300      	str	r3, [sp, #0]
 80103d4:	4622      	mov	r2, r4
 80103d6:	4b11      	ldr	r3, [pc, #68]	; (801041c <_svfiprintf_r+0x1ec>)
 80103d8:	a904      	add	r1, sp, #16
 80103da:	4640      	mov	r0, r8
 80103dc:	f7fe f8e2 	bl	800e5a4 <_printf_float>
 80103e0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80103e4:	4681      	mov	r9, r0
 80103e6:	d1d6      	bne.n	8010396 <_svfiprintf_r+0x166>
 80103e8:	89a3      	ldrh	r3, [r4, #12]
 80103ea:	065b      	lsls	r3, r3, #25
 80103ec:	f53f af35 	bmi.w	801025a <_svfiprintf_r+0x2a>
 80103f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80103f2:	b01d      	add	sp, #116	; 0x74
 80103f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80103f8:	ab03      	add	r3, sp, #12
 80103fa:	9300      	str	r3, [sp, #0]
 80103fc:	4622      	mov	r2, r4
 80103fe:	4b07      	ldr	r3, [pc, #28]	; (801041c <_svfiprintf_r+0x1ec>)
 8010400:	a904      	add	r1, sp, #16
 8010402:	4640      	mov	r0, r8
 8010404:	f7fe fb7a 	bl	800eafc <_printf_i>
 8010408:	e7ea      	b.n	80103e0 <_svfiprintf_r+0x1b0>
 801040a:	bf00      	nop
 801040c:	0801080c 	.word	0x0801080c
 8010410:	08010812 	.word	0x08010812
 8010414:	08010816 	.word	0x08010816
 8010418:	0800e5a5 	.word	0x0800e5a5
 801041c:	0801017b 	.word	0x0801017b

08010420 <__ascii_wctomb>:
 8010420:	b149      	cbz	r1, 8010436 <__ascii_wctomb+0x16>
 8010422:	2aff      	cmp	r2, #255	; 0xff
 8010424:	bf8b      	itete	hi
 8010426:	238a      	movhi	r3, #138	; 0x8a
 8010428:	700a      	strbls	r2, [r1, #0]
 801042a:	6003      	strhi	r3, [r0, #0]
 801042c:	2001      	movls	r0, #1
 801042e:	bf88      	it	hi
 8010430:	f04f 30ff 	movhi.w	r0, #4294967295
 8010434:	4770      	bx	lr
 8010436:	4608      	mov	r0, r1
 8010438:	4770      	bx	lr

0801043a <memmove>:
 801043a:	4288      	cmp	r0, r1
 801043c:	b510      	push	{r4, lr}
 801043e:	eb01 0302 	add.w	r3, r1, r2
 8010442:	d807      	bhi.n	8010454 <memmove+0x1a>
 8010444:	1e42      	subs	r2, r0, #1
 8010446:	4299      	cmp	r1, r3
 8010448:	d00a      	beq.n	8010460 <memmove+0x26>
 801044a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801044e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8010452:	e7f8      	b.n	8010446 <memmove+0xc>
 8010454:	4283      	cmp	r3, r0
 8010456:	d9f5      	bls.n	8010444 <memmove+0xa>
 8010458:	1881      	adds	r1, r0, r2
 801045a:	1ad2      	subs	r2, r2, r3
 801045c:	42d3      	cmn	r3, r2
 801045e:	d100      	bne.n	8010462 <memmove+0x28>
 8010460:	bd10      	pop	{r4, pc}
 8010462:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010466:	f801 4d01 	strb.w	r4, [r1, #-1]!
 801046a:	e7f7      	b.n	801045c <memmove+0x22>

0801046c <_realloc_r>:
 801046c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801046e:	4607      	mov	r7, r0
 8010470:	4614      	mov	r4, r2
 8010472:	460e      	mov	r6, r1
 8010474:	b921      	cbnz	r1, 8010480 <_realloc_r+0x14>
 8010476:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801047a:	4611      	mov	r1, r2
 801047c:	f7fd bfa6 	b.w	800e3cc <_malloc_r>
 8010480:	b922      	cbnz	r2, 801048c <_realloc_r+0x20>
 8010482:	f7fd ff57 	bl	800e334 <_free_r>
 8010486:	4625      	mov	r5, r4
 8010488:	4628      	mov	r0, r5
 801048a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801048c:	f000 f814 	bl	80104b8 <_malloc_usable_size_r>
 8010490:	42a0      	cmp	r0, r4
 8010492:	d20f      	bcs.n	80104b4 <_realloc_r+0x48>
 8010494:	4621      	mov	r1, r4
 8010496:	4638      	mov	r0, r7
 8010498:	f7fd ff98 	bl	800e3cc <_malloc_r>
 801049c:	4605      	mov	r5, r0
 801049e:	2800      	cmp	r0, #0
 80104a0:	d0f2      	beq.n	8010488 <_realloc_r+0x1c>
 80104a2:	4631      	mov	r1, r6
 80104a4:	4622      	mov	r2, r4
 80104a6:	f7ff fb71 	bl	800fb8c <memcpy>
 80104aa:	4631      	mov	r1, r6
 80104ac:	4638      	mov	r0, r7
 80104ae:	f7fd ff41 	bl	800e334 <_free_r>
 80104b2:	e7e9      	b.n	8010488 <_realloc_r+0x1c>
 80104b4:	4635      	mov	r5, r6
 80104b6:	e7e7      	b.n	8010488 <_realloc_r+0x1c>

080104b8 <_malloc_usable_size_r>:
 80104b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80104bc:	1f18      	subs	r0, r3, #4
 80104be:	2b00      	cmp	r3, #0
 80104c0:	bfbc      	itt	lt
 80104c2:	580b      	ldrlt	r3, [r1, r0]
 80104c4:	18c0      	addlt	r0, r0, r3
 80104c6:	4770      	bx	lr

080104c8 <_init>:
 80104c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80104ca:	bf00      	nop
 80104cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80104ce:	bc08      	pop	{r3}
 80104d0:	469e      	mov	lr, r3
 80104d2:	4770      	bx	lr

080104d4 <_fini>:
 80104d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80104d6:	bf00      	nop
 80104d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80104da:	bc08      	pop	{r3}
 80104dc:	469e      	mov	lr, r3
 80104de:	4770      	bx	lr
