<html><head><title>Icestorm: CASPAL (64-bit) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>CASPAL (64-bit)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  caspal x0, x1, x2, x3, [x6]
  nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires (minus 70 nops): 6.000</p><p>Issues: 3.000</p><p>Integer unit issues: 0.001</p><p>Load/store unit issues: 3.000</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>76007</td><td>35182</td><td>3007</td><td>1</td><td>0</td><td>3006</td><td>0</td><td>0</td><td>3000</td><td>11000</td><td>3000</td><td>2000</td><td>4000</td><td>2000</td><td>7000</td><td>1</td><td>3000</td><td>3000</td></tr><tr><td>76004</td><td>34867</td><td>3001</td><td>1</td><td>0</td><td>3000</td><td>0</td><td>0</td><td>3000</td><td>11000</td><td>3000</td><td>2000</td><td>4000</td><td>2000</td><td>7000</td><td>1</td><td>3000</td><td>3000</td></tr><tr><td>76004</td><td>34471</td><td>3001</td><td>1</td><td>0</td><td>3000</td><td>0</td><td>0</td><td>3000</td><td>11000</td><td>3000</td><td>2000</td><td>4000</td><td>2000</td><td>7000</td><td>1</td><td>3000</td><td>3000</td></tr><tr><td>76004</td><td>34379</td><td>3001</td><td>1</td><td>0</td><td>3000</td><td>0</td><td>0</td><td>3000</td><td>11000</td><td>3000</td><td>2000</td><td>4000</td><td>2000</td><td>7000</td><td>1</td><td>3000</td><td>3000</td></tr><tr><td>76004</td><td>34494</td><td>3001</td><td>1</td><td>0</td><td>3000</td><td>0</td><td>0</td><td>3000</td><td>11000</td><td>3000</td><td>2000</td><td>4000</td><td>2000</td><td>7000</td><td>1</td><td>3000</td><td>3000</td></tr><tr><td>76004</td><td>34497</td><td>3001</td><td>1</td><td>0</td><td>3000</td><td>0</td><td>0</td><td>3000</td><td>11000</td><td>3000</td><td>2000</td><td>4000</td><td>2000</td><td>7000</td><td>1</td><td>3000</td><td>3000</td></tr><tr><td>76004</td><td>34414</td><td>3001</td><td>1</td><td>0</td><td>3000</td><td>0</td><td>0</td><td>3000</td><td>11001</td><td>3000</td><td>2000</td><td>4000</td><td>2000</td><td>7000</td><td>1</td><td>3000</td><td>3000</td></tr><tr><td>76004</td><td>34795</td><td>3001</td><td>1</td><td>0</td><td>3000</td><td>0</td><td>0</td><td>3000</td><td>11000</td><td>3000</td><td>2000</td><td>4000</td><td>2000</td><td>7000</td><td>1</td><td>3000</td><td>3000</td></tr><tr><td>76004</td><td>34493</td><td>3001</td><td>1</td><td>0</td><td>3000</td><td>0</td><td>0</td><td>3000</td><td>11000</td><td>3000</td><td>2000</td><td>4000</td><td>2000</td><td>7000</td><td>1</td><td>3000</td><td>3000</td></tr><tr><td>76004</td><td>34643</td><td>3001</td><td>1</td><td>0</td><td>3000</td><td>0</td><td>0</td><td>3000</td><td>11000</td><td>3000</td><td>2000</td><td>4000</td><td>2000</td><td>7000</td><td>1</td><td>3000</td><td>3000</td></tr></table></div></div></div></div><h2>Test 2: throughput</h2><div style="margin-left: 40px"><p>Code:</p><pre>  caspal x0, x1, x2, x3, [x6]
  add x6, x6, 16</pre><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 19.0056</p><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>70234</td><td>191090</td><td>51280</td><td>21171</td><td>30109</td><td>21038</td><td>30003</td><td>68785</td><td>734719</td><td>52830</td><td>30202</td><td>40004</td><td>30202</td><td>70007</td><td>22736</td><td>30000</td><td>40100</td></tr><tr><td>70204</td><td>190061</td><td>52837</td><td>22836</td><td>30001</td><td>22827</td><td>30003</td><td>68785</td><td>734696</td><td>52830</td><td>30202</td><td>40004</td><td>30202</td><td>70007</td><td>22736</td><td>30000</td><td>40100</td></tr><tr><td>70205</td><td>190101</td><td>51293</td><td>21263</td><td>30030</td><td>21254</td><td>30003</td><td>68785</td><td>734696</td><td>52830</td><td>30202</td><td>40004</td><td>30202</td><td>70007</td><td>22736</td><td>30000</td><td>40100</td></tr><tr><td>70204</td><td>190056</td><td>52837</td><td>22836</td><td>30001</td><td>22827</td><td>30003</td><td>68785</td><td>734696</td><td>52830</td><td>30202</td><td>40004</td><td>30202</td><td>70007</td><td>22736</td><td>30000</td><td>40100</td></tr><tr><td>70204</td><td>190056</td><td>52837</td><td>22836</td><td>30001</td><td>22827</td><td>30003</td><td>68785</td><td>734696</td><td>52830</td><td>30202</td><td>40004</td><td>30202</td><td>70007</td><td>22736</td><td>30000</td><td>40100</td></tr><tr><td>70205</td><td>190100</td><td>52288</td><td>22258</td><td>30030</td><td>22249</td><td>30003</td><td>68785</td><td>734699</td><td>52830</td><td>30202</td><td>40004</td><td>30202</td><td>70007</td><td>22736</td><td>30000</td><td>40100</td></tr><tr><td>70204</td><td>190056</td><td>52837</td><td>22836</td><td>30001</td><td>22827</td><td>30036</td><td>68640</td><td>735092</td><td>52759</td><td>30235</td><td>40048</td><td>30202</td><td>70007</td><td>22736</td><td>30000</td><td>40100</td></tr><tr><td>70204</td><td>190056</td><td>52837</td><td>22836</td><td>30001</td><td>22827</td><td>30003</td><td>68785</td><td>734701</td><td>52830</td><td>30202</td><td>40004</td><td>30202</td><td>70007</td><td>22736</td><td>30000</td><td>40100</td></tr><tr><td>70205</td><td>190100</td><td>52193</td><td>22163</td><td>30030</td><td>22154</td><td>30003</td><td>68785</td><td>734697</td><td>52830</td><td>30202</td><td>40004</td><td>30202</td><td>70007</td><td>22736</td><td>30000</td><td>40100</td></tr><tr><td>70204</td><td>190059</td><td>52837</td><td>22836</td><td>30001</td><td>22827</td><td>30003</td><td>68785</td><td>734696</td><td>52830</td><td>30202</td><td>40004</td><td>30202</td><td>70007</td><td>22736</td><td>30000</td><td>40100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 19.0053</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>70054</td><td>191073</td><td>51189</td><td>21083</td><td>0</td><td>30106</td><td>20948</td><td>0</td><td>30003</td><td>68818</td><td>735008</td><td>52740</td><td>30022</td><td>40004</td><td>30022</td><td>70007</td><td>22734</td><td>30000</td><td>40010</td></tr><tr><td>70024</td><td>190122</td><td>52746</td><td>22746</td><td>0</td><td>30000</td><td>22737</td><td>0</td><td>30000</td><td>68463</td><td>734628</td><td>52737</td><td>30020</td><td>40000</td><td>30187</td><td>70392</td><td>22430</td><td>30000</td><td>40010</td></tr><tr><td>70024</td><td>190117</td><td>52749</td><td>22748</td><td>0</td><td>30001</td><td>22737</td><td>0</td><td>30003</td><td>68504</td><td>734861</td><td>52740</td><td>30022</td><td>40004</td><td>30022</td><td>70007</td><td>22734</td><td>30000</td><td>40010</td></tr><tr><td>70024</td><td>190091</td><td>52745</td><td>22744</td><td>0</td><td>30001</td><td>22737</td><td>0</td><td>30003</td><td>68485</td><td>734636</td><td>52740</td><td>30022</td><td>40004</td><td>30020</td><td>70000</td><td>22734</td><td>30000</td><td>40010</td></tr><tr><td>70025</td><td>190094</td><td>52671</td><td>22641</td><td>0</td><td>30030</td><td>22632</td><td>0</td><td>30000</td><td>68515</td><td>734679</td><td>52737</td><td>30020</td><td>40000</td><td>30152</td><td>70308</td><td>22811</td><td>30000</td><td>40010</td></tr><tr><td>70024</td><td>190053</td><td>52744</td><td>22744</td><td>0</td><td>30000</td><td>22737</td><td>0</td><td>30000</td><td>68477</td><td>734605</td><td>52737</td><td>30020</td><td>40000</td><td>30152</td><td>70308</td><td>22820</td><td>30000</td><td>40010</td></tr><tr><td>70024</td><td>190053</td><td>52744</td><td>22744</td><td>0</td><td>30000</td><td>22737</td><td>0</td><td>30000</td><td>68477</td><td>734606</td><td>52737</td><td>30020</td><td>40000</td><td>30020</td><td>70000</td><td>22734</td><td>30000</td><td>40010</td></tr><tr><td>70024</td><td>190463</td><td>52947</td><td>22831</td><td>0</td><td>30116</td><td>22824</td><td>0</td><td>30036</td><td>65032</td><td>734777</td><td>51601</td><td>30055</td><td>40048</td><td>30020</td><td>70000</td><td>22736</td><td>30000</td><td>40010</td></tr><tr><td>70024</td><td>190053</td><td>52744</td><td>22744</td><td>0</td><td>30000</td><td>22737</td><td>0</td><td>30132</td><td>69022</td><td>736557</td><td>52953</td><td>30152</td><td>40176</td><td>30020</td><td>70000</td><td>22734</td><td>30000</td><td>40010</td></tr><tr><td>70025</td><td>190099</td><td>51384</td><td>21354</td><td>0</td><td>30030</td><td>21347</td><td>0</td><td>30132</td><td>69388</td><td>736963</td><td>52956</td><td>30152</td><td>40176</td><td>30020</td><td>70000</td><td>22734</td><td>30000</td><td>40010</td></tr></table></div></div></div></div><h2>Test 3: throughput</h2><div style="margin-left: 40px"><p>Code:</p><pre>  caspal x0, x1, x2, x3, [x6]</pre><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, 8</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 30.0043</p><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>60209</td><td>300142</td><td>51996</td><td>21959</td><td>0</td><td>30037</td><td>11032</td><td>0</td><td>30024</td><td>3498592</td><td>3340416</td><td>0</td><td>42862</td><td>20216</td><td>40032</td><td>0</td><td>20216</td><td>70056</td><td>25460</td><td>30000</td><td>30102</td></tr><tr><td>60206</td><td>300043</td><td>55577</td><td>25560</td><td>0</td><td>30017</td><td>12838</td><td>0</td><td>30057</td><td>3063630</td><td>3341828</td><td>0</td><td>41323</td><td>20238</td><td>40076</td><td>0</td><td>20216</td><td>70056</td><td>25460</td><td>30000</td><td>30102</td></tr><tr><td>60206</td><td>300043</td><td>55577</td><td>25560</td><td>0</td><td>30017</td><td>12838</td><td>0</td><td>30024</td><td>3498616</td><td>3340460</td><td>0</td><td>42862</td><td>20216</td><td>40032</td><td>0</td><td>20216</td><td>70056</td><td>25460</td><td>30000</td><td>30102</td></tr><tr><td>60206</td><td>300043</td><td>55577</td><td>25560</td><td>0</td><td>30017</td><td>12838</td><td>0</td><td>30057</td><td>3165756</td><td>3341159</td><td>0</td><td>41695</td><td>20238</td><td>40076</td><td>0</td><td>20216</td><td>70056</td><td>25460</td><td>30000</td><td>30102</td></tr><tr><td>60206</td><td>300043</td><td>55577</td><td>25560</td><td>0</td><td>30017</td><td>12838</td><td>0</td><td>30024</td><td>3498616</td><td>3340460</td><td>0</td><td>42862</td><td>20216</td><td>40032</td><td>0</td><td>20216</td><td>70056</td><td>25460</td><td>30000</td><td>30102</td></tr><tr><td>60206</td><td>300043</td><td>55577</td><td>25560</td><td>0</td><td>30017</td><td>12838</td><td>0</td><td>30057</td><td>3283947</td><td>3341379</td><td>0</td><td>42127</td><td>20240</td><td>40076</td><td>0</td><td>20216</td><td>70056</td><td>25460</td><td>30000</td><td>30102</td></tr><tr><td>60206</td><td>300043</td><td>55577</td><td>25560</td><td>0</td><td>30017</td><td>12838</td><td>0</td><td>30024</td><td>3498616</td><td>3340460</td><td>0</td><td>42862</td><td>20216</td><td>40032</td><td>0</td><td>20216</td><td>70056</td><td>25460</td><td>30000</td><td>30102</td></tr><tr><td>60206</td><td>300043</td><td>55577</td><td>25560</td><td>0</td><td>30017</td><td>12838</td><td>0</td><td>30057</td><td>3398646</td><td>3340784</td><td>0</td><td>42541</td><td>20238</td><td>40076</td><td>0</td><td>20216</td><td>70056</td><td>25456</td><td>30000</td><td>30102</td></tr><tr><td>60206</td><td>300041</td><td>55573</td><td>25556</td><td>0</td><td>30017</td><td>12837</td><td>0</td><td>30024</td><td>3499103</td><td>3343963</td><td>0</td><td>42861</td><td>20216</td><td>40032</td><td>0</td><td>20216</td><td>70056</td><td>25456</td><td>30000</td><td>30102</td></tr><tr><td>60206</td><td>300041</td><td>55573</td><td>25556</td><td>0</td><td>30017</td><td>12837</td><td>0</td><td>30090</td><td>3084280</td><td>3342499</td><td>0</td><td>41440</td><td>20260</td><td>40120</td><td>0</td><td>20216</td><td>70056</td><td>25456</td><td>30000</td><td>30102</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 30.0043</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>60029</td><td>300151</td><td>51913</td><td>21873</td><td>30040</td><td>10942</td><td>30021</td><td>3498322</td><td>3340512</td><td>42769</td><td>20034</td><td>40028</td><td>20034</td><td>70049</td><td>0</td><td>25460</td><td>30000</td><td>0</td><td>30012</td></tr><tr><td>60026</td><td>300043</td><td>55486</td><td>25470</td><td>30016</td><td>12748</td><td>30021</td><td>3498346</td><td>3340534</td><td>42769</td><td>20034</td><td>40028</td><td>20058</td><td>70133</td><td>0</td><td>24880</td><td>30000</td><td>0</td><td>30012</td></tr><tr><td>60026</td><td>300043</td><td>55486</td><td>25470</td><td>30016</td><td>12748</td><td>30075</td><td>3401420</td><td>3341259</td><td>42489</td><td>20070</td><td>40100</td><td>20034</td><td>70049</td><td>0</td><td>25460</td><td>30000</td><td>0</td><td>30012</td></tr><tr><td>60026</td><td>300043</td><td>55486</td><td>25470</td><td>30016</td><td>12748</td><td>30021</td><td>3498346</td><td>3340534</td><td>42769</td><td>20034</td><td>40028</td><td>20034</td><td>70049</td><td>0</td><td>25460</td><td>30000</td><td>0</td><td>30012</td></tr><tr><td>60027</td><td>300073</td><td>51929</td><td>21884</td><td>30045</td><td>10970</td><td>30021</td><td>3498346</td><td>3340534</td><td>42769</td><td>20034</td><td>40028</td><td>20034</td><td>70049</td><td>0</td><td>25460</td><td>30000</td><td>0</td><td>30012</td></tr><tr><td>60026</td><td>300043</td><td>55486</td><td>25470</td><td>30016</td><td>12748</td><td>30021</td><td>3498346</td><td>3340534</td><td>42769</td><td>20034</td><td>40028</td><td>20034</td><td>70049</td><td>0</td><td>25460</td><td>30000</td><td>0</td><td>30012</td></tr><tr><td>60028</td><td>300113</td><td>52806</td><td>22731</td><td>30075</td><td>11408</td><td>30021</td><td>3498346</td><td>3340534</td><td>42769</td><td>20034</td><td>40028</td><td>20034</td><td>70049</td><td>0</td><td>25460</td><td>30000</td><td>0</td><td>30012</td></tr><tr><td>60026</td><td>300043</td><td>55486</td><td>25470</td><td>30016</td><td>12748</td><td>30021</td><td>3498346</td><td>3340534</td><td>42769</td><td>20034</td><td>40028</td><td>20034</td><td>70049</td><td>0</td><td>25460</td><td>30000</td><td>0</td><td>30012</td></tr><tr><td>60029</td><td>300125</td><td>53575</td><td>23512</td><td>30063</td><td>11790</td><td>30021</td><td>3498346</td><td>3340534</td><td>42769</td><td>20034</td><td>40028</td><td>20034</td><td>70049</td><td>0</td><td>25460</td><td>30000</td><td>0</td><td>30012</td></tr><tr><td>60026</td><td>300043</td><td>55486</td><td>25470</td><td>30016</td><td>12748</td><td>30021</td><td>3498346</td><td>3340534</td><td>42769</td><td>20034</td><td>40028</td><td>20034</td><td>70049</td><td>0</td><td>25460</td><td>30000</td><td>0</td><td>30012</td></tr></table></div></div></div></div></body></html>