{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "DE1_SoC_QSYS.qsys DE1_SoC_QSYS.BAK.qsys " "Backing up file \"DE1_SoC_QSYS.qsys\" to \"DE1_SoC_QSYS.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1695759365025 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v DE1_SoC_QSYS.BAK.v " "Backing up file \"DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v\" to \"DE1_SoC_QSYS.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1695759365033 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys DE1_SoC_QSYS.qsys " "Started upgrading IP component Qsys with file \"DE1_SoC_QSYS.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1695759365033 ""}
{ "Info" "" "" "2023.09.26.14:16:31 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2023.09.26.14:16:31 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1695759391818 ""}
{ "Info" "" "" "2023.09.26.14:16:31 Info: Upgrading from core type Nios II (Classic) Processor with version 13.1 to core type Nios II Processor with version 18.1" {  } {  } 0 0 "2023.09.26.14:16:31 Info: Upgrading from core type Nios II (Classic) Processor with version 13.1 to core type Nios II Processor with version 18.1" 0 0 "Shell" 0 -1 1695759391873 ""}
{ "Info" "" "" "2023.09.26.14:16:32 Info: Migration Successful" {  } {  } 0 0 "2023.09.26.14:16:32 Info: Migration Successful" 0 0 "Shell" 0 -1 1695759392207 ""}
{ "Info" "" "" "2023.09.26.14:16:32 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2023.09.26.14:16:32 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1695759392216 ""}
{ "Info" "DE1_SoC_QSYS_generation.rpt" "" "2023.09.26.14:16:57 Info: Saving generation log to C:/Users/Zaet/Desktop/18.1/Demonstrations/ControlPanel/Quartus/DE1_SoC_QSYS" {  } {  } 0 0 "2023.09.26.14:16:57 Info: Saving generation log to C:/Users/Zaet/Desktop/18.1/Demonstrations/ControlPanel/Quartus/DE1_SoC_QSYS" 0 0 "Shell" 0 -1 1695759417597 ""}
{ "Info" "" "" "2023.09.26.14:16:57 Info: Starting: Create simulation model" {  } {  } 0 0 "2023.09.26.14:16:57 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1695759417605 ""}
{ "Info" "" "" "2023.09.26.14:16:57 Info: qsys-generate C:\\Users\\Zaet\\Desktop\\18.1\\Demonstrations\\ControlPanel\\Quartus\\DE1_SoC_QSYS.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\Zaet\\Desktop\\18.1\\Demonstrations\\ControlPanel\\Quartus\\DE1_SoC_QSYS\\simulation --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2023.09.26.14:16:57 Info: qsys-generate C:\\Users\\Zaet\\Desktop\\18.1\\Demonstrations\\ControlPanel\\Quartus\\DE1_SoC_QSYS.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\\Users\\Zaet\\Desktop\\18.1\\Demonstrations\\ControlPanel\\Quartus\\DE1_SoC_QSYS\\simulation --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1695759417605 ""}
{ "Info" "DE1_SoC_QSYS.qsys" "" "2023.09.26.14:16:57 Info: Loading Quartus" {  } {  } 0 0 "2023.09.26.14:16:57 Info: Loading Quartus" 0 0 "Shell" 0 -1 1695759417632 ""}
{ "Info" "" "" "2023.09.26.14:16:57 Info: Reading input file" {  } {  } 0 0 "2023.09.26.14:16:57 Info: Reading input file" 0 0 "Shell" 0 -1 1695759417911 ""}
{ "Info" "" "" "2023.09.26.14:16:58 Info: Adding alt_vip_cl_scl_0 \[alt_vip_cl_scl 18.1\]" {  } {  } 0 0 "2023.09.26.14:16:58 Info: Adding alt_vip_cl_scl_0 \[alt_vip_cl_scl 18.1\]" 0 0 "Shell" 0 -1 1695759418143 ""}
{ "Info" "" "" "2023.09.26.14:16:58 Info: Parameterizing module alt_vip_cl_scl_0" {  } {  } 0 0 "2023.09.26.14:16:58 Info: Parameterizing module alt_vip_cl_scl_0" 0 0 "Shell" 0 -1 1695759418143 ""}
{ "Info" "" "" "2023.09.26.14:16:58 Info: Adding alt_vip_clip_0 \[alt_vip_clip 13.1\]" {  } {  } 0 0 "2023.09.26.14:16:58 Info: Adding alt_vip_clip_0 \[alt_vip_clip 13.1\]" 0 0 "Shell" 0 -1 1695759418143 ""}
{ "Info" "" "" "2023.09.26.14:16:58 Info: Parameterizing module alt_vip_clip_0" {  } {  } 0 0 "2023.09.26.14:16:58 Info: Parameterizing module alt_vip_clip_0" 0 0 "Shell" 0 -1 1695759418148 ""}
{ "Info" "" "" "2023.09.26.14:16:58 Info: Adding alt_vip_cpr_0 \[alt_vip_cpr 13.1\]" {  } {  } 0 0 "2023.09.26.14:16:58 Info: Adding alt_vip_cpr_0 \[alt_vip_cpr 13.1\]" 0 0 "Shell" 0 -1 1695759418173 ""}
{ "Info" "" "" "2023.09.26.14:16:58 Info: Parameterizing module alt_vip_cpr_0" {  } {  } 0 0 "2023.09.26.14:16:58 Info: Parameterizing module alt_vip_cpr_0" 0 0 "Shell" 0 -1 1695759418173 ""}
{ "Info" "" "" "2023.09.26.14:16:58 Info: Adding alt_vip_cpr_1 \[alt_vip_cpr 13.1\]" {  } {  } 0 0 "2023.09.26.14:16:58 Info: Adding alt_vip_cpr_1 \[alt_vip_cpr 13.1\]" 0 0 "Shell" 0 -1 1695759418181 ""}
{ "Info" "" "" "2023.09.26.14:16:58 Info: Parameterizing module alt_vip_cpr_1" {  } {  } 0 0 "2023.09.26.14:16:58 Info: Parameterizing module alt_vip_cpr_1" 0 0 "Shell" 0 -1 1695759418181 ""}
{ "Info" "" "" "2023.09.26.14:16:58 Info: Adding alt_vip_cpr_2 \[alt_vip_cpr 13.1\]" {  } {  } 0 0 "2023.09.26.14:16:58 Info: Adding alt_vip_cpr_2 \[alt_vip_cpr 13.1\]" 0 0 "Shell" 0 -1 1695759418221 ""}
{ "Info" "" "" "2023.09.26.14:16:58 Info: Parameterizing module alt_vip_cpr_2" {  } {  } 0 0 "2023.09.26.14:16:58 Info: Parameterizing module alt_vip_cpr_2" 0 0 "Shell" 0 -1 1695759418221 ""}
{ "Info" "" "" "2023.09.26.14:16:58 Info: Adding alt_vip_crs_0 \[alt_vip_crs 13.1\]" {  } {  } 0 0 "2023.09.26.14:16:58 Info: Adding alt_vip_crs_0 \[alt_vip_crs 13.1\]" 0 0 "Shell" 0 -1 1695759418237 ""}
{ "Info" "" "" "2023.09.26.14:16:58 Info: Parameterizing module alt_vip_crs_0" {  } {  } 0 0 "2023.09.26.14:16:58 Info: Parameterizing module alt_vip_crs_0" 0 0 "Shell" 0 -1 1695759418237 ""}
{ "Info" "" "" "2023.09.26.14:16:58 Info: Adding alt_vip_csc_0 \[alt_vip_csc 13.1\]" {  } {  } 0 0 "2023.09.26.14:16:58 Info: Adding alt_vip_csc_0 \[alt_vip_csc 13.1\]" 0 0 "Shell" 0 -1 1695759418245 ""}
{ "Warning" "" "" "2023.09.26.14:16:58 Warning: alt_vip_csc_0: Component type alt_vip_csc is not in the library" {  } {  } 0 0 "2023.09.26.14:16:58 Warning: alt_vip_csc_0: Component type alt_vip_csc is not in the library" 0 0 "Shell" 0 -1 1695759418253 ""}
{ "Info" "" "" "2023.09.26.14:16:58 Info: Parameterizing module alt_vip_csc_0" {  } {  } 0 0 "2023.09.26.14:16:58 Info: Parameterizing module alt_vip_csc_0" 0 0 "Shell" 0 -1 1695759418253 ""}
{ "Info" "" "" "2023.09.26.14:16:58 Info: Adding alt_vip_cti_0 \[alt_vip_cti 14.0\]" {  } {  } 0 0 "2023.09.26.14:16:58 Info: Adding alt_vip_cti_0 \[alt_vip_cti 14.0\]" 0 0 "Shell" 0 -1 1695759418253 ""}
{ "Info" "" "" "2023.09.26.14:16:58 Info: Parameterizing module alt_vip_cti_0" {  } {  } 0 0 "2023.09.26.14:16:58 Info: Parameterizing module alt_vip_cti_0" 0 0 "Shell" 0 -1 1695759418253 ""}
{ "Info" "" "" "2023.09.26.14:16:58 Info: Adding alt_vip_dil_0 \[alt_vip_dil 13.1\]" {  } {  } 0 0 "2023.09.26.14:16:58 Info: Adding alt_vip_dil_0 \[alt_vip_dil 13.1\]" 0 0 "Shell" 0 -1 1695759418261 ""}
{ "Info" "" "" "2023.09.26.14:16:58 Info: Parameterizing module alt_vip_dil_0" {  } {  } 0 0 "2023.09.26.14:16:58 Info: Parameterizing module alt_vip_dil_0" 0 0 "Shell" 0 -1 1695759418261 ""}
{ "Info" "" "" "2023.09.26.14:16:58 Info: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" {  } {  } 0 0 "2023.09.26.14:16:58 Info: Adding alt_vip_itc_0 \[alt_vip_itc 14.0\]" 0 0 "Shell" 0 -1 1695759418269 ""}
{ "Info" "" "" "2023.09.26.14:16:58 Info: Parameterizing module alt_vip_itc_0" {  } {  } 0 0 "2023.09.26.14:16:58 Info: Parameterizing module alt_vip_itc_0" 0 0 "Shell" 0 -1 1695759418269 ""}
{ "Info" "" "" "2023.09.26.14:16:58 Info: Adding alt_vip_mix_0 \[alt_vip_mix 13.1\]" {  } {  } 0 0 "2023.09.26.14:16:58 Info: Adding alt_vip_mix_0 \[alt_vip_mix 13.1\]" 0 0 "Shell" 0 -1 1695759418269 ""}
{ "Info" "" "" "2023.09.26.14:16:58 Info: Parameterizing module alt_vip_mix_0" {  } {  } 0 0 "2023.09.26.14:16:58 Info: Parameterizing module alt_vip_mix_0" 0 0 "Shell" 0 -1 1695759418269 ""}
{ "Info" "" "" "2023.09.26.14:16:58 Info: Adding alt_vip_vfb_0 \[alt_vip_vfb 13.1\]" {  } {  } 0 0 "2023.09.26.14:16:58 Info: Adding alt_vip_vfb_0 \[alt_vip_vfb 13.1\]" 0 0 "Shell" 0 -1 1695759418269 ""}
{ "Info" "" "" "2023.09.26.14:16:58 Info: Parameterizing module alt_vip_vfb_0\n2023.09.26.14:16:58 Info: Adding alt_vip_vfr_0 \[alt_vip_vfr 14.0\]\n2023.09.26.14:16:58 Info: Parameterizing module alt_vip_vfr_0\n2023.09.26.14:16:58 Info: Adding audio \[AUDIO_IF 1.0\]\n2023.09.26.14:16:58 Info: Parameterizing module audio\n2023.09.26.14:16:58 Info: Adding clk_50 \[clock_source 18.1\]\n2023.09.26.14:16:58 Info: Parameterizing module clk_50\n2023.09.26.14:16:58 Info: Adding clock_crossing_io_slow \[altera_avalon_mm_clock_crossing_bridge 18.1\]\n2023.09.26.14:16:58 Info: Parameterizing module clock_crossing_io_slow\n2023.09.26.14:16:58 Info: Adding cpu \[altera_nios2_gen2 18.1\]\n2023.09.26.14:16:58 Info: Parameterizing module cpu\n2023.09.26.14:16:58 Info: Adding hps_0 \[altera_hps 18.1\]\n2023.09.26.14:16:58 Info: Parameterizing module hps_0\n2023.09.26.14:16:58 Info: Adding i2c_scl \[altera_avalon_pio 18.1\]\n2023.09.26.14:16:58 Info: Parameterizing module i2c_scl\n2023.09.26.14:16:58 Info: Adding i2c_sda \[altera_avalon_pio 18.1\]\n2023.09.26.14:16:58 Info: Parameterizing module i2c_sda\n2023.09.26.14:16:58 Info: Adding ir_rx \[TERASIC_IR_RX_FIFO 1.0\]\n2023.09.26.14:16:58 Info: Parameterizing module ir_rx\n2023.09.26.14:16:58 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]\n2023.09.26.14:16:58 Info: Parameterizing module jtag_uart\n2023.09.26.14:16:58 Info: Adding key \[altera_avalon_pio 18.1\]\n2023.09.26.14:16:58 Info: Parameterizing module key\n2023.09.26.14:16:58 Info: Adding ledr \[altera_avalon_pio 18.1\]\n2023.09.26.14:16:58 Info: Parameterizing module ledr\n2023.09.26.14:16:58 Info: Adding mm_clock_crossing_bridge_1 \[altera_avalon_mm_clock_crossing_bridge 18.1\]\n2023.09.26.14:16:58 Info: Parameterizing module mm_clock_crossing_bridge_1\n2023.09.26.14:16:58 Info: Adding onchip_memory2 \[altera_avalon_onchip_memory2 18.1\]\n2023.09.26.14:16:58 Info: Parameterizing module onchip_memory2\n2023.09.26.14:16:58 Info: Adding pll_audio \[altera_pll 18.1\]\n2023.09.26.14:16:58 Info: Parameterizing module pll_audio\n2023.09.26.14:16:58 Info: Adding pll_sys \[altera_pll 18.1\]\n2023.09.26.14:16:58 Info: Parameterizing module pll_sys\n2023.09.26.14:16:58 Info: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]\n2023.09.26.14:16:58 Info: Parameterizing module sdram\n2023.09.26.14:16:58 Info: Adding seg7 \[SEG7_IF 1.0\]" {  } {  } 0 0 "2023.09.26.14:16:58 Info: Parameterizing module alt_vip_vfb_0\n2023.09.26.14:16:58 Info: Adding alt_vip_vfr_0 \[alt_vip_vfr 14.0\]\n2023.09.26.14:16:58 Info: Parameterizing module alt_vip_vfr_0\n2023.09.26.14:16:58 Info: Adding audio \[AUDIO_IF 1.0\]\n2023.09.26.14:16:58 Info: Parameterizing module audio\n2023.09.26.14:16:58 Info: Adding clk_50 \[clock_source 18.1\]\n2023.09.26.14:16:58 Info: Parameterizing module clk_50\n2023.09.26.14:16:58 Info: Adding clock_crossing_io_slow \[altera_avalon_mm_clock_crossing_bridge 18.1\]\n2023.09.26.14:16:58 Info: Parameterizing module clock_crossing_io_slow\n2023.09.26.14:16:58 Info: Adding cpu \[altera_nios2_gen2 18.1\]\n2023.09.26.14:16:58 Info: Parameterizing module cpu\n2023.09.26.14:16:58 Info: Adding hps_0 \[altera_hps 18.1\]\n2023.09.26.14:16:58 Info: Parameterizing module hps_0\n2023.09.26.14:16:58 Info: Adding i2c_scl \[altera_avalon_pio 18.1\]\n2023.09.26.14:16:58 Info: Parameterizing module i2c_scl\n2023.09.26.14:16:58 Info: Adding i2c_sda \[altera_avalon_pio 18.1\]\n2023.09.26.14:16:58 Info: Parameterizing module i2c_sda\n2023.09.26.14:16:58 Info: Adding ir_rx \[TERASIC_IR_RX_FIFO 1.0\]\n2023.09.26.14:16:58 Info: Parameterizing module ir_rx\n2023.09.26.14:16:58 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]\n2023.09.26.14:16:58 Info: Parameterizing module jtag_uart\n2023.09.26.14:16:58 Info: Adding key \[altera_avalon_pio 18.1\]\n2023.09.26.14:16:58 Info: Parameterizing module key\n2023.09.26.14:16:58 Info: Adding ledr \[altera_avalon_pio 18.1\]\n2023.09.26.14:16:58 Info: Parameterizing module ledr\n2023.09.26.14:16:58 Info: Adding mm_clock_crossing_bridge_1 \[altera_avalon_mm_clock_crossing_bridge 18.1\]\n2023.09.26.14:16:58 Info: Parameterizing module mm_clock_crossing_bridge_1\n2023.09.26.14:16:58 Info: Adding onchip_memory2 \[altera_avalon_onchip_memory2 18.1\]\n2023.09.26.14:16:58 Info: Parameterizing module onchip_memory2\n2023.09.26.14:16:58 Info: Adding pll_audio \[altera_pll 18.1\]\n2023.09.26.14:16:58 Info: Parameterizing module pll_audio\n2023.09.26.14:16:58 Info: Adding pll_sys \[altera_pll 18.1\]\n2023.09.26.14:16:58 Info: Parameterizing module pll_sys\n2023.09.26.14:16:58 Info: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]\n2023.09.26.14:16:58 Info: Parameterizing module sdram\n2023.09.26.14:16:58 Info: Adding seg7 \[SEG7_IF 1.0\]" 0 0 "Shell" 0 -1 1695759418335 ""}
{ "Info" "" "" "2023.09.26.14:16:58 Info: Parameterizing module seg7\n2023.09.26.14:16:58 Info: Adding spi_0 \[altera_avalon_spi 18.1\]\n2023.09.26.14:16:58 Info: Parameterizing module spi_0\n2023.09.26.14:16:58 Info: Adding sw \[altera_avalon_pio 18.1\]\n2023.09.26.14:16:58 Info: Parameterizing module sw\n2023.09.26.14:16:58 Info: Adding sysid \[altera_avalon_sysid_qsys 18.1\]\n2023.09.26.14:16:58 Info: Parameterizing module sysid\n2023.09.26.14:16:58 Info: Adding td_reset_n \[altera_avalon_pio 18.1\]\n2023.09.26.14:16:58 Info: Parameterizing module td_reset_n\n2023.09.26.14:16:58 Info: Adding td_status \[altera_avalon_pio 18.1\]\n2023.09.26.14:16:58 Info: Parameterizing module td_status\n2023.09.26.14:16:58 Info: Adding timer \[altera_avalon_timer 18.1\]\n2023.09.26.14:16:58 Info: Parameterizing module timer\n2023.09.26.14:16:58 Info: Adding timer_stamp \[altera_avalon_timer 18.1\]\n2023.09.26.14:16:58 Info: Parameterizing module timer_stamp\n2023.09.26.14:16:58 Info: Adding uart \[altera_avalon_uart 18.1\]\n2023.09.26.14:16:58 Info: Parameterizing module uart\n2023.09.26.14:16:58 Info: Building connections\n2023.09.26.14:16:58 Info: Parameterizing connections\n2023.09.26.14:16:58 Info: Validating" {  } {  } 0 0 "2023.09.26.14:16:58 Info: Parameterizing module seg7\n2023.09.26.14:16:58 Info: Adding spi_0 \[altera_avalon_spi 18.1\]\n2023.09.26.14:16:58 Info: Parameterizing module spi_0\n2023.09.26.14:16:58 Info: Adding sw \[altera_avalon_pio 18.1\]\n2023.09.26.14:16:58 Info: Parameterizing module sw\n2023.09.26.14:16:58 Info: Adding sysid \[altera_avalon_sysid_qsys 18.1\]\n2023.09.26.14:16:58 Info: Parameterizing module sysid\n2023.09.26.14:16:58 Info: Adding td_reset_n \[altera_avalon_pio 18.1\]\n2023.09.26.14:16:58 Info: Parameterizing module td_reset_n\n2023.09.26.14:16:58 Info: Adding td_status \[altera_avalon_pio 18.1\]\n2023.09.26.14:16:58 Info: Parameterizing module td_status\n2023.09.26.14:16:58 Info: Adding timer \[altera_avalon_timer 18.1\]\n2023.09.26.14:16:58 Info: Parameterizing module timer\n2023.09.26.14:16:58 Info: Adding timer_stamp \[altera_avalon_timer 18.1\]\n2023.09.26.14:16:58 Info: Parameterizing module timer_stamp\n2023.09.26.14:16:58 Info: Adding uart \[altera_avalon_uart 18.1\]\n2023.09.26.14:16:58 Info: Parameterizing module uart\n2023.09.26.14:16:58 Info: Building connections\n2023.09.26.14:16:58 Info: Parameterizing connections\n2023.09.26.14:16:58 Info: Validating" 0 0 "Shell" 0 -1 1695759418373 ""}
{ "Info" "" "" "2023.09.26.14:17:04 Info: Done reading input file" {  } {  } 0 0 "2023.09.26.14:17:04 Info: Done reading input file" 0 0 "Shell" 0 -1 1695759424657 ""}
{ "Error" "" "" "2023.09.26.14:17:08 Error: DE1_SoC_QSYS.alt_vip_cl_scl_0: User packet pass through cannot be supported for video with no blanking" {  } {  } 0 0 "2023.09.26.14:17:08 Error: DE1_SoC_QSYS.alt_vip_cl_scl_0: User packet pass through cannot be supported for video with no blanking" 0 0 "Shell" 0 -1 1695759428892 ""}
{ "Info" "" "" "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.alt_vip_cl_scl_0: Vertical coefficient parameters (number of phases, precison parameters, etc.) will be used for the shared coefficients" {  } {  } 0 0 "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.alt_vip_cl_scl_0: Vertical coefficient parameters (number of phases, precison parameters, etc.) will be used for the shared coefficients" 0 0 "Shell" 0 -1 1695759428892 ""}
{ "Error" "" "" "2023.09.26.14:17:08 Error: DE1_SoC_QSYS.alt_vip_cl_scl_0.scheduler: Passthrough of user packets is not supported when the support for no blanking is enabled" {  } {  } 0 0 "2023.09.26.14:17:08 Error: DE1_SoC_QSYS.alt_vip_cl_scl_0.scheduler: Passthrough of user packets is not supported when the support for no blanking is enabled" 0 0 "Shell" 0 -1 1695759428892 ""}
{ "Error" "" "" "2023.09.26.14:17:08 Error: DE1_SoC_QSYS.alt_vip_cl_scl_0.scheduler: Runtime control must be enabled when no blanking is enabled" {  } {  } 0 0 "2023.09.26.14:17:08 Error: DE1_SoC_QSYS.alt_vip_cl_scl_0.scheduler: Runtime control must be enabled when no blanking is enabled" 0 0 "Shell" 0 -1 1695759428892 ""}
{ "Info" "" "" "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.alt_vip_clip_0: The Clipper will no longer be available after 14.1, please upgrade to Clipper II." {  } {  } 0 0 "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.alt_vip_clip_0: The Clipper will no longer be available after 14.1, please upgrade to Clipper II." 0 0 "Shell" 0 -1 1695759428892 ""}
{ "Info" "" "" "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.alt_vip_cpr_0: The Color Plane Sequencer will no longer be available after 16.1, Color Plane Sequencer II will be rolled out in or before 17.0." {  } {  } 0 0 "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.alt_vip_cpr_0: The Color Plane Sequencer will no longer be available after 16.1, Color Plane Sequencer II will be rolled out in or before 17.0." 0 0 "Shell" 0 -1 1695759428892 ""}
{ "Info" "" "" "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.alt_vip_cpr_1: The Color Plane Sequencer will no longer be available after 16.1, Color Plane Sequencer II will be rolled out in or before 17.0." {  } {  } 0 0 "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.alt_vip_cpr_1: The Color Plane Sequencer will no longer be available after 16.1, Color Plane Sequencer II will be rolled out in or before 17.0." 0 0 "Shell" 0 -1 1695759428892 ""}
{ "Info" "" "" "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.alt_vip_cpr_2: The Color Plane Sequencer will no longer be available after 16.1, Color Plane Sequencer II will be rolled out in or before 17.0." {  } {  } 0 0 "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.alt_vip_cpr_2: The Color Plane Sequencer will no longer be available after 16.1, Color Plane Sequencer II will be rolled out in or before 17.0." 0 0 "Shell" 0 -1 1695759428892 ""}
{ "Info" "" "" "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.alt_vip_crs_0: The chroma resampler will no longer be available after 16.1, Chroma Resampler II will be rolled out in 16.1." {  } {  } 0 0 "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.alt_vip_crs_0: The chroma resampler will no longer be available after 16.1, Chroma Resampler II will be rolled out in 16.1." 0 0 "Shell" 0 -1 1695759428900 ""}
{ "Error" "" "" "2023.09.26.14:17:08 Error: DE1_SoC_QSYS.alt_vip_csc_0: Component alt_vip_csc 13.1 not found or could not be instantiated" {  } {  } 0 0 "2023.09.26.14:17:08 Error: DE1_SoC_QSYS.alt_vip_csc_0: Component alt_vip_csc 13.1 not found or could not be instantiated" 0 0 "Shell" 0 -1 1695759428900 ""}
{ "Info" "" "" "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.alt_vip_dil_0: The Deinterlacer will no longer be available after 16.1, Deinterlacer II will replace it in or before 17.0." {  } {  } 0 0 "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.alt_vip_dil_0: The Deinterlacer will no longer be available after 16.1, Deinterlacer II will replace it in or before 17.0." 0 0 "Shell" 0 -1 1695759428900 ""}
{ "Info" "" "" "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.alt_vip_mix_0: The Alpha-blending Mixer will no longer be available after 16.1, please upgrade to Mixer II." {  } {  } 0 0 "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.alt_vip_mix_0: The Alpha-blending Mixer will no longer be available after 16.1, please upgrade to Mixer II." 0 0 "Shell" 0 -1 1695759428900 ""}
{ "Info" "" "" "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.alt_vip_vfb_0: The Frame Buffer will no longer be available after 16.1, please upgrade to Frame Buffer II." {  } {  } 0 0 "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.alt_vip_vfb_0: The Frame Buffer will no longer be available after 16.1, please upgrade to Frame Buffer II." 0 0 "Shell" 0 -1 1695759428900 ""}
{ "Warning" "alt_vipvfr131_common_ram_fifo.vhd" "" "2023.09.26.14:17:08 Warning: DE1_SoC_QSYS.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl" {  } {  } 0 0 "2023.09.26.14:17:08 Warning: DE1_SoC_QSYS.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl" 0 0 "Shell" 0 -1 1695759428900 ""}
{ "Info" "" "" "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1695759428900 ""}
{ "Info" "" "" "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1695759428900 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2023.09.26.14:17:08 Warning: DE1_SoC_QSYS.hps_0: \"Configuration" {  } {  } 0 0 "2023.09.26.14:17:08 Warning: DE1_SoC_QSYS.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1695759428900 ""}
{ "Warning" "" "" "2023.09.26.14:17:08 Warning: DE1_SoC_QSYS.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2023.09.26.14:17:08 Warning: DE1_SoC_QSYS.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1695759428900 ""}
{ "Warning" "" "" "2023.09.26.14:17:08 Warning: DE1_SoC_QSYS.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2023.09.26.14:17:08 Warning: DE1_SoC_QSYS.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1695759428900 ""}
{ "Info" "" "" "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1695759428900 ""}
{ "Info" "" "" "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1695759428900 ""}
{ "Info" "" "" "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1695759428900 ""}
{ "Info" "" "" "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.pll_audio: The legal reference clock frequency is 50.0 MHz..800.0 MHz" {  } {  } 0 0 "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.pll_audio: The legal reference clock frequency is 50.0 MHz..800.0 MHz" 0 0 "Shell" 0 -1 1695759428900 ""}
{ "Info" "" "" "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.pll_audio: Able to implement PLL with user settings" {  } {  } 0 0 "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.pll_audio: Able to implement PLL with user settings" 0 0 "Shell" 0 -1 1695759428900 ""}
{ "Info" "" "" "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.pll_sys: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 0 "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.pll_sys: The legal reference clock frequency is 5.0 MHz..800.0 MHz" 0 0 "Shell" 0 -1 1695759428900 ""}
{ "Info" "" "" "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.pll_sys: Able to implement PLL with user settings" {  } {  } 0 0 "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.pll_sys: Able to implement PLL with user settings" 0 0 "Shell" 0 -1 1695759428900 ""}
{ "Info" "" "" "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1695759428900 ""}
{ "Info" "" "" "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1695759428900 ""}
{ "Info" "" "" "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1695759428900 ""}
{ "Info" "" "" "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.sysid: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1695759428908 ""}
{ "Info" "" "" "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.td_status: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2023.09.26.14:17:08 Info: DE1_SoC_QSYS.td_status: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1695759428908 ""}
{ "Warning" "" "" "2023.09.26.14:17:08 Warning: DE1_SoC_QSYS.alt_vip_cti_0: Interrupt sender alt_vip_cti_0.status_update_irq is not connected to an interrupt receiver" {  } {  } 0 0 "2023.09.26.14:17:08 Warning: DE1_SoC_QSYS.alt_vip_cti_0: Interrupt sender alt_vip_cti_0.status_update_irq is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1695759428908 ""}
{ "Warning" "" "" "2023.09.26.14:17:08 Warning: DE1_SoC_QSYS.alt_vip_vfr_0: Interrupt sender alt_vip_vfr_0.interrupt_sender is not connected to an interrupt receiver\n2023.09.26.14:17:08 Warning: DE1_SoC_QSYS.ir_rx: Interrupt sender ir_rx.interrupt_sender is not connected to an interrupt receiver\n2023.09.26.14:17:08 Warning: DE1_SoC_QSYS.key: Interrupt sender key.irq is not connected to an interrupt receiver\n2023.09.26.14:17:08 Warning: DE1_SoC_QSYS.sw: Interrupt sender sw.irq is not connected to an interrupt receiver" {  } {  } 0 0 "2023.09.26.14:17:08 Warning: DE1_SoC_QSYS.alt_vip_vfr_0: Interrupt sender alt_vip_vfr_0.interrupt_sender is not connected to an interrupt receiver\n2023.09.26.14:17:08 Warning: DE1_SoC_QSYS.ir_rx: Interrupt sender ir_rx.interrupt_sender is not connected to an interrupt receiver\n2023.09.26.14:17:08 Warning: DE1_SoC_QSYS.key: Interrupt sender key.irq is not connected to an interrupt receiver\n2023.09.26.14:17:08 Warning: DE1_SoC_QSYS.sw: Interrupt sender sw.irq is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1695759428916 ""}
{ "Info" "" "" "2023.09.26.14:17:10 Info: DE1_SoC_QSYS: Generating DE1_SoC_QSYS \"DE1_SoC_QSYS\" for SIM_VERILOG" {  } {  } 0 0 "2023.09.26.14:17:10 Info: DE1_SoC_QSYS: Generating DE1_SoC_QSYS \"DE1_SoC_QSYS\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1695759430398 ""}
{ "Info" "" "" "2023.09.26.14:17:14 Info: Interconnect is inserted between master alt_vip_vfr_0.avalon_master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2023.09.26.14:17:14 Info: Interconnect is inserted between master alt_vip_vfr_0.avalon_master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1695759434925 ""}
{ "Info" "" "" "2023.09.26.14:17:14 Info: Interconnect is inserted between master alt_vip_vfr_0.avalon_master and slave hps_0.f2h_axi_slave because they have different clock source." {  } {  } 0 0 "2023.09.26.14:17:14 Info: Interconnect is inserted between master alt_vip_vfr_0.avalon_master and slave hps_0.f2h_axi_slave because they have different clock source." 0 0 "Shell" 0 -1 1695759434933 ""}
{ "Info" "" "" "2023.09.26.14:17:15 Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0" {  } {  } 0 0 "2023.09.26.14:17:15 Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0" 0 0 "Shell" 0 -1 1695759435299 ""}
{ "Info" "" "" "2023.09.26.14:17:15 Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0" {  } {  } 0 0 "2023.09.26.14:17:15 Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0" 0 0 "Shell" 0 -1 1695759435323 ""}
{ "Info" "" "" "2023.09.26.14:17:15 Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0" {  } {  } 0 0 "2023.09.26.14:17:15 Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0" 0 0 "Shell" 0 -1 1695759435339 ""}
{ "Info" "" "" "2023.09.26.14:17:15 Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1" {  } {  } 0 0 "2023.09.26.14:17:15 Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1" 0 0 "Shell" 0 -1 1695759435339 ""}
{ "Info" "" "" "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0" {  } {  } 0 0 "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0" 0 0 "Shell" 0 -1 1695759437016 ""}
{ "Info" "" "" "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux_002.src0 and cmd_mux_002.sink1" {  } {  } 0 0 "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux_002.src0 and cmd_mux_002.sink1" 0 0 "Shell" 0 -1 1695759437061 ""}
{ "Info" "" "" "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux_002.src1 and cmd_mux_003.sink1" {  } {  } 0 0 "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux_002.src1 and cmd_mux_003.sink1" 0 0 "Shell" 0 -1 1695759437061 ""}
{ "Info" "" "" "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux_002.src2 and cmd_mux_010.sink0" {  } {  } 0 0 "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux_002.src2 and cmd_mux_010.sink0" 0 0 "Shell" 0 -1 1695759437070 ""}
{ "Info" "" "" "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux_002.src3 and cmd_mux_011.sink0" {  } {  } 0 0 "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux_002.src3 and cmd_mux_011.sink0" 0 0 "Shell" 0 -1 1695759437070 ""}
{ "Info" "" "" "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux_002.src5 and cmd_mux_013.sink0" {  } {  } 0 0 "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux_002.src5 and cmd_mux_013.sink0" 0 0 "Shell" 0 -1 1695759437070 ""}
{ "Info" "" "" "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux_002.src6 and cmd_mux_014.sink0" {  } {  } 0 0 "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux_002.src6 and cmd_mux_014.sink0" 0 0 "Shell" 0 -1 1695759437079 ""}
{ "Info" "" "" "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux_002.src7 and cmd_mux_015.sink0" {  } {  } 0 0 "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux_002.src7 and cmd_mux_015.sink0" 0 0 "Shell" 0 -1 1695759437079 ""}
{ "Info" "" "" "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux_003.src0 and cmd_mux_002.sink2" {  } {  } 0 0 "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux_003.src0 and cmd_mux_002.sink2" 0 0 "Shell" 0 -1 1695759437079 ""}
{ "Info" "" "" "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux_003.src1 and cmd_mux_003.sink2" {  } {  } 0 0 "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux_003.src1 and cmd_mux_003.sink2" 0 0 "Shell" 0 -1 1695759437079 ""}
{ "Info" "" "" "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux_003.src2 and cmd_mux_010.sink1" {  } {  } 0 0 "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux_003.src2 and cmd_mux_010.sink1" 0 0 "Shell" 0 -1 1695759437088 ""}
{ "Info" "" "" "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux_003.src3 and cmd_mux_011.sink1" {  } {  } 0 0 "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux_003.src3 and cmd_mux_011.sink1" 0 0 "Shell" 0 -1 1695759437088 ""}
{ "Info" "" "" "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux_003.src5 and cmd_mux_013.sink1" {  } {  } 0 0 "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux_003.src5 and cmd_mux_013.sink1" 0 0 "Shell" 0 -1 1695759437088 ""}
{ "Info" "" "" "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux_003.src6 and cmd_mux_014.sink1" {  } {  } 0 0 "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux_003.src6 and cmd_mux_014.sink1" 0 0 "Shell" 0 -1 1695759437097 ""}
{ "Info" "" "" "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux_003.src7 and cmd_mux_015.sink1" {  } {  } 0 0 "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between cmd_demux_003.src7 and cmd_mux_015.sink1" 0 0 "Shell" 0 -1 1695759437097 ""}
{ "Info" "" "" "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1" {  } {  } 0 0 "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1" 0 0 "Shell" 0 -1 1695759437097 ""}
{ "Info" "" "" "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_002.src1 and rsp_mux_002.sink0" {  } {  } 0 0 "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_002.src1 and rsp_mux_002.sink0" 0 0 "Shell" 0 -1 1695759437097 ""}
{ "Info" "" "" "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_002.src2 and rsp_mux_003.sink0" {  } {  } 0 0 "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_002.src2 and rsp_mux_003.sink0" 0 0 "Shell" 0 -1 1695759437106 ""}
{ "Info" "" "" "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_002.sink1" {  } {  } 0 0 "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_002.sink1" 0 0 "Shell" 0 -1 1695759437106 ""}
{ "Info" "" "" "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_003.src2 and rsp_mux_003.sink1" {  } {  } 0 0 "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_003.src2 and rsp_mux_003.sink1" 0 0 "Shell" 0 -1 1695759437122 ""}
{ "Info" "" "" "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux_002.sink2" {  } {  } 0 0 "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux_002.sink2" 0 0 "Shell" 0 -1 1695759437122 ""}
{ "Info" "" "" "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_010.src1 and rsp_mux_003.sink2" {  } {  } 0 0 "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_010.src1 and rsp_mux_003.sink2" 0 0 "Shell" 0 -1 1695759437122 ""}
{ "Info" "" "" "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_011.src0 and rsp_mux_002.sink3" {  } {  } 0 0 "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_011.src0 and rsp_mux_002.sink3" 0 0 "Shell" 0 -1 1695759437131 ""}
{ "Info" "" "" "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_011.src1 and rsp_mux_003.sink3" {  } {  } 0 0 "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_011.src1 and rsp_mux_003.sink3" 0 0 "Shell" 0 -1 1695759437131 ""}
{ "Info" "" "" "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_013.src0 and rsp_mux_002.sink5" {  } {  } 0 0 "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_013.src0 and rsp_mux_002.sink5" 0 0 "Shell" 0 -1 1695759437131 ""}
{ "Info" "" "" "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_013.src1 and rsp_mux_003.sink5" {  } {  } 0 0 "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_013.src1 and rsp_mux_003.sink5" 0 0 "Shell" 0 -1 1695759437140 ""}
{ "Info" "" "" "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_014.src0 and rsp_mux_002.sink6" {  } {  } 0 0 "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_014.src0 and rsp_mux_002.sink6" 0 0 "Shell" 0 -1 1695759437140 ""}
{ "Info" "" "" "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_014.src1 and rsp_mux_003.sink6" {  } {  } 0 0 "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_014.src1 and rsp_mux_003.sink6" 0 0 "Shell" 0 -1 1695759437140 ""}
{ "Info" "" "" "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_015.src0 and rsp_mux_002.sink7" {  } {  } 0 0 "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_015.src0 and rsp_mux_002.sink7" 0 0 "Shell" 0 -1 1695759437149 ""}
{ "Info" "" "" "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_015.src1 and rsp_mux_003.sink7" {  } {  } 0 0 "2023.09.26.14:17:17 Info: Inserting clock-crossing logic between rsp_demux_015.src1 and rsp_mux_003.sink7" 0 0 "Shell" 0 -1 1695759437149 ""}
{ "Info" "" "" "2023.09.26.14:17:19 Info: Interconnect is inserted between master mm_clock_crossing_bridge_1.m0 and slave spi_0.spi_control_port because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2023.09.26.14:17:19 Info: Interconnect is inserted between master mm_clock_crossing_bridge_1.m0 and slave spi_0.spi_control_port because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1695759439662 ""}
{ "Info" "" "" "2023.09.26.14:17:19 Info: Interconnect is inserted between master mm_clock_crossing_bridge_1.m0 and slave spi_0.spi_control_port because the master has readdata signal 32 bit wide, but the slave is 16 bit wide." {  } {  } 0 0 "2023.09.26.14:17:19 Info: Interconnect is inserted between master mm_clock_crossing_bridge_1.m0 and slave spi_0.spi_control_port because the master has readdata signal 32 bit wide, but the slave is 16 bit wide." 0 0 "Shell" 0 -1 1695759439662 ""}
{ "Info" "" "" "2023.09.26.14:17:19 Info: Interconnect is inserted between master mm_clock_crossing_bridge_1.m0 and slave spi_0.spi_control_port because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2023.09.26.14:17:19 Info: Interconnect is inserted between master mm_clock_crossing_bridge_1.m0 and slave spi_0.spi_control_port because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1695759439662 ""}
{ "Info" "" "" "2023.09.26.14:17:19 Info: Interconnect is inserted between master mm_clock_crossing_bridge_1.m0 and slave spi_0.spi_control_port because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2023.09.26.14:17:19 Info: Interconnect is inserted between master mm_clock_crossing_bridge_1.m0 and slave spi_0.spi_control_port because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1695759439662 ""}
{ "Info" "" "" "2023.09.26.14:17:19 Info: Interconnect is inserted between master mm_clock_crossing_bridge_1.m0 and slave spi_0.spi_control_port because the master has writedata signal 32 bit wide, but the slave is 16 bit wide." {  } {  } 0 0 "2023.09.26.14:17:19 Info: Interconnect is inserted between master mm_clock_crossing_bridge_1.m0 and slave spi_0.spi_control_port because the master has writedata signal 32 bit wide, but the slave is 16 bit wide." 0 0 "Shell" 0 -1 1695759439662 ""}
{ "Info" "" "" "2023.09.26.14:17:19 Info: Interconnect is inserted between master mm_clock_crossing_bridge_1.m0 and slave spi_0.spi_control_port because the master has address signal 9 bit wide, but the slave is 3 bit wide." {  } {  } 0 0 "2023.09.26.14:17:19 Info: Interconnect is inserted between master mm_clock_crossing_bridge_1.m0 and slave spi_0.spi_control_port because the master has address signal 9 bit wide, but the slave is 3 bit wide." 0 0 "Shell" 0 -1 1695759439662 ""}
{ "Info" "" "" "2023.09.26.14:17:19 Info: Interconnect is inserted between master mm_clock_crossing_bridge_1.m0 and slave spi_0.spi_control_port because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2023.09.26.14:17:19 Info: Interconnect is inserted between master mm_clock_crossing_bridge_1.m0 and slave spi_0.spi_control_port because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1695759439662 ""}
{ "Info" "" "" "2023.09.26.14:17:19 Info: Interconnect is inserted between master mm_clock_crossing_bridge_1.m0 and slave spi_0.spi_control_port because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2023.09.26.14:17:19 Info: Interconnect is inserted between master mm_clock_crossing_bridge_1.m0 and slave spi_0.spi_control_port because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1695759439662 ""}
{ "Warning" "" "" "2023.09.26.14:17:20 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2023.09.26.14:17:20 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1695759440594 ""}
{ "Warning" "" "" "2023.09.26.14:17:20 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2023.09.26.14:17:20 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1695759440594 ""}
{ "Warning" "" "" "2023.09.26.14:17:20 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2023.09.26.14:17:20 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1695759440594 ""}
{ "Warning" "" "" "2023.09.26.14:17:20 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2023.09.26.14:17:20 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1695759440594 ""}
{ "Info" "" "" "2023.09.26.14:17:20 Info: avalon_st_adapter: Inserting data_format_adapter: data_format_adapter_0" {  } {  } 0 0 "2023.09.26.14:17:20 Info: avalon_st_adapter: Inserting data_format_adapter: data_format_adapter_0" 0 0 "Shell" 0 -1 1695759440886 ""}
{ "Info" "" "" "2023.09.26.14:17:20 Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0" {  } {  } 0 0 "2023.09.26.14:17:20 Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0" 0 0 "Shell" 0 -1 1695759440906 ""}
{ "Info" "" "" "2023.09.26.14:17:20 Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_1" {  } {  } 0 0 "2023.09.26.14:17:20 Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_1" 0 0 "Shell" 0 -1 1695759440914 ""}
{ "Error" "" "" "2023.09.26.14:17:20 Error: avalon_st_adapter.data_format_adapter_0: Both Input and Output Symbols Per beat cannot be equal to 0." {  } {  } 0 0 "2023.09.26.14:17:20 Error: avalon_st_adapter.data_format_adapter_0: Both Input and Output Symbols Per beat cannot be equal to 0." 0 0 "Shell" 0 -1 1695759440922 ""}
{ "Error" "" "" "2023.09.26.14:17:20 Error: avalon_st_adapter.data_format_adapter_0: Symbols Per Beat must be non-zero." {  } {  } 0 0 "2023.09.26.14:17:20 Error: avalon_st_adapter.data_format_adapter_0: Symbols Per Beat must be non-zero." 0 0 "Shell" 0 -1 1695759440922 ""}
{ "Error" "" "" "2023.09.26.14:17:20 Error: avalon_st_adapter.data_format_adapter_0: Symbols Per Beat must be non-zero." {  } {  } 0 0 "2023.09.26.14:17:20 Error: avalon_st_adapter.data_format_adapter_0: Symbols Per Beat must be non-zero." 0 0 "Shell" 0 -1 1695759440922 ""}
{ "Error" "" "" "2023.09.26.14:17:20 Error: avalon_st_adapter.data_format_adapter_0: Port out_data is not fully defined after elaboration" {  } {  } 0 0 "2023.09.26.14:17:20 Error: avalon_st_adapter.data_format_adapter_0: Port out_data is not fully defined after elaboration" 0 0 "Shell" 0 -1 1695759440922 ""}
{ "Error" "" "" "2023.09.26.14:17:20 Error: avalon_st_adapter.data_format_adapter_0: \"Data Symbols Per Beat\" (outSymbolsPerBeat) 0 is out of range: 1-32" {  } {  } 0 0 "2023.09.26.14:17:20 Error: avalon_st_adapter.data_format_adapter_0: \"Data Symbols Per Beat\" (outSymbolsPerBeat) 0 is out of range: 1-32" 0 0 "Shell" 0 -1 1695759440922 ""}
{ "Error" "" "" "2023.09.26.14:17:20 Error: avalon_st_adapter.data_format_adapter_0.out: data width (-1) must be a multiple of bitsPerSymbol (8)" {  } {  } 0 0 "2023.09.26.14:17:20 Error: avalon_st_adapter.data_format_adapter_0.out: data width (-1) must be a multiple of bitsPerSymbol (8)" 0 0 "Shell" 0 -1 1695759440922 ""}
{ "Warning" "" "" "2023.09.26.14:17:20 Warning: avalon_st_adapter.data_format_adapter_0.out: Signal out_data\[-1\] of type data must have width \[1-8192\]" {  } {  } 0 0 "2023.09.26.14:17:20 Warning: avalon_st_adapter.data_format_adapter_0.out: Signal out_data\[-1\] of type data must have width \[1-8192\]" 0 0 "Shell" 0 -1 1695759440922 ""}
{ "Error" "" "" "2023.09.26.14:17:20 Error: avalon_st_adapter.data_format_adapter_0.out: \"Symbols per beat  \" (symbolsPerBeat) 0 is out of range: 1-512" {  } {  } 0 0 "2023.09.26.14:17:20 Error: avalon_st_adapter.data_format_adapter_0.out: \"Symbols per beat  \" (symbolsPerBeat) 0 is out of range: 1-512" 0 0 "Shell" 0 -1 1695759440922 ""}
{ "Error" "" "" "2023.09.26.14:17:20 Error: avalon_st_adapter.timing_adapter_1: Bit width of data port for Input interface (-1) is less than bits per symbol(8) * symbols per beat(-1)." {  } {  } 0 0 "2023.09.26.14:17:20 Error: avalon_st_adapter.timing_adapter_1: Bit width of data port for Input interface (-1) is less than bits per symbol(8) * symbols per beat(-1)." 0 0 "Shell" 0 -1 1695759440922 ""}
{ "Error" "" "" "2023.09.26.14:17:20 Error: avalon_st_adapter.timing_adapter_1: Bit width of data port for Output interface (-1) is less than bits per symbol(8) * symbols per beat(-1)." {  } {  } 0 0 "2023.09.26.14:17:20 Error: avalon_st_adapter.timing_adapter_1: Bit width of data port for Output interface (-1) is less than bits per symbol(8) * symbols per beat(-1)." 0 0 "Shell" 0 -1 1695759440922 ""}
{ "Error" "" "" "2023.09.26.14:17:20 Error: avalon_st_adapter.timing_adapter_1: Port in_data is not fully defined after elaboration" {  } {  } 0 0 "2023.09.26.14:17:20 Error: avalon_st_adapter.timing_adapter_1: Port in_data is not fully defined after elaboration" 0 0 "Shell" 0 -1 1695759440922 ""}
{ "Error" "" "" "2023.09.26.14:17:20 Error: avalon_st_adapter.timing_adapter_1: Port out_data is not fully defined after elaboration" {  } {  } 0 0 "2023.09.26.14:17:20 Error: avalon_st_adapter.timing_adapter_1: Port out_data is not fully defined after elaboration" 0 0 "Shell" 0 -1 1695759440922 ""}
{ "Error" "" "" "2023.09.26.14:17:20 Error: avalon_st_adapter.timing_adapter_1: \"Data Symbols Per Beat\" (inSymbolsPerBeat) -1 is out of range: 1-512" {  } {  } 0 0 "2023.09.26.14:17:20 Error: avalon_st_adapter.timing_adapter_1: \"Data Symbols Per Beat\" (inSymbolsPerBeat) -1 is out of range: 1-512" 0 0 "Shell" 0 -1 1695759440922 ""}
{ "Error" "" "" "2023.09.26.14:17:20 Error: avalon_st_adapter.timing_adapter_1.in: data width (-1) must be a multiple of bitsPerSymbol (8)" {  } {  } 0 0 "2023.09.26.14:17:20 Error: avalon_st_adapter.timing_adapter_1.in: data width (-1) must be a multiple of bitsPerSymbol (8)" 0 0 "Shell" 0 -1 1695759440922 ""}
{ "Warning" "" "" "2023.09.26.14:17:20 Warning: avalon_st_adapter.timing_adapter_1.in: Signal in_data\[-1\] of type data must have width \[1-8192\]" {  } {  } 0 0 "2023.09.26.14:17:20 Warning: avalon_st_adapter.timing_adapter_1.in: Signal in_data\[-1\] of type data must have width \[1-8192\]" 0 0 "Shell" 0 -1 1695759440922 ""}
{ "Error" "" "" "2023.09.26.14:17:20 Error: avalon_st_adapter.timing_adapter_1.in: \"Symbols per beat  \" (symbolsPerBeat) -1 is out of range: 1-512" {  } {  } 0 0 "2023.09.26.14:17:20 Error: avalon_st_adapter.timing_adapter_1.in: \"Symbols per beat  \" (symbolsPerBeat) -1 is out of range: 1-512" 0 0 "Shell" 0 -1 1695759440931 ""}
{ "Error" "" "" "2023.09.26.14:17:20 Error: avalon_st_adapter.timing_adapter_1.out: data width (-1) must be a multiple of bitsPerSymbol (8)" {  } {  } 0 0 "2023.09.26.14:17:20 Error: avalon_st_adapter.timing_adapter_1.out: data width (-1) must be a multiple of bitsPerSymbol (8)" 0 0 "Shell" 0 -1 1695759440931 ""}
{ "Warning" "" "" "2023.09.26.14:17:20 Warning: avalon_st_adapter.timing_adapter_1.out: Signal out_data\[-1\] of type data must have width \[1-8192\]" {  } {  } 0 0 "2023.09.26.14:17:20 Warning: avalon_st_adapter.timing_adapter_1.out: Signal out_data\[-1\] of type data must have width \[1-8192\]" 0 0 "Shell" 0 -1 1695759440931 ""}
{ "Error" "" "" "2023.09.26.14:17:20 Error: avalon_st_adapter.timing_adapter_1.out: \"Symbols per beat  \" (symbolsPerBeat) -1 is out of range: 1-512" {  } {  } 0 0 "2023.09.26.14:17:20 Error: avalon_st_adapter.timing_adapter_1.out: \"Symbols per beat  \" (symbolsPerBeat) -1 is out of range: 1-512" 0 0 "Shell" 0 -1 1695759440931 ""}
{ "Error" "" "" "2023.09.26.14:17:20 Error: avalon_st_adapter: Port out_0_data is not fully defined after elaboration" {  } {  } 0 0 "2023.09.26.14:17:20 Error: avalon_st_adapter: Port out_0_data is not fully defined after elaboration" 0 0 "Shell" 0 -1 1695759440931 ""}
{ "Error" " $inBitsPerSymbol_value]"\n    (procedure "read_parameters_value" line 35)\n    invoked from within\n"read_parameters_value"\n    (procedure "composed" line 7)\n    invoked from within\n"composed"" "" "2023.09.26.14:17:21 Error: avalon_st_adapter_001: divide by zero\n    while executing\n\"expr \$inDataWidth_value / \$inBitsPerSymbol_value\"\n    invoked from within\n\"set inSymbolsPerBeat_value          \[expr \$inDataWidth_value " {  } {  } 0 0 "2023.09.26.14:17:21 Error: avalon_st_adapter_001: divide by zero\n    while executing\n\"expr \$inDataWidth_value / \$inBitsPerSymbol_value\"\n    invoked from within\n\"set inSymbolsPerBeat_value          \[expr \$inDataWidth_value " 0 0 "Shell" 0 -1 1695759441198 ""}
{ "Warning" "" "" "2023.09.26.14:17:21 Warning: avalon_st_adapter_001: This module has no ports or interfaces" {  } {  } 0 0 "2023.09.26.14:17:21 Warning: avalon_st_adapter_001: This module has no ports or interfaces" 0 0 "Shell" 0 -1 1695759441198 ""}
{ "Error" "" "" "2023.09.26.14:17:21 Error: null" {  } {  } 0 0 "2023.09.26.14:17:21 Error: null" 0 0 "Shell" 0 -1 1695759441198 ""}
{ "Info" "IIPMAN_IPRGEN_RESTORE_FILE" "DE1_SoC_QSYS.BAK.qsys DE1_SoC_QSYS.qsys " "Restoring file \"DE1_SoC_QSYS.BAK.qsys\" to \"DE1_SoC_QSYS.qsys\"" {  } {  } 0 11904 "Restoring file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1695759441334 ""}
{ "Error" "EIPMAN_IPRGEN_QSYS_UPGRADE_IP_CORES_FAILED" "DE1_SoC_QSYS.qsys " "Error upgrading Platform Designer file \"DE1_SoC_QSYS.qsys\"" {  } {  } 0 14923 "Error upgrading Platform Designer file \"%1!s!\"" 0 0 "Shell" 0 -1 1695759441334 ""}
{ "Error" "EIPMAN_IPRGEN_MANUAL_REGEN_QSYS_SYSTEM" "DE1_SoC_QSYS.qsys " "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"DE1_SoC_QSYS.qsys\" in Platform Designer" {  } {  } 0 11890 "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"%1!s!\" in Platform Designer" 0 0 "Shell" 0 -1 1695759441334 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1695759441511 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 26 s 15 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 26 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695759441511 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 26 14:17:21 2023 " "Processing ended: Tue Sep 26 14:17:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695759441511 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:26 " "Elapsed time: 00:01:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695759441511 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:02:32 " "Total CPU time (on all processors): 00:02:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695759441511 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1695759441511 ""}
