module Reg_16 (	input Clk, Reset, Load, Shift_En,
						input Shift_in,
						input [15:0] Data_in,
						output logic [15:0] Data_out,
						output logic Shift_out	)
	
	always_ff @ (posedge Clk) begin
		if (Reset)
			Data_out <= 16'b0;
		else if (Shift_EN)
			Data_out <= {Shift_In, Data_out[15:1]};
		else if (Load)
			Data_out <= Data_in
		end
	end
	
	assign Shift_out = Data_out[0]
			
			