modle scaner(clk,start,SWC,SWR,key)
input clk,start;
input [3:0]SWC;
output [3:0]SWR,key;
reg [1:0]count,state;
reg [3:0]key;
always @(posedge clk)
 if(start==1)
 begin
  count<=count+1;
  case(count)
  2'b00:begin SWR<=4'b0111; state=00 end
  2'b01:begin SWR<=4'b1011; state=01 end
  2'b10:begin SWR<=4'b1101; state=10 end
  2'b11:begin SWR<=4'b1110; state=11 end
  endcase
  
  case(state)
  2'b00:begin
   case(SWC)
	 4'b0111:key<=4'b0000
	 4'b1011:key<=4'b0001
	 4'b1101:key<=4'b0010
	 4'b1110:key<=4'b0011
   endcase
    end
  2'b01:begin
   case(SWC)
	 4'b0111:key<=4'b0100
	 4'b1011:key<=4'b0101
	 4'b1101:key<=4'b0110
	 4'b1110:key<=4'b0111
   endcase
    end
  2'b10:begin
   case(SWC)
	 4'b0111:key<=4'b1000
	 4'b1011:key<=4'b1001
	 4'b1101:key<=4'b1010
	 4'b1110:key<=4'b1011
   endcase
    end
  2'b11:begin
   case(SWC)
	 4'b0111:key<=4'b1100
	 4'b1011:key<=4'b1101
	 4'b1101:key<=4'b1110
	 4'b1110:key<=4'b1111
   endcase
    end
  endcase
 end

