\t (00:00:02) allegro 16.6-2015 S065 (v16-6-112FH) Windows 32
\t (00:00:02)     Journal start - Fri Jul 08 00:00:40 2016
\t (00:00:02)         Host=PSAI-PC User=psai Pid=3112 CPUs=4
\t (00:00:02) CmdLine= D:\Cadence\SPB_16.6\tools\pcb\bin\allegro.exe
\t (00:00:02) 
\t (00:00:04) Opening existing design...
\d (00:00:04) Design opened: E:/material/lool Inds Vibration/hardware/v2.0/pcb/vibration.brd
\i (00:00:05) trapsize 44273
\i (00:00:05) trapsize 43082
\i (00:00:05) trapsize 44478
\i (00:00:05) trapsize 37065
\i (00:00:05) trapsize 37065
\i (00:00:06) generaledit 
\i (00:00:07) exit 
\t (00:00:07)     Journal end - Fri Jul 08 00:00:45 2016
