SERNO,END_INSTANCE,END_CLOCK,START_CLOCK,START_INSTANCE,CDC_TYPE,SYNCHRONIZER,NUMBER_OF_SYNCHRONIZER_FFs,SAFE_CDC,DESCRIPTION
1,top_bf_0.delay_ctrl.x_ic\[15\][0],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_728_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
2,top_bf_0.delay_ctrl.x_ic\[15\][1],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_728_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
3,top_bf_0.delay_ctrl.x_ic\[15\][3],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_728_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
4,top_bf_0.delay_ctrl.x_ic\[14\][0],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_725_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
5,top_bf_0.delay_ctrl.x_ic\[14\][1],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_725_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
6,top_bf_0.delay_ctrl.x_ic\[14\][3],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_725_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
7,top_bf_0.delay_ctrl.x_ic\[13\][0],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_726_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
8,top_bf_0.delay_ctrl.x_ic\[13\][1],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_726_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
9,top_bf_0.delay_ctrl.x_ic\[13\][3],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_726_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
10,top_bf_0.delay_ctrl.x_ic\[12\][0],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_727_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
11,top_bf_0.delay_ctrl.x_ic\[12\][1],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_727_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
12,top_bf_0.delay_ctrl.x_ic\[12\][3],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_727_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
13,top_bf_0.delay_ctrl.x_ic\[11\][0],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_732_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
14,top_bf_0.delay_ctrl.x_ic\[11\][1],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_732_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
15,top_bf_0.delay_ctrl.x_ic\[11\][3],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_732_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
16,top_bf_0.delay_ctrl.x_ic\[10\][0],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_729_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
17,top_bf_0.delay_ctrl.x_ic\[10\][1],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_729_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
18,top_bf_0.delay_ctrl.x_ic\[10\][3],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_729_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
19,top_bf_0.delay_ctrl.x_ic\[9\][0],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_730_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
20,top_bf_0.delay_ctrl.x_ic\[9\][1],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_730_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
21,top_bf_0.delay_ctrl.x_ic\[9\][3],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_730_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
22,top_bf_0.delay_ctrl.x_ic\[8\][0],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_731_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
23,top_bf_0.delay_ctrl.x_ic\[8\][1],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_731_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
24,top_bf_0.delay_ctrl.x_ic\[8\][3],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_731_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
25,top_bf_0.delay_ctrl.x_ic\[7\][0],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_736_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
26,top_bf_0.delay_ctrl.x_ic\[7\][1],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_736_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
27,top_bf_0.delay_ctrl.x_ic\[7\][3],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_736_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
28,top_bf_0.delay_ctrl.x_ic\[6\][0],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_733_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
29,top_bf_0.delay_ctrl.x_ic\[6\][1],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_733_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
30,top_bf_0.delay_ctrl.x_ic\[6\][3],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_733_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
31,top_bf_0.delay_ctrl.x_ic\[5\][0],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_734_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
32,top_bf_0.delay_ctrl.x_ic\[5\][1],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_734_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
33,top_bf_0.delay_ctrl.x_ic\[5\][3],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_734_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
34,top_bf_0.delay_ctrl.x_ic\[4\][0],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_735_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
35,top_bf_0.delay_ctrl.x_ic\[4\][1],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_735_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
36,top_bf_0.delay_ctrl.x_ic\[4\][3],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_735_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
37,top_bf_0.delay_ctrl.x_ic\[3\][0],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_740_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
38,top_bf_0.delay_ctrl.x_ic\[3\][1],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_740_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
39,top_bf_0.delay_ctrl.x_ic\[3\][3],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_740_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
40,top_bf_0.delay_ctrl.x_ic\[2\][0],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_737_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
41,top_bf_0.delay_ctrl.x_ic\[2\][1],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_737_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
42,top_bf_0.delay_ctrl.x_ic\[2\][3],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_737_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
43,top_bf_0.delay_ctrl.x_ic\[1\][0],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_738_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
44,top_bf_0.delay_ctrl.x_ic\[1\][1],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_738_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
45,top_bf_0.delay_ctrl.x_ic\[1\][3],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_738_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
46,top_bf_0.delay_ctrl.x_ic\[0\][0],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_739_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
47,top_bf_0.delay_ctrl.x_ic\[0\][1],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_739_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
48,top_bf_0.delay_ctrl.x_ic\[0\][3],delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_739_inferred_clock,top|clk,top_bf_0.delay_ctrl.channel_idx[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
49,top_bf_0.delay_ctrl.delay_calc_arr\[8\]\.delay_calc_inst.dx[15:0],top|clk,delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_731_inferred_clock,top_bf_0.delay_ctrl.x_ic\[8\][0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
50,top_bf_0.delay_ctrl.delay_calc_arr\[8\]\.delay_calc_inst.next_state[0],delay_calc_0|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[8\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
51,top_bf_0.delay_ctrl.delay_calc_arr\[8\]\.delay_calc_inst.next_state[1],delay_calc_0|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[8\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
52,top_bf_0.delay_ctrl.delay_calc_arr\[8\]\.delay_calc_inst.next_state[2],delay_calc_0|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[8\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
53,top_bf_0.delay_ctrl.delay_calc_arr\[8\]\.delay_calc_inst.state[2:0],top|clk,delay_calc_0|N_20_inferred_clock,top_bf_0.delay_ctrl.delay_calc_arr\[8\]\.delay_calc_inst.next_state[1],Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
54,top_bf_0.delay_ctrl.delay_calc_arr\[3\]\.delay_calc_inst.dx[15:0],top|clk,delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_740_inferred_clock,top_bf_0.delay_ctrl.x_ic\[3\][0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
55,top_bf_0.delay_ctrl.delay_calc_arr\[3\]\.delay_calc_inst.next_state[0],delay_calc_1|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[3\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
56,top_bf_0.delay_ctrl.delay_calc_arr\[3\]\.delay_calc_inst.next_state[1],delay_calc_1|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[3\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
57,top_bf_0.delay_ctrl.delay_calc_arr\[3\]\.delay_calc_inst.next_state[2],delay_calc_1|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[3\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
58,top_bf_0.delay_ctrl.delay_calc_arr\[3\]\.delay_calc_inst.state[2:0],top|clk,delay_calc_1|N_20_inferred_clock,top_bf_0.delay_ctrl.delay_calc_arr\[3\]\.delay_calc_inst.next_state[1],Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
59,top_bf_0.delay_ctrl.delay_calc_arr\[7\]\.delay_calc_inst.dx[15:0],top|clk,delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_736_inferred_clock,top_bf_0.delay_ctrl.x_ic\[7\][0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
60,top_bf_0.delay_ctrl.delay_calc_arr\[7\]\.delay_calc_inst.next_state[0],delay_calc_2|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[7\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
61,top_bf_0.delay_ctrl.delay_calc_arr\[7\]\.delay_calc_inst.next_state[1],delay_calc_2|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[7\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
62,top_bf_0.delay_ctrl.delay_calc_arr\[7\]\.delay_calc_inst.next_state[2],delay_calc_2|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[7\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
63,top_bf_0.delay_ctrl.delay_calc_arr\[7\]\.delay_calc_inst.state[2:0],top|clk,delay_calc_2|N_20_inferred_clock,top_bf_0.delay_ctrl.delay_calc_arr\[7\]\.delay_calc_inst.next_state[1],Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
64,top_bf_0.delay_ctrl.delay_calc_arr\[5\]\.delay_calc_inst.dx[15:0],top|clk,delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_734_inferred_clock,top_bf_0.delay_ctrl.x_ic\[5\][0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
65,top_bf_0.delay_ctrl.delay_calc_arr\[5\]\.delay_calc_inst.next_state[0],delay_calc_3|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[5\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
66,top_bf_0.delay_ctrl.delay_calc_arr\[5\]\.delay_calc_inst.next_state[1],delay_calc_3|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[5\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
67,top_bf_0.delay_ctrl.delay_calc_arr\[5\]\.delay_calc_inst.next_state[2],delay_calc_3|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[5\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
68,top_bf_0.delay_ctrl.delay_calc_arr\[5\]\.delay_calc_inst.state[2:0],top|clk,delay_calc_3|N_20_inferred_clock,top_bf_0.delay_ctrl.delay_calc_arr\[5\]\.delay_calc_inst.next_state[0],Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
69,top_bf_0.delay_ctrl.delay_calc_arr\[6\]\.delay_calc_inst.dx[15:0],top|clk,delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_733_inferred_clock,top_bf_0.delay_ctrl.x_ic\[6\][0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
70,top_bf_0.delay_ctrl.delay_calc_arr\[6\]\.delay_calc_inst.next_state[0],delay_calc_4|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[6\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
71,top_bf_0.delay_ctrl.delay_calc_arr\[6\]\.delay_calc_inst.next_state[1],delay_calc_4|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[6\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
72,top_bf_0.delay_ctrl.delay_calc_arr\[6\]\.delay_calc_inst.next_state[2],delay_calc_4|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[6\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
73,top_bf_0.delay_ctrl.delay_calc_arr\[6\]\.delay_calc_inst.state[2:0],top|clk,delay_calc_4|N_20_inferred_clock,top_bf_0.delay_ctrl.delay_calc_arr\[6\]\.delay_calc_inst.next_state[1],Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
74,top_bf_0.delay_ctrl.delay_calc_arr\[13\]\.delay_calc_inst.dx[15:0],top|clk,delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_726_inferred_clock,top_bf_0.delay_ctrl.x_ic\[13\][0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
75,top_bf_0.delay_ctrl.delay_calc_arr\[13\]\.delay_calc_inst.next_state[0],delay_calc_5|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[13\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
76,top_bf_0.delay_ctrl.delay_calc_arr\[13\]\.delay_calc_inst.next_state[1],delay_calc_5|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[13\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
77,top_bf_0.delay_ctrl.delay_calc_arr\[13\]\.delay_calc_inst.next_state[2],delay_calc_5|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[13\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
78,top_bf_0.delay_ctrl.delay_calc_arr\[13\]\.delay_calc_inst.state[2:0],top|clk,delay_calc_5|N_20_inferred_clock,top_bf_0.delay_ctrl.delay_calc_arr\[13\]\.delay_calc_inst.next_state[0],Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
79,top_bf_0.delay_ctrl.delay_calc_arr\[14\]\.delay_calc_inst.dx[15:0],top|clk,delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_725_inferred_clock,top_bf_0.delay_ctrl.x_ic\[14\][0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
80,top_bf_0.delay_ctrl.delay_calc_arr\[14\]\.delay_calc_inst.next_state[0],delay_calc_6|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[14\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
81,top_bf_0.delay_ctrl.delay_calc_arr\[14\]\.delay_calc_inst.next_state[1],delay_calc_6|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[14\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
82,top_bf_0.delay_ctrl.delay_calc_arr\[14\]\.delay_calc_inst.next_state[2],delay_calc_6|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[14\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
83,top_bf_0.delay_ctrl.delay_calc_arr\[14\]\.delay_calc_inst.state[2:0],top|clk,delay_calc_6|N_20_inferred_clock,top_bf_0.delay_ctrl.delay_calc_arr\[14\]\.delay_calc_inst.next_state[1],Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
84,top_bf_0.delay_ctrl.delay_calc_arr\[12\]\.delay_calc_inst.dx[15:0],top|clk,delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_727_inferred_clock,top_bf_0.delay_ctrl.x_ic\[12\][0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
85,top_bf_0.delay_ctrl.delay_calc_arr\[12\]\.delay_calc_inst.next_state[0],delay_calc_7|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[12\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
86,top_bf_0.delay_ctrl.delay_calc_arr\[12\]\.delay_calc_inst.next_state[1],delay_calc_7|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[12\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
87,top_bf_0.delay_ctrl.delay_calc_arr\[12\]\.delay_calc_inst.next_state[2],delay_calc_7|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[12\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
88,top_bf_0.delay_ctrl.delay_calc_arr\[12\]\.delay_calc_inst.state[2:0],top|clk,delay_calc_7|N_20_inferred_clock,top_bf_0.delay_ctrl.delay_calc_arr\[12\]\.delay_calc_inst.next_state[1],Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
89,top_bf_0.delay_ctrl.delay_calc_arr\[2\]\.delay_calc_inst.dx[15:0],top|clk,delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_737_inferred_clock,top_bf_0.delay_ctrl.x_ic\[2\][0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
90,top_bf_0.delay_ctrl.delay_calc_arr\[2\]\.delay_calc_inst.next_state[0],delay_calc_8|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[2\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
91,top_bf_0.delay_ctrl.delay_calc_arr\[2\]\.delay_calc_inst.next_state[1],delay_calc_8|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[2\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
92,top_bf_0.delay_ctrl.delay_calc_arr\[2\]\.delay_calc_inst.next_state[2],delay_calc_8|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[2\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
93,top_bf_0.delay_ctrl.delay_calc_arr\[2\]\.delay_calc_inst.state[2:0],top|clk,delay_calc_8|N_20_inferred_clock,top_bf_0.delay_ctrl.delay_calc_arr\[2\]\.delay_calc_inst.next_state[1],Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
94,top_bf_0.delay_ctrl.delay_calc_arr\[9\]\.delay_calc_inst.dx[15:0],top|clk,delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_730_inferred_clock,top_bf_0.delay_ctrl.x_ic\[9\][0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
95,top_bf_0.delay_ctrl.delay_calc_arr\[9\]\.delay_calc_inst.next_state[0],delay_calc_9|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[9\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
96,top_bf_0.delay_ctrl.delay_calc_arr\[9\]\.delay_calc_inst.next_state[1],delay_calc_9|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[9\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
97,top_bf_0.delay_ctrl.delay_calc_arr\[9\]\.delay_calc_inst.next_state[2],delay_calc_9|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[9\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
98,top_bf_0.delay_ctrl.delay_calc_arr\[9\]\.delay_calc_inst.state[2:0],top|clk,delay_calc_9|N_20_inferred_clock,top_bf_0.delay_ctrl.delay_calc_arr\[9\]\.delay_calc_inst.next_state[1],Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
99,top_bf_0.delay_ctrl.delay_calc_arr\[0\]\.delay_calc_inst.dx[15:0],top|clk,delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_739_inferred_clock,top_bf_0.delay_ctrl.x_ic\[0\][0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
100,top_bf_0.delay_ctrl.delay_calc_arr\[0\]\.delay_calc_inst.next_state[0],delay_calc_10|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[0\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
101,top_bf_0.delay_ctrl.delay_calc_arr\[0\]\.delay_calc_inst.next_state[1],delay_calc_10|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[0\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
102,top_bf_0.delay_ctrl.delay_calc_arr\[0\]\.delay_calc_inst.next_state[2],delay_calc_10|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[0\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
103,top_bf_0.delay_ctrl.delay_calc_arr\[0\]\.delay_calc_inst.state[2:0],top|clk,delay_calc_10|N_20_inferred_clock,top_bf_0.delay_ctrl.delay_calc_arr\[0\]\.delay_calc_inst.next_state[0],Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
104,top_bf_0.delay_ctrl.delay_calc_arr\[1\]\.delay_calc_inst.dx[15:0],top|clk,delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_738_inferred_clock,top_bf_0.delay_ctrl.x_ic\[1\][0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
105,top_bf_0.delay_ctrl.delay_calc_arr\[1\]\.delay_calc_inst.next_state[0],delay_calc_11|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[1\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
106,top_bf_0.delay_ctrl.delay_calc_arr\[1\]\.delay_calc_inst.next_state[1],delay_calc_11|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[1\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
107,top_bf_0.delay_ctrl.delay_calc_arr\[1\]\.delay_calc_inst.next_state[2],delay_calc_11|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[1\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
108,top_bf_0.delay_ctrl.delay_calc_arr\[1\]\.delay_calc_inst.state[2:0],top|clk,delay_calc_11|N_20_inferred_clock,top_bf_0.delay_ctrl.delay_calc_arr\[1\]\.delay_calc_inst.next_state[1],Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
109,top_bf_0.delay_ctrl.delay_calc_arr\[15\]\.delay_calc_inst.dx[15:0],top|clk,delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_728_inferred_clock,top_bf_0.delay_ctrl.x_ic\[15\][0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
110,top_bf_0.delay_ctrl.delay_calc_arr\[15\]\.delay_calc_inst.next_state[0],delay_calc_12|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[15\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
111,top_bf_0.delay_ctrl.delay_calc_arr\[15\]\.delay_calc_inst.next_state[1],delay_calc_12|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[15\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
112,top_bf_0.delay_ctrl.delay_calc_arr\[15\]\.delay_calc_inst.next_state[2],delay_calc_12|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[15\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
113,top_bf_0.delay_ctrl.delay_calc_arr\[15\]\.delay_calc_inst.state[2:0],top|clk,delay_calc_12|N_20_inferred_clock,top_bf_0.delay_ctrl.delay_calc_arr\[15\]\.delay_calc_inst.next_state[1],Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
114,top_bf_0.delay_ctrl.delay_calc_arr\[11\]\.delay_calc_inst.dx[15:0],top|clk,delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_732_inferred_clock,top_bf_0.delay_ctrl.x_ic\[11\][0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
115,top_bf_0.delay_ctrl.delay_calc_arr\[11\]\.delay_calc_inst.next_state[0],delay_calc_13|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[11\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
116,top_bf_0.delay_ctrl.delay_calc_arr\[11\]\.delay_calc_inst.next_state[1],delay_calc_13|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[11\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
117,top_bf_0.delay_ctrl.delay_calc_arr\[11\]\.delay_calc_inst.next_state[2],delay_calc_13|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[11\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
118,top_bf_0.delay_ctrl.delay_calc_arr\[11\]\.delay_calc_inst.state[2:0],top|clk,delay_calc_13|N_20_inferred_clock,top_bf_0.delay_ctrl.delay_calc_arr\[11\]\.delay_calc_inst.next_state[2],Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
119,top_bf_0.delay_ctrl.delay_calc_arr\[4\]\.delay_calc_inst.dx[15:0],top|clk,delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_735_inferred_clock,top_bf_0.delay_ctrl.x_ic\[4\][0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
120,top_bf_0.delay_ctrl.delay_calc_arr\[4\]\.delay_calc_inst.next_state[0],delay_calc_14|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[4\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
121,top_bf_0.delay_ctrl.delay_calc_arr\[4\]\.delay_calc_inst.next_state[1],delay_calc_14|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[4\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
122,top_bf_0.delay_ctrl.delay_calc_arr\[4\]\.delay_calc_inst.next_state[2],delay_calc_14|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[4\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
123,top_bf_0.delay_ctrl.delay_calc_arr\[4\]\.delay_calc_inst.state[2:0],top|clk,delay_calc_14|N_20_inferred_clock,top_bf_0.delay_ctrl.delay_calc_arr\[4\]\.delay_calc_inst.next_state[1],Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
124,top_bf_0.delay_ctrl.delay_calc_arr\[10\]\.delay_calc_inst.dx[15:0],top|clk,delay_con_16s_16s_256s_0s_1s_2s_3s_4s_5s_6s|N_729_inferred_clock,top_bf_0.delay_ctrl.x_ic\[10\][0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
125,top_bf_0.delay_ctrl.delay_calc_arr\[10\]\.delay_calc_inst.next_state[0],delay_calc_15|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[10\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
126,top_bf_0.delay_ctrl.delay_calc_arr\[10\]\.delay_calc_inst.next_state[1],delay_calc_15|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[10\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
127,top_bf_0.delay_ctrl.delay_calc_arr\[10\]\.delay_calc_inst.next_state[2],delay_calc_15|N_20_inferred_clock,top|clk,top_bf_0.delay_ctrl.delay_calc_arr\[10\]\.delay_calc_inst.state[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
128,top_bf_0.delay_ctrl.delay_calc_arr\[10\]\.delay_calc_inst.state[2:0],top|clk,delay_calc_15|N_20_inferred_clock,top_bf_0.delay_ctrl.delay_calc_arr\[10\]\.delay_calc_inst.next_state[1],Different Clock Domains,NO,0,NO,No synchronizer circuit detected.