$comment
	File created using the following command:
		vcd file VHDLDemo.msim.vcd -direction
$end
$date
	Sat Mar 18 20:12:42 2023
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module gatedemo_vhd_vec_tst $end
$var wire 1 ! LEDR [0] $end
$var wire 1 " SW [1] $end
$var wire 1 # SW [0] $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var wire 1 ' devoe $end
$var wire 1 ( devclrn $end
$var wire 1 ) devpor $end
$var wire 1 * ww_devoe $end
$var wire 1 + ww_devclrn $end
$var wire 1 , ww_devpor $end
$var wire 1 - ww_SW [1] $end
$var wire 1 . ww_SW [0] $end
$var wire 1 / ww_LEDR [0] $end
$var wire 1 0 \LEDR[0]~output_o\ $end
$var wire 1 1 \SW[1]~input_o\ $end
$var wire 1 2 \SW[0]~input_o\ $end
$var wire 1 3 \system_core|and_gate|outPort~combout\ $end
$var wire 1 4 \system_core|and_gate|ALT_INV_outPort~combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
1%
x&
1'
1(
1)
1*
1+
1,
10
01
02
03
14
0"
0#
1!
0-
0.
1/
$end
#20000
1#
1.
12
#120000
1"
1-
11
13
04
00
0/
0!
#140000
0#
0.
02
03
14
10
1/
1!
#260000
0"
0-
01
#360000
1"
1#
1.
1-
11
12
13
04
00
0/
0!
#540000
0"
0#
0.
0-
01
02
03
14
10
1/
1!
#1000000
