{
  "module_name": "pipeline.json",
  "hash_id": "4a2da443e01f888c840914c1860d935146c20109e64ba43afd22224f79dafbec",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/powerpc/power8/pipeline.json",
  "human_readable_source": "[\n  {\n    \"EventCode\": \"0x100f2\",\n    \"EventName\": \"PM_1PLUS_PPC_CMPL\",\n    \"BriefDescription\": \"1 or more ppc insts finished\",\n    \"PublicDescription\": \"1 or more ppc insts finished (completed)\"\n  },\n  {\n    \"EventCode\": \"0x400f2\",\n    \"EventName\": \"PM_1PLUS_PPC_DISP\",\n    \"BriefDescription\": \"Cycles at least one Instr Dispatched\",\n    \"PublicDescription\": \"Cycles at least one Instr Dispatched. Could be a group with only microcode. Issue HW016521\"\n  },\n  {\n    \"EventCode\": \"0x100fa\",\n    \"EventName\": \"PM_ANY_THRD_RUN_CYC\",\n    \"BriefDescription\": \"One of threads in run_cycles\",\n    \"PublicDescription\": \"Any thread in run_cycles (was one thread in run_cycles)\"\n  },\n  {\n    \"EventCode\": \"0x4000a\",\n    \"EventName\": \"PM_CMPLU_STALL\",\n    \"BriefDescription\": \"Completion stall\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4d018\",\n    \"EventName\": \"PM_CMPLU_STALL_BRU\",\n    \"BriefDescription\": \"Completion stall due to a Branch Unit\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2c012\",\n    \"EventName\": \"PM_CMPLU_STALL_DCACHE_MISS\",\n    \"BriefDescription\": \"Completion stall by Dcache miss\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2c018\",\n    \"EventName\": \"PM_CMPLU_STALL_DMISS_L21_L31\",\n    \"BriefDescription\": \"Completion stall by Dcache miss which resolved on chip ( excluding local L2/L3)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2c016\",\n    \"EventName\": \"PM_CMPLU_STALL_DMISS_L2L3\",\n    \"BriefDescription\": \"Completion stall by Dcache miss which resolved in L2/L3\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4c016\",\n    \"EventName\": \"PM_CMPLU_STALL_DMISS_L2L3_CONFLICT\",\n    \"BriefDescription\": \"Completion stall due to cache miss that resolves in the L2 or L3 with a conflict\",\n    \"PublicDescription\": \"Completion stall due to cache miss resolving in core's L2/L3 with a conflict\"\n  },\n  {\n    \"EventCode\": \"0x4c01a\",\n    \"EventName\": \"PM_CMPLU_STALL_DMISS_L3MISS\",\n    \"BriefDescription\": \"Completion stall due to cache miss resolving missed the L3\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4c018\",\n    \"EventName\": \"PM_CMPLU_STALL_DMISS_LMEM\",\n    \"BriefDescription\": \"Completion stall due to cache miss that resolves in local memory\",\n    \"PublicDescription\": \"Completion stall due to cache miss resolving in core's Local Memory\"\n  },\n  {\n    \"EventCode\": \"0x2c01c\",\n    \"EventName\": \"PM_CMPLU_STALL_DMISS_REMOTE\",\n    \"BriefDescription\": \"Completion stall by Dcache miss which resolved from remote chip (cache or memory)\",\n    \"PublicDescription\": \"Completion stall by Dcache miss which resolved on chip ( excluding local L2/L3)\"\n  },\n  {\n    \"EventCode\": \"0x4c012\",\n    \"EventName\": \"PM_CMPLU_STALL_ERAT_MISS\",\n    \"BriefDescription\": \"Completion stall due to LSU reject ERAT miss\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4d016\",\n    \"EventName\": \"PM_CMPLU_STALL_FXLONG\",\n    \"BriefDescription\": \"Completion stall due to a long latency fixed point instruction\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2d016\",\n    \"EventName\": \"PM_CMPLU_STALL_FXU\",\n    \"BriefDescription\": \"Completion stall due to FXU\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x30036\",\n    \"EventName\": \"PM_CMPLU_STALL_HWSYNC\",\n    \"BriefDescription\": \"completion stall due to hwsync\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4d014\",\n    \"EventName\": \"PM_CMPLU_STALL_LOAD_FINISH\",\n    \"BriefDescription\": \"Completion stall due to a Load finish\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2c010\",\n    \"EventName\": \"PM_CMPLU_STALL_LSU\",\n    \"BriefDescription\": \"Completion stall by LSU instruction\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x10036\",\n    \"EventName\": \"PM_CMPLU_STALL_LWSYNC\",\n    \"BriefDescription\": \"completion stall due to isync/lwsync\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x30006\",\n    \"EventName\": \"PM_CMPLU_STALL_OTHER_CMPL\",\n    \"BriefDescription\": \"Instructions core completed while this tread was stalled\",\n    \"PublicDescription\": \"Instructions core completed while this thread was stalled\"\n  },\n  {\n    \"EventCode\": \"0x4c01c\",\n    \"EventName\": \"PM_CMPLU_STALL_ST_FWD\",\n    \"BriefDescription\": \"Completion stall due to store forward\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1001c\",\n    \"EventName\": \"PM_CMPLU_STALL_THRD\",\n    \"BriefDescription\": \"Completion Stalled due to thread conflict. Group ready to complete but it was another thread's turn\",\n    \"PublicDescription\": \"Completion stall due to thread conflict\"\n  },\n  {\n    \"EventCode\": \"0x1e\",\n    \"EventName\": \"PM_CYC\",\n    \"BriefDescription\": \"Cycles\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x10006\",\n    \"EventName\": \"PM_DISP_HELD\",\n    \"BriefDescription\": \"Dispatch Held\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4003c\",\n    \"EventName\": \"PM_DISP_HELD_SYNC_HOLD\",\n    \"BriefDescription\": \"Dispatch held due to SYNC hold\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x200f8\",\n    \"EventName\": \"PM_EXT_INT\",\n    \"BriefDescription\": \"external interrupt\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x400f8\",\n    \"EventName\": \"PM_FLUSH\",\n    \"BriefDescription\": \"Flush (any type)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x30012\",\n    \"EventName\": \"PM_FLUSH_COMPLETION\",\n    \"BriefDescription\": \"Completion Flush\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3000c\",\n    \"EventName\": \"PM_FREQ_DOWN\",\n    \"BriefDescription\": \"Power Management: Below Threshold B\",\n    \"PublicDescription\": \"Frequency is being slewed down due to Power Management\"\n  },\n  {\n    \"EventCode\": \"0x4000c\",\n    \"EventName\": \"PM_FREQ_UP\",\n    \"BriefDescription\": \"Power Management: Above Threshold A\",\n    \"PublicDescription\": \"Frequency is being slewed up due to Power Management\"\n  },\n  {\n    \"EventCode\": \"0x2000a\",\n    \"EventName\": \"PM_HV_CYC\",\n    \"BriefDescription\": \"Cycles in which msr_hv is high. Note that this event does not take msr_pr into consideration\",\n    \"PublicDescription\": \"cycles in hypervisor mode\"\n  },\n  {\n    \"EventCode\": \"0x3405e\",\n    \"EventName\": \"PM_IFETCH_THROTTLE\",\n    \"BriefDescription\": \"Cycles in which Instruction fetch throttle was active\",\n    \"PublicDescription\": \"Cycles instruction fecth was throttled in IFU\"\n  },\n  {\n    \"EventCode\": \"0x10014\",\n    \"EventName\": \"PM_IOPS_CMPL\",\n    \"BriefDescription\": \"Internal Operations completed\",\n    \"PublicDescription\": \"IOPS Completed\"\n  },\n  {\n    \"EventCode\": \"0x3c058\",\n    \"EventName\": \"PM_LARX_FIN\",\n    \"BriefDescription\": \"Larx finished\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1002e\",\n    \"EventName\": \"PM_LD_CMPL\",\n    \"BriefDescription\": \"count of Loads completed\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x10062\",\n    \"EventName\": \"PM_LD_L3MISS_PEND_CYC\",\n    \"BriefDescription\": \"Cycles L3 miss was pending for this thread\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x30066\",\n    \"EventName\": \"PM_LSU_FIN\",\n    \"BriefDescription\": \"LSU Finished an instruction (up to 2 per cycle)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2003e\",\n    \"EventName\": \"PM_LSU_LMQ_SRQ_EMPTY_CYC\",\n    \"BriefDescription\": \"LSU empty (lmq and srq empty)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2e05c\",\n    \"EventName\": \"PM_LSU_REJECT_ERAT_MISS\",\n    \"BriefDescription\": \"LSU Reject due to ERAT (up to 4 per cycles)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x4e05c\",\n    \"EventName\": \"PM_LSU_REJECT_LHS\",\n    \"BriefDescription\": \"LSU Reject due to LHS (up to 4 per cycle)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1e05c\",\n    \"EventName\": \"PM_LSU_REJECT_LMQ_FULL\",\n    \"BriefDescription\": \"LSU reject due to LMQ full ( 4 per cycle)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1001a\",\n    \"EventName\": \"PM_LSU_SRQ_FULL_CYC\",\n    \"BriefDescription\": \"Storage Queue is full and is blocking dispatch\",\n    \"PublicDescription\": \"SRQ is Full\"\n  },\n  {\n    \"EventCode\": \"0x40014\",\n    \"EventName\": \"PM_PROBE_NOP_DISP\",\n    \"BriefDescription\": \"ProbeNops dispatched\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x600f4\",\n    \"EventName\": \"PM_RUN_CYC\",\n    \"BriefDescription\": \"Run_cycles\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x3006c\",\n    \"EventName\": \"PM_RUN_CYC_SMT2_MODE\",\n    \"BriefDescription\": \"Cycles run latch is set and core is in SMT2 mode\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2006c\",\n    \"EventName\": \"PM_RUN_CYC_SMT4_MODE\",\n    \"BriefDescription\": \"cycles this threads run latch is set and the core is in SMT4 mode\",\n    \"PublicDescription\": \"Cycles run latch is set and core is in SMT4 mode\"\n  },\n  {\n    \"EventCode\": \"0x1006c\",\n    \"EventName\": \"PM_RUN_CYC_ST_MODE\",\n    \"BriefDescription\": \"Cycles run latch is set and core is in ST mode\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x500fa\",\n    \"EventName\": \"PM_RUN_INST_CMPL\",\n    \"BriefDescription\": \"Run_Instructions\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x1e058\",\n    \"EventName\": \"PM_STCX_FAIL\",\n    \"BriefDescription\": \"stcx failed\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x20016\",\n    \"EventName\": \"PM_ST_CMPL\",\n    \"BriefDescription\": \"Store completion count\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x200f0\",\n    \"EventName\": \"PM_ST_FIN\",\n    \"BriefDescription\": \"Store Instructions Finished\",\n    \"PublicDescription\": \"Store Instructions Finished (store sent to nest)\"\n  },\n  {\n    \"EventCode\": \"0x20018\",\n    \"EventName\": \"PM_ST_FWD\",\n    \"BriefDescription\": \"Store forwards that finished\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x10026\",\n    \"EventName\": \"PM_TABLEWALK_CYC\",\n    \"BriefDescription\": \"Cycles when a tablewalk (I or D) is active\",\n    \"PublicDescription\": \"Tablewalk Active\"\n  },\n  {\n    \"EventCode\": \"0x300f8\",\n    \"EventName\": \"PM_TB_BIT_TRANS\",\n    \"BriefDescription\": \"timebase event\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2000c\",\n    \"EventName\": \"PM_THRD_ALL_RUN_CYC\",\n    \"BriefDescription\": \"All Threads in Run_cycles (was both threads in run_cycles)\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x30058\",\n    \"EventName\": \"PM_TLBIE_FIN\",\n    \"BriefDescription\": \"tlbie finished\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x10060\",\n    \"EventName\": \"PM_TM_TRANS_RUN_CYC\",\n    \"BriefDescription\": \"run cycles in transactional state\",\n    \"PublicDescription\": \"\"\n  },\n  {\n    \"EventCode\": \"0x2e012\",\n    \"EventName\": \"PM_TM_TX_PASS_RUN_CYC\",\n    \"BriefDescription\": \"cycles spent in successful transactions\",\n    \"PublicDescription\": \"run cycles spent in successful transactions\"\n  }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}