INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:06:42 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.018ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/ldq_addr_2_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.105ns period=4.210ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/ldq_data_2_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.105ns period=4.210ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.210ns  (clk rise@4.210ns - clk rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 1.001ns (25.036%)  route 2.997ns (74.964%))
  Logic Levels:           10  (CARRY4=2 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.693 - 4.210 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1801, unset)         0.508     0.508    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X8Y157         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_addr_2_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y157         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  lsq3/handshake_lsq_lsq3_core/ldq_addr_2_q_reg[0]/Q
                         net (fo=7, routed)           0.615     1.377    lsq3/handshake_lsq_lsq3_core/ldq_addr_2_q[0]
    SLICE_X9Y154         LUT6 (Prop_lut6_I0_O)        0.043     1.420 r  lsq3/handshake_lsq_lsq3_core/s_storeEn_INST_0_i_42/O
                         net (fo=1, routed)           0.187     1.607    lsq3/handshake_lsq_lsq3_core/s_storeEn_INST_0_i_42_n_0
    SLICE_X10Y153        LUT5 (Prop_lut5_I2_O)        0.043     1.650 f  lsq3/handshake_lsq_lsq3_core/s_storeEn_INST_0_i_27/O
                         net (fo=4, routed)           0.316     1.966    lsq3/handshake_lsq_lsq3_core/s_storeEn_INST_0_i_27_n_0
    SLICE_X13Y152        LUT4 (Prop_lut4_I1_O)        0.043     2.009 f  lsq3/handshake_lsq_lsq3_core/s_loadEn_INST_0_i_41/O
                         net (fo=5, routed)           0.403     2.412    lsq3/handshake_lsq_lsq3_core/ld_st_conflict_2_4
    SLICE_X14Y154        LUT1 (Prop_lut1_I0_O)        0.043     2.455 r  lsq3/handshake_lsq_lsq3_core/ldq_data_2_q[31]_i_13__0/O
                         net (fo=1, routed)           0.000     2.455    lsq3/handshake_lsq_lsq3_core/ldq_data_2_q[31]_i_13__0_n_0
    SLICE_X14Y154        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     2.628 r  lsq3/handshake_lsq_lsq3_core/ldq_data_2_q_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.628    lsq3/handshake_lsq_lsq3_core/ldq_data_2_q_reg[31]_i_7_n_0
    SLICE_X14Y155        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     2.780 f  lsq3/handshake_lsq_lsq3_core/ldq_data_2_q_reg[31]_i_9__0/O[1]
                         net (fo=1, routed)           0.296     3.076    lsq3/handshake_lsq_lsq3_core/TEMP_36_double_out1[9]
    SLICE_X17Y155        LUT3 (Prop_lut3_I0_O)        0.121     3.197 f  lsq3/handshake_lsq_lsq3_core/ldq_data_2_q[28]_i_4__0/O
                         net (fo=33, routed)          0.208     3.405    lsq3/handshake_lsq_lsq3_core/ldq_data_2_q[28]_i_4__0_n_0
    SLICE_X18Y154        LUT6 (Prop_lut6_I0_O)        0.043     3.448 r  lsq3/handshake_lsq_lsq3_core/ldq_issue_2_q_i_4__0/O
                         net (fo=1, routed)           0.412     3.860    lsq3/handshake_lsq_lsq3_core/ldq_issue_2_q_i_4__0_n_0
    SLICE_X17Y154        LUT6 (Prop_lut6_I1_O)        0.043     3.903 r  lsq3/handshake_lsq_lsq3_core/ldq_issue_2_q_i_2__0/O
                         net (fo=2, routed)           0.185     4.088    lsq3/handshake_lsq_lsq3_core/ldq_issue_2_q_i_2__0_n_0
    SLICE_X15Y155        LUT5 (Prop_lut5_I0_O)        0.043     4.131 r  lsq3/handshake_lsq_lsq3_core/ldq_data_2_q[31]_i_1__0/O
                         net (fo=33, routed)          0.375     4.506    lsq3/handshake_lsq_lsq3_core/p_17_in
    SLICE_X18Y154        FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_data_2_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.210     4.210 r  
                                                      0.000     4.210 r  clk (IN)
                         net (fo=1801, unset)         0.483     4.693    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X18Y154        FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_data_2_q_reg[6]/C
                         clock pessimism              0.000     4.693    
                         clock uncertainty           -0.035     4.657    
    SLICE_X18Y154        FDRE (Setup_fdre_C_CE)      -0.169     4.488    lsq3/handshake_lsq_lsq3_core/ldq_data_2_q_reg[6]
  -------------------------------------------------------------------
                         required time                          4.488    
                         arrival time                          -4.506    
  -------------------------------------------------------------------
                         slack                                 -0.018    




