[p LITE_MODE AUTOSTATIC PIC14 PICREGULAR PICMID ]
[d version 1.1 ]
[d edition pro ]
[d chip 16F690 ]
[d frameptr 6 ]
"62 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\float.c
[v ___ftpack __ftpack `(f  1 e 3 0 ]
"86 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\common\ftadd.c
[v ___ftadd __ftadd `(f  1 e 3 0 ]
"6 C:\Program Files (x86)\Microchip\xc8\v1.38\sources\pic\eeprom.c
[v _eecpymem eecpymem `(v  1 e 1 0 ]
"39
[v _memcpyee memcpyee `(v  1 e 1 0 ]
"33 C:\Users\Federico\Documents\PIC Projects\test_PickKit2.X\newmain.c
[v _Timer_int Timer_int `II(v  1 e 1 0 ]
"43
[v _main main `(v  1 e 1 0 ]
"55 C:\Program Files (x86)\Microchip\xc8\v1.38\include\pic16f690.h
[v _TMR0 TMR0 `VEuc  1 e 1 @1 ]
"247
[v _PORTC PORTC `VEuc  1 e 1 @7 ]
[s S19 . 1 `uc 1 RABIF 1 0 :1:0 
`uc 1 INTF 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 RABIE 1 0 :1:3 
`uc 1 INTE 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
"331
[u S28 . 1 `S19 1 . 1 0 ]
[v _INTCONbits INTCONbits `VES28  1 e 1 @11 ]
"1043
[v _ADRESH ADRESH `VEuc  1 e 1 @30 ]
"1049
[v _ADCON0 ADCON0 `VEuc  1 e 1 @31 ]
[s S49 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
`uc 1 VCFG 1 0 :1:6 
`uc 1 ADFM 1 0 :1:7 
]
"1079
[s S55 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
]
[s S62 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S65 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
]
[u S68 . 1 `S49 1 . 1 0 `S55 1 . 1 0 `S62 1 . 1 0 `S65 1 . 1 0 ]
[v _ADCON0bits ADCON0bits `VES68  1 e 1 @31 ]
"1143
[v _OPTION_REG OPTION_REG `VEuc  1 e 1 @129 ]
"1212
[v _TRISA TRISA `VEuc  1 e 1 @133 ]
"1299
[v _TRISC TRISC `VEuc  1 e 1 @135 ]
"1505
[v _OSCCON OSCCON `VEuc  1 e 1 @143 ]
"2542
[v _ADRESL ADRESL `VEuc  1 e 1 @158 ]
"2548
[v _ADCON1 ADCON1 `VEuc  1 e 1 @159 ]
"2938
[v _ANSEL ANSEL `VEuc  1 e 1 @286 ]
"29 C:\Users\Federico\Documents\PIC Projects\test_PickKit2.X\newmain.c
[v _TMR_Counter TMR_Counter `uc  1 e 1 0 ]
"43
[v _main main `(v  1 e 1 0 ]
{
[s S116 . 2 `uc 1 LSB 1 0 `uc 1 MSB 1 1 ]
"55
[u S119 ADC 2 `i 1 Result 2 0 `S116 1 . 2 0 ]
[v main@ADC_Result ADC_Result `S119  1 a 2 6 ]
"46
[v main@DATA DATA `uc  1 a 1 8 ]
[v main@Timer Timer `uc  1 a 1 5 ]
"106
} 0
"33
[v _Timer_int Timer_int `II(v  1 e 1 0 ]
{
"40
} 0
