{"vcs1":{"timestamp_begin":1730440245.262634483, "rt":1.62, "ut":0.45, "st":0.31}}
{"vcselab":{"timestamp_begin":1730440246.976631326, "rt":1.23, "ut":0.24, "st":0.18}}
{"link":{"timestamp_begin":1730440248.292791002, "rt":0.43, "ut":0.19, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730440244.422705303}
{"VCS_COMP_START_TIME": 1730440244.422705303}
{"VCS_COMP_END_TIME": 1730440249.980417527}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 331024}}
{"stitch_vcselab": {"peak_mem": 223360}}
