=====
SETUP
2.638
7.815
10.453
sys_clk_ibuf
0.000
2.088
uart_tx_inst/state_0_s3
5.333
5.565
uart_tx_inst/tx_ready_s20
5.742
6.259
n1051_s2
6.937
7.486
tx_data_0_s0
7.815
=====
SETUP
2.638
7.815
10.453
sys_clk_ibuf
0.000
2.088
uart_tx_inst/state_0_s3
5.333
5.565
uart_tx_inst/tx_ready_s20
5.742
6.259
n1051_s2
6.937
7.486
tx_data_1_s0
7.815
=====
SETUP
2.810
7.643
10.453
sys_clk_ibuf
0.000
2.088
uart_tx_inst/state_0_s3
5.333
5.565
uart_tx_inst/tx_ready_s20
5.742
6.259
n1051_s2
6.937
7.486
tx_data_2_s0
7.643
=====
SETUP
2.810
7.643
10.453
sys_clk_ibuf
0.000
2.088
uart_tx_inst/state_0_s3
5.333
5.565
uart_tx_inst/tx_ready_s20
5.742
6.259
n1051_s2
6.937
7.486
tx_data_3_s0
7.643
=====
SETUP
2.810
7.643
10.453
sys_clk_ibuf
0.000
2.088
uart_tx_inst/state_0_s3
5.333
5.565
uart_tx_inst/tx_ready_s20
5.742
6.259
n1051_s2
6.937
7.486
tx_data_4_s0
7.643
=====
SETUP
2.810
7.643
10.453
sys_clk_ibuf
0.000
2.088
uart_tx_inst/state_0_s3
5.333
5.565
uart_tx_inst/tx_ready_s20
5.742
6.259
n1051_s2
6.937
7.486
tx_data_5_s0
7.643
=====
SETUP
2.810
7.643
10.453
sys_clk_ibuf
0.000
2.088
uart_tx_inst/state_0_s3
5.333
5.565
uart_tx_inst/tx_ready_s20
5.742
6.259
n1051_s2
6.937
7.486
tx_data_6_s0
7.643
=====
SETUP
2.810
7.643
10.453
sys_clk_ibuf
0.000
2.088
uart_tx_inst/state_0_s3
5.333
5.565
uart_tx_inst/tx_ready_s20
5.742
6.259
n1051_s2
6.937
7.486
tx_data_7_s0
7.643
=====
SETUP
3.026
12.237
15.263
SCTL_n_ibuf
5.000
7.314
tx_data_0_s0
10.523
10.755
uart_tx_inst/n57_s14
11.667
12.237
uart_tx_inst/send_buf_1_s2
12.237
=====
SETUP
3.102
12.161
15.263
SCTL_n_ibuf
5.000
7.314
tx_data_4_s0
10.523
10.755
uart_tx_inst/n53_s14
11.591
12.161
uart_tx_inst/send_buf_5_s2
12.161
=====
SETUP
3.207
17.246
20.453
ALE_n_ibuf
5.000
7.314
DAL_latched_8_s0
11.350
11.582
mem_lo_mem_lo_1_4_s
17.246
=====
SETUP
3.273
11.990
15.263
SCTL_n_ibuf
5.000
7.314
tx_data_3_s0
10.523
10.755
uart_tx_inst/n54_s14
11.441
11.990
uart_tx_inst/send_buf_4_s2
11.990
=====
SETUP
3.283
11.980
15.263
SCTL_n_ibuf
5.000
7.314
tx_data_1_s0
10.523
10.755
uart_tx_inst/n56_s14
11.518
11.980
uart_tx_inst/send_buf_2_s2
11.980
=====
SETUP
3.352
11.911
15.263
BUFCTL_n_ibuf
5.000
7.314
rx_clear_s0
10.794
11.025
uart_rx_inst/n50_s1
11.197
11.767
uart_rx_inst/rx_data_ready_s0
11.911
=====
SETUP
3.418
11.845
15.263
SCTL_n_ibuf
5.000
7.314
tx_data_5_s0
10.523
10.755
uart_tx_inst/n52_s14
11.275
11.845
uart_tx_inst/send_buf_6_s2
11.845
=====
SETUP
3.439
11.824
15.263
SCTL_n_ibuf
5.000
7.314
tx_data_7_s0
10.523
10.755
uart_tx_inst/n50_s14
11.275
11.824
uart_tx_inst/send_buf_8_s2
11.824
=====
SETUP
3.450
17.003
20.453
ALE_n_ibuf
5.000
7.314
DAL_latched_8_s0
11.350
11.582
mem_lo_mem_lo_1_2_s
17.003
=====
SETUP
3.617
11.646
15.263
SCTL_n_ibuf
5.000
7.314
tx_data_2_s0
10.523
10.755
uart_tx_inst/n55_s14
11.275
11.646
uart_tx_inst/send_buf_3_s2
11.646
=====
SETUP
3.617
11.646
15.263
SCTL_n_ibuf
5.000
7.314
tx_data_6_s0
10.523
10.755
uart_tx_inst/n51_s14
11.275
11.646
uart_tx_inst/send_buf_7_s2
11.646
=====
SETUP
3.647
17.077
20.724
ALE_n_ibuf
5.000
7.314
DAL_latched_14_s0
11.350
11.582
n529_s16
13.625
14.078
n529_s14
14.330
14.885
n529_s19
15.825
16.278
rx_clear_s0
17.077
=====
SETUP
3.766
11.497
15.263
SCTL_n_ibuf
5.000
7.314
tx_send_s0
10.523
10.754
uart_tx_inst/n23_s9
10.927
11.497
uart_tx_inst/state_1_s4
11.497
=====
SETUP
3.935
16.518
20.453
ALE_n_ibuf
5.000
7.314
DAL_latched_8_s0
11.350
11.582
mem_lo_mem_lo_1_0_s
16.518
=====
SETUP
3.965
11.298
15.263
SCTL_n_ibuf
5.000
7.314
tx_send_s0
10.523
10.754
uart_tx_inst/n24_s6
10.927
11.298
uart_tx_inst/state_0_s3
11.298
=====
SETUP
3.974
16.479
20.453
ALE_n_ibuf
5.000
7.314
DAL_latched_8_s0
11.350
11.582
mem_lo_mem_lo_0_3_s
16.479
=====
SETUP
4.000
16.400
20.401
ALE_n_ibuf
5.000
7.314
AIO_latched_0_s0
11.350
11.582
n808_s2
13.599
13.970
mem_hi_s54
14.403
14.973
mem_hi_mem_hi_0_5_s
16.400
=====
HOLD
0.425
4.035
3.610
sys_clk_ibuf
0.000
1.392
uart_tx_inst/bit_cnt_1_s2
3.599
3.801
uart_tx_inst/n83_s2
3.803
4.035
uart_tx_inst/bit_cnt_1_s2
4.035
=====
HOLD
0.425
4.035
3.610
sys_clk_ibuf
0.000
1.392
uart_tx_inst/bit_cnt_3_s2
3.599
3.801
uart_tx_inst/n81_s1
3.803
4.035
uart_tx_inst/bit_cnt_3_s2
4.035
=====
HOLD
0.425
4.035
3.610
sys_clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_2_s0
3.599
3.801
uart_tx_inst/n118_s
3.803
4.035
uart_tx_inst/cycle_cnt_2_s0
4.035
=====
HOLD
0.425
4.035
3.610
sys_clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_6_s0
3.599
3.801
uart_tx_inst/n114_s
3.803
4.035
uart_tx_inst/cycle_cnt_6_s0
4.035
=====
HOLD
0.425
4.035
3.610
sys_clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_8_s0
3.599
3.801
uart_tx_inst/n112_s
3.803
4.035
uart_tx_inst/cycle_cnt_8_s0
4.035
=====
HOLD
0.425
4.035
3.610
sys_clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_12_s0
3.599
3.801
uart_tx_inst/n108_s
3.803
4.035
uart_tx_inst/cycle_cnt_12_s0
4.035
=====
HOLD
0.425
4.035
3.610
sys_clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_14_s0
3.599
3.801
uart_tx_inst/n106_s
3.803
4.035
uart_tx_inst/cycle_cnt_14_s0
4.035
=====
HOLD
0.425
4.035
3.610
sys_clk_ibuf
0.000
1.392
uart_rx_inst/cycle_cnt_6_s0
3.599
3.801
uart_rx_inst/n145_s
3.803
4.035
uart_rx_inst/cycle_cnt_6_s0
4.035
=====
HOLD
0.425
4.035
3.610
sys_clk_ibuf
0.000
1.392
uart_rx_inst/cycle_cnt_8_s0
3.599
3.801
uart_rx_inst/n143_s
3.803
4.035
uart_rx_inst/cycle_cnt_8_s0
4.035
=====
HOLD
0.425
4.035
3.610
sys_clk_ibuf
0.000
1.392
uart_rx_inst/cycle_cnt_12_s0
3.599
3.801
uart_rx_inst/n139_s
3.803
4.035
uart_rx_inst/cycle_cnt_12_s0
4.035
=====
HOLD
0.425
4.035
3.610
sys_clk_ibuf
0.000
1.392
uart_rx_inst/cycle_cnt_14_s0
3.599
3.801
uart_rx_inst/n137_s
3.803
4.035
uart_rx_inst/cycle_cnt_14_s0
4.035
=====
HOLD
0.425
4.035
3.610
sys_clk_ibuf
0.000
1.392
init_cnt_0_s1
3.599
3.801
n365_s3
3.803
4.035
init_cnt_0_s1
4.035
=====
HOLD
0.425
4.035
3.610
sys_clk_ibuf
0.000
1.392
reset_cnt_0_s1
3.599
3.801
n253_s3
3.803
4.035
reset_cnt_0_s1
4.035
=====
HOLD
0.425
4.035
3.610
sys_clk_ibuf
0.000
1.392
clk_1Hz_s1
3.599
3.801
n157_s2
3.803
4.035
clk_1Hz_s1
4.035
=====
HOLD
0.425
4.035
3.610
sys_clk_ibuf
0.000
1.392
init_cnt_2_s0
3.599
3.801
n363_s
3.803
4.035
init_cnt_2_s0
4.035
=====
HOLD
0.425
4.035
3.610
sys_clk_ibuf
0.000
1.392
init_cnt_6_s0
3.599
3.801
n359_s
3.803
4.035
init_cnt_6_s0
4.035
=====
HOLD
0.425
4.035
3.610
sys_clk_ibuf
0.000
1.392
init_cnt_8_s0
3.599
3.801
n357_s
3.803
4.035
init_cnt_8_s0
4.035
=====
HOLD
0.425
4.035
3.610
sys_clk_ibuf
0.000
1.392
init_cnt_12_s0
3.599
3.801
n353_s
3.803
4.035
init_cnt_12_s0
4.035
=====
HOLD
0.425
4.035
3.610
sys_clk_ibuf
0.000
1.392
init_cnt_14_s0
3.599
3.801
n351_s
3.803
4.035
init_cnt_14_s0
4.035
=====
HOLD
0.425
4.035
3.610
sys_clk_ibuf
0.000
1.392
init_cnt_18_s0
3.599
3.801
n347_s
3.803
4.035
init_cnt_18_s0
4.035
=====
HOLD
0.425
4.035
3.610
sys_clk_ibuf
0.000
1.392
init_cnt_20_s0
3.599
3.801
n345_s
3.803
4.035
init_cnt_20_s0
4.035
=====
HOLD
0.425
4.035
3.610
sys_clk_ibuf
0.000
1.392
reset_cnt_2_s0
3.599
3.801
n251_s
3.803
4.035
reset_cnt_2_s0
4.035
=====
HOLD
0.425
4.035
3.610
sys_clk_ibuf
0.000
1.392
reset_cnt_6_s0
3.599
3.801
n247_s
3.803
4.035
reset_cnt_6_s0
4.035
=====
HOLD
0.425
4.035
3.610
sys_clk_ibuf
0.000
1.392
reset_cnt_8_s0
3.599
3.801
n245_s
3.803
4.035
reset_cnt_8_s0
4.035
=====
HOLD
0.425
4.035
3.610
sys_clk_ibuf
0.000
1.392
reset_cnt_12_s0
3.599
3.801
n241_s
3.803
4.035
reset_cnt_12_s0
4.035
