/* Generated by Yosys 0.9+431 (git sha1 428455c1, gcc 13.3.0-6ubuntu2~24.04 -fPIC -Os) */

/* keep =  1  */
/* top =  1  */
/* src = "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:68" */
module main(clk, prop_neg);
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:78" */
  wire [7:0] _00_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:78" */
  wire [7:0] _01_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79" */
  wire [7:0] _02_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80" */
  wire [7:0] _03_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79" */
  wire _04_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80" */
  wire _05_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79" */
  wire _06_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80" */
  wire _07_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:86" */
  wire _08_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79" */
  wire _09_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80" */
  wire _10_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79" */
  wire _11_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80" */
  wire _12_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79" */
  wire [7:0] _13_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80" */
  wire [7:0] _14_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:70" */
  input clk;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:86" */
  wire prop;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:87" */
  output prop_neg;
  /* init = 8'h00 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:71" */
  reg [7:0] x = 8'h00;
  /* init = 8'h00 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:71" */
  reg [7:0] y = 8'h00;
  assign _02_ = x + /* src = "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79" */ 8'h01;
  assign _03_ = y + /* src = "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80" */ 8'h01;
  always @* if (1'h1) assert(prop);
  assign _04_ = y == /* src = "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79" */ x;
  assign _05_ = y == /* src = "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80" */ x;
  assign _06_ = y > /* src = "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79" */ x;
  assign _07_ = y > /* src = "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80" */ x;
  assign _08_ = y > /* src = "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:86" */ x;
  assign prop = ! /* src = "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:86" */ _08_;
  assign prop_neg = ! /* src = "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:87" */ prop;
  assign _09_ = _04_ || /* src = "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79" */ _11_;
  assign _10_ = _07_ || /* src = "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80" */ _12_;
  assign _11_ = x != /* src = "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79" */ 8'hff;
  assign _12_ = x != /* src = "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80" */ 8'hff;
  always @(posedge clk)
      x <= _00_;
  always @(posedge clk)
      y <= _01_;
  assign _13_ = _09_ ? /* src = "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79" */ _02_ : y;
  assign _00_ = _06_ ? /* src = "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:79" */ x : _13_;
  assign _14_ = _10_ ? /* src = "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80" */ y : x;
  assign _01_ = _05_ ? /* src = "/workspaces/avr_modification/experiment/avr_output/work_paper_v3_paper_v3/paper_v3.v:80" */ _03_ : _14_;
endmodule
