****************************************
Report : qor
Design : top
Version: U-2022.12-SP6
Date   : Sun May 25 00:38:18 2025
****************************************


Scenario           'scenarioFF'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'scenarioFF'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'scenarioFF'
Timing Path Group  '**in2out_default**'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'scenarioFF'
Timing Path Group  'SYS_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'scenarioSS'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Levels of Logic:                      7
Critical Path Length:              2.39
Critical Path Slack:               7.20
Critical Path Clk Period:         10.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'scenarioSS'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Levels of Logic:                      6
Critical Path Length:              1.53
Critical Path Slack:               7.17
Critical Path Clk Period:         10.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'scenarioSS'
Timing Path Group  '**in2out_default**'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              1.08
Critical Path Slack:               7.62
Critical Path Clk Period:         10.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'scenarioSS'
Timing Path Group  'SYS_CLK'
----------------------------------------
Levels of Logic:                      7
Critical Path Length:              1.72
Critical Path Slack:               7.92
Critical Path Clk Period:         10.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              0
Hierarchical Port Count:              0
Leaf Cell Count:                    113
Buf/Inv Cell Count:                   8
Buf Cell Count:                       0
Inv Cell Count:                       8
Combinational Cell Count:            98
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:               15
   Integrated Clock-Gating Cell Count:                     1
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       14
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:              284.80
Noncombinational Area:           177.20
Buf/Inv Area:                      9.60
Total Buffer Area:                 0.00
Total Inverter Area:               9.60
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                    1413.11
Net YLength:                     905.86
----------------------------------------
Cell Area (netlist):                            462.00
Cell Area (netlist and physical only):          642.80
Net Length:                     2318.97


Design Rules
----------------------------------------
Total Number of Nets:               138
Nets with Violations:                 0
Max Trans Violations:                 0
Max Cap Violations:                   0
----------------------------------------

1
