{"sha": "29a3539193b4421908115df61cdbe3e092b37854", "node_id": "C_kwDOANBUbNoAKDI5YTM1MzkxOTNiNDQyMTkwODExNWRmNjFjZGJlM2UwOTJiMzc4NTQ", "commit": {"author": {"name": "GCC Administrator", "email": "gccadmin@gcc.gnu.org", "date": "2023-02-16T00:18:19Z"}, "committer": {"name": "GCC Administrator", "email": "gccadmin@gcc.gnu.org", "date": "2023-02-16T00:18:19Z"}, "message": "Daily bump.", "tree": {"sha": "8ba49868907fff9caa055684f3c67ff52dfa390d", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/8ba49868907fff9caa055684f3c67ff52dfa390d"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/29a3539193b4421908115df61cdbe3e092b37854", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/29a3539193b4421908115df61cdbe3e092b37854", "html_url": "https://github.com/Rust-GCC/gccrs/commit/29a3539193b4421908115df61cdbe3e092b37854", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/29a3539193b4421908115df61cdbe3e092b37854/comments", "author": null, "committer": null, "parents": [{"sha": "a5dd99f7ef4fa5f9542851431bdd149a22b87fd2", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a5dd99f7ef4fa5f9542851431bdd149a22b87fd2", "html_url": "https://github.com/Rust-GCC/gccrs/commit/a5dd99f7ef4fa5f9542851431bdd149a22b87fd2"}], "stats": {"total": 1739, "additions": 1738, "deletions": 1}, "files": [{"sha": "e55dccebc4ab5100b45b81c4dd84981d8d5960ff", "filename": "gcc/ChangeLog", "status": "modified", "additions": 216, "deletions": 0, "changes": 216, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/29a3539193b4421908115df61cdbe3e092b37854/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/29a3539193b4421908115df61cdbe3e092b37854/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=29a3539193b4421908115df61cdbe3e092b37854", "patch": "@@ -1,3 +1,219 @@\n+2023-02-15  Eric Botcazou  <ebotcazou@adacore.com>\n+\n+\tPR target/90458\n+\t* config/i386/i386.cc (ix86_compute_frame_layout): Disable the\n+\teffects of -fstack-clash-protection for TARGET_STACK_PROBE.\n+\t(ix86_expand_prologue): Likewise.\n+\n+2023-02-15  Jan-Benedict Glaw  <jbglaw@lug-owl.de>\n+\n+\t* config/bpf/bpf.cc (bpf_option_override): Fix doubled space.\n+\n+2023-02-15  Uro\u0161 Bizjak  <ubizjak@gmail.com>\n+\n+\t* config/i386/i386.md (*cmpqi_ext<mode>_1): Use\n+\tint248_register_operand predicate in zero_extract sub-RTX.\n+\t(*cmpqi_ext<mode>_2): Ditto.\n+\t(*cmpqi_ext<mode>_3): Ditto.\n+\t(*cmpqi_ext<mode>_4): Ditto.\n+\t(*extzvqi_mem_rex64): Ditto.\n+\t(*extzvqi): Ditto.\n+\t(*insvqi_1_mem_rex64): Ditto.\n+\t(@insv<mode>_1): Ditto.\n+\t(*insvqi_1): Ditto.\n+\t(*insvqi_2): Ditto.\n+\t(*insvqi_3): Ditto.\n+\t(*extendqi<SWI24:mode>_ext_1): Ditto.\n+\t(*addqi_ext<mode>_1): Ditto.\n+\t(*addqi_ext<mode>_2): Ditto.\n+\t(*subqi_ext<mode>_2): Ditto.\n+\t(*testqi_ext<mode>_1): Ditto.\n+\t(*testqi_ext<mode>_2): Ditto.\n+\t(*andqi_ext<mode>_1): Ditto.\n+\t(*andqi_ext<mode>_1_cc): Ditto.\n+\t(*andqi_ext<mode>_2): Ditto.\n+\t(*<any_or:code>qi_ext<mode>_1): Ditto.\n+\t(*<any_or:code>qi_ext<mode>_2): Ditto.\n+\t(*xorqi_ext<mode>_1_cc): Ditto.\n+\t(*negqi_ext<mode>_2): Ditto.\n+\t(*ashlqi_ext<mode>_2): Ditto.\n+\t(*<any_shiftrt:insn>qi_ext<mode>_2): Ditto.\n+\n+2023-02-15  Uro\u0161 Bizjak  <ubizjak@gmail.com>\n+\n+\t* config/i386/predicates.md (int248_register_operand):\n+\tRename from extr_register_operand.\n+\t* config/i386/i386.md (*extv<mode>): Update for renamed predicate.\n+\t(*extzx<mode>): Ditto.\n+\t(*ashl<dwi>3_doubleword_mask): Use int248_register_operand predicate.\n+\t(*ashl<mode>3_mask): Ditto.\n+\t(*<any_shiftrt:insn><mode>3_mask): Ditto.\n+\t(*<any_shiftrt:insn><dwi>3_doubleword_mask): Ditto.\n+\t(*<any_rotate:insn><mode>3_mask): Ditto.\n+\t(*<btsc><mode>_mask): Ditto.\n+\t(*btr<mode>_mask): Ditto.\n+\t(*jcc_bt<mode>_mask_1): Ditto.\n+\n+2023-02-15  Richard Biener  <rguenther@suse.de>\n+\n+\tPR middle-end/26854\n+\t* df-core.cc (df_worklist_propagate_forward): Put later\n+\tblocks on worklist and only earlier blocks on pending.\n+\t(df_worklist_propagate_backward): Likewise.\n+\t(df_worklist_dataflow_doublequeue): Change the iteration\n+\tto process new blocks in the same iteration if that\n+\tmaintains the iteration order.\n+\n+2023-02-15  Marek Polacek  <polacek@redhat.com>\n+\n+\tPR middle-end/106080\n+\t* gimple-ssa-warn-access.cc (is_auto_decl): Remove.  Use auto_var_p\n+\tinstead.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* config/riscv/predicates.md: Refine codes.\n+\t* config/riscv/riscv-protos.h (RVV_VUNDEF): New macro.\n+\t* config/riscv/riscv-v.cc: Refine codes.\n+\t* config/riscv/riscv-vector-builtins-bases.cc (enum ternop_type): New\n+\tenum.\n+\t(class imac): New class.\n+\t(enum widen_ternop_type): New enum.\n+\t(class iwmac): New class.\n+\t(BASE): New class.\n+\t* config/riscv/riscv-vector-builtins-bases.h: Ditto.\n+\t* config/riscv/riscv-vector-builtins-functions.def (vmacc): Ditto.\n+\t(vnmsac): Ditto.\n+\t(vmadd): Ditto.\n+\t(vnmsub): Ditto.\n+\t(vwmacc): Ditto.\n+\t(vwmaccu): Ditto.\n+\t(vwmaccsu): Ditto.\n+\t(vwmaccus): Ditto.\n+\t* config/riscv/riscv-vector-builtins.cc\n+\t(function_builder::apply_predication): Adjust for multiply-add support.\n+\t(function_expander::add_vundef_operand): Refine codes.\n+\t(function_expander::use_ternop_insn): New function.\n+\t(function_expander::use_widen_ternop_insn): Ditto.\n+\t* config/riscv/riscv-vector-builtins.h: New function.\n+\t* config/riscv/vector.md (@pred_mul_<optab><mode>): New pattern.\n+\t(pred_mul_<optab><mode>_undef_merge): Ditto.\n+\t(*pred_<madd_nmsub><mode>): Ditto.\n+\t(*pred_<macc_nmsac><mode>): Ditto.\n+\t(*pred_mul_<optab><mode>): Ditto.\n+\t(@pred_mul_<optab><mode>_scalar): Ditto.\n+\t(*pred_mul_<optab><mode>_undef_merge_scalar): Ditto.\n+\t(*pred_<madd_nmsub><mode>_scalar): Ditto.\n+\t(*pred_<macc_nmsac><mode>_scalar): Ditto.\n+\t(*pred_mul_<optab><mode>_scalar): Ditto.\n+\t(*pred_mul_<optab><mode>_undef_merge_extended_scalar): Ditto.\n+\t(*pred_<madd_nmsub><mode>_extended_scalar): Ditto.\n+\t(*pred_<macc_nmsac><mode>_extended_scalar): Ditto.\n+\t(*pred_mul_<optab><mode>_extended_scalar): Ditto.\n+\t(@pred_widen_mul_plus<su><mode>): Ditto.\n+\t(@pred_widen_mul_plus<su><mode>_scalar): Ditto.\n+\t(@pred_widen_mul_plussu<mode>): Ditto.\n+\t(@pred_widen_mul_plussu<mode>_scalar): Ditto.\n+\t(@pred_widen_mul_plusus<mode>_scalar): Ditto.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* config/riscv/predicates.md (vector_mask_operand): Refine the codes.\n+\t(vector_all_trues_mask_operand): New predicate.\n+\t(vector_undef_operand): New predicate.\n+\t(ltge_operator): New predicate.\n+\t(comparison_except_ltge_operator): New predicate.\n+\t(comparison_except_eqge_operator): New predicate.\n+\t(ge_operator): New predicate.\n+\t* config/riscv/riscv-v.cc (has_vi_variant_p): Add compare support.\n+\t* config/riscv/riscv-vector-builtins-bases.cc (class icmp): New class.\n+\t(BASE): Ditto.\n+\t* config/riscv/riscv-vector-builtins-bases.h: Ditto.\n+\t* config/riscv/riscv-vector-builtins-functions.def (vmseq): Ditto.\n+\t(vmsne): Ditto.\n+\t(vmslt): Ditto.\n+\t(vmsgt): Ditto.\n+\t(vmsle): Ditto.\n+\t(vmsge): Ditto.\n+\t(vmsltu): Ditto.\n+\t(vmsgtu): Ditto.\n+\t(vmsleu): Ditto.\n+\t(vmsgeu): Ditto.\n+\t* config/riscv/riscv-vector-builtins-shapes.cc\n+\t(struct return_mask_def): Adjust for compare support.\n+\t* config/riscv/riscv-vector-builtins.cc\n+\t(function_expander::use_compare_insn): New function.\n+\t* config/riscv/riscv-vector-builtins.h\n+\t(function_expander::add_integer_operand): Ditto.\n+\t* config/riscv/riscv.cc (riscv_print_operand): Add compare support.\n+\t* config/riscv/riscv.md: Add vector min/max attributes.\n+\t* config/riscv/vector-iterators.md (xnor): New iterator.\n+\t* config/riscv/vector.md (@pred_cmp<mode>): New pattern.\n+\t(*pred_cmp<mode>): Ditto.\n+\t(*pred_cmp<mode>_narrow): Ditto.\n+\t(@pred_ltge<mode>): Ditto.\n+\t(*pred_ltge<mode>): Ditto.\n+\t(*pred_ltge<mode>_narrow): Ditto.\n+\t(@pred_cmp<mode>_scalar): Ditto.\n+\t(*pred_cmp<mode>_scalar): Ditto.\n+\t(*pred_cmp<mode>_scalar_narrow): Ditto.\n+\t(@pred_eqne<mode>_scalar): Ditto.\n+\t(*pred_eqne<mode>_scalar): Ditto.\n+\t(*pred_eqne<mode>_scalar_narrow): Ditto.\n+\t(*pred_cmp<mode>_extended_scalar): Ditto.\n+\t(*pred_cmp<mode>_extended_scalar_narrow): Ditto.\n+\t(*pred_eqne<mode>_extended_scalar): Ditto.\n+\t(*pred_eqne<mode>_extended_scalar_narrow): Ditto.\n+\t(@pred_ge<mode>_scalar): Ditto.\n+\t(@pred_<optab><mode>): Ditto.\n+\t(@pred_n<optab><mode>): Ditto.\n+\t(@pred_<optab>n<mode>): Ditto.\n+\t(@pred_not<mode>): Ditto.\n+\n+2023-02-15  Martin Jambor  <mjambor@suse.cz>\n+\n+\tPR ipa/108679\n+\t* ipa-sra.cc (push_param_adjustments_for_index): Do not omit\n+\tcreation of non-scalar replacements even if IPA-CP knows their\n+\tcontents.\n+\n+2023-02-15  Jakub Jelinek  <jakub@redhat.com>\n+\n+\tPR target/108787\n+\tPR target/103109\n+\t* config/rs6000/rs6000.md (<u>maddditi4): Change into umaddditi4 only\n+\texpander, change operand 3 to be TImode, emit maddlddi4 and\n+\tumadddi4_highpart{,_le} with its low half and finally add the high\n+\thalf to the result.\n+\n+2023-02-15  Martin Liska  <mliska@suse.cz>\n+\n+\t* doc/invoke.texi: Document --param=asan-kernel-mem-intrinsic-prefix.\n+\n+2023-02-15  Richard Biener  <rguenther@suse.de>\n+\n+\t* sanopt.cc (sanitize_asan_mark_unpoison): Use bitmap\n+\tfor with_poison and alias worklist to it.\n+\t(sanitize_asan_mark_poison): Likewise.\n+\n+2023-02-15  Richard Biener  <rguenther@suse.de>\n+\n+\tPR target/108738\n+\t* config/i386/i386-features.cc (scalar_chain::add_to_queue):\n+\tCombine bitmap test and set.\n+\t(scalar_chain::add_insn): Likewise.\n+\t(scalar_chain::analyze_register_chain): Remove redundant\n+\tattempt to add to queue and instead strengthen assert.\n+\tSink common attempts to mark the def dual-mode.\n+\t(scalar_chain::add_to_queue): Remove redundant insn bitmap\n+\tcheck.\n+\n+2023-02-15  Richard Biener  <rguenther@suse.de>\n+\n+\tPR target/108738\n+\t* config/i386/i386-features.cc (convert_scalars_to_vector):\n+\tSwitch candidates bitmaps to tree view before building the chains.\n+\n 2023-02-15  Hans-Peter Nilsson  <hp@axis.com>\n \n \t* reload1.cc (gen_reload): Correct rtx parameter for fatal_insn"}, {"sha": "22d2daa87bab5852baa49ac900dfa5c87901fa8b", "filename": "gcc/DATESTAMP", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/29a3539193b4421908115df61cdbe3e092b37854/gcc%2FDATESTAMP", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/29a3539193b4421908115df61cdbe3e092b37854/gcc%2FDATESTAMP", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FDATESTAMP?ref=29a3539193b4421908115df61cdbe3e092b37854", "patch": "@@ -1 +1 @@\n-20230215\n+20230216"}, {"sha": "7c135d44037ce8eb1877b59848b8f1d3184cb91a", "filename": "gcc/analyzer/ChangeLog", "status": "modified", "additions": 35, "deletions": 0, "changes": 35, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/29a3539193b4421908115df61cdbe3e092b37854/gcc%2Fanalyzer%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/29a3539193b4421908115df61cdbe3e092b37854/gcc%2Fanalyzer%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fanalyzer%2FChangeLog?ref=29a3539193b4421908115df61cdbe3e092b37854", "patch": "@@ -1,3 +1,38 @@\n+2023-02-15  David Malcolm  <dmalcolm@redhat.com>\n+\n+\tPR analyzer/108664\n+\tPR analyzer/108666\n+\tPR analyzer/108725\n+\t* diagnostic-manager.cc (epath_finder::get_best_epath): Add\n+\t\"target_stmt\" param.\n+\t(epath_finder::explore_feasible_paths): Likewise.\n+\t(epath_finder::process_worklist_item): Likewise.\n+\t(saved_diagnostic::calc_best_epath): Pass m_stmt to\n+\tepath_finder::get_best_epath.\n+\t* engine.cc (feasibility_state::maybe_update_for_edge): Move\n+\tper-stmt logic to...\n+\t(feasibility_state::update_for_stmt): ...this new function.\n+\t* exploded-graph.h (feasibility_state::update_for_stmt): New decl.\n+\t* feasible-graph.cc (feasible_node::get_state_at_stmt): New.\n+\t* feasible-graph.h: Include \"analyzer/exploded-graph.h\".\n+\t(feasible_node::get_state_at_stmt): New decl.\n+\t* infinite-recursion.cc\n+\t(infinite_recursion_diagnostic::check_valid_fpath_p): Update for\n+\tvfunc signature change.\n+\t* pending-diagnostic.h (pending_diagnostic::check_valid_fpath_p):\n+\tConvert first param to a reference.  Add stmt param.\n+\t* region-model.cc: Include \"analyzer/feasible-graph.h\".\n+\t(poisoned_value_diagnostic::poisoned_value_diagnostic): Add\n+\t\"check_expr\" param.\n+\t(poisoned_value_diagnostic::check_valid_fpath_p): New.\n+\t(poisoned_value_diagnostic::m_check_expr): New field.\n+\t(region_model::check_for_poison): Attempt to supply a check_expr\n+\tto the diagnostic\n+\t(region_model::deref_rvalue): Add NULL for new check_expr param\n+\tof poisoned_value_diagnostic.\n+\t(region_model::get_or_create_region_for_heap_alloc): Don't reuse\n+\tregions that are marked as TOUCHED.\n+\n 2023-02-10  David Malcolm  <dmalcolm@redhat.com>\n \n \tPR analyzer/108745"}, {"sha": "3547035c98be399c42d54cc7e54e40f51b882ac1", "filename": "gcc/fortran/ChangeLog", "status": "modified", "additions": 23, "deletions": 0, "changes": 23, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/29a3539193b4421908115df61cdbe3e092b37854/gcc%2Ffortran%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/29a3539193b4421908115df61cdbe3e092b37854/gcc%2Ffortran%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ffortran%2FChangeLog?ref=29a3539193b4421908115df61cdbe3e092b37854", "patch": "@@ -1,3 +1,26 @@\n+2023-02-15  Steve Kargl  <kargl@gcc.gnu.org>\n+\n+\tPR fortran/103608\n+\t* frontend-passes.cc (do_intent): Catch NULL pointer dereference on\n+\treference to invalid formal argument.\n+\n+2023-02-15  Steve Kargl  <kargl@gcc.gnu.org>\n+\n+\tPR fortran/104554\n+\t* resolve.cc (check_assumed_size_reference): Avoid NULL pointer\n+\tdereference.\n+\n+2023-02-15  Tobias Burnus  <tobias@codesourcery.com>\n+\n+\tPR fortran/108512\n+\t* openmp.cc (gfc_resolve_omp_parallel_blocks): Handle combined 'loop'\n+\tdirectives.\n+\t(gfc_resolve_do_iterator): Set a source location for added\n+\t'private'-clause arguments.\n+\t* resolve.cc (gfc_resolve_code): Call gfc_resolve_omp_do_blocks\n+\talso for EXEC_OMP_LOOP and gfc_resolve_omp_parallel_blocks for\n+\tcombined directives with loop + '{masked,master} taskloop (simd)'.\n+\n 2023-02-13  Harald Anlauf  <anlauf@gmx.de>\n \n \tPR fortran/103475"}, {"sha": "1b285d236b0ed5a65e984659d7d13caf57dcc749", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 1448, "deletions": 0, "changes": 1448, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/29a3539193b4421908115df61cdbe3e092b37854/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/29a3539193b4421908115df61cdbe3e092b37854/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=29a3539193b4421908115df61cdbe3e092b37854", "patch": "@@ -1,3 +1,1451 @@\n+2023-02-15  Steve Kargl  <kargl@gcc.gnu.org>\n+\n+\tPR fortran/103608\n+\t* gfortran.dg/pr103608.f90: New test.\n+\n+2023-02-15  Steve Kargl  <kargl@gcc.gnu.org>\n+\n+\tPR fortran/104554\n+\t* gfortran.dg/pr104554.f90: New test.\n+\n+2023-02-15  David Malcolm  <dmalcolm@redhat.com>\n+\n+\tPR analyzer/108664\n+\tPR analyzer/108666\n+\tPR analyzer/108725\n+\t* gcc.dg/analyzer/coreutils-cksum-pr108664.c: New test.\n+\t* gcc.dg/analyzer/coreutils-sum-pr108666.c: New test.\n+\t* gcc.dg/analyzer/torture/uninit-pr108725.c: New test.\n+\n+2023-02-15  Uro\u0161 Bizjak  <ubizjak@gmail.com>\n+\n+\t* g++.target/i386/empty-class2.C (dg-additional-options): Remove.\n+\t* gcc.target/i386/avx512fp16-reduce-op-2.c: Ditto.\n+\t* gcc.target/i386/pr99464.c: Ditto.\n+\t* gcc.target/i386/pr103541.c (dg-do): Compile for !ia32 target.\n+\t* gcc.target/i386/pr108774.c (dg-do): Compile for lp64 target.\n+\t* gcc.target/i386/pr85593.c (dg-do): Run for *-*-linux* target.\n+\t* gcc.target/i386/pr98063.c: Ditto.\n+\t* gcc.target/i386/pr90007.c (dg-do): Remove target selector.\n+\t* gcc.target/i386/pr92841-2.c (dg-do): Remove unneeded curly braces.\n+\t* gcc.target/i386/pr95464.c: Ditto.\n+\t* gcc.target/i386/pr99530-1.c (dg-do): Compile for *-*-linux* target.\n+\t* gcc.target/i386/pr99530-2.c: Ditto.\n+\t* gcc.target/i386/pr99530-3.c: Ditto.\n+\t* gcc.target/i386/pr99530-4.c: Ditto.\n+\t* gcc.target/i386/pr99530-5.c: Ditto.\n+\t* gcc.target/i386/pr99530-6.c: Ditto.\n+\t* gcc.target/i386/pr99531.c (dg-do): Compile for !ia32 target.\n+\n+2023-02-15  Marek Polacek  <polacek@redhat.com>\n+\n+\tPR middle-end/106080\n+\t* c-c++-common/Wdangling-pointer-10.c: New test.\n+\t* c-c++-common/Wdangling-pointer-9.c: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vmacc_vv-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmacc_vv-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmacc_vv-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmacc_vv_mu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmacc_vv_mu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmacc_vv_mu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmacc_vv_tu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmacc_vv_tu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmacc_vv_tu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmacc_vv_tum-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmacc_vv_tum-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmacc_vv_tum-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmacc_vv_tumu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmacc_vv_tumu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmacc_vv_tumu-3.C: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vmacc_vx_mu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmacc_vx_mu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmacc_vx_mu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmacc_vx_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmacc_vx_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmacc_vx_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmacc_vx_tu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmacc_vx_tu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmacc_vx_tu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmacc_vx_tum_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmacc_vx_tum_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmacc_vx_tum_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmacc_vx_tumu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmacc_vx_tumu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmacc_vx_tumu_rv64-3.C: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vmacc_vx_mu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmacc_vx_mu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmacc_vx_mu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmacc_vx_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmacc_vx_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmacc_vx_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmacc_vx_tu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmacc_vx_tu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmacc_vx_tu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmacc_vx_tum_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmacc_vx_tum_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmacc_vx_tum_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmacc_vx_tumu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmacc_vx_tumu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmacc_vx_tumu_rv32-3.C: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vmadd_vv-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmadd_vv-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmadd_vv-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmadd_vv_mu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmadd_vv_mu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmadd_vv_mu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmadd_vv_tu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmadd_vv_tu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmadd_vv_tu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmadd_vv_tum-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmadd_vv_tum-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmadd_vv_tum-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmadd_vv_tumu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmadd_vv_tumu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmadd_vv_tumu-3.C: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vmadd_vx_mu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmadd_vx_mu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmadd_vx_mu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmadd_vx_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmadd_vx_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmadd_vx_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmadd_vx_tu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmadd_vx_tu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmadd_vx_tu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmadd_vx_tum_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmadd_vx_tum_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmadd_vx_tum_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmadd_vx_tumu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmadd_vx_tumu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmadd_vx_tumu_rv64-3.C: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vnmsac_vv-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsac_vv-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsac_vv-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsac_vv_mu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsac_vv_mu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsac_vv_mu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsac_vv_tu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsac_vv_tu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsac_vv_tu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsac_vv_tum-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsac_vv_tum-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsac_vv_tum-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsac_vv_tumu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsac_vv_tumu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsac_vv_tumu-3.C: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vnmsac_vx_mu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsac_vx_mu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsac_vx_mu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsac_vx_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsac_vx_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsac_vx_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsac_vx_tu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsac_vx_tu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsac_vx_tu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsac_vx_tum_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsac_vx_tum_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsac_vx_tum_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsac_vx_tumu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsac_vx_tumu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsac_vx_tumu_rv32-3.C: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vnmsac_vx_mu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsac_vx_mu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsac_vx_mu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsac_vx_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsac_vx_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsac_vx_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsac_vx_tu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsac_vx_tu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsac_vx_tu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsac_vx_tum_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsac_vx_tum_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsac_vx_tum_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsac_vx_tumu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsac_vx_tumu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsac_vx_tumu_rv64-3.C: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vnmsub_vv-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsub_vv-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsub_vv-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsub_vv_mu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsub_vv_mu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsub_vv_mu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsub_vv_tu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsub_vv_tu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsub_vv_tu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsub_vv_tum-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsub_vv_tum-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsub_vv_tum-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsub_vv_tumu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsub_vv_tumu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsub_vv_tumu-3.C: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vnmsub_vx_mu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsub_vx_mu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsub_vx_mu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsub_vx_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsub_vx_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsub_vx_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsub_vx_tu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsub_vx_tu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsub_vx_tu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsub_vx_tum_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsub_vx_tum_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsub_vx_tum_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsub_vx_tumu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsub_vx_tumu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsub_vx_tumu_rv32-3.C: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vnmsub_vx_mu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsub_vx_mu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsub_vx_mu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsub_vx_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsub_vx_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsub_vx_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsub_vx_tu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsub_vx_tu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsub_vx_tu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsub_vx_tum_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsub_vx_tum_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsub_vx_tum_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsub_vx_tumu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsub_vx_tumu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vnmsub_vx_tumu_rv64-3.C: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vwmacc_vv-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmacc_vv-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmacc_vv-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmacc_vv_mu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmacc_vv_mu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmacc_vv_mu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmacc_vv_tu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmacc_vv_tu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmacc_vv_tu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmacc_vv_tum-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmacc_vv_tum-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmacc_vv_tum-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmacc_vv_tumu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmacc_vv_tumu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmacc_vv_tumu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccsu_vv-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccsu_vv-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccsu_vv-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccsu_vv_mu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccsu_vv_mu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccsu_vv_mu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccsu_vv_tu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccsu_vv_tu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccsu_vv_tu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccsu_vv_tum-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccsu_vv_tum-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccsu_vv_tum-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccsu_vv_tumu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccsu_vv_tumu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccsu_vv_tumu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccu_vv-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccu_vv-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccu_vv-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccu_vv_mu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccu_vv_mu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccu_vv_mu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccu_vv_tu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccu_vv_tu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccu_vv_tu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccu_vv_tum-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccu_vv_tum-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccu_vv_tum-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccu_vv_tumu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccu_vv_tumu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccu_vv_tumu-3.C: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vwmacc_vx-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmacc_vx-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmacc_vx-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmacc_vx_mu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmacc_vx_mu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmacc_vx_mu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmacc_vx_tu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmacc_vx_tu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmacc_vx_tu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmacc_vx_tum-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmacc_vx_tum-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmacc_vx_tum-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmacc_vx_tumu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmacc_vx_tumu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmacc_vx_tumu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccsu_vx-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccsu_vx-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccsu_vx-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccsu_vx_mu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccsu_vx_mu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccsu_vx_mu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccsu_vx_tu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccsu_vx_tu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccsu_vx_tu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccsu_vx_tum-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccsu_vx_tum-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccsu_vx_tum-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccsu_vx_tumu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccsu_vx_tumu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccsu_vx_tumu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccu_vx-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccu_vx-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccu_vx-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccu_vx_mu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccu_vx_mu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccu_vx_mu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccu_vx_tu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccu_vx_tu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccu_vx_tu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccu_vx_tum-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccu_vx_tum-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccu_vx_tum-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccu_vx_tumu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccu_vx_tumu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccu_vx_tumu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccus_vx-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccus_vx-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccus_vx-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccus_vx_mu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccus_vx_mu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccus_vx_mu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccus_vx_tu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccus_vx_tu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccus_vx_tu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccus_vx_tum-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccus_vx_tum-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccus_vx_tum-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccus_vx_tumu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccus_vx_tumu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vwmaccus_vx_tumu-3.C: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/ternop_vv_constraint-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/ternop_vv_constraint-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/ternop_vx_constraint-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/ternop_vx_constraint-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/ternop_vx_constraint-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/ternop_vx_constraint-4.c: New test.\n+\t* gcc.target/riscv/rvv/base/ternop_vx_constraint-5.c: New test.\n+\t* gcc.target/riscv/rvv/base/ternop_vx_constraint-6.c: New test.\n+\t* gcc.target/riscv/rvv/base/ternop_vx_constraint-7.c: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vmacc_vv-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vv-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vv-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vv_m-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vv_m-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vv_m-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vv_mu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vv_mu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vv_mu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vv_tu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vv_tu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vv_tu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vv_tum-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vv_tum-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vv_tum-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vv_tumu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vv_tumu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vv_tumu-3.c: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vmacc_vx_m_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vx_m_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vx_m_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vx_mu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vx_mu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vx_mu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vx_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vx_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vx_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vx_tu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vx_tu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vx_tu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vx_tum_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vx_tum_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vx_tum_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vx_tumu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vx_tumu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vx_tumu_rv32-3.c: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vmacc_vx_m_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vx_m_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vx_m_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vx_mu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vx_mu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vx_mu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vx_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vx_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vx_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vx_tu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vx_tu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vx_tu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vx_tum_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vx_tum_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vx_tum_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vx_tumu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vx_tumu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmacc_vx_tumu_rv64-3.c: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vmadd_vv-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vv-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vv-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vv_m-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vv_m-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vv_m-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vv_mu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vv_mu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vv_mu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vv_tu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vv_tu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vv_tu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vv_tum-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vv_tum-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vv_tum-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vv_tumu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vv_tumu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vv_tumu-3.c: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vmadd_vx_m_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vx_m_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vx_m_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vx_mu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vx_mu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vx_mu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vx_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vx_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vx_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vx_tu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vx_tu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vx_tu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vx_tum_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vx_tum_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vx_tum_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vx_tumu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vx_tumu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vx_tumu_rv32-3.c: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vmadd_vx_m_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vx_m_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vx_m_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vx_mu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vx_mu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vx_mu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vx_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vx_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vx_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vx_tu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vx_tu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vx_tu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vx_tum_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vx_tum_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vx_tum_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vx_tumu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vx_tumu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmadd_vx_tumu_rv64-3.c: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vnmsac_vv-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vv-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vv-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vv_m-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vv_m-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vv_m-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vv_mu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vv_mu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vv_mu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vv_tu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vv_tu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vv_tu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vv_tum-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vv_tum-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vv_tum-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vv_tumu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vv_tumu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vv_tumu-3.c: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vnmsac_vx_m_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vx_m_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vx_m_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vx_mu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vx_mu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vx_mu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vx_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vx_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vx_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vx_tu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vx_tu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vx_tu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vx_tum_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vx_tum_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vx_tum_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vx_tumu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vx_tumu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vx_tumu_rv32-3.c: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vnmsac_vx_m_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vx_m_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vx_m_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vx_mu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vx_mu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vx_mu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vx_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vx_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vx_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vx_tu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vx_tu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vx_tu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vx_tum_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vx_tum_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vx_tum_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vx_tumu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vx_tumu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsac_vx_tumu_rv64-3.c: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vnmsub_vx_m_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vx_m_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vx_m_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vx_mu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vx_mu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vx_mu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vx_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vx_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vx_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vx_tu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vx_tu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vx_tu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vx_tum_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vx_tum_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vx_tum_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vx_tumu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vx_tumu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vx_tumu_rv32-3.c: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vnmsub_vx_m_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vx_m_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vx_m_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vx_mu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vx_mu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vx_mu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vx_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vx_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vx_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vx_tu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vx_tu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vx_tu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vx_tum_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vx_tum_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vx_tum_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vx_tumu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vx_tumu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vx_tumu_rv64-3.c: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vnmsub_vv-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vv-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vv-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vv_m-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vv_m-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vv_m-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vv_mu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vv_mu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vv_mu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vv_tu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vv_tu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vv_tu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vv_tum-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vv_tum-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vv_tum-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vv_tumu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vv_tumu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vnmsub_vv_tumu-3.c: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vwmacc_vv-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmacc_vv-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmacc_vv-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmacc_vv_m-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmacc_vv_m-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmacc_vv_m-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmacc_vv_mu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmacc_vv_mu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmacc_vv_mu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmacc_vv_tu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmacc_vv_tu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmacc_vv_tu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmacc_vv_tum-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmacc_vv_tum-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmacc_vv_tum-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmacc_vv_tumu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmacc_vv_tumu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmacc_vv_tumu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccsu_vv-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccsu_vv-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccsu_vv-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccsu_vv_m-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccsu_vv_m-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccsu_vv_m-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccsu_vv_mu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccsu_vv_mu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccsu_vv_mu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccsu_vv_tu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccsu_vv_tu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccsu_vv_tu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccsu_vv_tum-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccsu_vv_tum-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccsu_vv_tum-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccsu_vv_tumu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccsu_vv_tumu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccsu_vv_tumu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccu_vv-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccu_vv-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccu_vv-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccu_vv_m-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccu_vv_m-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccu_vv_m-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccu_vv_mu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccu_vv_mu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccu_vv_mu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccu_vv_tu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccu_vv_tu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccu_vv_tu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccu_vv_tum-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccu_vv_tum-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccu_vv_tum-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccu_vv_tumu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccu_vv_tumu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccu_vv_tumu-3.c: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vwmacc_vx-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmacc_vx-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmacc_vx-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmacc_vx_m-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmacc_vx_m-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmacc_vx_m-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmacc_vx_mu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmacc_vx_mu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmacc_vx_mu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmacc_vx_tu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmacc_vx_tu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmacc_vx_tu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmacc_vx_tum-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmacc_vx_tum-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmacc_vx_tum-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmacc_vx_tumu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmacc_vx_tumu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmacc_vx_tumu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccsu_vx-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccsu_vx-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccsu_vx-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccsu_vx_m-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccsu_vx_m-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccsu_vx_m-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccsu_vx_mu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccsu_vx_mu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccsu_vx_mu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccsu_vx_tu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccsu_vx_tu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccsu_vx_tu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccsu_vx_tum-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccsu_vx_tum-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccsu_vx_tum-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccsu_vx_tumu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccsu_vx_tumu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccsu_vx_tumu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccu_vx-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccu_vx-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccu_vx-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccu_vx_m-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccu_vx_m-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccu_vx_m-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccu_vx_mu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccu_vx_mu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccu_vx_mu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccu_vx_tu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccu_vx_tu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccu_vx_tu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccu_vx_tum-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccu_vx_tum-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccu_vx_tum-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccu_vx_tumu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccu_vx_tumu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccu_vx_tumu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccus_vx-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccus_vx-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccus_vx-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccus_vx_m-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccus_vx_m-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccus_vx_m-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccus_vx_mu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccus_vx_mu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccus_vx_mu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccus_vx_tu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccus_vx_tu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccus_vx_tu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccus_vx_tum-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccus_vx_tum-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccus_vx_tum-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccus_vx_tumu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccus_vx_tumu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vwmaccus_vx_tumu-3.c: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vmseq_vv-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmseq_vv-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmseq_vv-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmseq_vv_m-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmseq_vv_m-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmseq_vv_m-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmseq_vv_mu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmseq_vv_mu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmseq_vv_mu-3.C: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vmseq_vx_m_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmseq_vx_m_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmseq_vx_m_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmseq_vx_m_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmseq_vx_m_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmseq_vx_m_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmseq_vx_mu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmseq_vx_mu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmseq_vx_mu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmseq_vx_mu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmseq_vx_mu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmseq_vx_mu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmseq_vx_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmseq_vx_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmseq_vx_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmseq_vx_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmseq_vx_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmseq_vx_rv64-3.C: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vmsge_vv-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsge_vv-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsge_vv-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsge_vv_m-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsge_vv_m-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsge_vv_m-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsge_vv_mu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsge_vv_mu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsge_vv_mu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgeu_vv-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgeu_vv-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgeu_vv-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgeu_vv_m-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgeu_vv_m-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgeu_vv_m-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgeu_vv_mu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgeu_vv_mu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgeu_vv_mu-3.C: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vmsge_vx_m_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsge_vx_m_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsge_vx_m_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsge_vx_m_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsge_vx_m_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsge_vx_m_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsge_vx_mu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsge_vx_mu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsge_vx_mu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsge_vx_mu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsge_vx_mu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsge_vx_mu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsge_vx_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsge_vx_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsge_vx_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsge_vx_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsge_vx_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsge_vx_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgeu_vx_m_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgeu_vx_m_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgeu_vx_m_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgeu_vx_m_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgeu_vx_m_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgeu_vx_m_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgeu_vx_mu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgeu_vx_mu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgeu_vx_mu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgeu_vx_mu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgeu_vx_mu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgeu_vx_mu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgeu_vx_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgeu_vx_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgeu_vx_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgeu_vx_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgeu_vx_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgeu_vx_rv64-3.C: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vmsgt_vv-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgt_vv-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgt_vv-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgt_vv_m-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgt_vv_m-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgt_vv_m-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgt_vv_mu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgt_vv_mu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgt_vv_mu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgtu_vv-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgtu_vv-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgtu_vv-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgtu_vv_m-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgtu_vv_m-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgtu_vv_m-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgtu_vv_mu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgtu_vv_mu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgtu_vv_mu-3.C: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vmsgt_vx_m_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgt_vx_m_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgt_vx_m_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgt_vx_m_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgt_vx_m_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgt_vx_m_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgt_vx_mu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgt_vx_mu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgt_vx_mu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgt_vx_mu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgt_vx_mu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgt_vx_mu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgt_vx_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgt_vx_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgt_vx_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgt_vx_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgt_vx_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgt_vx_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgtu_vx_m_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgtu_vx_m_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgtu_vx_m_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgtu_vx_m_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgtu_vx_m_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgtu_vx_m_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgtu_vx_mu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgtu_vx_mu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgtu_vx_mu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgtu_vx_mu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgtu_vx_mu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgtu_vx_mu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgtu_vx_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgtu_vx_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgtu_vx_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgtu_vx_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgtu_vx_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsgtu_vx_rv64-3.C: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vmsle_vv-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsle_vv-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsle_vv-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsle_vv_m-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsle_vv_m-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsle_vv_m-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsle_vv_mu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsle_vv_mu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsle_vv_mu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsleu_vv-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsleu_vv-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsleu_vv-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsleu_vv_m-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsleu_vv_m-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsleu_vv_m-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsleu_vv_mu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsleu_vv_mu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsleu_vv_mu-3.C: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vmsle_vx_m_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsle_vx_m_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsle_vx_m_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsle_vx_m_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsle_vx_m_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsle_vx_m_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsle_vx_mu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsle_vx_mu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsle_vx_mu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsle_vx_mu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsle_vx_mu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsle_vx_mu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsle_vx_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsle_vx_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsle_vx_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsle_vx_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsle_vx_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsle_vx_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsleu_vx_m_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsleu_vx_m_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsleu_vx_m_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsleu_vx_m_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsleu_vx_m_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsleu_vx_m_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsleu_vx_mu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsleu_vx_mu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsleu_vx_mu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsleu_vx_mu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsleu_vx_mu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsleu_vx_mu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsleu_vx_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsleu_vx_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsleu_vx_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsleu_vx_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsleu_vx_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsleu_vx_rv64-3.C: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vmslt_vv-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmslt_vv-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmslt_vv-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmslt_vv_m-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmslt_vv_m-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmslt_vv_m-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmslt_vv_mu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmslt_vv_mu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmslt_vv_mu-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsltu_vv-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsltu_vv-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsltu_vv-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsltu_vv_m-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsltu_vv_m-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsltu_vv_m-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsltu_vv_mu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsltu_vv_mu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsltu_vv_mu-3.C: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vmslt_vx_m_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmslt_vx_m_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmslt_vx_m_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmslt_vx_m_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmslt_vx_m_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmslt_vx_m_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmslt_vx_mu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmslt_vx_mu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmslt_vx_mu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmslt_vx_mu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmslt_vx_mu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmslt_vx_mu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmslt_vx_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmslt_vx_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmslt_vx_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmslt_vx_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmslt_vx_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmslt_vx_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsltu_vx_m_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsltu_vx_m_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsltu_vx_m_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsltu_vx_m_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsltu_vx_m_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsltu_vx_m_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsltu_vx_mu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsltu_vx_mu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsltu_vx_mu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsltu_vx_mu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsltu_vx_mu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsltu_vx_mu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsltu_vx_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsltu_vx_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsltu_vx_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsltu_vx_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsltu_vx_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsltu_vx_rv64-3.C: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vmsne_vv-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsne_vv-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsne_vv-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsne_vv_m-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsne_vv_m-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsne_vv_m-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsne_vv_mu-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsne_vv_mu-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsne_vv_mu-3.C: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* g++.target/riscv/rvv/base/vmsne_vx_m_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsne_vx_m_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsne_vx_m_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsne_vx_m_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsne_vx_m_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsne_vx_m_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsne_vx_mu_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsne_vx_mu_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsne_vx_mu_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsne_vx_mu_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsne_vx_mu_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsne_vx_mu_rv64-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsne_vx_rv32-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsne_vx_rv32-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsne_vx_rv32-3.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsne_vx_rv64-1.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsne_vx_rv64-2.C: New test.\n+\t* g++.target/riscv/rvv/base/vmsne_vx_rv64-3.C: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/binop_vv_constraint-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vv_constraint-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vv_constraint-4.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vv_constraint-5.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vv_constraint-6.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vv_constraint-7.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-123.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-124.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-125.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-126.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-127.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-128.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-129.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-130.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-131.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-132.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-133.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-134.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-135.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-136.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-137.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-138.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-139.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-140.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-141.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-142.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-143.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-144.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-145.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-146.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-147.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-148.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-149.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-150.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-151.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-152.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-153.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-154.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-155.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-156.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-157.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-158.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-159.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-160.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-161.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-162.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-163.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-164.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-165.c: New test.\n+\t* gcc.target/riscv/rvv/base/binop_vx_constraint-166.c: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vmseq_vv-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmseq_vv-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmseq_vv-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmseq_vv_m-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmseq_vv_m-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmseq_vv_m-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmseq_vv_mu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmseq_vv_mu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmseq_vv_mu-3.c: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vmseq_vx_m_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmseq_vx_m_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmseq_vx_m_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmseq_vx_m_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmseq_vx_m_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmseq_vx_m_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmseq_vx_mu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmseq_vx_mu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmseq_vx_mu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmseq_vx_mu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmseq_vx_mu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmseq_vx_mu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmseq_vx_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmseq_vx_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmseq_vx_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmseq_vx_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmseq_vx_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmseq_vx_rv64-3.c: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vmsge_vv-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsge_vv-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsge_vv-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsge_vv_m-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsge_vv_m-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsge_vv_m-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsge_vv_mu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsge_vv_mu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsge_vv_mu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgeu_vv-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgeu_vv-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgeu_vv-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgeu_vv_m-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgeu_vv_m-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgeu_vv_m-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgeu_vv_mu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgeu_vv_mu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgeu_vv_mu-3.c: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vmsge_vx_m_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsge_vx_m_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsge_vx_m_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsge_vx_m_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsge_vx_m_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsge_vx_m_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsge_vx_mu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsge_vx_mu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsge_vx_mu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsge_vx_mu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsge_vx_mu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsge_vx_mu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsge_vx_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsge_vx_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsge_vx_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsge_vx_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsge_vx_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsge_vx_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgeu_vx_m_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgeu_vx_m_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgeu_vx_m_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgeu_vx_m_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgeu_vx_m_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgeu_vx_m_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgeu_vx_mu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgeu_vx_mu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgeu_vx_mu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgeu_vx_mu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgeu_vx_mu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgeu_vx_mu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgeu_vx_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgeu_vx_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgeu_vx_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgeu_vx_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgeu_vx_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgeu_vx_rv64-3.c: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vmsgt_vv-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgt_vv-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgt_vv-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgt_vv_m-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgt_vv_m-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgt_vv_m-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgt_vv_mu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgt_vv_mu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgt_vv_mu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgtu_vv-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgtu_vv-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgtu_vv-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgtu_vv_m-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgtu_vv_m-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgtu_vv_m-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgtu_vv_mu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgtu_vv_mu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgtu_vv_mu-3.c: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vmsgt_vx_m_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgt_vx_m_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgt_vx_m_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgt_vx_m_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgt_vx_m_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgt_vx_m_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgt_vx_mu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgt_vx_mu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgt_vx_mu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgt_vx_mu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgt_vx_mu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgt_vx_mu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgt_vx_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgt_vx_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgt_vx_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgt_vx_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgt_vx_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgt_vx_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgtu_vx_m_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgtu_vx_m_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgtu_vx_m_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgtu_vx_m_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgtu_vx_m_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgtu_vx_m_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgtu_vx_mu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgtu_vx_mu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgtu_vx_mu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgtu_vx_mu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgtu_vx_mu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgtu_vx_mu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgtu_vx_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgtu_vx_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgtu_vx_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgtu_vx_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgtu_vx_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsgtu_vx_rv64-3.c: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vmsle_vv-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsle_vv-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsle_vv-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsle_vv_m-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsle_vv_m-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsle_vv_m-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsle_vv_mu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsle_vv_mu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsle_vv_mu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsleu_vv-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsleu_vv-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsleu_vv-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsleu_vv_m-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsleu_vv_m-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsleu_vv_m-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsleu_vv_mu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsleu_vv_mu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsleu_vv_mu-3.c: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vmsle_vx_m_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsle_vx_m_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsle_vx_m_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsle_vx_m_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsle_vx_m_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsle_vx_m_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsle_vx_mu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsle_vx_mu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsle_vx_mu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsle_vx_mu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsle_vx_mu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsle_vx_mu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsle_vx_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsle_vx_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsle_vx_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsle_vx_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsle_vx_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsle_vx_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsleu_vx_m_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsleu_vx_m_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsleu_vx_m_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsleu_vx_m_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsleu_vx_m_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsleu_vx_m_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsleu_vx_mu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsleu_vx_mu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsleu_vx_mu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsleu_vx_mu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsleu_vx_mu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsleu_vx_mu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsleu_vx_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsleu_vx_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsleu_vx_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsleu_vx_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsleu_vx_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsleu_vx_rv64-3.c: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vmslt_vv-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmslt_vv-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmslt_vv-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmslt_vv_m-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmslt_vv_m-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmslt_vv_m-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmslt_vv_mu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmslt_vv_mu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmslt_vv_mu-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsltu_vv-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsltu_vv-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsltu_vv-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsltu_vv_m-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsltu_vv_m-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsltu_vv_m-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsltu_vv_mu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsltu_vv_mu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsltu_vv_mu-3.c: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vmslt_vx_m_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmslt_vx_m_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmslt_vx_m_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmslt_vx_m_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmslt_vx_m_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmslt_vx_m_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmslt_vx_mu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmslt_vx_mu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmslt_vx_mu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmslt_vx_mu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmslt_vx_mu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmslt_vx_mu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmslt_vx_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmslt_vx_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmslt_vx_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmslt_vx_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmslt_vx_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmslt_vx_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsltu_vx_m_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsltu_vx_m_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsltu_vx_m_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsltu_vx_m_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsltu_vx_m_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsltu_vx_m_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsltu_vx_mu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsltu_vx_mu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsltu_vx_mu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsltu_vx_mu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsltu_vx_mu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsltu_vx_mu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsltu_vx_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsltu_vx_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsltu_vx_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsltu_vx_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsltu_vx_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsltu_vx_rv64-3.c: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vmsne_vv-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsne_vv-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsne_vv-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsne_vv_m-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsne_vv_m-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsne_vv_m-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsne_vv_mu-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsne_vv_mu-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsne_vv_mu-3.c: New test.\n+\n+2023-02-15  Ju-Zhe Zhong  <juzhe.zhong@rivai.ai>\n+\n+\t* gcc.target/riscv/rvv/base/vmsne_vx_m_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsne_vx_m_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsne_vx_m_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsne_vx_m_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsne_vx_m_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsne_vx_m_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsne_vx_mu_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsne_vx_mu_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsne_vx_mu_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsne_vx_mu_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsne_vx_mu_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsne_vx_mu_rv64-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsne_vx_rv32-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsne_vx_rv32-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsne_vx_rv32-3.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsne_vx_rv64-1.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsne_vx_rv64-2.c: New test.\n+\t* gcc.target/riscv/rvv/base/vmsne_vx_rv64-3.c: New test.\n+\n+2023-02-15  Iain Sandoe  <iain@sandoe.co.uk>\n+\n+\t* obj-c++.dg/proto-lossage-4.mm: Use uintptr_t for integral pointer\n+\trepresentations.\n+\n+2023-02-15  Martin Jambor  <mjambor@suse.cz>\n+\n+\tPR ipa/108679\n+\t* gcc.dg/ipa/pr108679.c: New test.\n+\n+2023-02-15  Tobias Burnus  <tobias@codesourcery.com>\n+\n+\tPR fortran/108512\n+\t* gfortran.dg/gomp/loop-5.f90: New test.\n+\t* gfortran.dg/gomp/loop-2.f90: Update dg-error.\n+\t* gfortran.dg/gomp/taskloop-2.f90: Update dg-error.\n+\n+2023-02-15  Jakub Jelinek  <jakub@redhat.com>\n+\n+\tPR target/108787\n+\tPR target/103109\n+\t* gcc.dg/pr108787.c: New test.\n+\t* gcc.target/powerpc/pr108787.c: New test.\n+\t* gcc.target/powerpc/pr103109-1.c: Adjust expected instruction counts.\n+\n+2023-02-15  Jakub Jelinek  <jakub@redhat.com>\n+\n+\t* g++.dg/DRs/dr2475.C: New test.\n+\t* g++.dg/DRs/dr2478.C: New test.\n+\t* g++.dg/DRs/dr2530.C: New test.\n+\t* g++.dg/DRs/dr2673.C: New test.\n+\t* c-c++-common/cpp/delimited-escape-seq-8.c: New test.\n+\n 2023-02-15  Marek Polacek  <polacek@redhat.com>\n \n \tPR c++/106675"}, {"sha": "2831ee899ae2fa37d02d96b6ea68337cc9fe2a02", "filename": "libgomp/ChangeLog", "status": "modified", "additions": 15, "deletions": 0, "changes": 15, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/29a3539193b4421908115df61cdbe3e092b37854/libgomp%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/29a3539193b4421908115df61cdbe3e092b37854/libgomp%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/libgomp%2FChangeLog?ref=29a3539193b4421908115df61cdbe3e092b37854", "patch": "@@ -1,3 +1,18 @@\n+2023-02-15  Tobias Burnus  <tobias@codesourcery.com>\n+\n+\t* target.c (gomp_target_rev): Dereference ptr\n+\tto get device address.\n+\t* testsuite/libgomp.fortran/reverse-offload-5.f90: Add test\n+\tfor unallocated allocatable.\n+\n+2023-02-15  Tobias Burnus  <tobias@codesourcery.com>\n+\n+\t* target.c (gomp_map_vars_internal): Add 'i > 0' before doing a\n+\tkind check.\n+\t(GOMP_target_enter_exit_data): If the next map item is\n+\tGOMP_MAP_ALWAYS_POINTER map it together with the current item.\n+\t* testsuite/libgomp.fortran/target-enter-data-3.f90: New test.\n+\n 2023-02-09  Tobias Burnus  <tobias@codesourcery.com>\n \n \tPR fortran/107424"}]}