{
    "CMSSW_7_3_CLANG_X_2014-10-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-13-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-13-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_3_X_2014-10-15-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2014-10-12-0200": "slc6_amd64_gcc472,slc5_amd64_gcc462", 
    "CMSSW_7_3_X_2014-10-13-1100": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-13-1400": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_3_THREADED_X_2014-10-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-10-1400": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_3_DEVEL_X_2014-10-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-11-1400": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_3_CLANG_X_2014-10-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-10-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-14-1400": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_3_DEBUG_X_2014-10-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-10-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-14-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_3_GEANT10_X_2014-10-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_2014-10-12-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_3_GEANT10_X_2014-10-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-13-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-10-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2014-10-12-1400": "slc6_amd64_gcc472", 
    "CMSSW_7_3_X_2014-10-11-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_3_THREADED_X_2014-10-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-13-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-10-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-12-0200": "slc6_amd64_gcc481,osx108_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2014-10-14-0200": "slc6_amd64_gcc472,slc5_amd64_gcc462", 
    "CMSSW_7_3_X_2014-10-10-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_3_ROOT6_X_2014-10-11-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-13-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-16-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2014-10-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_0_X_2014-10-16-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-11-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-09-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_2_X_2014-10-14-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_3_DEBUG_X_2014-10-13-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2014-10-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-15-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-14-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ICC_X_2014-10-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-12-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-13-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_CLANG_X_2014-10-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_X_2014-10-15-1400": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_3_DEBUG_X_2014-10-16-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_THREADED_X_2014-10-10-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-15-1400": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_3_ROOT6_X_2014-10-10-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEBUG_X_2014-10-14-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_GEANT10_X_2014-10-15-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_3_ROOT6_X_2014-10-13-0200": "slc6_amd64_gcc481", 
    "CMSSW_7_3_DEVEL_X_2014-10-12-1400": "slc6_amd64_gcc481", 
    "CMSSW_7_2_X_2014-10-12-0200": "slc6_amd64_gcc481,slc6_amd64_gcc491", 
    "CMSSW_7_3_THREADED_X_2014-10-13-0200": "slc6_amd64_gcc481"
}