Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 30 13:10:11 2018
| Host         : Monsoon-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: _5MHz_to_1Hz/clk_1Hz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    195.547        0.000                      0                   31        0.275        0.000                      0                   31        3.000        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK100MHZ             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      195.547        0.000                      0                   31        0.275        0.000                      0                   31       13.360        0.000                       0                    33  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      195.547ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.547ns  (required time - arrival time)
  Source:                 _5MHz_to_1Hz/cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/clk_1Hz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 0.828ns (19.965%)  route 3.319ns (80.035%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.696    -0.844    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X1Y120         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.388 r  _5MHz_to_1Hz/cnt_reg[25]/Q
                         net (fo=2, routed)           0.818     0.430    _5MHz_to_1Hz/cnt[25]
    SLICE_X1Y119         LUT4 (Prop_lut4_I2_O)        0.124     0.554 r  _5MHz_to_1Hz/cnt[29]_i_6/O
                         net (fo=1, routed)           0.948     1.502    _5MHz_to_1Hz/cnt[29]_i_6_n_0
    SLICE_X1Y118         LUT6 (Prop_lut6_I0_O)        0.124     1.626 r  _5MHz_to_1Hz/cnt[29]_i_3/O
                         net (fo=30, routed)          1.553     3.179    _5MHz_to_1Hz/cnt[29]_i_3_n_0
    SLICE_X1Y114         LUT4 (Prop_lut4_I0_O)        0.124     3.303 r  _5MHz_to_1Hz/clk_1Hz_i_1/O
                         net (fo=1, routed)           0.000     3.303    _5MHz_to_1Hz/clk_1Hz_i_1_n_0
    SLICE_X1Y114         FDCE                                         r  _5MHz_to_1Hz/clk_1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.584   198.563    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X1Y114         FDCE                                         r  _5MHz_to_1Hz/clk_1Hz_reg/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X1Y114         FDCE (Setup_fdce_C_D)        0.029   198.850    _5MHz_to_1Hz/clk_1Hz_reg
  -------------------------------------------------------------------
                         required time                        198.850    
                         arrival time                          -3.303    
  -------------------------------------------------------------------
                         slack                                195.547    

Slack (MET) :             195.565ns  (required time - arrival time)
  Source:                 _5MHz_to_1Hz/cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 0.856ns (20.501%)  route 3.319ns (79.499%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.696    -0.844    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X1Y120         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.388 r  _5MHz_to_1Hz/cnt_reg[25]/Q
                         net (fo=2, routed)           0.818     0.430    _5MHz_to_1Hz/cnt[25]
    SLICE_X1Y119         LUT4 (Prop_lut4_I2_O)        0.124     0.554 r  _5MHz_to_1Hz/cnt[29]_i_6/O
                         net (fo=1, routed)           0.948     1.502    _5MHz_to_1Hz/cnt[29]_i_6_n_0
    SLICE_X1Y118         LUT6 (Prop_lut6_I0_O)        0.124     1.626 r  _5MHz_to_1Hz/cnt[29]_i_3/O
                         net (fo=30, routed)          1.553     3.179    _5MHz_to_1Hz/cnt[29]_i_3_n_0
    SLICE_X1Y114         LUT4 (Prop_lut4_I0_O)        0.152     3.331 r  _5MHz_to_1Hz/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.331    _5MHz_to_1Hz/cnt_0[1]
    SLICE_X1Y114         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.584   198.563    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X1Y114         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[1]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X1Y114         FDCE (Setup_fdce_C_D)        0.075   198.896    _5MHz_to_1Hz/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        198.896    
                         arrival time                          -3.331    
  -------------------------------------------------------------------
                         slack                                195.565    

Slack (MET) :             195.684ns  (required time - arrival time)
  Source:                 _5MHz_to_1Hz/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 0.963ns (24.062%)  route 3.039ns (75.938%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 198.557 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.700    -0.840    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X1Y117         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.419    -0.421 r  _5MHz_to_1Hz/cnt_reg[16]/Q
                         net (fo=2, routed)           1.064     0.643    _5MHz_to_1Hz/cnt[16]
    SLICE_X1Y117         LUT4 (Prop_lut4_I3_O)        0.296     0.939 r  _5MHz_to_1Hz/cnt[29]_i_9/O
                         net (fo=1, routed)           0.636     1.575    _5MHz_to_1Hz/cnt[29]_i_9_n_0
    SLICE_X1Y116         LUT5 (Prop_lut5_I4_O)        0.124     1.699 r  _5MHz_to_1Hz/cnt[29]_i_5/O
                         net (fo=30, routed)          1.339     3.038    _5MHz_to_1Hz/cnt[29]_i_5_n_0
    SLICE_X1Y120         LUT4 (Prop_lut4_I2_O)        0.124     3.162 r  _5MHz_to_1Hz/cnt[26]_i_1/O
                         net (fo=1, routed)           0.000     3.162    _5MHz_to_1Hz/cnt_0[26]
    SLICE_X1Y120         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.578   198.557    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X1Y120         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[26]/C
                         clock pessimism              0.576   199.133    
                         clock uncertainty           -0.318   198.815    
    SLICE_X1Y120         FDCE (Setup_fdce_C_D)        0.031   198.846    _5MHz_to_1Hz/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                        198.846    
                         arrival time                          -3.162    
  -------------------------------------------------------------------
                         slack                                195.684    

Slack (MET) :             195.684ns  (required time - arrival time)
  Source:                 _5MHz_to_1Hz/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.000ns  (logic 0.963ns (24.074%)  route 3.037ns (75.926%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 198.557 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.700    -0.840    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X1Y117         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.419    -0.421 r  _5MHz_to_1Hz/cnt_reg[16]/Q
                         net (fo=2, routed)           1.064     0.643    _5MHz_to_1Hz/cnt[16]
    SLICE_X1Y117         LUT4 (Prop_lut4_I3_O)        0.296     0.939 r  _5MHz_to_1Hz/cnt[29]_i_9/O
                         net (fo=1, routed)           0.636     1.575    _5MHz_to_1Hz/cnt[29]_i_9_n_0
    SLICE_X1Y116         LUT5 (Prop_lut5_I4_O)        0.124     1.699 r  _5MHz_to_1Hz/cnt[29]_i_5/O
                         net (fo=30, routed)          1.337     3.036    _5MHz_to_1Hz/cnt[29]_i_5_n_0
    SLICE_X1Y120         LUT4 (Prop_lut4_I2_O)        0.124     3.160 r  _5MHz_to_1Hz/cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     3.160    _5MHz_to_1Hz/cnt_0[25]
    SLICE_X1Y120         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.578   198.557    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X1Y120         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[25]/C
                         clock pessimism              0.576   199.133    
                         clock uncertainty           -0.318   198.815    
    SLICE_X1Y120         FDCE (Setup_fdce_C_D)        0.029   198.844    _5MHz_to_1Hz/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                        198.844    
                         arrival time                          -3.160    
  -------------------------------------------------------------------
                         slack                                195.684    

Slack (MET) :             195.695ns  (required time - arrival time)
  Source:                 _5MHz_to_1Hz/cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 0.828ns (20.709%)  route 3.170ns (79.291%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 198.562 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.696    -0.844    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X1Y120         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.388 r  _5MHz_to_1Hz/cnt_reg[25]/Q
                         net (fo=2, routed)           0.818     0.430    _5MHz_to_1Hz/cnt[25]
    SLICE_X1Y119         LUT4 (Prop_lut4_I2_O)        0.124     0.554 r  _5MHz_to_1Hz/cnt[29]_i_6/O
                         net (fo=1, routed)           0.948     1.502    _5MHz_to_1Hz/cnt[29]_i_6_n_0
    SLICE_X1Y118         LUT6 (Prop_lut6_I0_O)        0.124     1.626 r  _5MHz_to_1Hz/cnt[29]_i_3/O
                         net (fo=30, routed)          1.404     3.030    _5MHz_to_1Hz/cnt[29]_i_3_n_0
    SLICE_X1Y115         LUT4 (Prop_lut4_I0_O)        0.124     3.154 r  _5MHz_to_1Hz/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     3.154    _5MHz_to_1Hz/cnt_0[4]
    SLICE_X1Y115         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.583   198.562    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X1Y115         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[4]/C
                         clock pessimism              0.576   199.138    
                         clock uncertainty           -0.318   198.820    
    SLICE_X1Y115         FDCE (Setup_fdce_C_D)        0.029   198.849    _5MHz_to_1Hz/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        198.849    
                         arrival time                          -3.154    
  -------------------------------------------------------------------
                         slack                                195.695    

Slack (MET) :             195.700ns  (required time - arrival time)
  Source:                 _5MHz_to_1Hz/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 0.991ns (24.589%)  route 3.039ns (75.411%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 198.557 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.700    -0.840    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X1Y117         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.419    -0.421 r  _5MHz_to_1Hz/cnt_reg[16]/Q
                         net (fo=2, routed)           1.064     0.643    _5MHz_to_1Hz/cnt[16]
    SLICE_X1Y117         LUT4 (Prop_lut4_I3_O)        0.296     0.939 r  _5MHz_to_1Hz/cnt[29]_i_9/O
                         net (fo=1, routed)           0.636     1.575    _5MHz_to_1Hz/cnt[29]_i_9_n_0
    SLICE_X1Y116         LUT5 (Prop_lut5_I4_O)        0.124     1.699 r  _5MHz_to_1Hz/cnt[29]_i_5/O
                         net (fo=30, routed)          1.339     3.038    _5MHz_to_1Hz/cnt[29]_i_5_n_0
    SLICE_X1Y120         LUT4 (Prop_lut4_I2_O)        0.152     3.190 r  _5MHz_to_1Hz/cnt[29]_i_1/O
                         net (fo=1, routed)           0.000     3.190    _5MHz_to_1Hz/cnt_0[29]
    SLICE_X1Y120         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.578   198.557    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X1Y120         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[29]/C
                         clock pessimism              0.576   199.133    
                         clock uncertainty           -0.318   198.815    
    SLICE_X1Y120         FDCE (Setup_fdce_C_D)        0.075   198.890    _5MHz_to_1Hz/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                        198.890    
                         arrival time                          -3.190    
  -------------------------------------------------------------------
                         slack                                195.700    

Slack (MET) :             195.702ns  (required time - arrival time)
  Source:                 _5MHz_to_1Hz/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 0.991ns (24.602%)  route 3.037ns (75.398%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 198.557 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.700    -0.840    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X1Y117         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDCE (Prop_fdce_C_Q)         0.419    -0.421 r  _5MHz_to_1Hz/cnt_reg[16]/Q
                         net (fo=2, routed)           1.064     0.643    _5MHz_to_1Hz/cnt[16]
    SLICE_X1Y117         LUT4 (Prop_lut4_I3_O)        0.296     0.939 r  _5MHz_to_1Hz/cnt[29]_i_9/O
                         net (fo=1, routed)           0.636     1.575    _5MHz_to_1Hz/cnt[29]_i_9_n_0
    SLICE_X1Y116         LUT5 (Prop_lut5_I4_O)        0.124     1.699 r  _5MHz_to_1Hz/cnt[29]_i_5/O
                         net (fo=30, routed)          1.337     3.036    _5MHz_to_1Hz/cnt[29]_i_5_n_0
    SLICE_X1Y120         LUT4 (Prop_lut4_I2_O)        0.152     3.188 r  _5MHz_to_1Hz/cnt[28]_i_1/O
                         net (fo=1, routed)           0.000     3.188    _5MHz_to_1Hz/cnt_0[28]
    SLICE_X1Y120         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.578   198.557    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X1Y120         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[28]/C
                         clock pessimism              0.576   199.133    
                         clock uncertainty           -0.318   198.815    
    SLICE_X1Y120         FDCE (Setup_fdce_C_D)        0.075   198.890    _5MHz_to_1Hz/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                        198.890    
                         arrival time                          -3.188    
  -------------------------------------------------------------------
                         slack                                195.702    

Slack (MET) :             195.713ns  (required time - arrival time)
  Source:                 _5MHz_to_1Hz/cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.026ns  (logic 0.856ns (21.260%)  route 3.170ns (78.740%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 198.562 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.696    -0.844    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X1Y120         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.388 r  _5MHz_to_1Hz/cnt_reg[25]/Q
                         net (fo=2, routed)           0.818     0.430    _5MHz_to_1Hz/cnt[25]
    SLICE_X1Y119         LUT4 (Prop_lut4_I2_O)        0.124     0.554 r  _5MHz_to_1Hz/cnt[29]_i_6/O
                         net (fo=1, routed)           0.948     1.502    _5MHz_to_1Hz/cnt[29]_i_6_n_0
    SLICE_X1Y118         LUT6 (Prop_lut6_I0_O)        0.124     1.626 r  _5MHz_to_1Hz/cnt[29]_i_3/O
                         net (fo=30, routed)          1.404     3.030    _5MHz_to_1Hz/cnt[29]_i_3_n_0
    SLICE_X1Y115         LUT4 (Prop_lut4_I0_O)        0.152     3.182 r  _5MHz_to_1Hz/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     3.182    _5MHz_to_1Hz/cnt_0[5]
    SLICE_X1Y115         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.583   198.562    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X1Y115         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[5]/C
                         clock pessimism              0.576   199.138    
                         clock uncertainty           -0.318   198.820    
    SLICE_X1Y115         FDCE (Setup_fdce_C_D)        0.075   198.895    _5MHz_to_1Hz/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        198.895    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                195.713    

Slack (MET) :             195.770ns  (required time - arrival time)
  Source:                 _5MHz_to_1Hz/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.828ns (21.147%)  route 3.087ns (78.853%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 198.557 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.701    -0.839    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X1Y116         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDCE (Prop_fdce_C_Q)         0.456    -0.383 r  _5MHz_to_1Hz/cnt_reg[6]/Q
                         net (fo=2, routed)           0.808     0.425    _5MHz_to_1Hz/cnt[6]
    SLICE_X1Y115         LUT4 (Prop_lut4_I1_O)        0.124     0.549 r  _5MHz_to_1Hz/cnt[29]_i_8/O
                         net (fo=1, routed)           0.808     1.357    _5MHz_to_1Hz/cnt[29]_i_8_n_0
    SLICE_X1Y115         LUT5 (Prop_lut5_I4_O)        0.124     1.481 r  _5MHz_to_1Hz/cnt[29]_i_4/O
                         net (fo=30, routed)          1.471     2.952    _5MHz_to_1Hz/cnt[29]_i_4_n_0
    SLICE_X1Y119         LUT4 (Prop_lut4_I1_O)        0.124     3.076 r  _5MHz_to_1Hz/cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     3.076    _5MHz_to_1Hz/cnt_0[23]
    SLICE_X1Y119         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.578   198.557    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X1Y119         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[23]/C
                         clock pessimism              0.576   199.133    
                         clock uncertainty           -0.318   198.815    
    SLICE_X1Y119         FDCE (Setup_fdce_C_D)        0.031   198.846    _5MHz_to_1Hz/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                        198.846    
                         arrival time                          -3.076    
  -------------------------------------------------------------------
                         slack                                195.770    

Slack (MET) :             195.774ns  (required time - arrival time)
  Source:                 _5MHz_to_1Hz/cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.828ns (21.110%)  route 3.094ns (78.890%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.696    -0.844    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X1Y120         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDCE (Prop_fdce_C_Q)         0.456    -0.388 r  _5MHz_to_1Hz/cnt_reg[25]/Q
                         net (fo=2, routed)           0.818     0.430    _5MHz_to_1Hz/cnt[25]
    SLICE_X1Y119         LUT4 (Prop_lut4_I2_O)        0.124     0.554 r  _5MHz_to_1Hz/cnt[29]_i_6/O
                         net (fo=1, routed)           0.948     1.502    _5MHz_to_1Hz/cnt[29]_i_6_n_0
    SLICE_X1Y118         LUT6 (Prop_lut6_I0_O)        0.124     1.626 r  _5MHz_to_1Hz/cnt[29]_i_3/O
                         net (fo=30, routed)          1.328     2.954    _5MHz_to_1Hz/cnt[29]_i_3_n_0
    SLICE_X1Y114         LUT4 (Prop_lut4_I0_O)        0.124     3.078 r  _5MHz_to_1Hz/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.078    _5MHz_to_1Hz/cnt_0[2]
    SLICE_X1Y114         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.584   198.563    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X1Y114         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[2]/C
                         clock pessimism              0.576   199.139    
                         clock uncertainty           -0.318   198.821    
    SLICE_X1Y114         FDCE (Setup_fdce_C_D)        0.031   198.852    _5MHz_to_1Hz/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        198.852    
                         arrival time                          -3.078    
  -------------------------------------------------------------------
                         slack                                195.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 _5MHz_to_1Hz/clk_1Hz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/clk_1Hz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.594    -0.570    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X1Y114         FDCE                                         r  _5MHz_to_1Hz/clk_1Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  _5MHz_to_1Hz/clk_1Hz_reg/Q
                         net (fo=9, routed)           0.180    -0.249    _5MHz_to_1Hz/CLK
    SLICE_X1Y114         LUT4 (Prop_lut4_I3_O)        0.045    -0.204 r  _5MHz_to_1Hz/clk_1Hz_i_1/O
                         net (fo=1, routed)           0.000    -0.204    _5MHz_to_1Hz/clk_1Hz_i_1_n_0
    SLICE_X1Y114         FDCE                                         r  _5MHz_to_1Hz/clk_1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.866    -0.807    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X1Y114         FDCE                                         r  _5MHz_to_1Hz/clk_1Hz_reg/C
                         clock pessimism              0.237    -0.570    
    SLICE_X1Y114         FDCE (Hold_fdce_C_D)         0.091    -0.479    _5MHz_to_1Hz/clk_1Hz_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 _5MHz_to_1Hz/cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.218%)  route 0.244ns (56.782%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.592    -0.572    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X1Y117         FDPE                                         r  _5MHz_to_1Hz/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDPE (Prop_fdpe_C_Q)         0.141    -0.431 f  _5MHz_to_1Hz/cnt_reg[0]/Q
                         net (fo=3, routed)           0.244    -0.187    _5MHz_to_1Hz/cnt[0]
    SLICE_X1Y117         LUT1 (Prop_lut1_I0_O)        0.045    -0.142 r  _5MHz_to_1Hz/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    _5MHz_to_1Hz/cnt_0[0]
    SLICE_X1Y117         FDPE                                         r  _5MHz_to_1Hz/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.863    -0.810    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X1Y117         FDPE                                         r  _5MHz_to_1Hz/cnt_reg[0]/C
                         clock pessimism              0.238    -0.572    
    SLICE_X1Y117         FDPE (Hold_fdpe_C_D)         0.092    -0.480    _5MHz_to_1Hz/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 _5MHz_to_1Hz/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.277ns (54.897%)  route 0.228ns (45.103%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.571    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X1Y116         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDCE (Prop_fdce_C_Q)         0.128    -0.443 r  _5MHz_to_1Hz/cnt_reg[12]/Q
                         net (fo=2, routed)           0.100    -0.343    _5MHz_to_1Hz/cnt[12]
    SLICE_X1Y116         LUT5 (Prop_lut5_I0_O)        0.098    -0.245 r  _5MHz_to_1Hz/cnt[29]_i_5/O
                         net (fo=30, routed)          0.128    -0.118    _5MHz_to_1Hz/cnt[29]_i_5_n_0
    SLICE_X1Y116         LUT4 (Prop_lut4_I2_O)        0.051    -0.067 r  _5MHz_to_1Hz/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.067    _5MHz_to_1Hz/cnt_0[9]
    SLICE_X1Y116         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.864    -0.809    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X1Y116         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[9]/C
                         clock pessimism              0.238    -0.571    
    SLICE_X1Y116         FDCE (Hold_fdce_C_D)         0.107    -0.464    _5MHz_to_1Hz/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 _5MHz_to_1Hz/cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.271ns (54.354%)  route 0.228ns (45.646%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.593    -0.571    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X1Y116         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y116         FDCE (Prop_fdce_C_Q)         0.128    -0.443 r  _5MHz_to_1Hz/cnt_reg[12]/Q
                         net (fo=2, routed)           0.100    -0.343    _5MHz_to_1Hz/cnt[12]
    SLICE_X1Y116         LUT5 (Prop_lut5_I0_O)        0.098    -0.245 r  _5MHz_to_1Hz/cnt[29]_i_5/O
                         net (fo=30, routed)          0.128    -0.118    _5MHz_to_1Hz/cnt[29]_i_5_n_0
    SLICE_X1Y116         LUT4 (Prop_lut4_I2_O)        0.045    -0.073 r  _5MHz_to_1Hz/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.073    _5MHz_to_1Hz/cnt_0[6]
    SLICE_X1Y116         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.864    -0.809    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X1Y116         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[6]/C
                         clock pessimism              0.238    -0.571    
    SLICE_X1Y116         FDCE (Hold_fdce_C_D)         0.092    -0.479    _5MHz_to_1Hz/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 _5MHz_to_1Hz/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.234ns (42.481%)  route 0.317ns (57.519%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.594    -0.570    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X1Y114         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  _5MHz_to_1Hz/cnt_reg[2]/Q
                         net (fo=2, routed)           0.117    -0.312    _5MHz_to_1Hz/cnt[2]
    SLICE_X1Y115         LUT5 (Prop_lut5_I2_O)        0.045    -0.267 r  _5MHz_to_1Hz/cnt[29]_i_4/O
                         net (fo=30, routed)          0.199    -0.067    _5MHz_to_1Hz/cnt[29]_i_4_n_0
    SLICE_X1Y115         LUT4 (Prop_lut4_I1_O)        0.048    -0.019 r  _5MHz_to_1Hz/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.019    _5MHz_to_1Hz/cnt_0[5]
    SLICE_X1Y115         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.865    -0.808    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X1Y115         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[5]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X1Y115         FDCE (Hold_fdce_C_D)         0.107    -0.449    _5MHz_to_1Hz/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 _5MHz_to_1Hz/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.235ns (42.509%)  route 0.318ns (57.491%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.594    -0.570    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X1Y114         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  _5MHz_to_1Hz/cnt_reg[2]/Q
                         net (fo=2, routed)           0.117    -0.312    _5MHz_to_1Hz/cnt[2]
    SLICE_X1Y115         LUT5 (Prop_lut5_I2_O)        0.045    -0.267 r  _5MHz_to_1Hz/cnt[29]_i_4/O
                         net (fo=30, routed)          0.200    -0.066    _5MHz_to_1Hz/cnt[29]_i_4_n_0
    SLICE_X1Y115         LUT4 (Prop_lut4_I1_O)        0.049    -0.017 r  _5MHz_to_1Hz/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.017    _5MHz_to_1Hz/cnt_0[8]
    SLICE_X1Y115         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.865    -0.808    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X1Y115         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[8]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X1Y115         FDCE (Hold_fdce_C_D)         0.107    -0.449    _5MHz_to_1Hz/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 _5MHz_to_1Hz/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.231ns (42.090%)  route 0.318ns (57.910%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.594    -0.570    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X1Y114         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  _5MHz_to_1Hz/cnt_reg[2]/Q
                         net (fo=2, routed)           0.117    -0.312    _5MHz_to_1Hz/cnt[2]
    SLICE_X1Y115         LUT5 (Prop_lut5_I2_O)        0.045    -0.267 r  _5MHz_to_1Hz/cnt[29]_i_4/O
                         net (fo=30, routed)          0.200    -0.066    _5MHz_to_1Hz/cnt[29]_i_4_n_0
    SLICE_X1Y115         LUT4 (Prop_lut4_I1_O)        0.045    -0.021 r  _5MHz_to_1Hz/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.021    _5MHz_to_1Hz/cnt_0[7]
    SLICE_X1Y115         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.865    -0.808    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X1Y115         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[7]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X1Y115         FDCE (Hold_fdce_C_D)         0.092    -0.464    _5MHz_to_1Hz/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 _5MHz_to_1Hz/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.231ns (42.166%)  route 0.317ns (57.834%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.594    -0.570    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X1Y114         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  _5MHz_to_1Hz/cnt_reg[2]/Q
                         net (fo=2, routed)           0.117    -0.312    _5MHz_to_1Hz/cnt[2]
    SLICE_X1Y115         LUT5 (Prop_lut5_I2_O)        0.045    -0.267 r  _5MHz_to_1Hz/cnt[29]_i_4/O
                         net (fo=30, routed)          0.199    -0.067    _5MHz_to_1Hz/cnt[29]_i_4_n_0
    SLICE_X1Y115         LUT4 (Prop_lut4_I1_O)        0.045    -0.022 r  _5MHz_to_1Hz/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.022    _5MHz_to_1Hz/cnt_0[4]
    SLICE_X1Y115         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.865    -0.808    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X1Y115         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[4]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X1Y115         FDCE (Hold_fdce_C_D)         0.091    -0.465    _5MHz_to_1Hz/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 _5MHz_to_1Hz/cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.234ns (41.058%)  route 0.336ns (58.942%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.573    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X1Y118         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDCE (Prop_fdce_C_Q)         0.141    -0.432 f  _5MHz_to_1Hz/cnt_reg[18]/Q
                         net (fo=2, routed)           0.121    -0.311    _5MHz_to_1Hz/cnt[18]
    SLICE_X1Y118         LUT6 (Prop_lut6_I1_O)        0.045    -0.266 r  _5MHz_to_1Hz/cnt[29]_i_3/O
                         net (fo=30, routed)          0.215    -0.051    _5MHz_to_1Hz/cnt[29]_i_3_n_0
    SLICE_X1Y118         LUT4 (Prop_lut4_I0_O)        0.048    -0.003 r  _5MHz_to_1Hz/cnt[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.003    _5MHz_to_1Hz/cnt_0[21]
    SLICE_X1Y118         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.811    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X1Y118         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[21]/C
                         clock pessimism              0.238    -0.573    
    SLICE_X1Y118         FDCE (Hold_fdce_C_D)         0.107    -0.466    _5MHz_to_1Hz/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 _5MHz_to_1Hz/cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.235ns (41.089%)  route 0.337ns (58.911%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.573    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X1Y118         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y118         FDCE (Prop_fdce_C_Q)         0.141    -0.432 f  _5MHz_to_1Hz/cnt_reg[18]/Q
                         net (fo=2, routed)           0.121    -0.311    _5MHz_to_1Hz/cnt[18]
    SLICE_X1Y118         LUT6 (Prop_lut6_I1_O)        0.045    -0.266 r  _5MHz_to_1Hz/cnt[29]_i_3/O
                         net (fo=30, routed)          0.216    -0.050    _5MHz_to_1Hz/cnt[29]_i_3_n_0
    SLICE_X1Y118         LUT4 (Prop_lut4_I0_O)        0.049    -0.001 r  _5MHz_to_1Hz/cnt[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.001    _5MHz_to_1Hz/cnt_0[20]
    SLICE_X1Y118         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.862    -0.811    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X1Y118         FDCE                                         r  _5MHz_to_1Hz/cnt_reg[20]/C
                         clock pessimism              0.238    -0.573    
    SLICE_X1Y118         FDCE (Hold_fdce_C_D)         0.107    -0.466    _5MHz_to_1Hz/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.465    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   _100MHz_to_5MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y114     _5MHz_to_1Hz/clk_1Hz_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X1Y117     _5MHz_to_1Hz/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y116     _5MHz_to_1Hz/cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y116     _5MHz_to_1Hz/cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y116     _5MHz_to_1Hz/cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y116     _5MHz_to_1Hz/cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y117     _5MHz_to_1Hz/cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X1Y117     _5MHz_to_1Hz/cnt_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y114     _5MHz_to_1Hz/clk_1Hz_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X1Y117     _5MHz_to_1Hz/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y116     _5MHz_to_1Hz/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y116     _5MHz_to_1Hz/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y116     _5MHz_to_1Hz/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y116     _5MHz_to_1Hz/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y116     _5MHz_to_1Hz/cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y116     _5MHz_to_1Hz/cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y116     _5MHz_to_1Hz/cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y116     _5MHz_to_1Hz/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y114     _5MHz_to_1Hz/clk_1Hz_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X1Y117     _5MHz_to_1Hz/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y116     _5MHz_to_1Hz/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y116     _5MHz_to_1Hz/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y116     _5MHz_to_1Hz/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y116     _5MHz_to_1Hz/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y117     _5MHz_to_1Hz/cnt_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y117     _5MHz_to_1Hz/cnt_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y117     _5MHz_to_1Hz/cnt_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y117     _5MHz_to_1Hz/cnt_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   _100MHz_to_5MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKFBOUT



