// Seed: 709604323
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  assign id_3 = id_2;
  wire id_5;
  assign id_1 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    input wire id_1,
    input tri0 id_2,
    output wor id_3,
    input wand id_4,
    input tri0 id_5,
    input supply1 id_6,
    output tri id_7,
    output tri1 id_8,
    input uwire id_9,
    input wire id_10,
    input wand id_11,
    input tri0 id_12,
    input tri id_13
);
  uwire id_15;
  tri0  id_16;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15
  );
  wire id_17;
  id_18(
      id_16, id_15, 1'b0
  );
endmodule
