{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555459269940 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555459269971 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 04:31:06 2019 " "Processing started: Wed Apr 17 04:31:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555459269971 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555459269971 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp5 -c exp5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp5 -c exp5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555459269971 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1555459271487 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET lcd_diplay.v(2) " "Verilog HDL Declaration information at lcd_diplay.v(2): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "lcd_diplay.v" "" { Text "//Mac/Home/Desktop/Exp5/lcd_diplay.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555459284627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_diplay.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_diplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "lcd_diplay.v" "" { Text "//Mac/Home/Desktop/Exp5/lcd_diplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555459284627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555459284627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "//Mac/Home/Desktop/Exp5/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555459284643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555459284643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.v" "" { Text "//Mac/Home/Desktop/Exp5/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555459284659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555459284659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 2 2 " "Found 2 design units, including 2 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "//Mac/Home/Desktop/Exp5/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555459284674 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_dff " "Found entity 2: my_dff" {  } { { "debounce.v" "" { Text "//Mac/Home/Desktop/Exp5/debounce.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555459284674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555459284674 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "str lcd_diplay.v(28) " "Verilog HDL Continuous Assignment error at lcd_diplay.v(28): object \"str\" on left-hand side of assignment must have a net type" {  } { { "lcd_diplay.v" "" { Text "//Mac/Home/Desktop/Exp5/lcd_diplay.v" 28 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Analysis & Synthesis" 0 -1 1555459284674 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "str lcd_diplay.v(29) " "Verilog HDL Continuous Assignment error at lcd_diplay.v(29): object \"str\" on left-hand side of assignment must have a net type" {  } { { "lcd_diplay.v" "" { Text "//Mac/Home/Desktop/Exp5/lcd_diplay.v" 29 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Analysis & Synthesis" 0 -1 1555459284674 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "str lcd_diplay.v(30) " "Verilog HDL Continuous Assignment error at lcd_diplay.v(30): object \"str\" on left-hand side of assignment must have a net type" {  } { { "lcd_diplay.v" "" { Text "//Mac/Home/Desktop/Exp5/lcd_diplay.v" 30 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Analysis & Synthesis" 0 -1 1555459284674 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "str lcd_diplay.v(31) " "Verilog HDL Continuous Assignment error at lcd_diplay.v(31): object \"str\" on left-hand side of assignment must have a net type" {  } { { "lcd_diplay.v" "" { Text "//Mac/Home/Desktop/Exp5/lcd_diplay.v" 31 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Analysis & Synthesis" 0 -1 1555459284674 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "str lcd_diplay.v(32) " "Verilog HDL Continuous Assignment error at lcd_diplay.v(32): object \"str\" on left-hand side of assignment must have a net type" {  } { { "lcd_diplay.v" "" { Text "//Mac/Home/Desktop/Exp5/lcd_diplay.v" 32 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Analysis & Synthesis" 0 -1 1555459284674 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "str lcd_diplay.v(33) " "Verilog HDL Continuous Assignment error at lcd_diplay.v(33): object \"str\" on left-hand side of assignment must have a net type" {  } { { "lcd_diplay.v" "" { Text "//Mac/Home/Desktop/Exp5/lcd_diplay.v" 33 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Analysis & Synthesis" 0 -1 1555459284674 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "str lcd_diplay.v(34) " "Verilog HDL Continuous Assignment error at lcd_diplay.v(34): object \"str\" on left-hand side of assignment must have a net type" {  } { { "lcd_diplay.v" "" { Text "//Mac/Home/Desktop/Exp5/lcd_diplay.v" 34 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Analysis & Synthesis" 0 -1 1555459284674 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/Desktop/Exp5/output_files/exp5.map.smsg " "Generated suppressed messages file /Desktop/Exp5/output_files/exp5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555459284705 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4978 " "Peak virtual memory: 4978 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555459284815 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 17 04:31:24 2019 " "Processing ended: Wed Apr 17 04:31:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555459284815 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555459284815 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555459284815 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555459284815 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 1  " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555459285612 ""}
