#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jul  2 14:08:14 2021
# Process ID: 6610
# Current directory: /home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.runs/impl_1
# Command line: vivado -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: /home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.runs/impl_1/system_wrapper.vdi
# Journal file: /home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/lars/Documents/Github/filters'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lars/Documents/Github/DSP/pavel-cores'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lars/Documents/Github/DSP/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
Command: link_design -top system_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1727.539 ; gain = 0.000 ; free physical = 641 ; free virtual = 3458
INFO: [Netlist 29-17] Analyzing 898 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/sources_1/bd/system/ip/system_ps_0_2/system_ps_0_2.xdc] for cell 'system_i/ps_0/inst'
Finished Parsing XDC File [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/sources_1/bd/system/ip/system_ps_0_2/system_ps_0_2.xdc] for cell 'system_i/ps_0/inst'
Parsing XDC File [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0_board.xdc] for cell 'system_i/pll_0/inst'
Finished Parsing XDC File [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0_board.xdc] for cell 'system_i/pll_0/inst'
Parsing XDC File [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0.xdc] for cell 'system_i/pll_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2302.707 ; gain = 461.812 ; free physical = 163 ; free virtual = 2995
Finished Parsing XDC File [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0.xdc] for cell 'system_i/pll_0/inst'
Parsing XDC File [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0_board.xdc] for cell 'system_i/rst_0/U0'
Finished Parsing XDC File [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0_board.xdc] for cell 'system_i/rst_0/U0'
Parsing XDC File [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0.xdc] for cell 'system_i/rst_0/U0'
Finished Parsing XDC File [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0.xdc] for cell 'system_i/rst_0/U0'
Parsing XDC File [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/clocks.xdc]
Finished Parsing XDC File [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/clocks.xdc]
Parsing XDC File [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc]
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_i[14]'. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_a_i[15]'. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_i[14]'. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'adc_dat_b_i[15]'. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_p_o[*]'. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_n_o[*]'. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_p_i[*]'. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_n_i[*]'. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_p_o[0]'. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_n_o[0]'. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_p_o[1]'. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:186]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:186]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_n_o[1]'. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:187]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:187]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_p_i[0]'. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:189]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:189]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_n_i[0]'. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:190]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:190]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_p_i[1]'. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:192]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:192]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'daisy_n_i[1]'. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:193]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc:193]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.srcs/constrs_1/imports/cfg/ports.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2318.727 ; gain = 0.000 ; free physical = 154 ; free virtual = 2994
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

13 Infos, 37 Warnings, 36 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 2318.727 ; gain = 820.574 ; free physical = 154 ; free virtual = 2994
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port exp_n_tri_io[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port exp_n_tri_io[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port exp_n_tri_io[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port exp_n_tri_io[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port exp_n_tri_io[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port exp_n_tri_io[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port exp_n_tri_io[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port exp_n_tri_io[7] expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 8 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2334.723 ; gain = 15.996 ; free physical = 153 ; free virtual = 2994

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10f8946f7

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2350.598 ; gain = 15.875 ; free physical = 148 ; free virtual = 2989

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17331e7ec

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2492.598 ; gain = 0.000 ; free physical = 117 ; free virtual = 2841
INFO: [Opt 31-389] Phase Retarget created 3 cells and removed 60 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18aae0859

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2492.598 ; gain = 0.000 ; free physical = 117 ; free virtual = 2841
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 21 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 291c2c567

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2492.598 ; gain = 0.000 ; free physical = 117 ; free virtual = 2841
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 300 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 291c2c567

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2492.598 ; gain = 0.000 ; free physical = 117 ; free virtual = 2841
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 291c2c567

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2492.598 ; gain = 0.000 ; free physical = 117 ; free virtual = 2841
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 20e32bde8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2492.598 ; gain = 0.000 ; free physical = 118 ; free virtual = 2842
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               3  |              60  |                                              1  |
|  Constant propagation         |               2  |              21  |                                              0  |
|  Sweep                        |               1  |             300  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2492.598 ; gain = 0.000 ; free physical = 118 ; free virtual = 2842
Ending Logic Optimization Task | Checksum: 23e13a88f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2492.598 ; gain = 0.000 ; free physical = 118 ; free virtual = 2842

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 23e13a88f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2492.598 ; gain = 0.000 ; free physical = 118 ; free virtual = 2842

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 23e13a88f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2492.598 ; gain = 0.000 ; free physical = 118 ; free virtual = 2842

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2492.598 ; gain = 0.000 ; free physical = 118 ; free virtual = 2842
Ending Netlist Obfuscation Task | Checksum: 23e13a88f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2492.598 ; gain = 0.000 ; free physical = 118 ; free virtual = 2842
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 45 Warnings, 36 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2492.598 ; gain = 173.871 ; free physical = 118 ; free virtual = 2842
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2492.598 ; gain = 0.000 ; free physical = 116 ; free virtual = 2840
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2495.566 ; gain = 0.000 ; free physical = 113 ; free virtual = 2826
INFO: [Common 17-1381] The checkpoint '/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.runs/impl_1/system_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive ExtraNetDelay_high
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraNetDelay_high' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 119 ; free virtual = 2815
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15be49f13

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 119 ; free virtual = 2815
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 119 ; free virtual = 2815

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6a85244e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 108 ; free virtual = 2809

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1cfb5a89d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 131 ; free virtual = 2808

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1cfb5a89d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 131 ; free virtual = 2808
Phase 1 Placer Initialization | Checksum: 1cfb5a89d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 131 ; free virtual = 2808

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1339c1d9c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 120 ; free virtual = 2803

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 594 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 284 nets or cells. Created 0 new cell, deleted 284 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 105 ; free virtual = 2791

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            284  |                   284  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            284  |                   284  |           0  |           7  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 187addb54

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 104 ; free virtual = 2790
Phase 2.2 Global Placement Core | Checksum: 11745a1ae

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 104 ; free virtual = 2790
Phase 2 Global Placement | Checksum: 11745a1ae

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 105 ; free virtual = 2792

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1409b5d7d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 107 ; free virtual = 2794

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10a93b9ca

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 101 ; free virtual = 2788

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11844430d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 103 ; free virtual = 2785

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 173cfabf5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 108 ; free virtual = 2785

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1a0dc442e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 109 ; free virtual = 2786

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: ef6efd1b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 108 ; free virtual = 2786

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 56bba5ac

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 108 ; free virtual = 2786

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: ab003d84

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 108 ; free virtual = 2786
Phase 3 Detail Placement | Checksum: ab003d84

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 108 ; free virtual = 2786

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Place 46-20] Placer is running with the ExtraNetDelay_high directive. Post Placement Optimization may take longer to complete with ExtraNetDelay_high compared to other directives.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 796ce1a2

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net system_i/system_configuration/cfg_0/inst/p_4_in, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 796ce1a2

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 112 ; free virtual = 2790
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.489. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 15dfc08f6

Time (s): cpu = 00:04:12 ; elapsed = 00:03:57 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 138 ; free virtual = 2788
Phase 4.1 Post Commit Optimization | Checksum: 15dfc08f6

Time (s): cpu = 00:04:12 ; elapsed = 00:03:57 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 138 ; free virtual = 2788

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15dfc08f6

Time (s): cpu = 00:04:12 ; elapsed = 00:03:57 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 139 ; free virtual = 2788

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 15dfc08f6

Time (s): cpu = 00:04:12 ; elapsed = 00:03:57 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 139 ; free virtual = 2788

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 139 ; free virtual = 2788
Phase 4.4 Final Placement Cleanup | Checksum: 1a4603575

Time (s): cpu = 00:04:12 ; elapsed = 00:03:57 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 139 ; free virtual = 2788
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a4603575

Time (s): cpu = 00:04:12 ; elapsed = 00:03:57 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 139 ; free virtual = 2788
Ending Placer Task | Checksum: 125627eb9

Time (s): cpu = 00:04:12 ; elapsed = 00:03:57 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 139 ; free virtual = 2788
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 45 Warnings, 36 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:16 ; elapsed = 00:03:59 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 144 ; free virtual = 2793
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 144 ; free virtual = 2793
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 126 ; free virtual = 2787
INFO: [Common 17-1381] The checkpoint '/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.runs/impl_1/system_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 133 ; free virtual = 2786
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 140 ; free virtual = 2793
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 124 ; free virtual = 2777

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.489 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 265583f66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 122 ; free virtual = 2775

Phase 2 SLR Crossing Optimization
INFO: [Physopt 32-670] No setup violation found.  SLR Crossing Optimization was not performed.
Phase 2 SLR Crossing Optimization | Checksum: 265583f66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 120 ; free virtual = 2774
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.489 | TNS=0.000 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 3 Fanout Optimization | Checksum: 265583f66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 120 ; free virtual = 2774

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Phase 4 Single Cell Placement Optimization | Checksum: 265583f66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 120 ; free virtual = 2774

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 5 Multi Cell Placement Optimization | Checksum: 265583f66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 120 ; free virtual = 2774

Phase 6 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 6 Rewire | Checksum: 265583f66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 120 ; free virtual = 2774

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 7 Critical Cell Optimization | Checksum: 265583f66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 120 ; free virtual = 2774

Phase 8 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 8 Fanout Optimization | Checksum: 265583f66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 120 ; free virtual = 2774

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Phase 9 Single Cell Placement Optimization | Checksum: 265583f66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 120 ; free virtual = 2774

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 10 Multi Cell Placement Optimization | Checksum: 265583f66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 120 ; free virtual = 2774

Phase 11 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 11 Rewire | Checksum: 265583f66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 120 ; free virtual = 2774

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 12 Critical Cell Optimization | Checksum: 265583f66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 120 ; free virtual = 2774

Phase 13 SLR Crossing Optimization
INFO: [Physopt 32-670] No setup violation found.  SLR Crossing Optimization was not performed.
Phase 13 SLR Crossing Optimization | Checksum: 265583f66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 120 ; free virtual = 2774

Phase 14 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 14 Fanout Optimization | Checksum: 265583f66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 120 ; free virtual = 2774

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Phase 15 Single Cell Placement Optimization | Checksum: 265583f66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 120 ; free virtual = 2774

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 16 Multi Cell Placement Optimization | Checksum: 265583f66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 120 ; free virtual = 2774

Phase 17 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 17 Rewire | Checksum: 265583f66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 120 ; free virtual = 2774

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 18 Critical Cell Optimization | Checksum: 265583f66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 120 ; free virtual = 2774

Phase 19 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 19 DSP Register Optimization | Checksum: 265583f66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 120 ; free virtual = 2774

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 20 BRAM Register Optimization | Checksum: 265583f66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 120 ; free virtual = 2774

Phase 21 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 21 URAM Register Optimization | Checksum: 265583f66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 120 ; free virtual = 2774

Phase 22 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 22 Shift Register Optimization | Checksum: 265583f66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 120 ; free virtual = 2774

Phase 23 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 23 DSP Register Optimization | Checksum: 265583f66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 120 ; free virtual = 2774

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 24 BRAM Register Optimization | Checksum: 265583f66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 120 ; free virtual = 2774

Phase 25 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 25 URAM Register Optimization | Checksum: 265583f66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 120 ; free virtual = 2774

Phase 26 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 26 Shift Register Optimization | Checksum: 265583f66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 120 ; free virtual = 2774

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 27 Critical Pin Optimization | Checksum: 265583f66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 120 ; free virtual = 2774

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 28 Very High Fanout Optimization | Checksum: 265583f66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 120 ; free virtual = 2774

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Phase 29 Single Cell Placement Optimization | Checksum: 265583f66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 120 ; free virtual = 2774

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 30 Multi Cell Placement Optimization | Checksum: 265583f66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 120 ; free virtual = 2774

Phase 31 SLR Crossing Optimization
INFO: [Physopt 32-670] No setup violation found.  SLR Crossing Optimization was not performed.
Phase 31 SLR Crossing Optimization | Checksum: 265583f66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 120 ; free virtual = 2774

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.489 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.489 | TNS=0.000 |
Phase 32 Critical Path Optimization | Checksum: 265583f66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 120 ; free virtual = 2774

Phase 33 BRAM Enable Optimization
Phase 33 BRAM Enable Optimization | Checksum: 265583f66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 120 ; free virtual = 2774
INFO: [Physopt 32-960] Skip hold-fix as initial WHS does not violate hold threshold 250 ps
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 120 ; free virtual = 2774
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.489 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Single Cell Placement   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Multi Cell Placement    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 120 ; free virtual = 2774
Ending Physical Synthesis Task | Checksum: 265583f66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 120 ; free virtual = 2774
INFO: [Common 17-83] Releasing license: Implementation
117 Infos, 45 Warnings, 36 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2571.438 ; gain = 0.000 ; free physical = 124 ; free virtual = 2778
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2582.031 ; gain = 10.594 ; free physical = 109 ; free virtual = 2764
INFO: [Common 17-1381] The checkpoint '/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.runs/impl_1/system_wrapper_physopt.dcp' has been generated.
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: b26146eb ConstDB: 0 ShapeSum: 8a98c005 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: bd238377

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2631.660 ; gain = 8.004 ; free physical = 113 ; free virtual = 2703
Post Restoration Checksum: NetGraph: 85672d22 NumContArr: 37bc5655 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: bd238377

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2631.660 ; gain = 8.004 ; free physical = 113 ; free virtual = 2705

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: bd238377

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2634.656 ; gain = 11.000 ; free physical = 110 ; free virtual = 2687

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: bd238377

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2634.656 ; gain = 11.000 ; free physical = 110 ; free virtual = 2687
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b9db3b05

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2647.656 ; gain = 24.000 ; free physical = 113 ; free virtual = 2675
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.670  | TNS=0.000  | WHS=-0.298 | THS=-28.576|

Phase 2 Router Initialization | Checksum: 19e34a64d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2649.656 ; gain = 26.000 ; free physical = 112 ; free virtual = 2674

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6767
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6767
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1dd6810b4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2671.242 ; gain = 47.586 ; free physical = 134 ; free virtual = 2660

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1575
 Number of Nodes with overlaps = 616
 Number of Nodes with overlaps = 326
 Number of Nodes with overlaps = 168
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.180  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e1069e7a

Time (s): cpu = 00:01:01 ; elapsed = 00:00:30 . Memory (MB): peak = 2671.242 ; gain = 47.586 ; free physical = 135 ; free virtual = 2661
Phase 4 Rip-up And Reroute | Checksum: 1e1069e7a

Time (s): cpu = 00:01:01 ; elapsed = 00:00:30 . Memory (MB): peak = 2671.242 ; gain = 47.586 ; free physical = 135 ; free virtual = 2661

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1583af545

Time (s): cpu = 00:01:02 ; elapsed = 00:00:31 . Memory (MB): peak = 2671.242 ; gain = 47.586 ; free physical = 135 ; free virtual = 2661
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.281  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1583af545

Time (s): cpu = 00:01:02 ; elapsed = 00:00:31 . Memory (MB): peak = 2671.242 ; gain = 47.586 ; free physical = 135 ; free virtual = 2661

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1583af545

Time (s): cpu = 00:01:02 ; elapsed = 00:00:31 . Memory (MB): peak = 2671.242 ; gain = 47.586 ; free physical = 135 ; free virtual = 2661
Phase 5 Delay and Skew Optimization | Checksum: 1583af545

Time (s): cpu = 00:01:02 ; elapsed = 00:00:31 . Memory (MB): peak = 2671.242 ; gain = 47.586 ; free physical = 135 ; free virtual = 2661

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 21b42a45e

Time (s): cpu = 00:01:03 ; elapsed = 00:00:31 . Memory (MB): peak = 2671.242 ; gain = 47.586 ; free physical = 134 ; free virtual = 2661
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.281  | TNS=0.000  | WHS=0.054  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15c2d6264

Time (s): cpu = 00:01:03 ; elapsed = 00:00:31 . Memory (MB): peak = 2671.242 ; gain = 47.586 ; free physical = 134 ; free virtual = 2661
Phase 6 Post Hold Fix | Checksum: 15c2d6264

Time (s): cpu = 00:01:03 ; elapsed = 00:00:31 . Memory (MB): peak = 2671.242 ; gain = 47.586 ; free physical = 134 ; free virtual = 2661

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.54237 %
  Global Horizontal Routing Utilization  = 7.31916 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2200279f7

Time (s): cpu = 00:01:03 ; elapsed = 00:00:31 . Memory (MB): peak = 2671.242 ; gain = 47.586 ; free physical = 134 ; free virtual = 2661

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2200279f7

Time (s): cpu = 00:01:03 ; elapsed = 00:00:31 . Memory (MB): peak = 2671.242 ; gain = 47.586 ; free physical = 133 ; free virtual = 2660

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 15dafe92f

Time (s): cpu = 00:01:04 ; elapsed = 00:00:32 . Memory (MB): peak = 2671.242 ; gain = 47.586 ; free physical = 136 ; free virtual = 2663

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.281  | TNS=0.000  | WHS=0.054  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 13d0188db

Time (s): cpu = 00:01:09 ; elapsed = 00:00:34 . Memory (MB): peak = 2671.242 ; gain = 47.586 ; free physical = 135 ; free virtual = 2661
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:09 ; elapsed = 00:00:34 . Memory (MB): peak = 2671.242 ; gain = 47.586 ; free physical = 187 ; free virtual = 2713

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
133 Infos, 45 Warnings, 36 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:12 ; elapsed = 00:00:35 . Memory (MB): peak = 2671.242 ; gain = 89.211 ; free physical = 187 ; free virtual = 2713
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2671.242 ; gain = 0.000 ; free physical = 187 ; free virtual = 2713
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2671.242 ; gain = 0.000 ; free physical = 163 ; free virtual = 2703
INFO: [Common 17-1381] The checkpoint '/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.runs/impl_1/system_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
146 Infos, 45 Warnings, 36 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_routed.rpt -pb system_wrapper_bus_skew_routed.pb -rpx system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/lars/Documents/Github/DSP/projects/toggle_adc_recorder/toggle_adc_recorder.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Jul  2 14:14:33 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
167 Infos, 45 Warnings, 36 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2986.316 ; gain = 253.406 ; free physical = 435 ; free virtual = 2685
INFO: [Common 17-206] Exiting Vivado at Fri Jul  2 14:14:33 2021...
