#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Oct  5 16:43:00 2018
# Process ID: 4312
# Current directory: E:/Verilog Project/Architecture/MCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3764 E:\Verilog Project\Architecture\MCPU\MCPU.xpr
# Log file: E:/Verilog Project/Architecture/MCPU/vivado.log
# Journal file: E:/Verilog Project/Architecture/MCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/Verilog Project/Architecture/MCPU/MCPU.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/XiLinx/Vivado/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 898.336 ; gain = 183.074
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k325tffg676-1
Top: SWORD
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 985.457 ; gain = 72.238
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SWORD' [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/new/SWORD.v:23]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [D:/XiLinx/Vivado/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19487]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (1#1) [D:/XiLinx/Vivado/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19487]
INFO: [Synth 8-6157] synthesizing module 'VGA' [E:/Verilog Project/Hardware System/Test/Test.srcs/sources_1/imports/IOTest-src/vga.v:3]
INFO: [Synth 8-6155] done synthesizing module 'VGA' (2#1) [E:/Verilog Project/Hardware System/Test/Test.srcs/sources_1/imports/IOTest-src/vga.v:3]
INFO: [Synth 8-6157] synthesizing module 'VRAM' [E:/Verilog Project/Architecture/MCPU/.Xil/Vivado-4312-ChrisThinkPad/realtime/VRAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'VRAM' (3#1) [E:/Verilog Project/Architecture/MCPU/.Xil/Vivado-4312-ChrisThinkPad/realtime/VRAM_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'VRAM_Text' [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/new/VRAM_Text.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/new/VRAM_Text.v:76]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/new/VRAM_Text.v:98]
INFO: [Synth 8-6157] synthesizing module 'Text_RAM' [E:/Verilog Project/Architecture/MCPU/.Xil/Vivado-4312-ChrisThinkPad/realtime/Text_RAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Text_RAM' (4#1) [E:/Verilog Project/Architecture/MCPU/.Xil/Vivado-4312-ChrisThinkPad/realtime/Text_RAM_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'FONT' [E:/Verilog Project/Architecture/MCPU/.Xil/Vivado-4312-ChrisThinkPad/realtime/FONT_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FONT' (5#1) [E:/Verilog Project/Architecture/MCPU/.Xil/Vivado-4312-ChrisThinkPad/realtime/FONT_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'VRAM_Text' (6#1) [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/new/VRAM_Text.v:23]
INFO: [Synth 8-6157] synthesizing module 'PS2' [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/Desktop/PS2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'PS2' (7#1) [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/Desktop/PS2.v:21]
INFO: [Synth 8-6157] synthesizing module 'Seg7_Dev_MUSER_SWORD' [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/new/Display.v:604]
INFO: [Synth 8-6157] synthesizing module 'ScanSync_MUSER_SWORD' [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/new/Display.v:528]
INFO: [Synth 8-6157] synthesizing module 'MUX8T1_8_MUSER_SWORD' [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/new/Display.v:383]
INFO: [Synth 8-6157] synthesizing module 'MUX441_sch_MUSER_SWORD' [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/new/Display.v:259]
INFO: [Synth 8-6157] synthesizing module 'INV' [D:/XiLinx/Vivado/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22581]
INFO: [Synth 8-6155] done synthesizing module 'INV' (8#1) [D:/XiLinx/Vivado/Vivado/2018.1/scripts/rt/data/unisim_comp.v:22581]
INFO: [Synth 8-6157] synthesizing module 'AND2' [D:/XiLinx/Vivado/Vivado/2018.1/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-6155] done synthesizing module 'AND2' (9#1) [D:/XiLinx/Vivado/Vivado/2018.1/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-6157] synthesizing module 'OR4' [D:/XiLinx/Vivado/Vivado/2018.1/scripts/rt/data/unisim_comp.v:30943]
INFO: [Synth 8-6155] done synthesizing module 'OR4' (10#1) [D:/XiLinx/Vivado/Vivado/2018.1/scripts/rt/data/unisim_comp.v:30943]
INFO: [Synth 8-6155] done synthesizing module 'MUX441_sch_MUSER_SWORD' (11#1) [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/new/Display.v:259]
INFO: [Synth 8-6157] synthesizing module 'OR2' [D:/XiLinx/Vivado/Vivado/2018.1/scripts/rt/data/unisim_comp.v:30849]
INFO: [Synth 8-6155] done synthesizing module 'OR2' (12#1) [D:/XiLinx/Vivado/Vivado/2018.1/scripts/rt/data/unisim_comp.v:30849]
INFO: [Synth 8-6155] done synthesizing module 'MUX8T1_8_MUSER_SWORD' (13#1) [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/new/Display.v:383]
INFO: [Synth 8-6157] synthesizing module 'VCC' [D:/XiLinx/Vivado/Vivado/2018.1/scripts/rt/data/unisim_comp.v:52074]
INFO: [Synth 8-6155] done synthesizing module 'VCC' (14#1) [D:/XiLinx/Vivado/Vivado/2018.1/scripts/rt/data/unisim_comp.v:52074]
INFO: [Synth 8-6157] synthesizing module 'GND' [D:/XiLinx/Vivado/Vivado/2018.1/scripts/rt/data/unisim_comp.v:4944]
INFO: [Synth 8-6155] done synthesizing module 'GND' (15#1) [D:/XiLinx/Vivado/Vivado/2018.1/scripts/rt/data/unisim_comp.v:4944]
INFO: [Synth 8-6157] synthesizing module 'BUF' [D:/XiLinx/Vivado/Vivado/2018.1/scripts/rt/data/unisim_comp.v:569]
INFO: [Synth 8-6155] done synthesizing module 'BUF' (16#1) [D:/XiLinx/Vivado/Vivado/2018.1/scripts/rt/data/unisim_comp.v:569]
INFO: [Synth 8-6155] done synthesizing module 'ScanSync_MUSER_SWORD' (17#1) [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/new/Display.v:528]
INFO: [Synth 8-6157] synthesizing module 'MC14495_ZJU_MUSER_SWORD' [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/new/Display.v:38]
INFO: [Synth 8-6157] synthesizing module 'AND4' [D:/XiLinx/Vivado/Vivado/2018.1/scripts/rt/data/unisim_comp.v:110]
INFO: [Synth 8-6155] done synthesizing module 'AND4' (18#1) [D:/XiLinx/Vivado/Vivado/2018.1/scripts/rt/data/unisim_comp.v:110]
INFO: [Synth 8-6157] synthesizing module 'AND3' [D:/XiLinx/Vivado/Vivado/2018.1/scripts/rt/data/unisim_comp.v:62]
INFO: [Synth 8-6155] done synthesizing module 'AND3' (19#1) [D:/XiLinx/Vivado/Vivado/2018.1/scripts/rt/data/unisim_comp.v:62]
INFO: [Synth 8-6157] synthesizing module 'OR3' [D:/XiLinx/Vivado/Vivado/2018.1/scripts/rt/data/unisim_comp.v:30895]
INFO: [Synth 8-6155] done synthesizing module 'OR3' (20#1) [D:/XiLinx/Vivado/Vivado/2018.1/scripts/rt/data/unisim_comp.v:30895]
INFO: [Synth 8-6155] done synthesizing module 'MC14495_ZJU_MUSER_SWORD' (21#1) [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/new/Display.v:38]
INFO: [Synth 8-6157] synthesizing module 'Flicker_MUSER_SWORD' [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/new/Display.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Flicker_MUSER_SWORD' (22#1) [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/new/Display.v:23]
INFO: [Synth 8-6157] synthesizing module 'Seg_map' [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/Seg_map.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Seg_map' (23#1) [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/Seg_map.v:21]
INFO: [Synth 8-6157] synthesizing module 'MUX2T1_8' [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/MUX2T1_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'MUX2T1_8' (24#1) [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/MUX2T1_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Seg7_Dev_MUSER_SWORD' (25#1) [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/new/Display.v:604]
INFO: [Synth 8-6157] synthesizing module 'SAnti_jitter' [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/SAnti_jitter_IO.v:21]
INFO: [Synth 8-6155] done synthesizing module 'SAnti_jitter' (26#1) [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/SAnti_jitter_IO.v:21]
INFO: [Synth 8-6157] synthesizing module 'SEnter_2_32' [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/SEnter_2_32_IO.v:21]
INFO: [Synth 8-6155] done synthesizing module 'SEnter_2_32' (27#1) [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/SEnter_2_32_IO.v:21]
INFO: [Synth 8-6157] synthesizing module 'Display_MUSER_SWORD' [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/new/Display.v:664]
INFO: [Synth 8-6157] synthesizing module 'P2S' [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/P2S_IO.v:21]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DATA_COUNT_BITS bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'P2S' (28#1) [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/P2S_IO.v:21]
INFO: [Synth 8-6157] synthesizing module 'HexTo8SEG' [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/HexTo8Seg.v:21]
INFO: [Synth 8-6157] synthesizing module 'Hex2Seg' [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/Hex2Seg.v:21]
INFO: [Synth 8-6157] synthesizing module 'MC14495_ZJU' [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/MC14495_ZJU.vf:23]
INFO: [Synth 8-6155] done synthesizing module 'MC14495_ZJU' (29#1) [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/MC14495_ZJU.vf:23]
INFO: [Synth 8-6155] done synthesizing module 'Hex2Seg' (30#1) [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/Hex2Seg.v:21]
INFO: [Synth 8-6155] done synthesizing module 'HexTo8SEG' (31#1) [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/HexTo8Seg.v:21]
INFO: [Synth 8-6157] synthesizing module 'SSeg_map' [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/SSeg_map.v:22]
INFO: [Synth 8-6155] done synthesizing module 'SSeg_map' (32#1) [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/SSeg_map.v:22]
INFO: [Synth 8-6157] synthesizing module 'MUX2T1_64' [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/MUX2T1_64.v:21]
INFO: [Synth 8-6155] done synthesizing module 'MUX2T1_64' (33#1) [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/MUX2T1_64.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Display_MUSER_SWORD' (34#1) [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/new/Display.v:664]
INFO: [Synth 8-6157] synthesizing module 'Multi_8CH32' [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/Multi_8CH32.v:21]
INFO: [Synth 8-6157] synthesizing module 'MUX8T1_32' [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/MUX8T1_32.vf:292]
INFO: [Synth 8-6157] synthesizing module 'MUX8T1_8_sch_MUSER_MUX8T1_32' [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/MUX8T1_32.vf:147]
INFO: [Synth 8-6157] synthesizing module 'MUX441_sch_MUSER_MUX8T1_32' [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/MUX8T1_32.vf:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX441_sch_MUSER_MUX8T1_32' (35#1) [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/MUX8T1_32.vf:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX8T1_8_sch_MUSER_MUX8T1_32' (36#1) [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/MUX8T1_32.vf:147]
INFO: [Synth 8-6155] done synthesizing module 'MUX8T1_32' (37#1) [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/MUX8T1_32.vf:292]
INFO: [Synth 8-6157] synthesizing module 'MUX8T1_8' [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/MUX8T1_8.vf:147]
INFO: [Synth 8-6157] synthesizing module 'MUX441_sch_MUSER_MUX8T1_8' [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/MUX8T1_8.vf:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX441_sch_MUSER_MUX8T1_8' (38#1) [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/MUX8T1_8.vf:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX8T1_8' (39#1) [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/MUX8T1_8.vf:147]
INFO: [Synth 8-6155] done synthesizing module 'Multi_8CH32' (40#1) [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/Multi_8CH32.v:21]
INFO: [Synth 8-6157] synthesizing module 'GPIO' [C:/Users/T460P/Downloads/GPIO.v:21]
INFO: [Synth 8-6157] synthesizing module 'LEDP2S' [C:/Users/T460P/Downloads/LEDP2S_IO.v:21]
	Parameter DATA_BITS bound to: 16 - type: integer 
	Parameter DATA_COUNT_BITS bound to: 4 - type: integer 
	Parameter DIR bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'LEDP2S' (41#1) [C:/Users/T460P/Downloads/LEDP2S_IO.v:21]
WARNING: [Synth 8-5788] Register GPIOf0_reg in module GPIO is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/T460P/Downloads/GPIO.v:35]
INFO: [Synth 8-6155] done synthesizing module 'GPIO' (42#1) [C:/Users/T460P/Downloads/GPIO.v:21]
INFO: [Synth 8-6157] synthesizing module 'PIO' [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/PIO_IO.v:21]
INFO: [Synth 8-6155] done synthesizing module 'PIO' (43#1) [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/PIO_IO.v:21]
INFO: [Synth 8-6157] synthesizing module 'MIO_BUS' [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/new/MIO_BUS.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/new/MIO_BUS.v:76]
INFO: [Synth 8-6155] done synthesizing module 'MIO_BUS' (44#1) [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/new/MIO_BUS.v:23]
INFO: [Synth 8-6157] synthesizing module 'Counter_x' [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/Counter_3_IO.v:21]
WARNING: [Synth 8-6014] Unused sequential element counter1_Lock_reg was removed.  [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/Counter_3_IO.v:45]
WARNING: [Synth 8-6014] Unused sequential element counter2_Lock_reg was removed.  [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/Counter_3_IO.v:45]
WARNING: [Synth 8-6014] Unused sequential element M1_reg was removed.  [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/Counter_3_IO.v:50]
WARNING: [Synth 8-6014] Unused sequential element M2_reg was removed.  [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/Counter_3_IO.v:51]
WARNING: [Synth 8-5788] Register M0_reg in module Counter_x is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/Counter_3_IO.v:49]
WARNING: [Synth 8-5788] Register clr0_reg in module Counter_x is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/Counter_3_IO.v:71]
WARNING: [Synth 8-3848] Net counter1 in module/entity Counter_x does not have driver. [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/Counter_3_IO.v:36]
WARNING: [Synth 8-3848] Net counter2 in module/entity Counter_x does not have driver. [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/Counter_3_IO.v:36]
INFO: [Synth 8-6155] done synthesizing module 'Counter_x' (45#1) [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/Counter_3_IO.v:21]
INFO: [Synth 8-6157] synthesizing module 'Reprog' [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/SDK/Reprog.v:7]
	Parameter ADDR_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'UART_RX' [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/SDK/Reprog.v:132]
	Parameter COUNTER_MSB bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'UART_RX' (46#1) [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/SDK/Reprog.v:132]
INFO: [Synth 8-6157] synthesizing module 'AxisFifo' [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/SDK/Reprog.v:85]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter DEPTH_BITS bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AxisFifo' (47#1) [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/SDK/Reprog.v:85]
INFO: [Synth 8-6157] synthesizing module 'Reprog_upscaler' [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/SDK/Reprog.v:37]
	Parameter ADDR_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Reprog_upscaler' (48#1) [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/SDK/Reprog.v:37]
INFO: [Synth 8-6155] done synthesizing module 'Reprog' (49#1) [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/SDK/Reprog.v:7]
INFO: [Synth 8-6157] synthesizing module 'RAM_B' [E:/Verilog Project/Architecture/MCPU/.Xil/Vivado-4312-ChrisThinkPad/realtime/RAM_B_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM_B' (50#1) [E:/Verilog Project/Architecture/MCPU/.Xil/Vivado-4312-ChrisThinkPad/realtime/RAM_B_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/clk_div.v:21]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (51#1) [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/clk_div.v:21]
INFO: [Synth 8-6157] synthesizing module 'MCPU' [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/Desktop/MCPU2.v:3]
	Parameter AND bound to: 4'b0000 
	Parameter OR bound to: 4'b0001 
	Parameter ADD bound to: 4'b0010 
	Parameter SUB bound to: 4'b0011 
	Parameter XOR bound to: 4'b0100 
	Parameter SLL bound to: 4'b0101 
	Parameter SRL bound to: 4'b0110 
	Parameter SLT bound to: 4'b0111 
	Parameter NOR bound to: 4'b1000 
	Parameter NOP bound to: 4'b1001 
	Parameter MULT bound to: 4'b1010 
	Parameter MULTU bound to: 4'b1011 
	Parameter DIV bound to: 4'b1100 
	Parameter DIVU bound to: 4'b1101 
	Parameter START bound to: 5'b11111 
	Parameter IF bound to: 5'b00000 
	Parameter ID bound to: 5'b00001 
	Parameter EX_R bound to: 5'b00010 
	Parameter EX_MEM bound to: 5'b00011 
	Parameter EX_I bound to: 5'b00100 
	Parameter EX_BEQ bound to: 5'b00101 
	Parameter EX_BNE bound to: 5'b00110 
	Parameter EX_J bound to: 5'b00111 
	Parameter EX_JAL bound to: 5'b01000 
	Parameter EX_JR bound to: 5'b01001 
	Parameter EX_JALR bound to: 5'b01010 
	Parameter EX_ERET bound to: 5'b01011 
	Parameter EX_INT bound to: 5'b01100 
	Parameter MEM_RD bound to: 5'b01101 
	Parameter MEM_SW bound to: 5'b01110 
	Parameter MEM_SH bound to: 5'b10110 
	Parameter MEM_SB bound to: 5'b10111 
	Parameter WB_R bound to: 5'b01111 
	Parameter WB_I bound to: 5'b10000 
	Parameter WB_LW bound to: 5'b10001 
	Parameter WB_LUI bound to: 5'b10010 
	Parameter WB_LB bound to: 5'b10011 
	Parameter WB_LH bound to: 5'b10100 
	Parameter WB_LHU bound to: 5'b10101 
	Parameter WB_MFLO bound to: 5'b11000 
	Parameter WB_MFHI bound to: 5'b11001 
	Parameter WB_HILO bound to: 5'b11010 
	Parameter ERROR bound to: 5'b11110 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/Desktop/MCPU2.v:484]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/Desktop/MCPU2.v:516]
INFO: [Synth 8-6157] synthesizing module 'MUX4T1_5' [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/MUX4T1_5.v:21]
INFO: [Synth 8-6155] done synthesizing module 'MUX4T1_5' (52#1) [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/MUX4T1_5.v:21]
INFO: [Synth 8-6157] synthesizing module 'MUX4T1_32' [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/MUX4T1_32.v:21]
INFO: [Synth 8-6155] done synthesizing module 'MUX4T1_32' (53#1) [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/MUX4T1_32.v:21]
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-6157] synthesizing module 'Signed_Multiplier' [E:/Verilog Project/Architecture/MCPU/.Xil/Vivado-4312-ChrisThinkPad/realtime/Signed_Multiplier_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Signed_Multiplier' (54#1) [E:/Verilog Project/Architecture/MCPU/.Xil/Vivado-4312-ChrisThinkPad/realtime/Signed_Multiplier_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Unsigned_Multiplier' [E:/Verilog Project/Architecture/MCPU/.Xil/Vivado-4312-ChrisThinkPad/realtime/Unsigned_Multiplier_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Unsigned_Multiplier' (55#1) [E:/Verilog Project/Architecture/MCPU/.Xil/Vivado-4312-ChrisThinkPad/realtime/Unsigned_Multiplier_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Unsigned_Divider' [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/new/Unsigned_Divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Unsigned_Divider' (56#1) [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/new/Unsigned_Divider.v:23]
WARNING: [Synth 8-3848] Net overflow in module/entity ALU does not have driver. [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/new/ALU.v:29]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (57#1) [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-6157] synthesizing module 'Regs' [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/Regs.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Regs' (58#1) [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/Regs.v:3]
INFO: [Synth 8-6157] synthesizing module 'LoadMask' [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/Desktop/ByteMask.v:3]
INFO: [Synth 8-6155] done synthesizing module 'LoadMask' (59#1) [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/Desktop/ByteMask.v:3]
INFO: [Synth 8-6157] synthesizing module 'StoreMask' [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/Desktop/StoreMask.v:3]
INFO: [Synth 8-6155] done synthesizing module 'StoreMask' (60#1) [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/Desktop/StoreMask.v:3]
INFO: [Synth 8-6157] synthesizing module 'REG32' [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/REG32.v:3]
INFO: [Synth 8-6155] done synthesizing module 'REG32' (61#1) [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/REG32.v:3]
WARNING: [Synth 8-3848] Net CPU_MIO in module/entity MCPU does not have driver. [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/Desktop/MCPU2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MCPU' (62#1) [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/Desktop/MCPU2.v:3]
INFO: [Synth 8-6157] synthesizing module 'Debug' [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/new/Debug.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/new/Debug.v:911]
INFO: [Synth 8-6157] synthesizing module 'FONT1' [E:/Verilog Project/Architecture/MCPU/.Xil/Vivado-4312-ChrisThinkPad/realtime/FONT1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FONT1' (63#1) [E:/Verilog Project/Architecture/MCPU/.Xil/Vivado-4312-ChrisThinkPad/realtime/FONT1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Debug' (64#1) [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/new/Debug.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SWORD' (65#1) [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/new/SWORD.v:23]
WARNING: [Synth 8-3331] design ALU has unconnected port overflow
WARNING: [Synth 8-3331] design MCPU has unconnected port CPU_MIO
WARNING: [Synth 8-3331] design clk_div has unconnected port rst
WARNING: [Synth 8-3331] design Counter_x has unconnected port counter1_OUT
WARNING: [Synth 8-3331] design Counter_x has unconnected port counter2_OUT
WARNING: [Synth 8-3331] design Counter_x has unconnected port clk1
WARNING: [Synth 8-3331] design Counter_x has unconnected port clk2
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port clk
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port rst
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port addr_bus[27]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port addr_bus[26]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port addr_bus[25]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port addr_bus[24]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port addr_bus[23]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port addr_bus[22]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port addr_bus[21]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port addr_bus[20]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port addr_bus[19]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port led_out[15]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port led_out[14]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port led_out[13]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port led_out[12]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port led_out[11]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port led_out[10]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port led_out[9]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port led_out[8]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port led_out[7]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port led_out[6]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port led_out[5]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port led_out[4]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port led_out[3]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port led_out[2]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port led_out[1]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port led_out[0]
WARNING: [Synth 8-3331] design MIO_BUS has unconnected port key_ready
WARNING: [Synth 8-3331] design Multi_8CH32 has unconnected port rst
WARNING: [Synth 8-3331] design Seg_map has unconnected port Scan[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1051.785 ; gain = 138.566
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1051.785 ; gain = 138.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1051.785 ; gain = 138.566
---------------------------------------------------------------------------------
Release 14.7 - ngc2edif P_INT.20180321 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design P2S.ngc ...
WARNING:NetListWriters:298 - No output is written to P2S.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file P2S.edif ...
ngc2edif: Total memory usage is 4324220 kilobytes

Reading core file 'E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/P2S.ngc' for (cell view 'P2S', library 'work')
Parsing EDIF File [./.ngc2edfcache/P2S_ngc_6e1112ab.edif]
Finished Parsing EDIF File [./.ngc2edfcache/P2S_ngc_6e1112ab.edif]
Release 14.7 - ngc2edif P_INT.20180321 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design LEDP2S.ngc ...
WARNING:NetListWriters:298 - No output is written to LEDP2S.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file LEDP2S.edif ...
ngc2edif: Total memory usage is 4324220 kilobytes

Reading core file 'C:/Users/T460P/Downloads/LEDP2S.ngc' for (cell view 'LEDP2S', library 'work')
Parsing EDIF File [./.ngc2edfcache/LEDP2S_ngc_3b908271.edif]
Finished Parsing EDIF File [./.ngc2edfcache/LEDP2S_ngc_3b908271.edif]
Release 14.7 - ngc2edif P_INT.20180321 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SAnti_jitter.ngc ...
WARNING:NetListWriters:298 - No output is written to SAnti_jitter.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SAnti_jitter.edif ...
ngc2edif: Total memory usage is 4325052 kilobytes

Reading core file 'E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/SAnti_jitter.ngc' for (cell view 'SAnti_jitter', library 'work')
Parsing EDIF File [./.ngc2edfcache/SAnti_jitter_ngc_6e1112ab.edif]
Finished Parsing EDIF File [./.ngc2edfcache/SAnti_jitter_ngc_6e1112ab.edif]
Release 14.7 - ngc2edif P_INT.20180321 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SEnter_2_32.ngc ...
WARNING:NetListWriters:298 - No output is written to SEnter_2_32.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Ai[31]_Ai[31]_mux_48_OUT[31 : 2] on
   block SEnter_2_32 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Bi[31]_Bi[31]_mux_49_OUT[31 : 2] on
   block SEnter_2_32 is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file SEnter_2_32.edif ...
ngc2edif: Total memory usage is 4324220 kilobytes

Reading core file 'E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/SEnter_2_32.ngc' for (cell view 'SEnter_2_32', library 'work')
Parsing EDIF File [./.ngc2edfcache/SEnter_2_32_ngc_6e1112ab.edif]
Finished Parsing EDIF File [./.ngc2edfcache/SEnter_2_32_ngc_6e1112ab.edif]
Release 14.7 - ngc2edif P_INT.20180321 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design PIO.ngc ...
WARNING:NetListWriters:298 - No output is written to PIO.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file PIO.edif ...
ngc2edif: Total memory usage is 4324220 kilobytes

Reading core file 'E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/imports/OExp4/PIO.ngc' for (cell view 'PIO', library 'work')
Parsing EDIF File [./.ngc2edfcache/PIO_ngc_6e1112ab.edif]
Finished Parsing EDIF File [./.ngc2edfcache/PIO_ngc_6e1112ab.edif]
INFO: [Project 1-454] Reading design checkpoint 'e:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/ip/VRAM/VRAM.dcp' for cell 'Video_RAM'
INFO: [Project 1-454] Reading design checkpoint 'e:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/ip/RAM_B/RAM_B.dcp' for cell 'RAM'
INFO: [Project 1-454] Reading design checkpoint 'e:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/ip/Text_RAM/Text_RAM.dcp' for cell 'Text_RAM/RAM_Text'
INFO: [Project 1-454] Reading design checkpoint 'e:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/ip/FONT/FONT.dcp' for cell 'Text_RAM/FONT'
INFO: [Project 1-454] Reading design checkpoint 'e:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/ip/Signed_Multiplier/Signed_Multiplier.dcp' for cell 'U1/A0/M0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/ip/Unsigned_Multiplier/Unsigned_Multiplier.dcp' for cell 'U1/A0/M1'
INFO: [Project 1-454] Reading design checkpoint 'e:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/ip/FONT1/FONT1.dcp' for cell 'U13/FONT1'
INFO: [Netlist 29-17] Analyzing 2661 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7k325tffg676-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 21 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 25 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/constrs_1/new/SWORD.xdc]
WARNING: [Vivado 12-507] No nets matched 'U8/CPU_clk'. [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/constrs_1/new/SWORD.xdc:7]
Finished Parsing XDC File [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/constrs_1/new/SWORD.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/Verilog Project/Architecture/MCPU/MCPU.srcs/constrs_1/new/SWORD.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/SWORD_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 1 inverter(s) to 139 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2263 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 27 instances
  AND2 => LUT2: 1162 instances
  AND3 => LUT3: 99 instances
  AND4 => LUT4: 81 instances
  BUF => LUT1: 10 instances
  FD => FDRE: 205 instances
  FDC => FDCE: 10 instances
  FDCE_1 => FDCE (inverted pins: C): 7 instances
  FDE => FDRE: 48 instances
  FDE_1 => FDRE (inverted pins: C): 22 instances
  FDPE_1 => FDPE (inverted pins: C): 3 instances
  INV => LUT1: 175 instances
  OR2 => LUT2: 159 instances
  OR3 => LUT3: 27 instances
  OR4 => LUT4: 228 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1529.086 ; gain = 615.867
152 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1529.086 ; gain = 615.867
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct  5 17:31:50 2018...
