$date
	Mon May 23 03:05:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module or8_test $end
$var wire 1 ! out $end
$var reg 1 " d0 $end
$var reg 1 # d1 $end
$var reg 1 $ d2 $end
$var reg 1 % d3 $end
$var reg 1 & d4 $end
$var reg 1 ' d5 $end
$var reg 1 ( d6 $end
$var reg 1 ) d7 $end
$scope module dd0 $end
$var wire 1 " d0 $end
$var wire 1 # d1 $end
$var wire 1 $ d2 $end
$var wire 1 % d3 $end
$var wire 1 & d4 $end
$var wire 1 ' d5 $end
$var wire 1 ( d6 $end
$var wire 1 ) d7 $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#2
1!
1)
#4
0)
1(
#6
1)
#7
1'
#8
0)
0(
1&
#9
1%
#10
1)
1$
#11
1#
#12
0)
1(
1"
#14
1)
0'
#16
0)
0(
0&
#18
1)
0%
#20
0)
1(
0$
#21
1'
#22
1)
0#
#24
0)
0(
1&
0"
#26
1)
#27
1%
#28
0)
1(
0'
#30
1)
1$
#32
0)
0(
0&
#33
1#
#34
1)
#35
1'
#36
0)
1(
0%
1"
#38
1)
#40
0)
0(
1&
0$
#42
1)
0'
#44
0)
1(
0#
#45
1%
#46
1)
#48
0)
0(
0&
0"
#49
1'
#50
1)
1$
#52
0)
1(
#54
1)
0%
#55
1#
#56
0)
0(
0'
1&
#58
1)
#60
0)
1(
0$
1"
#62
1)
#63
1'
1%
#64
0)
0(
0&
#66
1)
0#
#68
0)
1(
#70
1)
0'
1$
#72
0)
0(
1&
0%
0"
#74
1)
#76
0)
1(
#77
1'
1#
#78
1)
#80
0)
0(
0&
0$
#81
1%
#82
1)
#84
0)
1(
0'
1"
#86
1)
#88
0)
0(
1&
0#
#90
1)
0%
1$
#91
1'
#92
0)
1(
#94
1)
#96
0)
0(
0&
0"
#98
1)
0'
#99
1%
1#
#100
0)
1(
0$
#102
1)
#104
0)
0(
1&
#105
1'
#106
1)
#108
0)
1(
0%
1"
#110
1)
1$
0#
#112
0)
0(
0'
0&
#114
1)
#116
0)
1(
#117
1%
#118
1)
#119
1'
#120
0)
0(
1&
0$
0"
#121
1#
#122
1)
#124
0)
1(
#126
1)
0'
0%
#128
0)
0(
0&
#130
1)
1$
#132
0)
1(
0#
1"
#133
1'
#134
1)
#135
1%
#136
0)
0(
1&
#138
1)
#140
0)
1(
0'
0$
#142
1)
#143
1#
#144
0)
0(
0&
0%
0"
#146
1)
#147
1'
#148
0)
1(
#150
1)
1$
#152
0)
0(
1&
#153
1%
#154
1)
0'
0#
#156
0)
1(
1"
#158
1)
#160
0)
0(
0&
0$
#161
1'
#162
1)
0%
#164
0)
1(
#165
1#
#166
1)
#168
0)
0(
0'
1&
0"
#170
1)
1$
#171
1%
#172
0)
1(
#174
1)
#175
1'
#176
0)
0(
0&
0#
#178
1)
#180
0)
1(
0%
0$
1"
#182
1)
0'
#184
0)
0(
1&
#186
1)
#187
1#
#188
0)
1(
#189
1'
1%
#190
1)
1$
#192
0)
0(
0&
0"
#194
1)
#196
0)
1(
0'
#198
1)
0%
0#
#200
0)
0(
1&
0$
