{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1687916248492 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687916248492 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 27 21:37:28 2023 " "Processing started: Tue Jun 27 21:37:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687916248492 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1687916248492 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1687916248492 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1687916248733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/tb_controllogicunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenches/tb_controllogicunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_controlLogicUnit-testbench " "Found design unit 1: tb_controlLogicUnit-testbench" {  } { { "Testbenches/tb_controlLogicUnit.vhd" "" { Text "D:/Quartus_Projects/CEG-3156/CEG-3156-Lab2/Testbenches/tb_controlLogicUnit.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687916249114 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_controlLogicUnit " "Found entity 1: tb_controlLogicUnit" {  } { { "Testbenches/tb_controlLogicUnit.vhd" "" { Text "D:/Quartus_Projects/CEG-3156/CEG-3156-Lab2/Testbenches/tb_controlLogicUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687916249114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687916249114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/threebitshiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/threebitshiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitShiftRegister-rtl " "Found design unit 1: threeBitShiftRegister-rtl" {  } { { "Imports/threebitshiftregister.vhd" "" { Text "D:/Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/threebitshiftregister.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687916249115 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitShiftRegister " "Found entity 1: threeBitShiftRegister" {  } { { "Imports/threebitshiftregister.vhd" "" { Text "D:/Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/threebitshiftregister.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687916249115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687916249115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/threebitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/threebitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitRegister-rtl " "Found design unit 1: threeBitRegister-rtl" {  } { { "Imports/threebitregister.vhd" "" { Text "D:/Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/threebitregister.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687916249117 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitRegister " "Found entity 1: threeBitRegister" {  } { { "Imports/threebitregister.vhd" "" { Text "D:/Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/threebitregister.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687916249117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687916249117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/threebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/threebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitComparator-rtl " "Found design unit 1: threeBitComparator-rtl" {  } { { "Imports/threebitcomparator.vhd" "" { Text "D:/Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/threebitcomparator.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687916249119 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitComparator " "Found entity 1: threeBitComparator" {  } { { "Imports/threebitcomparator.vhd" "" { Text "D:/Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/threebitcomparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687916249119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687916249119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/threebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/threebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitAdder-rtl " "Found design unit 1: threeBitAdder-rtl" {  } { { "Imports/threebitadder.vhd" "" { Text "D:/Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/threebitadder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687916249121 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitAdder " "Found entity 1: threeBitAdder" {  } { { "Imports/threebitadder.vhd" "" { Text "D:/Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/threebitadder.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687916249121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687916249121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/tff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/tff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tFF_2-rtl " "Found design unit 1: tFF_2-rtl" {  } { { "Imports/tFF_2.vhd" "" { Text "D:/Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/tFF_2.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687916249123 ""} { "Info" "ISGN_ENTITY_NAME" "1 tFF_2 " "Found entity 1: tFF_2" {  } { { "Imports/tFF_2.vhd" "" { Text "D:/Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/tFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687916249123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687916249123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/srlatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/srlatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 srLatch-rtl " "Found design unit 1: srLatch-rtl" {  } { { "Imports/srlatch.vhd" "" { Text "D:/Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/srlatch.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687916249124 ""} { "Info" "ISGN_ENTITY_NAME" "1 srLatch " "Found entity 1: srLatch" {  } { { "Imports/srlatch.vhd" "" { Text "D:/Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/srlatch.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687916249124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687916249124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/sbarrbarlatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/sbarrbarlatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sBarrBarLatch-rtl " "Found design unit 1: sBarrBarLatch-rtl" {  } { { "Imports/sbarrbarlatch.vhd" "" { Text "D:/Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/sbarrbarlatch.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687916249127 ""} { "Info" "ISGN_ENTITY_NAME" "1 sBarrBarLatch " "Found entity 1: sBarrBarLatch" {  } { { "Imports/sbarrbarlatch.vhd" "" { Text "D:/Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/sbarrbarlatch.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687916249127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687916249127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "Imports/onebitcomparator.vhd" "" { Text "D:/Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/onebitcomparator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687916249129 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "Imports/onebitcomparator.vhd" "" { Text "D:/Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/onebitcomparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687916249129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687916249129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/onebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/onebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitAdder-rtl " "Found design unit 1: oneBitAdder-rtl" {  } { { "Imports/onebitadder.vhd" "" { Text "D:/Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/onebitadder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687916249130 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitAdder " "Found entity 1: oneBitAdder" {  } { { "Imports/onebitadder.vhd" "" { Text "D:/Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/onebitadder.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687916249130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687916249130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/jkff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/jkff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jkFF_2-rtl " "Found design unit 1: jkFF_2-rtl" {  } { { "Imports/jkFF_2.vhd" "" { Text "D:/Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/jkFF_2.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687916249132 ""} { "Info" "ISGN_ENTITY_NAME" "1 jkFF_2 " "Found entity 1: jkFF_2" {  } { { "Imports/jkFF_2.vhd" "" { Text "D:/Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/jkFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687916249132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687916249132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/endff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/endff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 endFF_2-rtl " "Found design unit 1: endFF_2-rtl" {  } { { "Imports/endFF_2.vhd" "" { Text "D:/Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/endFF_2.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687916249134 ""} { "Info" "ISGN_ENTITY_NAME" "1 endFF_2 " "Found entity 1: endFF_2" {  } { { "Imports/endFF_2.vhd" "" { Text "D:/Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/endFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687916249134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687916249134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "Imports/enardFF_2.vhd" "" { Text "D:/Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687916249135 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "Imports/enardFF_2.vhd" "" { Text "D:/Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687916249135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687916249135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/enabledsrlatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/enabledsrlatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enabledSRLatch-rtl " "Found design unit 1: enabledSRLatch-rtl" {  } { { "Imports/enabledsrlatch.vhd" "" { Text "D:/Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/enabledsrlatch.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687916249138 ""} { "Info" "ISGN_ENTITY_NAME" "1 enabledSRLatch " "Found entity 1: enabledSRLatch" {  } { { "Imports/enabledsrlatch.vhd" "" { Text "D:/Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/enabledsrlatch.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687916249138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687916249138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/dff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/dff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dFF_2-rtl " "Found design unit 1: dFF_2-rtl" {  } { { "Imports/dFF_2.vhd" "" { Text "D:/Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/dFF_2.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687916249140 ""} { "Info" "ISGN_ENTITY_NAME" "1 dFF_2 " "Found entity 1: dFF_2" {  } { { "Imports/dFF_2.vhd" "" { Text "D:/Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/dFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687916249140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687916249140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-rtl " "Found design unit 1: counter-rtl" {  } { { "Imports/counter.vhd" "" { Text "D:/Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/counter.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687916249142 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "Imports/counter.vhd" "" { Text "D:/Quartus_Projects/CEG-3156/CEG-3156-Lab2/Imports/counter.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687916249142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687916249142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/controllogicunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/controllogicunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlLogicUnit-rtl " "Found design unit 1: controlLogicUnit-rtl" {  } { { "Work/controlLogicUnit.vhd" "" { Text "D:/Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/controlLogicUnit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687916249144 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlLogicUnit " "Found entity 1: controlLogicUnit" {  } { { "Work/controlLogicUnit.vhd" "" { Text "D:/Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/controlLogicUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687916249144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687916249144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/eightbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/eightbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitAdder-rtl " "Found design unit 1: eightBitAdder-rtl" {  } { { "Work/eightBitAdder.vhd" "" { Text "D:/Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/eightBitAdder.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687916249145 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitAdder " "Found entity 1: eightBitAdder" {  } { { "Work/eightBitAdder.vhd" "" { Text "D:/Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/eightBitAdder.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687916249145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687916249145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/thirtytwobitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/thirtytwobitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 thirtyTwoBitAdder-rtl " "Found design unit 1: thirtyTwoBitAdder-rtl" {  } { { "Work/thirtyTwoBitAdder.vhd" "" { Text "D:/Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/thirtyTwoBitAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687916249147 ""} { "Info" "ISGN_ENTITY_NAME" "1 thirtyTwoBitAdder " "Found entity 1: thirtyTwoBitAdder" {  } { { "Work/thirtyTwoBitAdder.vhd" "" { Text "D:/Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/thirtyTwoBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687916249147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687916249147 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "thirtyTwoBitAdder " "Elaborating entity \"thirtyTwoBitAdder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1687916249187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitAdder eightBitAdder:b24to31 " "Elaborating entity \"eightBitAdder\" for hierarchy \"eightBitAdder:b24to31\"" {  } { { "Work/thirtyTwoBitAdder.vhd" "b24to31" { Text "D:/Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/thirtyTwoBitAdder.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687916249221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitAdder eightBitAdder:b24to31\|oneBitAdder:add7 " "Elaborating entity \"oneBitAdder\" for hierarchy \"eightBitAdder:b24to31\|oneBitAdder:add7\"" {  } { { "Work/eightBitAdder.vhd" "add7" { Text "D:/Quartus_Projects/CEG-3156/CEG-3156-Lab2/Work/eightBitAdder.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687916249227 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1687916249758 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1687916250013 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687916250013 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "172 " "Implemented 172 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "64 " "Implemented 64 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1687916250129 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1687916250129 ""} { "Info" "ICUT_CUT_TM_LCELLS" "76 " "Implemented 76 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1687916250129 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1687916250129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4642 " "Peak virtual memory: 4642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687916250147 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 27 21:37:30 2023 " "Processing ended: Tue Jun 27 21:37:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687916250147 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687916250147 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687916250147 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1687916250147 ""}
