library IEEE;
use IEEE.std_logic_1164.all;

entity next_state_logic is
    port(
        q0 : in  std_logic;
        q1 : in  std_logic;
        q2 : in  std_logic;
        sw : in  std_logic;
        d0 : out std_logic;
        d1 : out std_logic;
        d2 : out std_logic
    );
end next_state_logic;

architecture behavioral of next_state_logic is
begin

-- you can use the following operators:
-- ----------------------------------
-- | operator |   example           |
-- ----------------------------------
-- |    and   | a and b and c       |
-- |    or    | a or b or (c and d) |
-- |    not   | not a               |
-- ----------------------------------
-- there is no priority of operators. be sure to use brackets!
-- example:
--   given: f(a, b, c) = a * #b * #c + a * b
--   in VHDL: f <= (a and (not b) and (not c)) or (a and b)

-- ve vyrazech pouzivejte nasledujici operatory:
-- ----------------------------------
-- | operator | priklad pouziti     |
-- ----------------------------------
-- |    and   | a and b and c       |
-- |    or    | a or b or (c and d) |
-- |    not   | not a               |
-- ----------------------------------
-- pouzivejte zavorky!
-- priklad:
--   zadani: f(a, b, c) = a * #b * #c + a * b
--   ve VHDL: f <= (a and (not b) and (not c)) or (a and b)

    d0 <= ( (not q1) and sw ) or sw;
    d1 <= ( sw and q0 ) or ( q0 and (not q1) );
    d2 <= q1 and (not sw);

end;
