Release 14.2 - xst P.28xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: top_8042.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_8042.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_8042"
Output Format                      : NGC
Target Device                      : xc5vlx110t-1-ff1136

---- Source Options
Top Module Name                    : top_8042
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../8042.v" in library work
Module <keyinterface> compiled
Module <keyout> compiled
Module <keyin> compiled
Compiling verilog file "../test_8042.v" in library work
Module <intel8042> compiled
Module <test_8042> compiled
Module <top_8042> compiled
No errors in compilation
Analysis of file <"top_8042.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top_8042> in library <work>.

Analyzing hierarchy for module <keyinterface> in library <work> with parameters.
	data = "1"
	idle = "0"

Analyzing hierarchy for module <keyin> in library <work> with parameters.
	b1 = "00000001"
	b10 = "00001010"
	b11 = "00001011"
	b2 = "00000010"
	b3 = "00000011"
	b4 = "00000100"
	b5 = "00000101"
	b6 = "00000110"
	b7 = "00000111"
	b8 = "00001000"
	b9 = "00001001"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top_8042>.
Module <top_8042> is correct for synthesis.
 
Analyzing module <keyinterface> in library <work>.
	data = 1'b1
	idle = 1'b0
Module <keyinterface> is correct for synthesis.
 
Analyzing module <keyin> in library <work>.
	b1 = 8'b00000001
	b10 = 8'b00001010
	b11 = 8'b00001011
	b2 = 8'b00000010
	b3 = 8'b00000011
	b4 = 8'b00000100
	b5 = 8'b00000101
	b6 = 8'b00000110
	b7 = 8'b00000111
	b8 = 8'b00001000
	b9 = 8'b00001001
Module <keyin> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <f0> in unit <keyinterface> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <keyin>.
    Related source file is "../8042.v".
    Found finite state machine <FSM_0> for signal <b>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 11                                             |
    | Inputs             | 0                                              |
    | Outputs            | 11                                             |
    | Clock              | clk                       (falling_edge)       |
    | Power Up State     | 00000001                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <dataout>.
    Found 1-bit register for signal <newdata>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   9 D-type flip-flop(s).
Unit <keyin> synthesized.


Synthesizing Unit <keyinterface>.
    Related source file is "../8042.v".
WARNING:Xst:647 - Input <pb6> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <f0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 256x8-bit ROM for signal <tdata>.
    Found 1-bit register for signal <irq1>.
    Found 8-bit register for signal <pa>.
    Found 1-bit register for signal <state>.
    Summary:
	inferred   1 ROM(s).
	inferred  10 D-type flip-flop(s).
Unit <keyinterface> synthesized.


Synthesizing Unit <top_8042>.
    Related source file is "../test_8042.v".
Unit <top_8042> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 256x8-bit ROM                                         : 1
# Registers                                            : 12
 1-bit register                                        : 11
 8-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <kitty/keyinmod/b/FSM> on signal <b[1:11]> with one-hot encoding.
-------------------------
 State    | Encoding
-------------------------
 00000001 | 00000000001
 00000010 | 00000000010
 00000011 | 00000000100
 00000100 | 00000001000
 00000101 | 00000010000
 00000110 | 00000100000
 00000111 | 00001000000
 00001000 | 00010000000
 00001001 | 00100000000
 00001010 | 01000000000
 00001011 | 10000000000
-------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 256x8-bit ROM                                         : 1
# Registers                                            : 19
 Flip-Flops                                            : 19

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top_8042> ...

Optimizing unit <keyin> ...

Optimizing unit <keyinterface> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_8042, actual ratio is 0.

Final Macro Processing ...

Processing Unit <top_8042> :
	Found 2-bit shift register for signal <kitty/keyinmod/b_FSM_FFd11>.
Unit <top_8042> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 28
 Flip-Flops                                            : 28
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top_8042.ngr
Top Level Output File Name         : top_8042
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 51
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 2
#      LUT2                        : 1
#      LUT3                        : 2
#      LUT5                        : 13
#      LUT6                        : 20
#      MUXF7                       : 7
#      MUXF8                       : 3
#      VCC                         : 1
# FlipFlops/Latches                : 29
#      FD_1                        : 9
#      FDE                         : 1
#      FDE_1                       : 8
#      FDR                         : 10
#      FDS_1                       : 1
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 12
#      IBUF                        : 3
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:              29  out of  69120     0%  
 Number of Slice LUTs:                   40  out of  69120     0%  
    Number used as Logic:                39  out of  69120     0%  
    Number used as Memory:                1  out of  17920     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     51
   Number with an unused Flip Flop:      22  out of     51    43%  
   Number with an unused LUT:            11  out of     51    21%  
   Number of fully used LUT-FF pairs:    18  out of     51    35%  
   Number of unique control sets:        12

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  14  out of    640     2%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
KEYBOARD_CLK                       | BUFGP                  | 20    |
USER_CLK                           | BUFGP                  | 10    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.215ns (Maximum Frequency: 451.467MHz)
   Minimum input arrival time before clock: 1.776ns
   Maximum output required time after clock: 3.264ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'KEYBOARD_CLK'
  Clock period: 2.215ns (frequency: 451.467MHz)
  Total number of paths / destination ports: 30 / 21
-------------------------------------------------------------------------
Delay:               2.215ns (Levels of Logic = 2)
  Source:            kitty/keyinmod/b_FSM_FFd4 (FF)
  Destination:       kitty/keyinmod/newdata (FF)
  Source Clock:      KEYBOARD_CLK falling
  Destination Clock: KEYBOARD_CLK falling

  Data Path: kitty/keyinmod/b_FSM_FFd4 to kitty/keyinmod/newdata
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             3   0.467   1.080  kitty/keyinmod/b_FSM_FFd4 (kitty/keyinmod/b_FSM_FFd4)
     LUT6:I0->O            1   0.094   0.480  kitty/keyinmod/newdata_mux0000_SW0 (N01)
     LUT5:I4->O            1   0.094   0.000  kitty/keyinmod/newdata_mux00001 (kitty/keyinmod/newdata_mux00001)
     FDS_1:D                  -0.018          kitty/keyinmod/newdata
    ----------------------------------------
    Total                      2.215ns (0.655ns logic, 1.560ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_CLK'
  Clock period: 1.587ns (frequency: 630.120MHz)
  Total number of paths / destination ports: 18 / 10
-------------------------------------------------------------------------
Delay:               1.587ns (Levels of Logic = 1)
  Source:            kitty/state (FF)
  Destination:       kitty/pa_7 (FF)
  Source Clock:      USER_CLK rising
  Destination Clock: USER_CLK rising

  Data Path: kitty/state to kitty/pa_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.471   1.022  kitty/state (kitty/state)
     LUT5:I0->O            1   0.094   0.000  kitty/pa_mux0000<0>311 (kitty/pa_mux0000<0>31)
     FDR:D                    -0.018          kitty/pa_7
    ----------------------------------------
    Total                      1.587ns (0.565ns logic, 1.022ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'KEYBOARD_CLK'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.192ns (Levels of Logic = 1)
  Source:            KEYBOARD_DATA (PAD)
  Destination:       kitty/keyinmod/dataout_1 (FF)
  Destination Clock: KEYBOARD_CLK falling

  Data Path: KEYBOARD_DATA to kitty/keyinmod/dataout_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.818   0.374  KEYBOARD_DATA_IBUF (KEYBOARD_DATA_IBUF)
     FDE_1:D                  -0.018          kitty/keyinmod/dataout_1
    ----------------------------------------
    Total                      1.192ns (0.818ns logic, 0.374ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'USER_CLK'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              1.776ns (Levels of Logic = 1)
  Source:            GPIO_SW_C (PAD)
  Destination:       kitty/irq1 (FF)
  Destination Clock: USER_CLK rising

  Data Path: GPIO_SW_C to kitty/irq1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.818   0.385  GPIO_SW_C_IBUF (GPIO_SW_C_IBUF)
     FDR:R                     0.573          kitty/irq1
    ----------------------------------------
    Total                      1.776ns (1.391ns logic, 0.385ns route)
                                       (78.3% logic, 21.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'USER_CLK'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              3.264ns (Levels of Logic = 1)
  Source:            kitty/pa_7 (FF)
  Destination:       GPIO_LED_0 (PAD)
  Source Clock:      USER_CLK rising

  Data Path: kitty/pa_7 to GPIO_LED_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.471   0.341  kitty/pa_7 (kitty/pa_7)
     OBUF:I->O                 2.452          GPIO_LED_0_OBUF (GPIO_LED_0)
    ----------------------------------------
    Total                      3.264ns (2.923ns logic, 0.341ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.57 secs
 
--> 


Total memory usage is 644820 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

