ISim log file
Running: C:\Users\hosse\Desktop\New folder\MIPS_V.2\MIPS\Codes\MIPS_Test_3_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/hosse/Desktop/New folder/MIPS_V.2/MIPS/Codes/MIPS_Test_3_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
----------------------------------------------------------------------
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:68a - user is Hossein, on host HOSSEIN.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:14 - No feature was available for 'ISIM'.

No such feature exists.
Feature:       ISIM
License path:  C:/.Xilinx;C:\Xilinx\14.7\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\Xilinx\14.7\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\Xilinx\14.7\ISE_DS\EDK/data/core_licenses\Xilinx.lic;
FLEXnet Licensing error:-5,357
For further information, refer to the FLEXnet Licensing documentation,
available at "www.flexerasoftware.com".
----------------------------------------------------------------------
WARNING: A full ISim License cannot be checked out due to the issues listed above. Please use Xilinx License Configuration Manager to fix these issues in order to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/hosse/Desktop/New folder/MIPS_V.2/MIPS/Codes/Execute_Stage.v" Line 31.  For instance Execute_Stage/Execute_Mux_2/, width 16 of formal port input0 is not equal to width 3 of actual signal in_rt.
WARNING: File "C:/Users/hosse/Desktop/New folder/MIPS_V.2/MIPS/Codes/Execute_Stage.v" Line 32.  For instance Execute_Stage/Execute_Mux_2/, width 16 of formal port input1 is not equal to width 3 of actual signal in_rd.
WARNING: File "C:/Users/hosse/Desktop/New folder/MIPS_V.2/MIPS/Codes/Execute_Stage.v" Line 38.  For instance Execute_Stage/Execute_Mux_2/, width 16 of formal port out is not equal to width 3 of actual signal O_WriteRegister.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
ISim P.20131013 (signature 0x7708f090)
----------------------------------------------------------------------
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:68a - user is Hossein, on host HOSSEIN.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:14 - No feature was available for 'ISIM'.

No such feature exists.
Feature:       ISIM
License path:  C:/.Xilinx;C:\Xilinx\14.7\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\Xilinx\14.7\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\Xilinx\14.7\ISE_DS\EDK/data/core_licenses\Xilinx.lic;
FLEXnet Licensing error:-5,357
For further information, refer to the FLEXnet Licensing documentation,
available at "www.flexerasoftware.com".
----------------------------------------------------------------------
WARNING: A full ISim License cannot be checked out due to the issues listed above. Please use Xilinx License Configuration Manager to fix these issues in order to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/hosse/Desktop/New folder/MIPS_V.2/MIPS/Codes/Execute_Stage.v" Line 31.  For instance Execute_Stage/Execute_Mux_2/, width 16 of formal port input0 is not equal to width 3 of actual signal in_rt.
WARNING: File "C:/Users/hosse/Desktop/New folder/MIPS_V.2/MIPS/Codes/Execute_Stage.v" Line 32.  For instance Execute_Stage/Execute_Mux_2/, width 16 of formal port input1 is not equal to width 3 of actual signal in_rd.
WARNING: File "C:/Users/hosse/Desktop/New folder/MIPS_V.2/MIPS/Codes/Execute_Stage.v" Line 38.  For instance Execute_Stage/Execute_Mux_2/, width 16 of formal port out is not equal to width 3 of actual signal O_WriteRegister.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
ISim P.20131013 (signature 0x7708f090)
----------------------------------------------------------------------
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:68a - user is Hossein, on host HOSSEIN.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:14 - No feature was available for 'ISIM'.

No such feature exists.
Feature:       ISIM
License path:  C:/.Xilinx;C:\Xilinx\14.7\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\Xilinx\14.7\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\Xilinx\14.7\ISE_DS\EDK/data/core_licenses\Xilinx.lic;
FLEXnet Licensing error:-5,357
For further information, refer to the FLEXnet Licensing documentation,
available at "www.flexerasoftware.com".
----------------------------------------------------------------------
WARNING: A full ISim License cannot be checked out due to the issues listed above. Please use Xilinx License Configuration Manager to fix these issues in order to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/hosse/Desktop/New folder/MIPS_V.2/MIPS/Codes/Execute_Stage.v" Line 31.  For instance Execute_Stage/Execute_Mux_2/, width 16 of formal port input0 is not equal to width 3 of actual signal in_rt.
WARNING: File "C:/Users/hosse/Desktop/New folder/MIPS_V.2/MIPS/Codes/Execute_Stage.v" Line 32.  For instance Execute_Stage/Execute_Mux_2/, width 16 of formal port input1 is not equal to width 3 of actual signal in_rd.
WARNING: File "C:/Users/hosse/Desktop/New folder/MIPS_V.2/MIPS/Codes/Execute_Stage.v" Line 38.  For instance Execute_Stage/Execute_Mux_2/, width 16 of formal port out is not equal to width 3 of actual signal O_WriteRegister.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
ISim P.20131013 (signature 0x7708f090)
----------------------------------------------------------------------
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:68a - user is Hossein, on host HOSSEIN.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:14 - No feature was available for 'ISIM'.

No such feature exists.
Feature:       ISIM
License path:  C:/.Xilinx;C:\Xilinx\14.7\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\Xilinx\14.7\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\Xilinx\14.7\ISE_DS\EDK/data/core_licenses\Xilinx.lic;
FLEXnet Licensing error:-5,357
For further information, refer to the FLEXnet Licensing documentation,
available at "www.flexerasoftware.com".
----------------------------------------------------------------------
WARNING: A full ISim License cannot be checked out due to the issues listed above. Please use Xilinx License Configuration Manager to fix these issues in order to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/Fetch/, width 1 of formal port PC_Src is not equal to width 32 of actual constant.
WARNING: File "C:/Users/hosse/Desktop/New folder/MIPS_V.2/MIPS/Codes/Execute_Stage.v" Line 31.  For instance Execute_Stage/Execute_Mux_2/, width 16 of formal port input0 is not equal to width 3 of actual signal in_rt.
WARNING: File "C:/Users/hosse/Desktop/New folder/MIPS_V.2/MIPS/Codes/Execute_Stage.v" Line 32.  For instance Execute_Stage/Execute_Mux_2/, width 16 of formal port input1 is not equal to width 3 of actual signal in_rd.
WARNING: File "C:/Users/hosse/Desktop/New folder/MIPS_V.2/MIPS/Codes/Execute_Stage.v" Line 38.  For instance Execute_Stage/Execute_Mux_2/, width 16 of formal port out is not equal to width 3 of actual signal O_WriteRegister.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
ISim P.20131013 (signature 0x7708f090)
----------------------------------------------------------------------
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:68a - user is Hossein, on host HOSSEIN.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:14 - No feature was available for 'ISIM'.

No such feature exists.
Feature:       ISIM
License path:  C:/.Xilinx;C:\Xilinx\14.7\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\Xilinx\14.7\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\Xilinx\14.7\ISE_DS\EDK/data/core_licenses\Xilinx.lic;
FLEXnet Licensing error:-5,357
For further information, refer to the FLEXnet Licensing documentation,
available at "www.flexerasoftware.com".
----------------------------------------------------------------------
WARNING: A full ISim License cannot be checked out due to the issues listed above. Please use Xilinx License Configuration Manager to fix these issues in order to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/hosse/Desktop/New folder/MIPS_V.2/MIPS/Codes/Execute_Stage.v" Line 31.  For instance Execute_Stage/Execute_Mux_2/, width 16 of formal port input0 is not equal to width 3 of actual signal in_rt.
WARNING: File "C:/Users/hosse/Desktop/New folder/MIPS_V.2/MIPS/Codes/Execute_Stage.v" Line 32.  For instance Execute_Stage/Execute_Mux_2/, width 16 of formal port input1 is not equal to width 3 of actual signal in_rd.
WARNING: File "C:/Users/hosse/Desktop/New folder/MIPS_V.2/MIPS/Codes/Execute_Stage.v" Line 38.  For instance Execute_Stage/Execute_Mux_2/, width 16 of formal port out is not equal to width 3 of actual signal O_WriteRegister.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
ISim P.20131013 (signature 0x7708f090)
----------------------------------------------------------------------
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:68a - user is Hossein, on host HOSSEIN.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:14 - No feature was available for 'ISIM'.

No such feature exists.
Feature:       ISIM
License path:  C:/.Xilinx;C:\Xilinx\14.7\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\Xilinx\14.7\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\Xilinx\14.7\ISE_DS\EDK/data/core_licenses\Xilinx.lic;
FLEXnet Licensing error:-5,357
For further information, refer to the FLEXnet Licensing documentation,
available at "www.flexerasoftware.com".
----------------------------------------------------------------------
WARNING: A full ISim License cannot be checked out due to the issues listed above. Please use Xilinx License Configuration Manager to fix these issues in order to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/Fetch/, width 1 of formal port PC_Src is not equal to width 32 of actual constant.
WARNING: File "C:/Users/hosse/Desktop/New folder/MIPS_V.2/MIPS/Codes/Execute_Stage.v" Line 31.  For instance Execute_Stage/Execute_Mux_2/, width 16 of formal port input0 is not equal to width 3 of actual signal in_rt.
WARNING: File "C:/Users/hosse/Desktop/New folder/MIPS_V.2/MIPS/Codes/Execute_Stage.v" Line 32.  For instance Execute_Stage/Execute_Mux_2/, width 16 of formal port input1 is not equal to width 3 of actual signal in_rd.
WARNING: File "C:/Users/hosse/Desktop/New folder/MIPS_V.2/MIPS/Codes/Execute_Stage.v" Line 38.  For instance Execute_Stage/Execute_Mux_2/, width 16 of formal port out is not equal to width 3 of actual signal O_WriteRegister.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
ISim P.20131013 (signature 0x7708f090)
----------------------------------------------------------------------
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:68a - user is Hossein, on host HOSSEIN.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
ERROR:Security:14 - No feature was available for 'ISIM'.

No such feature exists.
Feature:       ISIM
License path:  C:/.Xilinx;C:\Xilinx\14.7\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\Xilinx\14.7\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\Xilinx\14.7\ISE_DS\EDK/data/core_licenses\Xilinx.lic;
FLEXnet Licensing error:-5,357
For further information, refer to the FLEXnet Licensing documentation,
available at "www.flexerasoftware.com".
----------------------------------------------------------------------
WARNING: A full ISim License cannot be checked out due to the issues listed above. Please use Xilinx License Configuration Manager to fix these issues in order to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/Fetch/, width 1 of formal port PC_Src is not equal to width 32 of actual constant.
WARNING: File "C:/Users/hosse/Desktop/New folder/MIPS_V.2/MIPS/Codes/Execute_Stage.v" Line 31.  For instance Execute_Stage/Execute_Mux_2/, width 16 of formal port input0 is not equal to width 3 of actual signal in_rt.
WARNING: File "C:/Users/hosse/Desktop/New folder/MIPS_V.2/MIPS/Codes/Execute_Stage.v" Line 32.  For instance Execute_Stage/Execute_Mux_2/, width 16 of formal port input1 is not equal to width 3 of actual signal in_rd.
WARNING: File "C:/Users/hosse/Desktop/New folder/MIPS_V.2/MIPS/Codes/Execute_Stage.v" Line 38.  For instance Execute_Stage/Execute_Mux_2/, width 16 of formal port out is not equal to width 3 of actual signal O_WriteRegister.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
You can not write on Register Zero
