Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sat Mar  3 14:24:03 2018
| Host         : CO2041-04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.656   -16066.913                   3790                39933        0.052        0.000                      0                39801        0.264        0.000                       0                 15271  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 6.499}        12.999          76.929          
clk_fpga_1                         {0.000 3.500}        7.000           142.857         
clk_fpga_2                         {0.000 2.500}        5.000           200.000         
video_clk                          {0.000 3.367}        6.734           148.500         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 3.367}        6.734           148.500         
    vita_clk_1                     {0.000 13.468}       26.936          37.125          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 3.367}        6.734           148.500         
vita_ser_clk                       {0.000 1.346}        2.692           371.471         
  CLKDIV_c_0                       {0.000 5.384}        13.460          74.294          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                               3.914        0.000                      0                 9461        0.066        0.000                      0                 9461        5.249        0.000                       0                  4128  
clk_fpga_1                              -0.150       -0.858                     10                18403        0.058        0.000                      0                18403        2.250        0.000                       0                  6143  
clk_fpga_2                                                                                                                                                                           0.264        0.000                       0                     2  
video_clk                                                                                                                                                                            1.367        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1       -4.714     -541.955                    504                 5836        0.052        0.000                      0                 5812        2.387        0.000                       0                  2851  
    vita_clk_1                          14.886        0.000                      0                 3210        0.075        0.000                      0                 3210       12.488        0.000                       0                  1951  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                    4.579        0.000                       0                     3  
vita_ser_clk                                                                                                                                                                         1.025        0.000                       0                    22  
  CLKDIV_c_0                             8.951        0.000                      0                  228        0.184        0.000                      0                  228        4.884        0.000                       0                   170  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0_1  clk_fpga_0                             4.955        0.000                      0                   34                                                                        
vita_clk_1                       clk_fpga_0                            -6.835    -2362.464                    584                  584        0.752        0.000                      0                  584  
clk_fpga_0                       clk_out1_design_1_clk_wiz_0_0_1      -10.656     -461.423                     45                   87        1.452        0.000                      0                   45  
vita_clk_1                       clk_out1_design_1_clk_wiz_0_0_1       25.387        0.000                      0                   16                                                                        
clk_fpga_0                       vita_clk_1                            -7.944    -5795.702                   1061                 1061        0.486        0.000                      0                 1061  
clk_out1_design_1_clk_wiz_0_0_1  vita_clk_1                             2.980        0.000                      0                   17        0.878        0.000                      0                    1  
CLKDIV_c_0                       vita_clk_1                            -4.360     -227.555                     55                   55        0.832        0.000                      0                   55  
clk_fpga_0                       CLKDIV_c_0                            -2.442       -2.442                      1                    1        0.213        0.000                      0                    1  
vita_clk_1                       CLKDIV_c_0                             1.046        0.000                      0                   36        0.826        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       ----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                CLKDIV_c_0                       CLKDIV_c_0                             9.983        0.000                      0                    5        0.896        0.000                      0                    5  
**async_default**                clk_fpga_0                       CLKDIV_c_0                            -3.004     -379.216                    150                  150        0.107        0.000                      0                  150  
**async_default**                clk_fpga_0                       clk_fpga_0                             9.766        0.000                      0                  139        0.475        0.000                      0                  139  
**async_default**                clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0_1        1.411        0.000                      0                   60        0.264        0.000                      0                   60  
**async_default**                CLKDIV_c_0                       vita_clk_1                            -6.603      -32.961                      5                    5        1.571        0.000                      0                    5  
**async_default**                clk_fpga_0                       vita_clk_1                            -5.134    -6262.337                   1375                 1375        0.724        0.000                      0                 1375  
**async_default**                clk_out1_design_1_clk_wiz_0_0_1  vita_clk_1                             3.443        0.000                      0                   18        0.529        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.249ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.914ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.634ns  (logic 1.450ns (16.794%)  route 7.184ns (83.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 15.733 - 12.999 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=65, routed)          7.184    11.665    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_wdata[1]
    SLICE_X58Y48         FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.555    15.733    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X58Y48         FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[1]/C
                         clock pessimism              0.115    15.848    
                         clock uncertainty           -0.198    15.650    
    SLICE_X58Y48         FDRE (Setup_fdre_C_D)       -0.072    15.578    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[1]
  -------------------------------------------------------------------
                         required time                         15.578    
                         arrival time                         -11.665    
  -------------------------------------------------------------------
                         slack                                  3.914    

Slack (MET) :             4.028ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.386ns  (logic 2.254ns (26.877%)  route 6.132ns (73.123%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 15.720 - 12.999 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.227     5.592    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y85         LUT5 (Prop_lut5_I4_O)        0.124     5.716 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[6]_INST_0/O
                         net (fo=4, routed)           0.784     6.500    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wvalid
    SLICE_X33Y84         LUT4 (Prop_lut4_I2_O)        0.150     6.650 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23[31]_i_3/O
                         net (fo=21, routed)          1.069     7.719    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23[31]_i_3_n_0
    SLICE_X35Y74         LUT4 (Prop_lut4_I0_O)        0.320     8.039 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg3[0]_i_2/O
                         net (fo=14, routed)          1.052     9.091    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg3[0]_i_2_n_0
    SLICE_X47Y69         LUT5 (Prop_lut5_I1_O)        0.326     9.417 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4[3]_i_1/O
                         net (fo=12, routed)          2.000    11.417    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4[3]_i_1_n_0
    SLICE_X80Y61         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.542    15.720    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y61         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/C
                         clock pessimism              0.129    15.849    
                         clock uncertainty           -0.198    15.651    
    SLICE_X80Y61         FDRE (Setup_fdre_C_CE)      -0.205    15.446    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         15.446    
                         arrival time                         -11.417    
  -------------------------------------------------------------------
                         slack                                  4.028    

Slack (MET) :             4.141ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.411ns  (logic 1.450ns (17.239%)  route 6.961ns (82.761%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 15.720 - 12.999 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=77, routed)          6.961    11.442    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wdata[0]
    SLICE_X80Y61         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.542    15.720    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y61         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/C
                         clock pessimism              0.129    15.849    
                         clock uncertainty           -0.198    15.651    
    SLICE_X80Y61         FDRE (Setup_fdre_C_D)       -0.067    15.584    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         15.584    
                         arrival time                         -11.442    
  -------------------------------------------------------------------
                         slack                                  4.141    

Slack (MET) :             4.162ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.361ns  (logic 1.450ns (17.342%)  route 6.911ns (82.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 15.732 - 12.999 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=77, routed)          6.911    11.392    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_wdata[0]
    SLICE_X59Y46         FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.554    15.732    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X59Y46         FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[0]/C
                         clock pessimism              0.115    15.847    
                         clock uncertainty           -0.198    15.649    
    SLICE_X59Y46         FDRE (Setup_fdre_C_D)       -0.095    15.554    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wdata_reg[0]
  -------------------------------------------------------------------
                         required time                         15.554    
                         arrival time                         -11.392    
  -------------------------------------------------------------------
                         slack                                  4.162    

Slack (MET) :             4.192ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.226ns  (logic 2.058ns (25.019%)  route 6.168ns (74.981%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 15.736 - 12.999 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.227     5.592    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y85         LUT5 (Prop_lut5_I4_O)        0.124     5.716 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[6]_INST_0/O
                         net (fo=4, routed)           0.784     6.500    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wvalid
    SLICE_X33Y84         LUT4 (Prop_lut4_I2_O)        0.150     6.650 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23[31]_i_3/O
                         net (fo=21, routed)          0.969     7.620    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23[31]_i_3_n_0
    SLICE_X37Y76         LUT5 (Prop_lut5_I3_O)        0.326     7.946 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8[7]_i_2/O
                         net (fo=6, routed)           0.996     8.942    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8[7]_i_2_n_0
    SLICE_X47Y72         LUT4 (Prop_lut4_I0_O)        0.124     9.066 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8[7]_i_1/O
                         net (fo=13, routed)          2.190    11.256    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8[7]_i_1_n_0
    SLICE_X64Y49         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.558    15.736    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y49         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep/C
                         clock pessimism              0.115    15.851    
                         clock uncertainty           -0.198    15.653    
    SLICE_X64Y49         FDRE (Setup_fdre_C_CE)      -0.205    15.448    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         15.448    
                         arrival time                         -11.256    
  -------------------------------------------------------------------
                         slack                                  4.192    

Slack (MET) :             4.222ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__3/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.186ns  (logic 2.254ns (27.534%)  route 5.932ns (72.466%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 15.714 - 12.999 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.227     5.592    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X33Y85         LUT5 (Prop_lut5_I4_O)        0.124     5.716 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[6]_INST_0/O
                         net (fo=4, routed)           0.784     6.500    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wvalid
    SLICE_X33Y84         LUT4 (Prop_lut4_I2_O)        0.150     6.650 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23[31]_i_3/O
                         net (fo=21, routed)          1.069     7.719    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23[31]_i_3_n_0
    SLICE_X35Y74         LUT4 (Prop_lut4_I0_O)        0.320     8.039 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg3[0]_i_2/O
                         net (fo=14, routed)          1.052     9.091    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg3[0]_i_2_n_0
    SLICE_X47Y69         LUT5 (Prop_lut5_I1_O)        0.326     9.417 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4[3]_i_1/O
                         net (fo=12, routed)          1.800    11.217    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4[3]_i_1_n_0
    SLICE_X65Y63         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.536    15.714    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y63         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__3/C
                         clock pessimism              0.129    15.843    
                         clock uncertainty           -0.198    15.645    
    SLICE_X65Y63         FDRE (Setup_fdre_C_CE)      -0.205    15.440    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__3
  -------------------------------------------------------------------
                         required time                         15.440    
                         arrival time                         -11.217    
  -------------------------------------------------------------------
                         slack                                  4.222    

Slack (MET) :             4.226ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.330ns  (logic 1.450ns (17.407%)  route 6.880ns (82.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 15.736 - 12.999 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=77, routed)          6.880    11.361    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wdata[0]
    SLICE_X64Y49         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.558    15.736    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y49         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep/C
                         clock pessimism              0.115    15.851    
                         clock uncertainty           -0.198    15.653    
    SLICE_X64Y49         FDRE (Setup_fdre_C_D)       -0.067    15.586    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         15.586    
                         arrival time                         -11.361    
  -------------------------------------------------------------------
                         slack                                  4.226    

Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.594ns  (logic 1.682ns (19.571%)  route 6.912ns (80.429%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 15.892 - 12.999 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.684     2.978    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y81         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDRE (Prop_fdre_C_Q)         0.456     3.434 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=34, routed)          3.342     6.776    design_1_i/fmc_imageon_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_aresetn
    SLICE_X50Y97         LUT2 (Prop_lut2_I1_O)        0.124     6.900 r  design_1_i/fmc_imageon_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/GPO_GEN.gpo_i[31]_i_1/O
                         net (fo=154, routed)         1.555     8.455    design_1_i/fmc_imageon_iic_0/U0/X_IIC/REG_INTERFACE_I/Bus2IIC_Reset
    SLICE_X62Y102        LUT4 (Prop_lut4_I2_O)        0.124     8.579 r  design_1_i/fmc_imageon_iic_0/U0/X_IIC/REG_INTERFACE_I/Data_Exists_DFF_i_2/O
                         net (fo=3, routed)           0.787     9.365    design_1_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Tx_fifo_wr_d_reg
    SLICE_X61Y104        LUT5 (Prop_lut5_I0_O)        0.124     9.489 r  design_1_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3/O
                         net (fo=4, routed)           0.431     9.920    design_1_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3_n_0
    SLICE_X61Y104        LUT5 (Prop_lut5_I0_O)        0.124    10.044 r  design_1_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_1/O
                         net (fo=1, routed)           0.798    10.842    design_1_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/S
    SLICE_X60Y104        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730    11.572 r  design_1_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_CARRY4/O[3]
                         net (fo=1, routed)           0.000    11.572    design_1_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/sum_A_0
    SLICE_X60Y104        FDRE                                         r  design_1_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.714    15.892    design_1_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/s_axi_aclk
    SLICE_X60Y104        FDRE                                         r  design_1_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I/C
                         clock pessimism              0.129    16.021    
                         clock uncertainty           -0.198    15.823    
    SLICE_X60Y104        FDRE (Setup_fdre_C_D)        0.062    15.885    design_1_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I
  -------------------------------------------------------------------
                         required time                         15.885    
                         arrival time                         -11.572    
  -------------------------------------------------------------------
                         slack                                  4.313    

Slack (MET) :             4.318ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.279ns  (logic 1.450ns (17.515%)  route 6.829ns (82.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 15.654 - 12.999 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=65, routed)          6.829    11.309    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wdata[1]
    SLICE_X32Y61         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.476    15.654    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y61         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[1]/C
                         clock pessimism              0.229    15.883    
                         clock uncertainty           -0.198    15.685    
    SLICE_X32Y61         FDRE (Setup_fdre_C_D)       -0.058    15.627    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[1]
  -------------------------------------------------------------------
                         required time                         15.627    
                         arrival time                         -11.309    
  -------------------------------------------------------------------
                         slack                                  4.318    

Slack (MET) :             4.332ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg27_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.256ns  (logic 1.450ns (17.563%)  route 6.806ns (82.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 15.655 - 12.999 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=65, routed)          6.806    11.287    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wdata[1]
    SLICE_X39Y59         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg27_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.477    15.655    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y59         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg27_reg[1]/C
                         clock pessimism              0.229    15.884    
                         clock uncertainty           -0.198    15.686    
    SLICE_X39Y59         FDRE (Setup_fdre_C_D)       -0.067    15.619    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg27_reg[1]
  -------------------------------------------------------------------
                         required time                         15.619    
                         arrival time                         -11.287    
  -------------------------------------------------------------------
                         slack                                  4.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.554%)  route 0.114ns (33.445%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.114     1.234    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[29]
    SLICE_X29Y99         LUT4 (Prop_lut4_I3_O)        0.099     1.333 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[30]_i_1/O
                         net (fo=1, routed)           0.000     1.333    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[30]
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.091     1.267    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.223ns (42.330%)  route 0.304ns (57.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[29]/Q
                         net (fo=1, routed)           0.304     1.341    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_0_[29]
    SLICE_X27Y100        LUT3 (Prop_lut3_I2_O)        0.095     1.436 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[29]_i_1/O
                         net (fo=1, routed)           0.000     1.436    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[29]
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[29]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y100        FDRE (Hold_fdre_C_D)         0.107     1.368    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/fmc_imageon_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/fmc_imageon_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.051%)  route 0.227ns (63.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.580     0.916    design_1_i/fmc_imageon_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X61Y99         FDSE                                         r  design_1_i/fmc_imageon_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDSE (Prop_fdse_C_Q)         0.128     1.044 r  design_1_i/fmc_imageon_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rst_reg/Q
                         net (fo=29, routed)          0.227     1.271    design_1_i/fmc_imageon_iic_0/U0/X_IIC/DYN_MASTER_I/Tx_fifo_rst
    SLICE_X61Y106        FDRE                                         r  design_1_i/fmc_imageon_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.934     1.300    design_1_i/fmc_imageon_iic_0/U0/X_IIC/DYN_MASTER_I/s_axi_aclk
    SLICE_X61Y106        FDRE                                         r  design_1_i/fmc_imageon_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[0]/C
                         clock pessimism             -0.035     1.265    
    SLICE_X61Y106        FDRE (Hold_fdre_C_R)        -0.072     1.193    design_1_i/fmc_imageon_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/fmc_imageon_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/fmc_imageon_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.051%)  route 0.227ns (63.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.580     0.916    design_1_i/fmc_imageon_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X61Y99         FDSE                                         r  design_1_i/fmc_imageon_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDSE (Prop_fdse_C_Q)         0.128     1.044 r  design_1_i/fmc_imageon_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rst_reg/Q
                         net (fo=29, routed)          0.227     1.271    design_1_i/fmc_imageon_iic_0/U0/X_IIC/DYN_MASTER_I/Tx_fifo_rst
    SLICE_X61Y106        FDRE                                         r  design_1_i/fmc_imageon_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.934     1.300    design_1_i/fmc_imageon_iic_0/U0/X_IIC/DYN_MASTER_I/s_axi_aclk
    SLICE_X61Y106        FDRE                                         r  design_1_i/fmc_imageon_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[1]/C
                         clock pessimism             -0.035     1.265    
    SLICE_X61Y106        FDRE (Hold_fdre_C_R)        -0.072     1.193    design_1_i/fmc_imageon_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/fmc_imageon_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/fmc_imageon_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.051%)  route 0.227ns (63.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.580     0.916    design_1_i/fmc_imageon_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X61Y99         FDSE                                         r  design_1_i/fmc_imageon_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDSE (Prop_fdse_C_Q)         0.128     1.044 r  design_1_i/fmc_imageon_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rst_reg/Q
                         net (fo=29, routed)          0.227     1.271    design_1_i/fmc_imageon_iic_0/U0/X_IIC/DYN_MASTER_I/Tx_fifo_rst
    SLICE_X61Y106        FDRE                                         r  design_1_i/fmc_imageon_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.934     1.300    design_1_i/fmc_imageon_iic_0/U0/X_IIC/DYN_MASTER_I/s_axi_aclk
    SLICE_X61Y106        FDRE                                         r  design_1_i/fmc_imageon_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[2]/C
                         clock pessimism             -0.035     1.265    
    SLICE_X61Y106        FDRE (Hold_fdre_C_R)        -0.072     1.193    design_1_i/fmc_imageon_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.228%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.574     0.910    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/s00_axi_aclk
    SLICE_X64Y83         FDCE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDCE (Prop_fdce_C_Q)         0.141     1.051 r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[12]/Q
                         net (fo=1, routed)           0.119     1.170    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/DIA0
    SLICE_X62Y83         RAMD32                                       r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.841     1.207    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/WCLK
    SLICE_X62Y83         RAMD32                                       r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X62Y83         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.090    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/fmc_imageon_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/fmc_imageon_iic_0/U0/X_IIC/DYN_MASTER_I/earlyAckDataState_d1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.614%)  route 0.231ns (64.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.580     0.916    design_1_i/fmc_imageon_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X61Y99         FDSE                                         r  design_1_i/fmc_imageon_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDSE (Prop_fdse_C_Q)         0.128     1.044 r  design_1_i/fmc_imageon_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rst_reg/Q
                         net (fo=29, routed)          0.231     1.275    design_1_i/fmc_imageon_iic_0/U0/X_IIC/DYN_MASTER_I/Tx_fifo_rst
    SLICE_X60Y106        FDRE                                         r  design_1_i/fmc_imageon_iic_0/U0/X_IIC/DYN_MASTER_I/earlyAckDataState_d1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.934     1.300    design_1_i/fmc_imageon_iic_0/U0/X_IIC/DYN_MASTER_I/s_axi_aclk
    SLICE_X60Y106        FDRE                                         r  design_1_i/fmc_imageon_iic_0/U0/X_IIC/DYN_MASTER_I/earlyAckDataState_d1_reg/C
                         clock pessimism             -0.035     1.265    
    SLICE_X60Y106        FDRE (Hold_fdre_C_R)        -0.072     1.193    design_1_i/fmc_imageon_iic_0/U0/X_IIC/DYN_MASTER_I/earlyAckDataState_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_txfifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.356%)  route 0.105ns (42.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.576     0.912    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y90         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_txfifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_txfifo_din_reg[8]/Q
                         net (fo=1, routed)           0.105     1.157    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/DIB0
    SLICE_X58Y91         RAMD32                                       r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.846     1.212    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/WCLK
    SLICE_X58Y91         RAMD32                                       r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.284     0.928    
    SLICE_X58Y91         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.074    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.864%)  route 0.229ns (64.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.638     0.974    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X47Y103        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.128     1.102 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][9]/Q
                         net (fo=1, routed)           0.229     1.331    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/out_data[9]
    SLICE_X50Y101        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.907     1.273    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/aclk
    SLICE_X50Y101        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X50Y101        FDRE (Hold_fdre_C_D)         0.010     1.244    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/fmc_imageon_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (34.979%)  route 0.238ns (65.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.580     0.916    design_1_i/fmc_imageon_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X61Y99         FDSE                                         r  design_1_i/fmc_imageon_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDSE (Prop_fdse_C_Q)         0.128     1.044 r  design_1_i/fmc_imageon_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rst_reg/Q
                         net (fo=29, routed)          0.238     1.282    design_1_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Tx_fifo_rst
    SLICE_X61Y104        FDRE                                         r  design_1_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.934     1.300    design_1_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/s_axi_aclk
    SLICE_X61Y104        FDRE                                         r  design_1_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF/C
                         clock pessimism             -0.035     1.265    
    SLICE_X61Y104        FDRE (Hold_fdre_C_R)        -0.072     1.193    design_1_i/fmc_imageon_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 6.499 }
Period(ns):         12.999
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         12.999      10.844     BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X38Y85    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.arready_out_i_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X47Y79    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg63_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X47Y79    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg63_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X47Y79    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg63_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X44Y77    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg63_reg[7]/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X43Y81    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg63_reg[8]/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X41Y79    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg63_reg[9]/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X46Y60    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         12.999      11.999     SLICE_X34Y65    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[10]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X58Y93    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X58Y93    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X58Y93    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X58Y93    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X58Y93    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X58Y93    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         6.499       5.249      SLICE_X58Y93    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         6.499       5.249      SLICE_X58Y93    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X58Y92    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X58Y92    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X62Y84    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X62Y84    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X62Y84    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X62Y84    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X62Y84    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X62Y84    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X62Y84    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X62Y84    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X62Y84    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         6.499       5.249      SLICE_X62Y84    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           10  Failing Endpoints,  Worst Slack       -0.150ns,  Total Violation       -0.858ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.150ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.015ns  (logic 2.961ns (42.209%)  route 4.054ns (57.791%))
  Logic Levels:           11  (CARRY4=6 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 9.659 - 7.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6143, routed)        1.648     2.942    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X45Y24         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y24         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[0]/Q
                         net (fo=4, routed)           1.006     4.404    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_max_first_increment_reg[0]
    SLICE_X46Y24         LUT4 (Prop_lut4_I0_O)        0.124     4.528 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.528    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_13
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.041 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.009     5.050    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.167 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=20, routed)          1.159     6.326    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X47Y23         LUT4 (Prop_lut4_I1_O)        0.124     6.450 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.450    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_4_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.982 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.982    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.105    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.219    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.532 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/O[3]
                         net (fo=1, routed)           0.508     8.040    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[15]
    SLICE_X42Y29         LUT4 (Prop_lut4_I1_O)        0.306     8.346 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[15]_i_3/O
                         net (fo=3, routed)           0.879     9.225    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[15]
    SLICE_X47Y28         LUT6 (Prop_lut6_I0_O)        0.124     9.349 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_3/O
                         net (fo=1, routed)           0.484     9.833    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_3_n_0
    SLICE_X47Y27         LUT6 (Prop_lut6_I3_O)        0.124     9.957 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_1/O
                         net (fo=1, routed)           0.000     9.957    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_1_n_0
    SLICE_X47Y27         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6143, routed)        1.480     9.659    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X47Y27         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/C
                         clock pessimism              0.230     9.889    
                         clock uncertainty           -0.111     9.778    
    SLICE_X47Y27         FDRE (Setup_fdre_C_D)        0.029     9.807    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
  -------------------------------------------------------------------
                         required time                          9.807    
                         arrival time                          -9.957    
  -------------------------------------------------------------------
                         slack                                 -0.150    

Slack (VIOLATED) :        -0.079ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.482ns  (logic 2.038ns (31.440%)  route 4.444ns (68.560%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 9.663 - 7.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6143, routed)        1.656     2.950    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X42Y30         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.478     3.428 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/Q
                         net (fo=6, routed)           0.862     4.290    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[3]
    SLICE_X43Y31         LUT4 (Prop_lut4_I1_O)        0.301     4.591 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[3]_i_2/O
                         net (fo=4, routed)           0.685     5.276    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_bytes_to_mbaa__6[3]
    SLICE_X42Y31         LUT4 (Prop_lut4_I2_O)        0.124     5.400 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry_i_7/O
                         net (fo=1, routed)           0.000     5.400    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry_i_7_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.933 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry/CO[3]
                         net (fo=3, routed)           1.043     6.975    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2
    SLICE_X44Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.099 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_i_2/O
                         net (fo=2, routed)           0.824     7.923    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X43Y31         LUT2 (Prop_lut2_I1_O)        0.152     8.075 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_3/O
                         net (fo=17, routed)          0.512     8.588    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_3_n_0
    SLICE_X43Y31         LUT3 (Prop_lut3_I1_O)        0.326     8.914 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_1/O
                         net (fo=9, routed)           0.518     9.432    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_1_n_0
    SLICE_X44Y31         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6143, routed)        1.484     9.663    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X44Y31         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[11]/C
                         clock pessimism              0.230     9.893    
                         clock uncertainty           -0.111     9.782    
    SLICE_X44Y31         FDRE (Setup_fdre_C_R)       -0.429     9.353    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[11]
  -------------------------------------------------------------------
                         required time                          9.353    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                 -0.079    

Slack (VIOLATED) :        -0.079ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.482ns  (logic 2.038ns (31.440%)  route 4.444ns (68.560%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 9.663 - 7.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6143, routed)        1.656     2.950    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X42Y30         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.478     3.428 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/Q
                         net (fo=6, routed)           0.862     4.290    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[3]
    SLICE_X43Y31         LUT4 (Prop_lut4_I1_O)        0.301     4.591 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[3]_i_2/O
                         net (fo=4, routed)           0.685     5.276    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_bytes_to_mbaa__6[3]
    SLICE_X42Y31         LUT4 (Prop_lut4_I2_O)        0.124     5.400 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry_i_7/O
                         net (fo=1, routed)           0.000     5.400    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry_i_7_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.933 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry/CO[3]
                         net (fo=3, routed)           1.043     6.975    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2
    SLICE_X44Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.099 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_i_2/O
                         net (fo=2, routed)           0.824     7.923    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X43Y31         LUT2 (Prop_lut2_I1_O)        0.152     8.075 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_3/O
                         net (fo=17, routed)          0.512     8.588    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_3_n_0
    SLICE_X43Y31         LUT3 (Prop_lut3_I1_O)        0.326     8.914 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_1/O
                         net (fo=9, routed)           0.518     9.432    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_1_n_0
    SLICE_X44Y31         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6143, routed)        1.484     9.663    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X44Y31         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[13]/C
                         clock pessimism              0.230     9.893    
                         clock uncertainty           -0.111     9.782    
    SLICE_X44Y31         FDRE (Setup_fdre_C_R)       -0.429     9.353    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[13]
  -------------------------------------------------------------------
                         required time                          9.353    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                 -0.079    

Slack (VIOLATED) :        -0.079ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.482ns  (logic 2.038ns (31.440%)  route 4.444ns (68.560%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 9.663 - 7.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6143, routed)        1.656     2.950    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X42Y30         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.478     3.428 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/Q
                         net (fo=6, routed)           0.862     4.290    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[3]
    SLICE_X43Y31         LUT4 (Prop_lut4_I1_O)        0.301     4.591 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[3]_i_2/O
                         net (fo=4, routed)           0.685     5.276    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_bytes_to_mbaa__6[3]
    SLICE_X42Y31         LUT4 (Prop_lut4_I2_O)        0.124     5.400 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry_i_7/O
                         net (fo=1, routed)           0.000     5.400    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry_i_7_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.933 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry/CO[3]
                         net (fo=3, routed)           1.043     6.975    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2
    SLICE_X44Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.099 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_i_2/O
                         net (fo=2, routed)           0.824     7.923    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X43Y31         LUT2 (Prop_lut2_I1_O)        0.152     8.075 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_3/O
                         net (fo=17, routed)          0.512     8.588    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_3_n_0
    SLICE_X43Y31         LUT3 (Prop_lut3_I1_O)        0.326     8.914 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_1/O
                         net (fo=9, routed)           0.518     9.432    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_1_n_0
    SLICE_X44Y31         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6143, routed)        1.484     9.663    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X44Y31         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[15]/C
                         clock pessimism              0.230     9.893    
                         clock uncertainty           -0.111     9.782    
    SLICE_X44Y31         FDRE (Setup_fdre_C_R)       -0.429     9.353    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[15]
  -------------------------------------------------------------------
                         required time                          9.353    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                 -0.079    

Slack (VIOLATED) :        -0.079ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.482ns  (logic 2.038ns (31.440%)  route 4.444ns (68.560%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 9.663 - 7.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6143, routed)        1.656     2.950    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X42Y30         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.478     3.428 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/Q
                         net (fo=6, routed)           0.862     4.290    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[3]
    SLICE_X43Y31         LUT4 (Prop_lut4_I1_O)        0.301     4.591 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[3]_i_2/O
                         net (fo=4, routed)           0.685     5.276    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_bytes_to_mbaa__6[3]
    SLICE_X42Y31         LUT4 (Prop_lut4_I2_O)        0.124     5.400 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry_i_7/O
                         net (fo=1, routed)           0.000     5.400    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry_i_7_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.933 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry/CO[3]
                         net (fo=3, routed)           1.043     6.975    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2
    SLICE_X44Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.099 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_i_2/O
                         net (fo=2, routed)           0.824     7.923    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X43Y31         LUT2 (Prop_lut2_I1_O)        0.152     8.075 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_3/O
                         net (fo=17, routed)          0.512     8.588    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_3_n_0
    SLICE_X43Y31         LUT3 (Prop_lut3_I1_O)        0.326     8.914 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_1/O
                         net (fo=9, routed)           0.518     9.432    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_1_n_0
    SLICE_X44Y31         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6143, routed)        1.484     9.663    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X44Y31         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[7]/C
                         clock pessimism              0.230     9.893    
                         clock uncertainty           -0.111     9.782    
    SLICE_X44Y31         FDRE (Setup_fdre_C_R)       -0.429     9.353    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[7]
  -------------------------------------------------------------------
                         required time                          9.353    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                 -0.079    

Slack (VIOLATED) :        -0.079ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.482ns  (logic 2.038ns (31.440%)  route 4.444ns (68.560%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 9.663 - 7.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6143, routed)        1.656     2.950    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X42Y30         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.478     3.428 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/Q
                         net (fo=6, routed)           0.862     4.290    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[3]
    SLICE_X43Y31         LUT4 (Prop_lut4_I1_O)        0.301     4.591 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[3]_i_2/O
                         net (fo=4, routed)           0.685     5.276    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_bytes_to_mbaa__6[3]
    SLICE_X42Y31         LUT4 (Prop_lut4_I2_O)        0.124     5.400 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry_i_7/O
                         net (fo=1, routed)           0.000     5.400    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry_i_7_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.933 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry/CO[3]
                         net (fo=3, routed)           1.043     6.975    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2
    SLICE_X44Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.099 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_i_2/O
                         net (fo=2, routed)           0.824     7.923    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X43Y31         LUT2 (Prop_lut2_I1_O)        0.152     8.075 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_3/O
                         net (fo=17, routed)          0.512     8.588    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_3_n_0
    SLICE_X43Y31         LUT3 (Prop_lut3_I1_O)        0.326     8.914 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_1/O
                         net (fo=9, routed)           0.518     9.432    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_1_n_0
    SLICE_X44Y31         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6143, routed)        1.484     9.663    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X44Y31         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[9]/C
                         clock pessimism              0.230     9.893    
                         clock uncertainty           -0.111     9.782    
    SLICE_X44Y31         FDRE (Setup_fdre_C_R)       -0.429     9.353    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[9]
  -------------------------------------------------------------------
                         required time                          9.353    
                         arrival time                          -9.432    
  -------------------------------------------------------------------
                         slack                                 -0.079    

Slack (VIOLATED) :        -0.078ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.484ns  (logic 2.038ns (31.429%)  route 4.446ns (68.571%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 9.666 - 7.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6143, routed)        1.656     2.950    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X42Y30         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.478     3.428 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/Q
                         net (fo=6, routed)           0.862     4.290    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[3]
    SLICE_X43Y31         LUT4 (Prop_lut4_I1_O)        0.301     4.591 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[3]_i_2/O
                         net (fo=4, routed)           0.685     5.276    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_bytes_to_mbaa__6[3]
    SLICE_X42Y31         LUT4 (Prop_lut4_I2_O)        0.124     5.400 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry_i_7/O
                         net (fo=1, routed)           0.000     5.400    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry_i_7_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.933 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry/CO[3]
                         net (fo=3, routed)           1.043     6.975    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2
    SLICE_X44Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.099 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_i_2/O
                         net (fo=2, routed)           0.824     7.923    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X43Y31         LUT2 (Prop_lut2_I1_O)        0.152     8.075 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_3/O
                         net (fo=17, routed)          0.512     8.588    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_3_n_0
    SLICE_X43Y31         LUT3 (Prop_lut3_I1_O)        0.326     8.914 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_1/O
                         net (fo=9, routed)           0.521     9.434    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_1_n_0
    SLICE_X44Y33         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6143, routed)        1.487     9.666    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X44Y33         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[10]/C
                         clock pessimism              0.230     9.896    
                         clock uncertainty           -0.111     9.785    
    SLICE_X44Y33         FDRE (Setup_fdre_C_R)       -0.429     9.356    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[10]
  -------------------------------------------------------------------
                         required time                          9.356    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                 -0.078    

Slack (VIOLATED) :        -0.078ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.484ns  (logic 2.038ns (31.429%)  route 4.446ns (68.571%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 9.666 - 7.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6143, routed)        1.656     2.950    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X42Y30         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.478     3.428 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/Q
                         net (fo=6, routed)           0.862     4.290    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[3]
    SLICE_X43Y31         LUT4 (Prop_lut4_I1_O)        0.301     4.591 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[3]_i_2/O
                         net (fo=4, routed)           0.685     5.276    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_bytes_to_mbaa__6[3]
    SLICE_X42Y31         LUT4 (Prop_lut4_I2_O)        0.124     5.400 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry_i_7/O
                         net (fo=1, routed)           0.000     5.400    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry_i_7_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.933 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry/CO[3]
                         net (fo=3, routed)           1.043     6.975    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2
    SLICE_X44Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.099 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_i_2/O
                         net (fo=2, routed)           0.824     7.923    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X43Y31         LUT2 (Prop_lut2_I1_O)        0.152     8.075 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_3/O
                         net (fo=17, routed)          0.512     8.588    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_3_n_0
    SLICE_X43Y31         LUT3 (Prop_lut3_I1_O)        0.326     8.914 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_1/O
                         net (fo=9, routed)           0.521     9.434    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_1_n_0
    SLICE_X44Y33         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6143, routed)        1.487     9.666    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X44Y33         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[12]/C
                         clock pessimism              0.230     9.896    
                         clock uncertainty           -0.111     9.785    
    SLICE_X44Y33         FDRE (Setup_fdre_C_R)       -0.429     9.356    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[12]
  -------------------------------------------------------------------
                         required time                          9.356    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                 -0.078    

Slack (VIOLATED) :        -0.078ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.484ns  (logic 2.038ns (31.429%)  route 4.446ns (68.571%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 9.666 - 7.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6143, routed)        1.656     2.950    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X42Y30         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.478     3.428 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/Q
                         net (fo=6, routed)           0.862     4.290    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[3]
    SLICE_X43Y31         LUT4 (Prop_lut4_I1_O)        0.301     4.591 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[3]_i_2/O
                         net (fo=4, routed)           0.685     5.276    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_bytes_to_mbaa__6[3]
    SLICE_X42Y31         LUT4 (Prop_lut4_I2_O)        0.124     5.400 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry_i_7/O
                         net (fo=1, routed)           0.000     5.400    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry_i_7_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.933 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry/CO[3]
                         net (fo=3, routed)           1.043     6.975    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2
    SLICE_X44Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.099 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_i_2/O
                         net (fo=2, routed)           0.824     7.923    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X43Y31         LUT2 (Prop_lut2_I1_O)        0.152     8.075 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_3/O
                         net (fo=17, routed)          0.512     8.588    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_3_n_0
    SLICE_X43Y31         LUT3 (Prop_lut3_I1_O)        0.326     8.914 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_1/O
                         net (fo=9, routed)           0.521     9.434    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_1_n_0
    SLICE_X44Y33         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6143, routed)        1.487     9.666    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X44Y33         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[14]/C
                         clock pessimism              0.230     9.896    
                         clock uncertainty           -0.111     9.785    
    SLICE_X44Y33         FDRE (Setup_fdre_C_R)       -0.429     9.356    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[14]
  -------------------------------------------------------------------
                         required time                          9.356    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                 -0.078    

Slack (VIOLATED) :        -0.078ns  (required time - arrival time)
  Source:                 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.484ns  (logic 2.038ns (31.429%)  route 4.446ns (68.571%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 9.666 - 7.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6143, routed)        1.656     2.950    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X42Y30         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.478     3.428 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[3]/Q
                         net (fo=6, routed)           0.862     4.290    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[3]
    SLICE_X43Y31         LUT4 (Prop_lut4_I1_O)        0.301     4.591 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[3]_i_2/O
                         net (fo=4, routed)           0.685     5.276    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_bytes_to_mbaa__6[3]
    SLICE_X42Y31         LUT4 (Prop_lut4_I2_O)        0.124     5.400 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry_i_7/O
                         net (fo=1, routed)           0.000     5.400    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry_i_7_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.933 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2_carry/CO[3]
                         net (fo=3, routed)           1.043     6.975    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_lt_b2mbaa2
    SLICE_X44Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.099 f  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa_s_h_i_2/O
                         net (fo=2, routed)           0.824     7.923    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_skip_align2mbaa
    SLICE_X43Y31         LUT2 (Prop_lut2_I1_O)        0.152     8.075 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_3/O
                         net (fo=17, routed)          0.512     8.588    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_3_n_0
    SLICE_X43Y31         LUT3 (Prop_lut3_I1_O)        0.326     8.914 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_1/O
                         net (fo=9, routed)           0.521     9.434    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_1_n_0
    SLICE_X44Y33         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088     8.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6143, routed)        1.487     9.666    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X44Y33         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[8]/C
                         clock pessimism              0.230     9.896    
                         clock uncertainty           -0.111     9.785    
    SLICE_X44Y33         FDRE (Setup_fdre_C_R)       -0.429     9.356    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[8]
  -------------------------------------------------------------------
                         required time                          9.356    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                 -0.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6143, routed)        0.561     0.897    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X43Y41         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[7]/Q
                         net (fo=1, routed)           0.115     1.153    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axis_cmd_tdata_reg[63][7]
    SLICE_X42Y39         SRL16E                                       r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6143, routed)        0.827     1.193    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_mm2s_aclk
    SLICE_X42Y39         SRL16E                                       r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4/CLK
                         clock pessimism             -0.281     0.912    
    SLICE_X42Y39         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.095    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6143, routed)        0.587     0.923    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X21Y30         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y30         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=95, routed)          0.242     1.305    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X20Y30         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6143, routed)        0.854     1.220    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X20Y30         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.284     0.936    
    SLICE_X20Y30         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.246    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6143, routed)        0.587     0.923    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X21Y30         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y30         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=95, routed)          0.242     1.305    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X20Y30         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6143, routed)        0.854     1.220    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X20Y30         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.284     0.936    
    SLICE_X20Y30         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.246    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6143, routed)        0.587     0.923    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X21Y30         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y30         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=95, routed)          0.242     1.305    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X20Y30         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6143, routed)        0.854     1.220    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X20Y30         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.284     0.936    
    SLICE_X20Y30         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.246    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6143, routed)        0.587     0.923    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X21Y30         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y30         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=95, routed)          0.242     1.305    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X20Y30         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6143, routed)        0.854     1.220    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X20Y30         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.284     0.936    
    SLICE_X20Y30         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.246    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6143, routed)        0.587     0.923    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X21Y30         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y30         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=95, routed)          0.242     1.305    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X20Y30         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6143, routed)        0.854     1.220    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X20Y30         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.284     0.936    
    SLICE_X20Y30         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.246    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6143, routed)        0.587     0.923    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X21Y30         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y30         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=95, routed)          0.242     1.305    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X20Y30         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6143, routed)        0.854     1.220    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X20Y30         RAMD32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.284     0.936    
    SLICE_X20Y30         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.246    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6143, routed)        0.587     0.923    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X21Y30         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y30         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=95, routed)          0.242     1.305    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X20Y30         RAMS32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6143, routed)        0.854     1.220    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X20Y30         RAMS32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.284     0.936    
    SLICE_X20Y30         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.246    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6143, routed)        0.587     0.923    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X21Y30         FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y30         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=95, routed)          0.242     1.305    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X20Y30         RAMS32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6143, routed)        0.854     1.220    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X20Y30         RAMS32                                       r  design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.284     0.936    
    SLICE_X20Y30         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.246    design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ACACHE_Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1144]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.797%)  route 0.249ns (57.203%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6143, routed)        0.592     0.928    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X27Y49         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ACACHE_Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ACACHE_Q_reg[3]/Q
                         net (fo=2, routed)           0.249     1.317    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/Q[3]
    SLICE_X26Y50         LUT4 (Prop_lut4_I3_O)        0.045     1.362 r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i[1144]_i_1/O
                         net (fo=1, routed)           0.000     1.362    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i[1144]_i_1_n_0
    SLICE_X26Y50         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1144]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=6143, routed)        0.844     1.210    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/aclk
    SLICE_X26Y50         FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1144]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.121     1.301    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i_reg[1144]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X1Y4     design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         7.000       4.056      RAMB36_X1Y4     design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         7.000       4.056      RAMB36_X0Y6     design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         7.000       4.056      RAMB36_X0Y6     design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         7.000       4.424      RAMB36_X3Y4     design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         7.000       4.424      RAMB36_X3Y5     design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         7.000       4.424      RAMB36_X1Y5     design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         7.000       4.424      RAMB36_X1Y6     design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         7.000       4.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         7.000       6.000      SLICE_X0Y41     design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[2]/C
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.500       2.250      SLICE_X20Y36    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.500       2.250      SLICE_X20Y36    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X22Y36    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X22Y36    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X22Y36    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X22Y36    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X22Y36    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X22Y36    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.500       2.250      SLICE_X22Y36    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.500       2.250      SLICE_X22Y36    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.500       2.250      SLICE_X20Y36    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X22Y36    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X22Y36    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X22Y36    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X22Y36    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X22Y36    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X22Y36    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X22Y36    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X22Y36    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.500       2.250      SLICE_X22Y36    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_idelay.serdesidelayrefclk/IDELAYCTRL_INST[0].u_idelayctrl/REFCLK
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y19   design_1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/I
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_idelay.serdesidelayrefclk/IDELAYCTRL_INST[0].u_idelayctrl/REFCLK



---------------------------------------------------------------------------------------------------
From Clock:  video_clk
  To Clock:  video_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         video_clk
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { fmc_imageon_vclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       6.734       93.266     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         3.367       1.367      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         3.367       1.367      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         3.367       1.367      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         3.367       1.367      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :          504  Failing Endpoints,  Worst Slack       -4.714ns,  Total Violation     -541.955ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.714ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.232ns  (logic 0.779ns (6.936%)  route 10.453ns (93.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.647ns = ( 5.087 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.843    -0.981    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X46Y104        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDRE (Prop_fdre_C_Q)         0.478    -0.503 f  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=357, routed)        10.453     9.949    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X52Y118        LUT2 (Prop_lut2_I0_O)        0.301    10.250 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][19]_i_1/O
                         net (fo=1, routed)           0.000    10.250    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][19]
    SLICE_X52Y118        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    L18                                               0.000     6.734 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.978 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.140    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     1.641 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.366    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.630     5.087    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X52Y118        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][19]/C
                         clock pessimism              0.485     5.571    
                         clock uncertainty           -0.064     5.507    
    SLICE_X52Y118        FDRE (Setup_fdre_C_D)        0.029     5.536    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][19]
  -------------------------------------------------------------------
                         required time                          5.536    
                         arrival time                         -10.250    
  -------------------------------------------------------------------
                         slack                                 -4.714    

Slack (VIOLATED) :        -4.696ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.260ns  (logic 0.807ns (7.167%)  route 10.453ns (92.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.647ns = ( 5.087 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.843    -0.981    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X46Y104        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDRE (Prop_fdre_C_Q)         0.478    -0.503 f  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=357, routed)        10.453     9.949    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X52Y118        LUT2 (Prop_lut2_I0_O)        0.329    10.278 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][20]_i_1/O
                         net (fo=1, routed)           0.000    10.278    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][20]
    SLICE_X52Y118        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    L18                                               0.000     6.734 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.978 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.140    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     1.641 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.366    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.630     5.087    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X52Y118        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][20]/C
                         clock pessimism              0.485     5.571    
                         clock uncertainty           -0.064     5.507    
    SLICE_X52Y118        FDRE (Setup_fdre_C_D)        0.075     5.582    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][20]
  -------------------------------------------------------------------
                         required time                          5.582    
                         arrival time                         -10.278    
  -------------------------------------------------------------------
                         slack                                 -4.696    

Slack (VIOLATED) :        -4.538ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.057ns  (logic 0.779ns (7.045%)  route 10.278ns (92.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.647ns = ( 5.087 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.843    -0.981    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X46Y104        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDRE (Prop_fdre_C_Q)         0.478    -0.503 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=357, routed)        10.278     9.775    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X53Y118        LUT3 (Prop_lut3_I1_O)        0.301    10.076 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][19]_i_1/O
                         net (fo=1, routed)           0.000    10.076    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][19]
    SLICE_X53Y118        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    L18                                               0.000     6.734 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.978 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.140    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     1.641 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.366    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.630     5.087    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X53Y118        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][19]/C
                         clock pessimism              0.485     5.571    
                         clock uncertainty           -0.064     5.507    
    SLICE_X53Y118        FDRE (Setup_fdre_C_D)        0.031     5.538    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][19]
  -------------------------------------------------------------------
                         required time                          5.538    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                 -4.538    

Slack (VIOLATED) :        -4.523ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        11.086ns  (logic 0.808ns (7.288%)  route 10.278ns (92.712%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.647ns = ( 5.087 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.843    -0.981    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X46Y104        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDRE (Prop_fdre_C_Q)         0.478    -0.503 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=357, routed)        10.278     9.775    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X53Y118        LUT3 (Prop_lut3_I1_O)        0.330    10.105 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][20]_i_1/O
                         net (fo=1, routed)           0.000    10.105    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][20]
    SLICE_X53Y118        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    L18                                               0.000     6.734 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.978 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.140    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     1.641 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.366    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.630     5.087    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X53Y118        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][20]/C
                         clock pessimism              0.485     5.571    
                         clock uncertainty           -0.064     5.507    
    SLICE_X53Y118        FDRE (Setup_fdre_C_D)        0.075     5.582    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][20]
  -------------------------------------------------------------------
                         required time                          5.582    
                         arrival time                         -10.105    
  -------------------------------------------------------------------
                         slack                                 -4.523    

Slack (VIOLATED) :        -4.177ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.749ns  (logic 0.779ns (7.247%)  route 9.970ns (92.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.642ns = ( 5.092 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.843    -0.981    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X46Y104        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDRE (Prop_fdre_C_Q)         0.478    -0.503 f  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=357, routed)         9.970     9.467    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X50Y113        LUT2 (Prop_lut2_I0_O)        0.301     9.768 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][7]_i_1/O
                         net (fo=1, routed)           0.000     9.768    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][7]
    SLICE_X50Y113        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    L18                                               0.000     6.734 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.978 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.140    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     1.641 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.366    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.635     5.092    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X50Y113        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][7]/C
                         clock pessimism              0.485     5.576    
                         clock uncertainty           -0.064     5.512    
    SLICE_X50Y113        FDRE (Setup_fdre_C_D)        0.079     5.591    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][7]
  -------------------------------------------------------------------
                         required time                          5.591    
                         arrival time                          -9.768    
  -------------------------------------------------------------------
                         slack                                 -4.177    

Slack (VIOLATED) :        -4.171ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.782ns  (logic 0.812ns (7.531%)  route 9.970ns (92.469%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.642ns = ( 5.092 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.843    -0.981    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X46Y104        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDRE (Prop_fdre_C_Q)         0.478    -0.503 f  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=357, routed)         9.970     9.467    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X50Y113        LUT2 (Prop_lut2_I0_O)        0.334     9.801 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][8]_i_1/O
                         net (fo=1, routed)           0.000     9.801    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][8]
    SLICE_X50Y113        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    L18                                               0.000     6.734 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.978 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.140    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     1.641 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.366    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.635     5.092    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X50Y113        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][8]/C
                         clock pessimism              0.485     5.576    
                         clock uncertainty           -0.064     5.512    
    SLICE_X50Y113        FDRE (Setup_fdre_C_D)        0.118     5.630    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][8]
  -------------------------------------------------------------------
                         required time                          5.630    
                         arrival time                          -9.801    
  -------------------------------------------------------------------
                         slack                                 -4.171    

Slack (VIOLATED) :        -4.168ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.693ns  (logic 0.779ns (7.285%)  route 9.914ns (92.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.642ns = ( 5.092 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.843    -0.981    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X46Y104        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDRE (Prop_fdre_C_Q)         0.478    -0.503 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=357, routed)         9.914     9.411    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X53Y114        LUT3 (Prop_lut3_I1_O)        0.301     9.712 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][5]_i_1/O
                         net (fo=1, routed)           0.000     9.712    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][5]
    SLICE_X53Y114        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    L18                                               0.000     6.734 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.978 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.140    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     1.641 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.366    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.635     5.092    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X53Y114        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][5]/C
                         clock pessimism              0.485     5.576    
                         clock uncertainty           -0.064     5.512    
    SLICE_X53Y114        FDRE (Setup_fdre_C_D)        0.031     5.543    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][5]
  -------------------------------------------------------------------
                         required time                          5.543    
                         arrival time                          -9.712    
  -------------------------------------------------------------------
                         slack                                 -4.168    

Slack (VIOLATED) :        -4.153ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.722ns  (logic 0.808ns (7.536%)  route 9.914ns (92.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.642ns = ( 5.092 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.843    -0.981    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X46Y104        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDRE (Prop_fdre_C_Q)         0.478    -0.503 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=357, routed)         9.914     9.411    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X53Y114        LUT3 (Prop_lut3_I1_O)        0.330     9.741 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][6]_i_1/O
                         net (fo=1, routed)           0.000     9.741    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][6]
    SLICE_X53Y114        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    L18                                               0.000     6.734 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.978 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.140    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     1.641 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.366    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.635     5.092    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X53Y114        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][6]/C
                         clock pessimism              0.485     5.576    
                         clock uncertainty           -0.064     5.512    
    SLICE_X53Y114        FDRE (Setup_fdre_C_D)        0.075     5.587    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][6]
  -------------------------------------------------------------------
                         required time                          5.587    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                 -4.153    

Slack (VIOLATED) :        -4.086ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.611ns  (logic 0.779ns (7.341%)  route 9.832ns (92.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.642ns = ( 5.092 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.843    -0.981    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X46Y104        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDRE (Prop_fdre_C_Q)         0.478    -0.503 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=357, routed)         9.832     9.329    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X53Y114        LUT3 (Prop_lut3_I1_O)        0.301     9.630 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][3]_i_1/O
                         net (fo=1, routed)           0.000     9.630    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][3]
    SLICE_X53Y114        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    L18                                               0.000     6.734 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.978 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.140    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     1.641 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.366    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.635     5.092    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X53Y114        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][3]/C
                         clock pessimism              0.485     5.576    
                         clock uncertainty           -0.064     5.512    
    SLICE_X53Y114        FDRE (Setup_fdre_C_D)        0.031     5.543    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][3]
  -------------------------------------------------------------------
                         required time                          5.543    
                         arrival time                          -9.630    
  -------------------------------------------------------------------
                         slack                                 -4.086    

Slack (VIOLATED) :        -4.083ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        10.606ns  (logic 0.779ns (7.345%)  route 9.827ns (92.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.642ns = ( 5.092 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.981ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.843    -0.981    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X46Y104        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y104        FDRE (Prop_fdre_C_Q)         0.478    -0.503 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=357, routed)         9.827     9.324    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X53Y114        LUT3 (Prop_lut3_I1_O)        0.301     9.625 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][16]_i_1/O
                         net (fo=1, routed)           0.000     9.625    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][16]
    SLICE_X53Y114        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    L18                                               0.000     6.734 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.978 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.140    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     1.641 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.366    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.635     5.092    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X53Y114        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][16]/C
                         clock pessimism              0.485     5.576    
                         clock uncertainty           -0.064     5.512    
    SLICE_X53Y114        FDRE (Setup_fdre_C_D)        0.029     5.541    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][16]
  -------------------------------------------------------------------
                         required time                          5.541    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                 -4.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.656%)  route 0.220ns (57.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.633    -0.432    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X50Y109        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.164    -0.268 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][6]/Q
                         net (fo=2, routed)           0.220    -0.047    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/p_5_in
    SLICE_X48Y111        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.908    -0.527    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X48Y111        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][6]/C
                         clock pessimism              0.361    -0.165    
    SLICE_X48Y111        FDRE (Hold_fdre_C_D)         0.066    -0.099    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][6]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (41.007%)  route 0.236ns (58.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.526ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.633    -0.432    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X50Y109        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.164    -0.268 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][3]/Q
                         net (fo=2, routed)           0.236    -0.032    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/p_2_in
    SLICE_X45Y109        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.909    -0.526    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X45Y109        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][3]/C
                         clock pessimism              0.361    -0.164    
    SLICE_X45Y109        FDRE (Hold_fdre_C_D)         0.070    -0.094    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][3]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.825%)  route 0.262ns (67.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.582    -0.483    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/aclk
    SLICE_X59Y41         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y41         FDRE (Prop_fdre_C_Q)         0.128    -0.355 r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[6]/Q
                         net (fo=1, routed)           0.262    -0.093    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[2]
    RAMB36_X3Y7          RAMB36E1                                     r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.890    -0.544    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y7          RAMB36E1                                     r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.137    -0.408    
    RAMB36_X3Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.242    -0.166    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0sync_start_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.607%)  route 0.222ns (63.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    -0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.629    -0.436    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X52Y116        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDRE (Prop_fdre_C_Q)         0.128    -0.308 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][6]/Q
                         net (fo=1, routed)           0.222    -0.086    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/time_control_regs[24][6]
    SLICE_X48Y117        FDRE                                         r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0sync_start_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.902    -0.533    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X48Y117        FDRE                                         r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0sync_start_reg[6]/C
                         clock pessimism              0.361    -0.171    
    SLICE_X48Y117        FDRE (Hold_fdre_C_D)         0.012    -0.159    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0sync_start_reg[6]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][24]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.148ns (41.355%)  route 0.210ns (58.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    -0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.625    -0.440    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X50Y120        FDSE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y120        FDSE (Prop_fdse_C_Q)         0.148    -0.292 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][24]/Q
                         net (fo=1, routed)           0.210    -0.082    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/time_control_regs[25][20]
    SLICE_X49Y117        FDRE                                         r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.902    -0.533    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X49Y117        FDRE                                         r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_reg[8]/C
                         clock pessimism              0.361    -0.171    
    SLICE_X49Y117        FDRE (Hold_fdre_C_D)         0.013    -0.158    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_reg[8]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.271ns (60.161%)  route 0.179ns (39.839%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.526ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.633    -0.432    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X50Y107        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.268 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31][16]/Q
                         net (fo=1, routed)           0.179    -0.088    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[31].GEN_MUX_REG.data_out_reg_reg[31]_20[16]
    SLICE_X49Y107        LUT5 (Prop_lut5_I4_O)        0.045    -0.043 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_2/O
                         net (fo=1, routed)           0.000    -0.043    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_2_n_0
    SLICE_X49Y107        MUXF7 (Prop_muxf7_I0_O)      0.062     0.019 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]_i_1/O
                         net (fo=1, routed)           0.000     0.019    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]_i_1_n_0
    SLICE_X49Y107        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.909    -0.526    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X49Y107        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]/C
                         clock pessimism              0.361    -0.164    
    SLICE_X49Y107        FDRE (Hold_fdre_C_D)         0.105    -0.059    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]
  -------------------------------------------------------------------
                         required time                          0.059    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.489%)  route 0.307ns (68.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.585    -0.480    design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/aclk
    SLICE_X63Y43         FDRE                                         r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  design_1_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[7]/Q
                         net (fo=1, routed)           0.307    -0.032    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[3]
    RAMB36_X3Y7          RAMB36E1                                     r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.890    -0.544    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y7          RAMB36E1                                     r  design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.137    -0.408    
    RAMB36_X3Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.112    design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.366%)  route 0.275ns (59.634%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    -0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.635    -0.430    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X48Y110        FDSE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y110        FDSE (Prop_fdse_C_Q)         0.141    -0.289 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][5]/Q
                         net (fo=2, routed)           0.275    -0.014    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/genr_regs[29]
    SLICE_X50Y110        LUT3 (Prop_lut3_I0_O)        0.045     0.031 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][5]_i_1/O
                         net (fo=1, routed)           0.000     0.031    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][5]
    SLICE_X50Y110        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.904    -0.531    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X50Y110        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][5]/C
                         clock pessimism              0.361    -0.169    
    SLICE_X50Y110        FDRE (Hold_fdre_C_D)         0.121    -0.048    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][5]
  -------------------------------------------------------------------
                         required time                          0.048    
                         arrival time                           0.031    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.124%)  route 0.255ns (60.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.526ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    -0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.634    -0.431    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X50Y105        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.267 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][3]/Q
                         net (fo=30, routed)          0.255    -0.011    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/ipif_data_out[3]
    SLICE_X49Y108        FDSE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.909    -0.526    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X49Y108        FDSE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][3]/C
                         clock pessimism              0.361    -0.164    
    SLICE_X49Y108        FDSE (Hold_fdse_C_D)         0.070    -0.094    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][3]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.226ns (47.719%)  route 0.248ns (52.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.610ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.562    -0.503    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X48Y49         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.375 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/Q
                         net (fo=8, routed)           0.248    -0.127    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[1][7]
    SLICE_X46Y50         LUT5 (Prop_lut5_I2_O)        0.098    -0.029 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_out_bin[7]_INST_0/O
                         net (fo=1, routed)           0.000    -0.029    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/D[7]
    SLICE_X46Y50         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.825    -0.610    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/rd_clk
    SLICE_X46Y50         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[7]/C
                         clock pessimism              0.370    -0.240    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.121    -0.119    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X3Y12     design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X2Y9      design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X2Y9      design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X3Y13     design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_4/CLKBWRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         6.734       4.158      RAMB36_X3Y4      design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         6.734       4.158      RAMB36_X3Y5      design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         6.734       4.158      RAMB36_X1Y5      design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         6.734       4.158      RAMB36_X1Y6      design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB18_X3Y16     design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB18_X3Y16     design_1_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X92Y104    design_1_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[15]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X92Y122    design_1_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[7]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X62Y106    design_1_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X66Y106    design_1_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X66Y106    design_1_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X66Y106    design_1_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[11]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X66Y106    design_1_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X66Y106    design_1_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[12]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X66Y106    design_1_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X66Y106    design_1_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[13]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X92Y104    design_1_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[15]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X92Y104    design_1_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[15]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X92Y122    design_1_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[7]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X92Y122    design_1_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[7]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X62Y106    design_1_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X62Y106    design_1_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X66Y106    design_1_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X66Y106    design_1_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X66Y106    design_1_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X66Y106    design_1_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[11]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  vita_clk_1
  To Clock:  vita_clk_1

Setup :            0  Failing Endpoints,  Worst Slack       14.886ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.488ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.886ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vita_clk_1 rise@26.936ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        11.729ns  (logic 1.755ns (14.963%)  route 9.974ns (85.037%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.354ns = ( 27.290 - 26.936 ) 
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.804ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        2.033    -0.792    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     0.239 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.971     1.210    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/vita_clk
    SLICE_X62Y63         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDCE (Prop_fdce_C_Q)         0.518     1.728 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[2]/Q
                         net (fo=8, routed)           2.589     4.317    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/Q[2]
    SLICE_X63Y47         LUT2 (Prop_lut2_I1_O)        0.124     4.441 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/edge_init[1]_i_1__1/O
                         net (fo=3, routed)           0.918     5.359    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/D[1]
    SLICE_X66Y57         LUT6 (Prop_lut6_I1_O)        0.124     5.483 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_19__1/O
                         net (fo=1, routed)           0.000     5.483    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_19__1_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.996 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[15]_i_12__1/CO[3]
                         net (fo=10, routed)          3.386     9.382    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/neqOp
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.148     9.530 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_3__1/O
                         net (fo=1, routed)           1.027    10.557    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_3__1_n_0
    SLICE_X46Y64         LUT6 (Prop_lut6_I0_O)        0.328    10.885 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_1__1/O
                         net (fo=16, routed)          2.055    12.940    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr
    SLICE_X59Y76         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.895    27.290    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/vita_clk
    SLICE_X59Y76         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr_reg[6]/C
                         clock pessimism              0.804    28.094    
                         clock uncertainty           -0.064    28.030    
    SLICE_X59Y76         FDPE (Setup_fdpe_C_CE)      -0.205    27.825    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr_reg[6]
  -------------------------------------------------------------------
                         required time                         27.825    
                         arrival time                         -12.940    
  -------------------------------------------------------------------
                         slack                                 14.886    

Slack (MET) :             14.886ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr_reg[7]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vita_clk_1 rise@26.936ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        11.729ns  (logic 1.755ns (14.963%)  route 9.974ns (85.037%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.354ns = ( 27.290 - 26.936 ) 
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.804ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        2.033    -0.792    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     0.239 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.971     1.210    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/vita_clk
    SLICE_X62Y63         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDCE (Prop_fdce_C_Q)         0.518     1.728 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[2]/Q
                         net (fo=8, routed)           2.589     4.317    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/Q[2]
    SLICE_X63Y47         LUT2 (Prop_lut2_I1_O)        0.124     4.441 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/edge_init[1]_i_1__1/O
                         net (fo=3, routed)           0.918     5.359    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/D[1]
    SLICE_X66Y57         LUT6 (Prop_lut6_I1_O)        0.124     5.483 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_19__1/O
                         net (fo=1, routed)           0.000     5.483    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_19__1_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.996 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[15]_i_12__1/CO[3]
                         net (fo=10, routed)          3.386     9.382    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/neqOp
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.148     9.530 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_3__1/O
                         net (fo=1, routed)           1.027    10.557    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_3__1_n_0
    SLICE_X46Y64         LUT6 (Prop_lut6_I0_O)        0.328    10.885 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_1__1/O
                         net (fo=16, routed)          2.055    12.940    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr
    SLICE_X59Y76         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.895    27.290    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/vita_clk
    SLICE_X59Y76         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr_reg[7]/C
                         clock pessimism              0.804    28.094    
                         clock uncertainty           -0.064    28.030    
    SLICE_X59Y76         FDPE (Setup_fdpe_C_CE)      -0.205    27.825    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr_reg[7]
  -------------------------------------------------------------------
                         required time                         27.825    
                         arrival time                         -12.940    
  -------------------------------------------------------------------
                         slack                                 14.886    

Slack (MET) :             15.043ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/retrycntr_reg[13]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vita_clk_1 rise@26.936ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        11.572ns  (logic 2.183ns (18.865%)  route 9.389ns (81.135%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.357ns = ( 27.293 - 26.936 ) 
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.804ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        2.033    -0.792    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     0.239 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.974     1.213    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/vita_clk
    SLICE_X66Y59         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDCE (Prop_fdce_C_Q)         0.478     1.691 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[5]/Q
                         net (fo=9, routed)           2.672     4.364    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Q[5]
    SLICE_X68Y48         LUT2 (Prop_lut2_I0_O)        0.323     4.687 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/edge_init[5]_i_1/O
                         net (fo=2, routed)           0.819     5.505    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/D[5]
    SLICE_X67Y48         LUT6 (Prop_lut6_I4_O)        0.332     5.837 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_18/O
                         net (fo=1, routed)           0.000     5.837    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_18_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.387 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[15]_i_12/CO[3]
                         net (fo=10, routed)          2.988     9.375    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/neqOp
    SLICE_X46Y55         LUT5 (Prop_lut5_I4_O)        0.152     9.527 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/retrycntr[15]_i_3/O
                         net (fo=1, routed)           0.805    10.332    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/retrycntr[15]_i_3_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I0_O)        0.348    10.680 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/retrycntr[15]_i_1/O
                         net (fo=16, routed)          2.104    12.785    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/retrycntr
    SLICE_X63Y70         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/retrycntr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.898    27.293    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/vita_clk
    SLICE_X63Y70         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/retrycntr_reg[13]/C
                         clock pessimism              0.804    28.097    
                         clock uncertainty           -0.064    28.033    
    SLICE_X63Y70         FDPE (Setup_fdpe_C_CE)      -0.205    27.828    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/retrycntr_reg[13]
  -------------------------------------------------------------------
                         required time                         27.828    
                         arrival time                         -12.785    
  -------------------------------------------------------------------
                         slack                                 15.043    

Slack (MET) :             15.043ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/retrycntr_reg[14]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vita_clk_1 rise@26.936ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        11.572ns  (logic 2.183ns (18.865%)  route 9.389ns (81.135%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.357ns = ( 27.293 - 26.936 ) 
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.804ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        2.033    -0.792    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     0.239 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.974     1.213    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/vita_clk
    SLICE_X66Y59         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDCE (Prop_fdce_C_Q)         0.478     1.691 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[5]/Q
                         net (fo=9, routed)           2.672     4.364    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Q[5]
    SLICE_X68Y48         LUT2 (Prop_lut2_I0_O)        0.323     4.687 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/edge_init[5]_i_1/O
                         net (fo=2, routed)           0.819     5.505    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/D[5]
    SLICE_X67Y48         LUT6 (Prop_lut6_I4_O)        0.332     5.837 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_18/O
                         net (fo=1, routed)           0.000     5.837    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_18_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.387 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[15]_i_12/CO[3]
                         net (fo=10, routed)          2.988     9.375    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/neqOp
    SLICE_X46Y55         LUT5 (Prop_lut5_I4_O)        0.152     9.527 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/retrycntr[15]_i_3/O
                         net (fo=1, routed)           0.805    10.332    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/retrycntr[15]_i_3_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I0_O)        0.348    10.680 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/retrycntr[15]_i_1/O
                         net (fo=16, routed)          2.104    12.785    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/retrycntr
    SLICE_X63Y70         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/retrycntr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.898    27.293    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/vita_clk
    SLICE_X63Y70         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/retrycntr_reg[14]/C
                         clock pessimism              0.804    28.097    
                         clock uncertainty           -0.064    28.033    
    SLICE_X63Y70         FDPE (Setup_fdpe_C_CE)      -0.205    27.828    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/retrycntr_reg[14]
  -------------------------------------------------------------------
                         required time                         27.828    
                         arrival time                         -12.785    
  -------------------------------------------------------------------
                         slack                                 15.043    

Slack (MET) :             15.043ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/retrycntr_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vita_clk_1 rise@26.936ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        11.572ns  (logic 2.183ns (18.865%)  route 9.389ns (81.135%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.357ns = ( 27.293 - 26.936 ) 
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.804ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        2.033    -0.792    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     0.239 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.974     1.213    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/vita_clk
    SLICE_X66Y59         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDCE (Prop_fdce_C_Q)         0.478     1.691 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[5]/Q
                         net (fo=9, routed)           2.672     4.364    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Q[5]
    SLICE_X68Y48         LUT2 (Prop_lut2_I0_O)        0.323     4.687 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/edge_init[5]_i_1/O
                         net (fo=2, routed)           0.819     5.505    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/D[5]
    SLICE_X67Y48         LUT6 (Prop_lut6_I4_O)        0.332     5.837 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_18/O
                         net (fo=1, routed)           0.000     5.837    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_18_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.387 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[15]_i_12/CO[3]
                         net (fo=10, routed)          2.988     9.375    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/neqOp
    SLICE_X46Y55         LUT5 (Prop_lut5_I4_O)        0.152     9.527 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/retrycntr[15]_i_3/O
                         net (fo=1, routed)           0.805    10.332    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/retrycntr[15]_i_3_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I0_O)        0.348    10.680 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/retrycntr[15]_i_1/O
                         net (fo=16, routed)          2.104    12.785    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/retrycntr
    SLICE_X63Y70         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/retrycntr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.898    27.293    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/vita_clk
    SLICE_X63Y70         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/retrycntr_reg[5]/C
                         clock pessimism              0.804    28.097    
                         clock uncertainty           -0.064    28.033    
    SLICE_X63Y70         FDPE (Setup_fdpe_C_CE)      -0.205    27.828    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/retrycntr_reg[5]
  -------------------------------------------------------------------
                         required time                         27.828    
                         arrival time                         -12.785    
  -------------------------------------------------------------------
                         slack                                 15.043    

Slack (MET) :             15.043ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/retrycntr_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vita_clk_1 rise@26.936ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        11.572ns  (logic 2.183ns (18.865%)  route 9.389ns (81.135%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.357ns = ( 27.293 - 26.936 ) 
    Source Clock Delay      (SCD):    1.213ns
    Clock Pessimism Removal (CPR):    0.804ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        2.033    -0.792    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     0.239 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.974     1.213    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/vita_clk
    SLICE_X66Y59         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDCE (Prop_fdce_C_Q)         0.478     1.691 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_DATA_reg[5]/Q
                         net (fo=9, routed)           2.672     4.364    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Q[5]
    SLICE_X68Y48         LUT2 (Prop_lut2_I0_O)        0.323     4.687 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/edge_init[5]_i_1/O
                         net (fo=2, routed)           0.819     5.505    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/D[5]
    SLICE_X67Y48         LUT6 (Prop_lut6_I4_O)        0.332     5.837 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_18/O
                         net (fo=1, routed)           0.000     5.837    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_18_n_0
    SLICE_X67Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.387 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[15]_i_12/CO[3]
                         net (fo=10, routed)          2.988     9.375    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/neqOp
    SLICE_X46Y55         LUT5 (Prop_lut5_I4_O)        0.152     9.527 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/retrycntr[15]_i_3/O
                         net (fo=1, routed)           0.805    10.332    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/retrycntr[15]_i_3_n_0
    SLICE_X45Y55         LUT6 (Prop_lut6_I0_O)        0.348    10.680 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/retrycntr[15]_i_1/O
                         net (fo=16, routed)          2.104    12.785    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/retrycntr
    SLICE_X63Y70         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/retrycntr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.898    27.293    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/vita_clk
    SLICE_X63Y70         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/retrycntr_reg[6]/C
                         clock pessimism              0.804    28.097    
                         clock uncertainty           -0.064    28.033    
    SLICE_X63Y70         FDPE (Setup_fdpe_C_CE)      -0.205    27.828    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/retrycntr_reg[6]
  -------------------------------------------------------------------
                         required time                         27.828    
                         arrival time                         -12.785    
  -------------------------------------------------------------------
                         slack                                 15.043    

Slack (MET) :             15.058ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vita_clk_1 rise@26.936ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        11.558ns  (logic 1.755ns (15.185%)  route 9.803ns (84.815%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.355ns = ( 27.291 - 26.936 ) 
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.804ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        2.033    -0.792    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     0.239 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.971     1.210    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/vita_clk
    SLICE_X62Y63         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDCE (Prop_fdce_C_Q)         0.518     1.728 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[2]/Q
                         net (fo=8, routed)           2.589     4.317    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/Q[2]
    SLICE_X63Y47         LUT2 (Prop_lut2_I1_O)        0.124     4.441 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/edge_init[1]_i_1__1/O
                         net (fo=3, routed)           0.918     5.359    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/D[1]
    SLICE_X66Y57         LUT6 (Prop_lut6_I1_O)        0.124     5.483 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_19__1/O
                         net (fo=1, routed)           0.000     5.483    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_19__1_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.996 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[15]_i_12__1/CO[3]
                         net (fo=10, routed)          3.386     9.382    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/neqOp
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.148     9.530 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_3__1/O
                         net (fo=1, routed)           1.027    10.557    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_3__1_n_0
    SLICE_X46Y64         LUT6 (Prop_lut6_I0_O)        0.328    10.885 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr[15]_i_1__1/O
                         net (fo=16, routed)          1.883    12.768    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr
    SLICE_X59Y77         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.896    27.291    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/vita_clk
    SLICE_X59Y77         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr_reg[0]/C
                         clock pessimism              0.804    28.095    
                         clock uncertainty           -0.064    28.031    
    SLICE_X59Y77         FDPE (Setup_fdpe_C_CE)      -0.205    27.826    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/retrycntr_reg[0]
  -------------------------------------------------------------------
                         required time                         27.826    
                         arrival time                         -12.768    
  -------------------------------------------------------------------
                         slack                                 15.058    

Slack (MET) :             15.082ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vita_clk_1 rise@26.936ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        11.567ns  (logic 1.651ns (14.274%)  route 9.916ns (85.726%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.352ns = ( 27.288 - 26.936 ) 
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.804ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        2.033    -0.792    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     0.239 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.971     1.210    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/vita_clk
    SLICE_X62Y63         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDCE (Prop_fdce_C_Q)         0.518     1.728 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[2]/Q
                         net (fo=8, routed)           2.589     4.317    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/Q[2]
    SLICE_X63Y47         LUT2 (Prop_lut2_I1_O)        0.124     4.441 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/edge_init[1]_i_1__1/O
                         net (fo=3, routed)           0.918     5.359    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/D[1]
    SLICE_X66Y57         LUT6 (Prop_lut6_I1_O)        0.124     5.483 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_19__1/O
                         net (fo=1, routed)           0.000     5.483    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_19__1_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.996 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[15]_i_12__1/CO[3]
                         net (fo=10, routed)          3.386     9.382    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/neqOp
    SLICE_X46Y59         LUT4 (Prop_lut4_I0_O)        0.124     9.506 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_7__1/O
                         net (fo=1, routed)           0.498    10.004    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_7__1_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I1_O)        0.124    10.128 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_4__1/O
                         net (fo=1, routed)           0.935    11.063    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_4__1_n_0
    SLICE_X47Y65         LUT6 (Prop_lut6_I5_O)        0.124    11.187 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_1__1/O
                         net (fo=11, routed)          1.590    12.777    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount
    SLICE_X58Y74         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.893    27.288    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/vita_clk
    SLICE_X58Y74         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[1]/C
                         clock pessimism              0.804    28.092    
                         clock uncertainty           -0.064    28.028    
    SLICE_X58Y74         FDPE (Setup_fdpe_C_CE)      -0.169    27.859    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[1]
  -------------------------------------------------------------------
                         required time                         27.859    
                         arrival time                         -12.777    
  -------------------------------------------------------------------
                         slack                                 15.082    

Slack (MET) :             15.082ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vita_clk_1 rise@26.936ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        11.567ns  (logic 1.651ns (14.274%)  route 9.916ns (85.726%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.352ns = ( 27.288 - 26.936 ) 
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.804ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        2.033    -0.792    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     0.239 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.971     1.210    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/vita_clk
    SLICE_X62Y63         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDCE (Prop_fdce_C_Q)         0.518     1.728 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[2]/Q
                         net (fo=8, routed)           2.589     4.317    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/Q[2]
    SLICE_X63Y47         LUT2 (Prop_lut2_I1_O)        0.124     4.441 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/edge_init[1]_i_1__1/O
                         net (fo=3, routed)           0.918     5.359    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/D[1]
    SLICE_X66Y57         LUT6 (Prop_lut6_I1_O)        0.124     5.483 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_19__1/O
                         net (fo=1, routed)           0.000     5.483    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_19__1_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.996 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[15]_i_12__1/CO[3]
                         net (fo=10, routed)          3.386     9.382    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/neqOp
    SLICE_X46Y59         LUT4 (Prop_lut4_I0_O)        0.124     9.506 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_7__1/O
                         net (fo=1, routed)           0.498    10.004    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_7__1_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I1_O)        0.124    10.128 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_4__1/O
                         net (fo=1, routed)           0.935    11.063    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_4__1_n_0
    SLICE_X47Y65         LUT6 (Prop_lut6_I5_O)        0.124    11.187 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_1__1/O
                         net (fo=11, routed)          1.590    12.777    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount
    SLICE_X58Y74         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.893    27.288    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/vita_clk
    SLICE_X58Y74         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[4]/C
                         clock pessimism              0.804    28.092    
                         clock uncertainty           -0.064    28.028    
    SLICE_X58Y74         FDPE (Setup_fdpe_C_CE)      -0.169    27.859    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[4]
  -------------------------------------------------------------------
                         required time                         27.859    
                         arrival time                         -12.777    
  -------------------------------------------------------------------
                         slack                                 15.082    

Slack (MET) :             15.082ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (vita_clk_1 rise@26.936ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        11.567ns  (logic 1.651ns (14.274%)  route 9.916ns (85.726%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.352ns = ( 27.288 - 26.936 ) 
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.804ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        2.033    -0.792    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     0.239 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.971     1.210    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/vita_clk
    SLICE_X62Y63         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDCE (Prop_fdce_C_Q)         0.518     1.728 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_DATA_reg[2]/Q
                         net (fo=8, routed)           2.589     4.317    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/Q[2]
    SLICE_X63Y47         LUT2 (Prop_lut2_I1_O)        0.124     4.441 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/edge_init[1]_i_1__1/O
                         net (fo=3, routed)           0.918     5.359    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/D[1]
    SLICE_X66Y57         LUT6 (Prop_lut6_I1_O)        0.124     5.483 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_19__1/O
                         net (fo=1, routed)           0.000     5.483    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr[15]_i_19__1_n_0
    SLICE_X66Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.996 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[15]_i_12__1/CO[3]
                         net (fo=10, routed)          3.386     9.382    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/neqOp
    SLICE_X46Y59         LUT4 (Prop_lut4_I0_O)        0.124     9.506 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_7__1/O
                         net (fo=1, routed)           0.498    10.004    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_7__1_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I1_O)        0.124    10.128 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_4__1/O
                         net (fo=1, routed)           0.935    11.063    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_4__1_n_0
    SLICE_X47Y65         LUT6 (Prop_lut6_I5_O)        0.124    11.187 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount[10]_i_1__1/O
                         net (fo=11, routed)          1.590    12.777    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount
    SLICE_X58Y74         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.893    27.288    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/vita_clk
    SLICE_X58Y74         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[5]/C
                         clock pessimism              0.804    28.092    
                         clock uncertainty           -0.064    28.028    
    SLICE_X58Y74         FDPE (Setup_fdpe_C_CE)      -0.169    27.859    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/Maxcount_reg[5]
  -------------------------------------------------------------------
                         required time                         27.859    
                         arrival time                         -12.777    
  -------------------------------------------------------------------
                         slack                                 15.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_3/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.628%)  route 0.253ns (66.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.357ns
    Source Clock Delay      (SCD):    0.209ns
    Clock Pessimism Removal (CPR):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.683    -0.381    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270    -0.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.320     0.209    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/vita_clk
    SLICE_X61Y59         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDCE (Prop_fdce_C_Q)         0.128     0.337 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[17]/Q
                         net (fo=1, routed)           0.253     0.589    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[23]
    RAMB36_X3Y12         RAMB36E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_3/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.398     0.357    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y12         RAMB36E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_3/CLKARDCLK
                         clock pessimism             -0.085     0.272    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.242     0.514    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_3
  -------------------------------------------------------------------
                         required time                         -0.514    
                         arrival time                           0.589    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_4/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.128ns (31.629%)  route 0.277ns (68.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.353ns
    Source Clock Delay      (SCD):    0.209ns
    Clock Pessimism Removal (CPR):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.683    -0.381    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270    -0.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.320     0.209    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/vita_clk
    SLICE_X61Y59         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDCE (Prop_fdce_C_Q)         0.128     0.337 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[38]/Q
                         net (fo=1, routed)           0.277     0.613    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[56]
    RAMB36_X3Y13         RAMB36E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_4/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.394     0.353    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y13         RAMB36E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_4/CLKARDCLK
                         clock pessimism             -0.085     0.268    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.243     0.511    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_4
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_2/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.128ns (30.579%)  route 0.291ns (69.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.362ns
    Source Clock Delay      (SCD):    0.211ns
    Clock Pessimism Removal (CPR):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.683    -0.381    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270    -0.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.322     0.211    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/vita_clk
    SLICE_X59Y54         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDCE (Prop_fdce_C_Q)         0.128     0.339 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[5]/Q
                         net (fo=1, routed)           0.291     0.629    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[5]
    RAMB36_X3Y10         RAMB36E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_2/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.403     0.362    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y10         RAMB36E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_2/CLKARDCLK
                         clock pessimism             -0.085     0.277    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.243     0.520    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_2
  -------------------------------------------------------------------
                         required time                         -0.520    
                         arrival time                           0.629    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_3/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.128ns (30.726%)  route 0.289ns (69.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.357ns
    Source Clock Delay      (SCD):    0.211ns
    Clock Pessimism Removal (CPR):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.683    -0.381    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270    -0.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.322     0.211    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/vita_clk
    SLICE_X59Y56         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDCE (Prop_fdce_C_Q)         0.128     0.339 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[7]/Q
                         net (fo=1, routed)           0.289     0.627    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[7]
    RAMB36_X3Y12         RAMB36E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_3/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.398     0.357    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y12         RAMB36E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_3/CLKARDCLK
                         clock pessimism             -0.085     0.272    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.243     0.515    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_3
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.627    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_4/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.112%)  route 0.327ns (69.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.353ns
    Source Clock Delay      (SCD):    0.210ns
    Clock Pessimism Removal (CPR):    0.085ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.683    -0.381    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270    -0.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.321     0.210    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/vita_clk
    SLICE_X56Y58         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y58         FDCE (Prop_fdce_C_Q)         0.141     0.351 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[19]/Q
                         net (fo=1, routed)           0.327     0.678    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[25]
    RAMB36_X3Y13         RAMB36E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_4/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.394     0.353    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y13         RAMB36E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_4/CLKARDCLK
                         clock pessimism             -0.085     0.268    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     0.564    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_4
  -------------------------------------------------------------------
                         required time                         -0.564    
                         arrival time                           0.678    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.314ns
    Source Clock Delay      (SCD):    0.206ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.683    -0.381    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270    -0.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.317     0.206    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/vita_clk
    SLICE_X81Y61         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y61         FDRE (Prop_fdre_C_Q)         0.141     0.347 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][8]/Q
                         net (fo=1, routed)           0.056     0.403    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0]_13[8]
    SLICE_X81Y61         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.355     0.314    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/vita_clk
    SLICE_X81Y61         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[1][8]/C
                         clock pessimism             -0.108     0.206    
    SLICE_X81Y61         FDRE (Hold_fdre_C_D)         0.078     0.284    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.284    
                         arrival time                           0.403    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.321ns
    Source Clock Delay      (SCD):    0.212ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.683    -0.381    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270    -0.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.323     0.212    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X59Y51         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.141     0.353 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056     0.409    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X59Y51         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.362     0.321    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X59Y51         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.109     0.212    
    SLICE_X59Y51         FDRE (Hold_fdre_C_D)         0.076     0.288    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.288    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.314ns
    Source Clock Delay      (SCD):    0.206ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.683    -0.381    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270    -0.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.317     0.206    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/vita_clk
    SLICE_X81Y61         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y61         FDRE (Prop_fdre_C_Q)         0.141     0.347 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][7]/Q
                         net (fo=1, routed)           0.056     0.403    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0]_13[7]
    SLICE_X81Y61         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.355     0.314    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/vita_clk
    SLICE_X81Y61         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[1][7]/C
                         clock pessimism             -0.108     0.206    
    SLICE_X81Y61         FDRE (Hold_fdre_C_D)         0.076     0.282    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.282    
                         arrival time                           0.403    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.319ns
    Source Clock Delay      (SCD):    0.210ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.683    -0.381    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270    -0.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.321     0.210    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/vita_clk
    SLICE_X57Y58         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_OUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDRE (Prop_fdre_C_Q)         0.141     0.351 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/PAR_DATA_OUT_reg[2]/Q
                         net (fo=1, routed)           0.056     0.407    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[39]_0[2]
    SLICE_X57Y58         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.360     0.319    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/vita_clk
    SLICE_X57Y58         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[2]/C
                         clock pessimism             -0.109     0.210    
    SLICE_X57Y58         FDRE (Hold_fdre_C_D)         0.076     0.286    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_BUS_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.286    
                         arrival time                           0.407    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.321ns
    Source Clock Delay      (SCD):    0.212ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.683    -0.381    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270    -0.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.323     0.212    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X59Y51         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.141     0.353 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     0.409    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X59Y51         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.362     0.321    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X59Y51         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.109     0.212    
    SLICE_X59Y51         FDRE (Hold_fdre_C_D)         0.075     0.287    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.287    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vita_clk_1
Waveform(ns):       { 0.000 13.468 }
Period(ns):         26.936
Sources:            { design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.936      24.360     RAMB36_X3Y12  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.936      24.360     RAMB36_X3Y13  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_4/CLKARDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         26.936      24.360     RAMB18_X5Y28  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         26.936      24.360     RAMB18_X4Y30  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         26.936      24.360     RAMB18_X4Y20  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         26.936      24.360     RAMB18_X4Y24  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         26.936      24.360     RAMB18_X5Y20  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.936      24.360     RAMB36_X3Y11  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         26.936      24.360     RAMB36_X3Y10  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_2/CLKARDCLK
Min Period        n/a     ODDR/C              n/a            1.474         26.936      25.462     OLOGIC_X1Y92  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/V6_GEN.ODDR_vita_clk_pll_o/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         13.468      12.488     SLICE_X58Y51  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         13.468      12.488     SLICE_X58Y51  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         13.468      12.488     SLICE_X58Y51  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         13.468      12.488     SLICE_X58Y51  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         13.468      12.488     SLICE_X58Y51  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         13.468      12.488     SLICE_X58Y51  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][15]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         13.468      12.488     SLICE_X58Y52  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][16]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         13.468      12.488     SLICE_X58Y52  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][17]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         13.468      12.488     SLICE_X58Y52  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][18]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         13.468      12.488     SLICE_X58Y52  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][19]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         13.468      12.488     SLICE_X58Y73  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/enpipe_reg[13]_srl9_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         13.468      12.488     SLICE_X58Y73  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/VIDEO_SYNC_r2_reg[0]_srl2_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.468      12.488     SLICE_X58Y53  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.468      12.488     SLICE_X58Y51  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.468      12.488     SLICE_X58Y51  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.468      12.488     SLICE_X58Y51  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.468      12.488     SLICE_X58Y51  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.468      12.488     SLICE_X58Y51  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.468      12.488     SLICE_X58Y51  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         13.468      12.488     SLICE_X58Y52  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][16]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.579ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         6.734       4.579      BUFGCTRL_X0Y20   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.734       93.266     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  vita_ser_clk
  To Clock:  vita_ser_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vita_ser_clk
Waveform(ns):       { 0.000 1.346 }
Period(ns):         2.692
Sources:            { IO_VITA_CAM_clk_out_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.692       1.025      ILOGIC_X1Y84  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.692       1.025      ILOGIC_X1Y84  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.692       1.025      ILOGIC_X1Y83  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.692       1.025      ILOGIC_X1Y83  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.692       1.025      ILOGIC_X1Y56  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.692       1.025      ILOGIC_X1Y56  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.692       1.025      ILOGIC_X1Y55  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.692       1.025      ILOGIC_X1Y55  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.692       1.025      ILOGIC_X1Y86  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.692       1.025      ILOGIC_X1Y86  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  CLKDIV_c_0
  To Clock:  CLKDIV_c_0

Setup :            0  Failing Endpoints,  Worst Slack        8.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.884ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.951ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[8]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.653ns (17.197%)  route 3.144ns (82.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 16.571 - 13.460 ) 
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905     0.905 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.415    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.447 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.810     3.257    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV
    ILOGIC_X1Y85         ISERDESE2                                    r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y85         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     3.910 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/Q3
                         net (fo=2, routed)           3.144     7.054    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/D[8]
    RAMB18_X4Y20         FIFO18E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    M19                                               0.000    13.460 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862    14.322 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.781    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.700 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.870    16.571    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV
    RAMB18_X4Y20         FIFO18E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.778    
                         clock uncertainty           -0.035    16.743    
    RAMB18_X4Y20         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[8])
                                                     -0.737    16.006    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.006    
                         arrival time                          -7.054    
  -------------------------------------------------------------------
                         slack                                  8.951    

Slack (MET) :             9.113ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[7]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.653ns (17.961%)  route 2.983ns (82.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 16.571 - 13.460 ) 
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905     0.905 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.415    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.447 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.810     3.257    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV
    ILOGIC_X1Y86         ISERDESE2                                    r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y86         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.653     3.910 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q8
                         net (fo=2, routed)           2.983     6.893    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/D[7]
    RAMB18_X4Y20         FIFO18E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    M19                                               0.000    13.460 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862    14.322 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.781    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.700 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.870    16.571    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV
    RAMB18_X4Y20         FIFO18E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.778    
                         clock uncertainty           -0.035    16.743    
    RAMB18_X4Y20         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[7])
                                                     -0.737    16.006    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.006    
                         arrival time                          -6.893    
  -------------------------------------------------------------------
                         slack                                  9.113    

Slack (MET) :             9.313ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[2]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.653ns (19.008%)  route 2.782ns (80.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 16.571 - 13.460 ) 
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905     0.905 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.415    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.447 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.810     3.257    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV
    ILOGIC_X1Y86         ISERDESE2                                    r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y86         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     3.910 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q3
                         net (fo=2, routed)           2.782     6.693    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/D[2]
    RAMB18_X4Y20         FIFO18E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    M19                                               0.000    13.460 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862    14.322 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.781    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.700 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.870    16.571    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV
    RAMB18_X4Y20         FIFO18E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.778    
                         clock uncertainty           -0.035    16.743    
    RAMB18_X4Y20         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[2])
                                                     -0.737    16.006    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.006    
                         arrival time                          -6.693    
  -------------------------------------------------------------------
                         slack                                  9.313    

Slack (MET) :             9.328ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[1]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.653ns (19.093%)  route 2.767ns (80.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 16.571 - 13.460 ) 
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905     0.905 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.415    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.447 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.810     3.257    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV
    ILOGIC_X1Y86         ISERDESE2                                    r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y86         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.653     3.910 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q2
                         net (fo=2, routed)           2.767     6.678    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/D[1]
    RAMB18_X4Y20         FIFO18E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    M19                                               0.000    13.460 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862    14.322 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.781    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.700 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.870    16.571    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV
    RAMB18_X4Y20         FIFO18E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.778    
                         clock uncertainty           -0.035    16.743    
    RAMB18_X4Y20         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[1])
                                                     -0.737    16.006    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.006    
                         arrival time                          -6.678    
  -------------------------------------------------------------------
                         slack                                  9.328    

Slack (MET) :             9.336ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[6]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.653ns (19.139%)  route 2.759ns (80.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 16.571 - 13.460 ) 
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905     0.905 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.415    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.447 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.810     3.257    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV
    ILOGIC_X1Y86         ISERDESE2                                    r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y86         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.653     3.910 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q7
                         net (fo=2, routed)           2.759     6.669    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/D[6]
    RAMB18_X4Y20         FIFO18E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    M19                                               0.000    13.460 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862    14.322 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.781    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.700 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.870    16.571    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV
    RAMB18_X4Y20         FIFO18E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.778    
                         clock uncertainty           -0.035    16.743    
    RAMB18_X4Y20         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[6])
                                                     -0.737    16.006    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.006    
                         arrival time                          -6.669    
  -------------------------------------------------------------------
                         slack                                  9.336    

Slack (MET) :             9.351ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[8]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 0.653ns (19.340%)  route 2.723ns (80.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.095ns = ( 16.555 - 13.460 ) 
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905     0.905 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.415    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.447 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.815     3.262    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV
    ILOGIC_X1Y55         ISERDESE2                                    r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y55         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.653     3.915 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/Q3
                         net (fo=2, routed)           2.723     6.639    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/D[8]
    RAMB18_X4Y30         FIFO18E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    M19                                               0.000    13.460 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862    14.322 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.781    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.700 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.854    16.555    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV
    RAMB18_X4Y30         FIFO18E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.762    
                         clock uncertainty           -0.035    16.727    
    RAMB18_X4Y30         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[8])
                                                     -0.737    15.990    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         15.990    
                         arrival time                          -6.639    
  -------------------------------------------------------------------
                         slack                                  9.351    

Slack (MET) :             9.353ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[9]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.395ns  (logic 0.653ns (19.232%)  route 2.742ns (80.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 16.571 - 13.460 ) 
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905     0.905 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.415    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.447 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.810     3.257    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV
    ILOGIC_X1Y85         ISERDESE2                                    r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y85         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     3.910 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/Q4
                         net (fo=2, routed)           2.742     6.653    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/D[9]
    RAMB18_X4Y20         FIFO18E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    M19                                               0.000    13.460 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862    14.322 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.781    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.700 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.870    16.571    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV
    RAMB18_X4Y20         FIFO18E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.778    
                         clock uncertainty           -0.035    16.743    
    RAMB18_X4Y20         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[9])
                                                     -0.737    16.006    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.006    
                         arrival time                          -6.653    
  -------------------------------------------------------------------
                         slack                                  9.353    

Slack (MET) :             9.371ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[4]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 0.653ns (19.334%)  route 2.724ns (80.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 16.571 - 13.460 ) 
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905     0.905 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.415    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.447 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.810     3.257    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV
    ILOGIC_X1Y86         ISERDESE2                                    r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y86         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.653     3.910 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q5
                         net (fo=2, routed)           2.724     6.635    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/D[4]
    RAMB18_X4Y20         FIFO18E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    M19                                               0.000    13.460 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862    14.322 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.781    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.700 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.870    16.571    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV
    RAMB18_X4Y20         FIFO18E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.778    
                         clock uncertainty           -0.035    16.743    
    RAMB18_X4Y20         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[4])
                                                     -0.737    16.006    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.006    
                         arrival time                          -6.635    
  -------------------------------------------------------------------
                         slack                                  9.371    

Slack (MET) :             9.428ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[3]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.653ns (19.666%)  route 2.668ns (80.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 16.571 - 13.460 ) 
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905     0.905 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.415    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.447 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.810     3.257    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV
    ILOGIC_X1Y86         ISERDESE2                                    r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y86         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.653     3.910 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q4
                         net (fo=2, routed)           2.668     6.578    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/D[3]
    RAMB18_X4Y20         FIFO18E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    M19                                               0.000    13.460 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862    14.322 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.781    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.700 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.870    16.571    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV
    RAMB18_X4Y20         FIFO18E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.778    
                         clock uncertainty           -0.035    16.743    
    RAMB18_X4Y20         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[3])
                                                     -0.737    16.006    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.006    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                  9.428    

Slack (MET) :             9.467ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[0]
                            (rising edge-triggered cell FIFO18E1 clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 0.653ns (19.902%)  route 2.628ns (80.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 16.571 - 13.460 ) 
    Source Clock Delay      (SCD):    3.257ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905     0.905 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.415    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.447 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.810     3.257    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV
    ILOGIC_X1Y86         ISERDESE2                                    r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y86         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.653     3.910 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q1
                         net (fo=2, routed)           2.628     6.538    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/D[0]
    RAMB18_X4Y20         FIFO18E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    M19                                               0.000    13.460 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862    14.322 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.781    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.700 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.870    16.571    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV
    RAMB18_X4Y20         FIFO18E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.778    
                         clock uncertainty           -0.035    16.743    
    RAMB18_X4Y20         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[0])
                                                     -0.737    16.006    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         16.006    
                         arrival time                          -6.538    
  -------------------------------------------------------------------
                         slack                                  9.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_r_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.457%)  route 0.132ns (41.543%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.123ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.312     1.123    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV
    SLICE_X67Y70         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70         FDCE (Prop_fdce_C_Q)         0.141     1.264 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_r_reg/Q
                         net (fo=5, routed)           0.132     1.396    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN_r
    SLICE_X66Y71         LUT4 (Prop_lut4_I0_O)        0.045     1.441 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN__0/O
                         net (fo=1, routed)           0.000     1.441    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN__0_n_0
    SLICE_X66Y71         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.347     1.458    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV
    SLICE_X66Y71         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN_reg[0]/C
                         clock pessimism             -0.322     1.136    
    SLICE_X66Y71         FDCE (Hold_fdce_C_D)         0.121     1.257    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ReqPipe_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ReqPipe_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.309     1.120    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV
    SLICE_X66Y73         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ReqPipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y73         FDCE (Prop_fdce_C_Q)         0.164     1.284 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ReqPipe_reg[0]/Q
                         net (fo=1, routed)           0.116     1.400    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/p_0_out[1]
    SLICE_X67Y73         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ReqPipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.344     1.455    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV
    SLICE_X67Y73         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ReqPipe_reg[1]/C
                         clock pessimism             -0.322     1.133    
    SLICE_X67Y73         FDCE (Hold_fdce_C_D)         0.075     1.208    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/ReqPipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ReqPipe_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ReqPipe_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.591%)  route 0.175ns (55.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.468ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.319     1.130    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV
    SLICE_X64Y61         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ReqPipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDCE (Prop_fdce_C_Q)         0.141     1.271 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ReqPipe_reg[0]/Q
                         net (fo=1, routed)           0.175     1.446    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/p_0_out[1]
    SLICE_X63Y61         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ReqPipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.357     1.468    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV
    SLICE_X63Y61         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ReqPipe_reg[1]/C
                         clock pessimism             -0.300     1.168    
    SLICE_X63Y61         FDCE (Hold_fdce_C_D)         0.075     1.243    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ReqPipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ReqPipe_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ReqPipe_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.309     1.120    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV
    SLICE_X66Y73         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ReqPipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y73         FDCE (Prop_fdce_C_Q)         0.164     1.284 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ReqPipe_reg[0]/Q
                         net (fo=1, routed)           0.112     1.396    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/p_0_out[1]
    SLICE_X66Y74         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ReqPipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.343     1.454    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV
    SLICE_X66Y74         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ReqPipe_reg[1]/C
                         clock pessimism             -0.322     1.132    
    SLICE_X66Y74         FDCE (Hold_fdce_C_D)         0.059     1.191    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ReqPipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_ISERDES_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.744%)  route 0.174ns (55.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.308     1.119    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV
    SLICE_X67Y74         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_ISERDES_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDPE (Prop_fdpe_C_Q)         0.141     1.260 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_ISERDES_RESET_reg/Q
                         net (fo=2, routed)           0.174     1.434    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/SYNC_RESET
    SLICE_X67Y75         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.343     1.454    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV
    SLICE_X67Y75         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/C
                         clock pessimism             -0.300     1.154    
    SLICE_X67Y75         FDCE (Hold_fdce_C_D)         0.075     1.229    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_r_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_WREN_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.395%)  route 0.162ns (46.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.123ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.312     1.123    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV
    SLICE_X67Y70         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70         FDCE (Prop_fdce_C_Q)         0.141     1.264 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_r_reg/Q
                         net (fo=5, routed)           0.162     1.426    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_WREN_r
    SLICE_X66Y71         LUT4 (Prop_lut4_I0_O)        0.045     1.471 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_WREN__0/O
                         net (fo=1, routed)           0.000     1.471    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_WREN__0_n_0
    SLICE_X66Y71         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_WREN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.347     1.458    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV
    SLICE_X66Y71         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_WREN_reg[0]/C
                         clock pessimism             -0.322     1.136    
    SLICE_X66Y71         FDCE (Hold_fdce_C_D)         0.120     1.256    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_WREN_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/FIFO_WREN_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_r_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.905%)  route 0.114ns (47.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.459ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.313     1.124    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/CLKDIV
    SLICE_X64Y69         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/FIFO_WREN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDCE (Prop_fdce_C_Q)         0.128     1.252 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/FIFO_WREN_reg/Q
                         net (fo=6, routed)           0.114     1.366    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_c
    SLICE_X67Y70         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.348     1.459    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV
    SLICE_X67Y70         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_r_reg/C
                         clock pessimism             -0.322     1.137    
    SLICE_X67Y70         FDCE (Hold_fdce_C_D)         0.012     1.149    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_r_reg
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_r_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_WREN_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.789%)  route 0.166ns (47.211%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.123ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.312     1.123    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV
    SLICE_X67Y70         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70         FDCE (Prop_fdce_C_Q)         0.141     1.264 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_r_reg/Q
                         net (fo=5, routed)           0.166     1.430    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_WREN_r
    SLICE_X66Y71         LUT4 (Prop_lut4_I0_O)        0.045     1.475 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_WREN__0/O
                         net (fo=1, routed)           0.000     1.475    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_WREN__0_n_0
    SLICE_X66Y71         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_WREN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.347     1.458    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV
    SLICE_X66Y71         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_WREN_reg[0]/C
                         clock pessimism             -0.322     1.136    
    SLICE_X66Y71         FDCE (Hold_fdce_C_D)         0.121     1.257    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_WREN_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/WaitCntr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FSM_sequential_syncstate_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.088%)  route 0.193ns (50.912%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.466ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.318     1.129    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV
    SLICE_X67Y62         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/WaitCntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y62         FDCE (Prop_fdce_C_Q)         0.141     1.270 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/WaitCntr_reg[2]/Q
                         net (fo=6, routed)           0.193     1.463    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/p_1_in
    SLICE_X62Y62         LUT4 (Prop_lut4_I3_O)        0.045     1.508 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FSM_sequential_syncstate[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.508    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FSM_sequential_syncstate[1]_i_1__1_n_0
    SLICE_X62Y62         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FSM_sequential_syncstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.355     1.466    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV
    SLICE_X62Y62         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FSM_sequential_syncstate_reg[1]/C
                         clock pessimism             -0.300     1.166    
    SLICE_X62Y62         FDCE (Hold_fdce_C_D)         0.121     1.287    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FSM_sequential_syncstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/WaitCntr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/WaitCntr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.477%)  route 0.137ns (39.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.320     1.131    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV
    SLICE_X62Y59         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/WaitCntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDCE (Prop_fdce_C_Q)         0.164     1.295 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/WaitCntr_reg[0]/Q
                         net (fo=3, routed)           0.137     1.431    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/WaitCntr_reg_n_0_[0]
    SLICE_X62Y59         LUT6 (Prop_lut6_I0_O)        0.045     1.476 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/WaitCntr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.476    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/WaitCntr[1]_i_1_n_0
    SLICE_X62Y59         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/WaitCntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.358     1.469    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV
    SLICE_X62Y59         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/WaitCntr_reg[1]/C
                         clock pessimism             -0.338     1.131    
    SLICE_X62Y59         FDCE (Hold_fdce_C_D)         0.121     1.252    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/WaitCntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKDIV_c_0
Waveform(ns):       { 0.000 5.384 }
Period(ns):         13.460
Sources:            { design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         13.460      10.884     RAMB18_X5Y28   design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         13.460      10.884     RAMB18_X4Y30   design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         13.460      10.884     RAMB18_X4Y20   design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         13.460      10.884     RAMB18_X4Y24   design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         13.460      10.884     RAMB18_X5Y20   design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     IDELAYE2/C      n/a            2.360         13.460      11.100     IDELAY_X1Y84   design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.360         13.460      11.100     IDELAY_X1Y56   design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.360         13.460      11.100     IDELAY_X1Y86   design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.360         13.460      11.100     IDELAY_X1Y66   design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.360         13.460      11.100     IDELAY_X1Y58   design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X80Y71   design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[3]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X95Y61   design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[1]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X94Y60   design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[3]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X95Y61   design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[4]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X95Y61   design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[5]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X81Y57   design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[6]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X81Y57   design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[6]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X81Y57   design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[9]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X81Y57   design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[9]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         8.076       7.576      SLICE_X67Y62   design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int_reg/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X67Y75   design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X89Y68   design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[0]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X89Y68   design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[2]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X94Y72   design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[4]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X88Y69   design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[5]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X94Y72   design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[6]/C
High Pulse Width  Slow    FDPE/C          n/a            0.500         5.384       4.884      SLICE_X106Y73  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X67Y74   design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.384       4.884      SLICE_X67Y75   design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_INC_reg/C
High Pulse Width  Slow    FDPE/C          n/a            0.500         5.384       4.884      SLICE_X67Y74   design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_ISERDES_RESET_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.955ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.955ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.686ns  (logic 0.456ns (27.044%)  route 1.230ns (72.956%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y122                                     0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/C
    SLICE_X44Y122        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/Q
                         net (fo=1, routed)           1.230     1.686    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[10]
    SLICE_X44Y104        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X44Y104        FDRE (Setup_fdre_C_D)       -0.093     6.641    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]
  -------------------------------------------------------------------
                         required time                          6.641    
                         arrival time                          -1.686    
  -------------------------------------------------------------------
                         slack                                  4.955    

Slack (MET) :             4.968ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.671ns  (logic 0.456ns (27.297%)  route 1.215ns (72.703%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y122                                     0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/C
    SLICE_X53Y122        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/Q
                         net (fo=1, routed)           1.215     1.671    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[20]
    SLICE_X53Y105        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X53Y105        FDRE (Setup_fdre_C_D)       -0.095     6.639    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]
  -------------------------------------------------------------------
                         required time                          6.639    
                         arrival time                          -1.671    
  -------------------------------------------------------------------
                         slack                                  4.968    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.604ns  (logic 0.518ns (32.290%)  route 1.086ns (67.710%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y117                                     0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[8]/C
    SLICE_X54Y117        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[8]/Q
                         net (fo=1, routed)           1.086     1.604    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[8]
    SLICE_X52Y102        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X52Y102        FDRE (Setup_fdre_C_D)       -0.095     6.639    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.639    
                         arrival time                          -1.604    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.596ns  (logic 0.456ns (28.566%)  route 1.140ns (71.434%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y121                                     0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[22]/C
    SLICE_X57Y121        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[22]/Q
                         net (fo=1, routed)           1.140     1.596    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[22]
    SLICE_X53Y105        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X53Y105        FDRE (Setup_fdre_C_D)       -0.093     6.641    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][22]
  -------------------------------------------------------------------
                         required time                          6.641    
                         arrival time                          -1.596    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.116ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.523ns  (logic 0.518ns (34.021%)  route 1.005ns (65.979%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y118                                     0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/C
    SLICE_X38Y118        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/Q
                         net (fo=1, routed)           1.005     1.523    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[12]
    SLICE_X40Y103        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X40Y103        FDRE (Setup_fdre_C_D)       -0.095     6.639    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][12]
  -------------------------------------------------------------------
                         required time                          6.639    
                         arrival time                          -1.523    
  -------------------------------------------------------------------
                         slack                                  5.116    

Slack (MET) :             5.123ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.516ns  (logic 0.456ns (30.071%)  route 1.060ns (69.929%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y121                                     0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
    SLICE_X57Y121        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/Q
                         net (fo=1, routed)           1.060     1.516    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[21]
    SLICE_X55Y105        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X55Y105        FDRE (Setup_fdre_C_D)       -0.095     6.639    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]
  -------------------------------------------------------------------
                         required time                          6.639    
                         arrival time                          -1.516    
  -------------------------------------------------------------------
                         slack                                  5.123    

Slack (MET) :             5.125ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.514ns  (logic 0.456ns (30.129%)  route 1.058ns (69.871%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y123                                     0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/C
    SLICE_X45Y123        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/Q
                         net (fo=1, routed)           1.058     1.514    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[9]
    SLICE_X47Y103        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X47Y103        FDRE (Setup_fdre_C_D)       -0.095     6.639    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.639    
                         arrival time                          -1.514    
  -------------------------------------------------------------------
                         slack                                  5.125    

Slack (MET) :             5.128ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.513ns  (logic 0.456ns (30.147%)  route 1.057ns (69.853%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y122                                     0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[26]/C
    SLICE_X40Y122        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[26]/Q
                         net (fo=1, routed)           1.057     1.513    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[26]
    SLICE_X40Y105        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X40Y105        FDRE (Setup_fdre_C_D)       -0.093     6.641    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][26]
  -------------------------------------------------------------------
                         required time                          6.641    
                         arrival time                          -1.513    
  -------------------------------------------------------------------
                         slack                                  5.128    

Slack (MET) :             5.139ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.500ns  (logic 0.456ns (30.406%)  route 1.044ns (69.594%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y120                                     0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]/C
    SLICE_X40Y120        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]/Q
                         net (fo=1, routed)           1.044     1.500    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[11]
    SLICE_X41Y103        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X41Y103        FDRE (Setup_fdre_C_D)       -0.095     6.639    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][11]
  -------------------------------------------------------------------
                         required time                          6.639    
                         arrival time                          -1.500    
  -------------------------------------------------------------------
                         slack                                  5.139    

Slack (MET) :             5.178ns  (required time - arrival time)
  Source:                 design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.461ns  (logic 0.456ns (31.211%)  route 1.005ns (68.789%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y122                                     0.000     0.000 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]/C
    SLICE_X40Y122        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]/Q
                         net (fo=1, routed)           1.005     1.461    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[25]
    SLICE_X40Y105        FDRE                                         r  design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X40Y105        FDRE (Setup_fdre_C_D)       -0.095     6.639    design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][25]
  -------------------------------------------------------------------
                         required time                          6.639    
                         arrival time                          -1.461    
  -------------------------------------------------------------------
                         slack                                  5.178    





---------------------------------------------------------------------------------------------------
From Clock:  vita_clk_1
  To Clock:  clk_fpga_0

Setup :          584  Failing Endpoints,  Worst Slack       -6.835ns,  Total Violation    -2362.464ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.752ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.835ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[0].the_crc_comp/STATUS_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_fpga_0 rise@2612.799ns - vita_clk_1 rise@2612.792ns)
  Data Path Delay:        8.058ns  (logic 1.207ns (14.978%)  route 6.851ns (85.022%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 2615.452 - 2612.799 ) 
    Source Clock Delay      (SCD):    1.215ns = ( 2614.007 - 2612.792 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                   2612.792  2612.792 r  
    L18                                               0.000  2612.792 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000  2612.792    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307  2614.099 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2615.384    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406  2607.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  2609.866    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101  2609.968 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        2.033  2612.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031  2613.031 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.976  2614.007    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[0].the_crc_comp/vita_clk
    SLICE_X59Y58         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[0].the_crc_comp/STATUS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDPE (Prop_fdpe_C_Q)         0.456  2614.463 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[0].the_crc_comp/STATUS_reg/Q
                         net (fo=2, routed)           3.364  2617.827    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_crc_status[0]
    SLICE_X43Y63         LUT6 (Prop_lut6_I3_O)        0.124  2617.951 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata[0]_i_15/O
                         net (fo=1, routed)           0.000  2617.951    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata[0]_i_15_n_0
    SLICE_X43Y63         MUXF7 (Prop_muxf7_I1_O)      0.217  2618.168 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[0]_i_10/O
                         net (fo=1, routed)           0.000  2618.168    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[0]_i_10_n_0
    SLICE_X43Y63         MUXF8 (Prop_muxf8_I1_O)      0.094  2618.262 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[0]_i_3/O
                         net (fo=1, routed)           3.488  2621.750    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[0].the_crc_comp/axi_araddr_reg[5]_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I2_O)        0.316  2622.065 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[0].the_crc_comp/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000  2622.065    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst_n_286
    SLICE_X42Y63         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   2612.799  2612.799 r  
    PS7_X0Y0             PS7                          0.000  2612.799 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  2613.887    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  2613.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.474  2615.452    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y63         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000  2615.452    
                         clock uncertainty           -0.298  2615.154    
    SLICE_X42Y63         FDRE (Setup_fdre_C_D)        0.077  2615.231    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                       2615.231    
                         arrival time                       -2622.066    
  -------------------------------------------------------------------
                         slack                                 -6.835    

Slack (VIOLATED) :        -6.691ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[2].the_crc_comp/STATUS_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_fpga_0 rise@2612.799ns - vita_clk_1 rise@2612.792ns)
  Data Path Delay:        7.914ns  (logic 1.207ns (15.251%)  route 6.707ns (84.749%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 2615.451 - 2612.799 ) 
    Source Clock Delay      (SCD):    1.214ns = ( 2614.006 - 2612.792 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                   2612.792  2612.792 r  
    L18                                               0.000  2612.792 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000  2612.792    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307  2614.099 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2615.384    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406  2607.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  2609.866    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101  2609.968 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        2.033  2612.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031  2613.031 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.975  2614.006    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[2].the_crc_comp/vita_clk
    SLICE_X60Y57         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[2].the_crc_comp/STATUS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDPE (Prop_fdpe_C_Q)         0.456  2614.462 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[2].the_crc_comp/STATUS_reg/Q
                         net (fo=2, routed)           3.288  2617.750    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_crc_status[2]
    SLICE_X43Y65         LUT6 (Prop_lut6_I3_O)        0.124  2617.874 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata[2]_i_14/O
                         net (fo=1, routed)           0.000  2617.874    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata[2]_i_14_n_0
    SLICE_X43Y65         MUXF7 (Prop_muxf7_I1_O)      0.217  2618.091 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[2]_i_9/O
                         net (fo=1, routed)           0.000  2618.091    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[2]_i_9_n_0
    SLICE_X43Y65         MUXF8 (Prop_muxf8_I1_O)      0.094  2618.185 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[2]_i_3/O
                         net (fo=1, routed)           3.419  2621.604    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[2].the_crc_comp/axi_araddr_reg[5]_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I2_O)        0.316  2621.920 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[2].the_crc_comp/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000  2621.920    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst_n_285
    SLICE_X42Y65         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   2612.799  2612.799 r  
    PS7_X0Y0             PS7                          0.000  2612.799 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  2613.887    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  2613.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.473  2615.451    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y65         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000  2615.451    
                         clock uncertainty           -0.298  2615.153    
    SLICE_X42Y65         FDRE (Setup_fdre_C_D)        0.077  2615.230    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                       2615.230    
                         arrival time                       -2621.921    
  -------------------------------------------------------------------
                         slack                                 -6.691    

Slack (VIOLATED) :        -5.690ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[1].the_crc_comp/STATUS_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_fpga_0 rise@2612.799ns - vita_clk_1 rise@2612.792ns)
  Data Path Delay:        6.854ns  (logic 1.207ns (17.610%)  route 5.647ns (82.390%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 2615.440 - 2612.799 ) 
    Source Clock Delay      (SCD):    1.215ns = ( 2614.007 - 2612.792 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                   2612.792  2612.792 r  
    L18                                               0.000  2612.792 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000  2612.792    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307  2614.099 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2615.384    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406  2607.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  2609.866    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101  2609.968 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        2.033  2612.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031  2613.031 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.976  2614.007    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[1].the_crc_comp/vita_clk
    SLICE_X59Y58         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[1].the_crc_comp/STATUS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDPE (Prop_fdpe_C_Q)         0.456  2614.463 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[1].the_crc_comp/STATUS_reg/Q
                         net (fo=2, routed)           2.458  2616.921    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_crc_status[1]
    SLICE_X45Y62         LUT6 (Prop_lut6_I3_O)        0.124  2617.045 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata[1]_i_15/O
                         net (fo=1, routed)           0.000  2617.045    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata[1]_i_15_n_0
    SLICE_X45Y62         MUXF7 (Prop_muxf7_I1_O)      0.217  2617.262 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[1]_i_8/O
                         net (fo=1, routed)           0.000  2617.262    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[1]_i_8_n_0
    SLICE_X45Y62         MUXF8 (Prop_muxf8_I1_O)      0.094  2617.356 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[1]_i_3/O
                         net (fo=1, routed)           3.189  2620.545    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[1].the_crc_comp/axi_araddr_reg[5]_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I2_O)        0.316  2620.861 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[1].the_crc_comp/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000  2620.861    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst_n_280
    SLICE_X43Y75         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   2612.799  2612.799 r  
    PS7_X0Y0             PS7                          0.000  2612.799 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  2613.887    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  2613.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.462  2615.440    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y75         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000  2615.440    
                         clock uncertainty           -0.298  2615.142    
    SLICE_X43Y75         FDRE (Setup_fdre_C_D)        0.029  2615.171    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                       2615.171    
                         arrival time                       -2620.861    
  -------------------------------------------------------------------
                         slack                                 -5.690    

Slack (VIOLATED) :        -5.626ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[3].the_crc_comp/STATUS_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_fpga_0 rise@2612.799ns - vita_clk_1 rise@2612.792ns)
  Data Path Delay:        6.793ns  (logic 1.207ns (17.768%)  route 5.586ns (82.232%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 2615.440 - 2612.799 ) 
    Source Clock Delay      (SCD):    1.214ns = ( 2614.006 - 2612.792 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                   2612.792  2612.792 r  
    L18                                               0.000  2612.792 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000  2612.792    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307  2614.099 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2615.384    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406  2607.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  2609.866    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101  2609.968 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        2.033  2612.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031  2613.031 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.975  2614.006    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[3].the_crc_comp/vita_clk
    SLICE_X60Y57         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[3].the_crc_comp/STATUS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDPE (Prop_fdpe_C_Q)         0.456  2614.462 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[3].the_crc_comp/STATUS_reg/Q
                         net (fo=2, routed)           2.399  2616.861    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_crc_status[3]
    SLICE_X44Y62         LUT6 (Prop_lut6_I3_O)        0.124  2616.985 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata[3]_i_14/O
                         net (fo=1, routed)           0.000  2616.985    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata[3]_i_14_n_0
    SLICE_X44Y62         MUXF7 (Prop_muxf7_I1_O)      0.217  2617.202 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[3]_i_9/O
                         net (fo=1, routed)           0.000  2617.202    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[3]_i_9_n_0
    SLICE_X44Y62         MUXF8 (Prop_muxf8_I1_O)      0.094  2617.296 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[3]_i_3/O
                         net (fo=1, routed)           3.187  2620.483    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[3].the_crc_comp/axi_araddr_reg[5]_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I2_O)        0.316  2620.799 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_crc_checker/generate_CRC[3].the_crc_comp/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000  2620.799    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst_n_284
    SLICE_X43Y75         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   2612.799  2612.799 r  
    PS7_X0Y0             PS7                          0.000  2612.799 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  2613.887    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  2613.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.462  2615.440    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y75         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000  2615.440    
                         clock uncertainty           -0.298  2615.142    
    SLICE_X43Y75         FDRE (Setup_fdre_C_D)        0.031  2615.173    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                       2615.173    
                         arrival time                       -2620.800    
  -------------------------------------------------------------------
                         slack                                 -5.626    

Slack (VIOLATED) :        -4.993ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/ALIGN_BUSY_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_fpga_0 rise@2612.799ns - vita_clk_1 rise@2612.792ns)
  Data Path Delay:        6.163ns  (logic 0.952ns (15.448%)  route 5.211ns (84.552%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 2615.442 - 2612.799 ) 
    Source Clock Delay      (SCD):    1.211ns = ( 2614.003 - 2612.792 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                   2612.792  2612.792 r  
    L18                                               0.000  2612.792 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000  2612.792    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307  2614.099 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2615.384    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406  2607.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  2609.866    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101  2609.968 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        2.033  2612.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031  2613.031 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.972  2614.003    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/vita_clk
    SLICE_X59Y64         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/ALIGN_BUSY_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDCE (Prop_fdce_C_Q)         0.456  2614.459 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/ALIGN_BUSY_reg/Q
                         net (fo=2, routed)           1.284  2615.743    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/ALIGN_BUSY53_out
    SLICE_X59Y65         LUT5 (Prop_lut5_I1_O)        0.124  2615.867 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/ALIGN_BUSY0/O
                         net (fo=1, routed)           2.145  2618.012    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_iserdes_align_busy
    SLICE_X45Y76         LUT6 (Prop_lut6_I5_O)        0.124  2618.136 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata[9]_i_6/O
                         net (fo=1, routed)           0.690  2618.826    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata[9]_i_6_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I2_O)        0.124  2618.950 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata[9]_i_2/O
                         net (fo=1, routed)           1.092  2620.042    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/axi_araddr_reg[5]
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.124  2620.166 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000  2620.166    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst_n_279
    SLICE_X41Y76         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   2612.799  2612.799 r  
    PS7_X0Y0             PS7                          0.000  2612.799 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  2613.887    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  2613.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.464  2615.442    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y76         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.000  2615.442    
                         clock uncertainty           -0.298  2615.144    
    SLICE_X41Y76         FDRE (Setup_fdre_C_D)        0.029  2615.173    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                       2615.173    
                         arrival time                       -2620.166    
  -------------------------------------------------------------------
                         slack                                 -4.993    

Slack (VIOLATED) :        -4.703ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/EndLineCntr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg22_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_fpga_0 rise@2612.799ns - vita_clk_1 rise@2612.792ns)
  Data Path Delay:        5.740ns  (logic 0.456ns (7.944%)  route 5.284ns (92.056%))
  Logic Levels:           0  
  Clock Path Skew:        1.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 2615.452 - 2612.799 ) 
    Source Clock Delay      (SCD):    1.258ns = ( 2614.050 - 2612.792 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                   2612.792  2612.792 r  
    L18                                               0.000  2612.792 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000  2612.792    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307  2614.099 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2615.384    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406  2607.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  2609.866    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101  2609.968 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        2.033  2612.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031  2613.031 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        1.019  2614.050    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X52Y62         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/EndLineCntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDCE (Prop_fdce_C_Q)         0.456  2614.506 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/EndLineCntr_reg[1]/Q
                         net (fo=2, routed)           5.284  2619.790    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_decoder_cnt_end_lines[1]
    SLICE_X48Y61         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg22_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   2612.799  2612.799 r  
    PS7_X0Y0             PS7                          0.000  2612.799 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  2613.887    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  2613.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.474  2615.452    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y61         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg22_r1_reg[1]/C
                         clock pessimism              0.000  2615.452    
                         clock uncertainty           -0.298  2615.154    
    SLICE_X48Y61         FDRE (Setup_fdre_C_D)       -0.067  2615.087    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg22_r1_reg[1]
  -------------------------------------------------------------------
                         required time                       2615.087    
                         arrival time                       -2619.790    
  -------------------------------------------------------------------
                         slack                                 -4.703    

Slack (VIOLATED) :        -4.575ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/EndLineCntr_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg22_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_fpga_0 rise@2612.799ns - vita_clk_1 rise@2612.792ns)
  Data Path Delay:        5.597ns  (logic 0.456ns (8.148%)  route 5.141ns (91.852%))
  Logic Levels:           0  
  Clock Path Skew:        1.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 2615.446 - 2612.799 ) 
    Source Clock Delay      (SCD):    1.253ns = ( 2614.045 - 2612.792 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                   2612.792  2612.792 r  
    L18                                               0.000  2612.792 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000  2612.792    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307  2614.099 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2615.384    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406  2607.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  2609.866    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101  2609.968 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        2.033  2612.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031  2613.031 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        1.014  2614.045    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X52Y67         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/EndLineCntr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDCE (Prop_fdce_C_Q)         0.456  2614.501 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/EndLineCntr_reg[20]/Q
                         net (fo=2, routed)           5.141  2619.642    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_decoder_cnt_end_lines[20]
    SLICE_X39Y70         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg22_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   2612.799  2612.799 r  
    PS7_X0Y0             PS7                          0.000  2612.799 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  2613.887    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  2613.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.468  2615.446    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y70         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg22_r1_reg[20]/C
                         clock pessimism              0.000  2615.446    
                         clock uncertainty           -0.298  2615.148    
    SLICE_X39Y70         FDRE (Setup_fdre_C_D)       -0.081  2615.067    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg22_r1_reg[20]
  -------------------------------------------------------------------
                         required time                       2615.067    
                         arrival time                       -2619.642    
  -------------------------------------------------------------------
                         slack                                 -4.575    

Slack (VIOLATED) :        -4.566ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/StartLineCntr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg21_r1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_fpga_0 rise@2612.799ns - vita_clk_1 rise@2612.792ns)
  Data Path Delay:        5.584ns  (logic 0.456ns (8.167%)  route 5.128ns (91.833%))
  Logic Levels:           0  
  Clock Path Skew:        1.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 2615.448 - 2612.799 ) 
    Source Clock Delay      (SCD):    1.259ns = ( 2614.051 - 2612.792 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                   2612.792  2612.792 r  
    L18                                               0.000  2612.792 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000  2612.792    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307  2614.099 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2615.384    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406  2607.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  2609.866    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101  2609.968 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        2.033  2612.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031  2613.031 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        1.020  2614.051    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X51Y61         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/StartLineCntr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDCE (Prop_fdce_C_Q)         0.456  2614.507 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/StartLineCntr_reg[12]/Q
                         net (fo=2, routed)           5.128  2619.635    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_decoder_cnt_start_lines[12]
    SLICE_X45Y67         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg21_r1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   2612.799  2612.799 r  
    PS7_X0Y0             PS7                          0.000  2612.799 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  2613.887    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  2613.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.470  2615.448    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y67         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg21_r1_reg[12]/C
                         clock pessimism              0.000  2615.448    
                         clock uncertainty           -0.298  2615.150    
    SLICE_X45Y67         FDRE (Setup_fdre_C_D)       -0.081  2615.069    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg21_r1_reg[12]
  -------------------------------------------------------------------
                         required time                       2615.069    
                         arrival time                       -2619.635    
  -------------------------------------------------------------------
                         slack                                 -4.566    

Slack (VIOLATED) :        -4.566ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/BlackLinesCntr_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg14_r1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_fpga_0 rise@2612.799ns - vita_clk_1 rise@2612.792ns)
  Data Path Delay:        5.544ns  (logic 0.419ns (7.557%)  route 5.125ns (92.443%))
  Logic Levels:           0  
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 2615.500 - 2612.799 ) 
    Source Clock Delay      (SCD):    1.198ns = ( 2613.990 - 2612.792 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                   2612.792  2612.792 r  
    L18                                               0.000  2612.792 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000  2612.792    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307  2614.099 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2615.384    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406  2607.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  2609.866    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101  2609.968 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        2.033  2612.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031  2613.031 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.959  2613.990    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X56Y73         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/BlackLinesCntr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDCE (Prop_fdce_C_Q)         0.419  2614.409 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/BlackLinesCntr_reg[23]/Q
                         net (fo=2, routed)           5.125  2619.534    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_decoder_cnt_black_lines[23]
    SLICE_X54Y72         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg14_r1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   2612.799  2612.799 r  
    PS7_X0Y0             PS7                          0.000  2612.799 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  2613.887    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  2613.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.522  2615.500    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y72         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg14_r1_reg[23]/C
                         clock pessimism              0.000  2615.500    
                         clock uncertainty           -0.298  2615.202    
    SLICE_X54Y72         FDRE (Setup_fdre_C_D)       -0.233  2614.969    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg14_r1_reg[23]
  -------------------------------------------------------------------
                         required time                       2614.969    
                         arrival time                       -2619.535    
  -------------------------------------------------------------------
                         slack                                 -4.566    

Slack (VIOLATED) :        -4.532ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/FramesCntr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg18_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.007ns  (clk_fpga_0 rise@2612.799ns - vita_clk_1 rise@2612.792ns)
  Data Path Delay:        5.553ns  (logic 0.518ns (9.328%)  route 5.035ns (90.672%))
  Logic Levels:           0  
  Clock Path Skew:        1.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 2615.446 - 2612.799 ) 
    Source Clock Delay      (SCD):    1.253ns = ( 2614.045 - 2612.792 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                   2612.792  2612.792 r  
    L18                                               0.000  2612.792 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000  2612.792    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307  2614.099 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  2615.384    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406  2607.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889  2609.866    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101  2609.968 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        2.033  2612.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031  2613.031 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        1.014  2614.045    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X50Y67         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/FramesCntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDCE (Prop_fdce_C_Q)         0.518  2614.563 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/FramesCntr_reg[7]/Q
                         net (fo=2, routed)           5.035  2619.598    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_decoder_cnt_frames[7]
    SLICE_X45Y68         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg18_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   2612.799  2612.799 r  
    PS7_X0Y0             PS7                          0.000  2612.799 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  2613.887    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  2613.978 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.468  2615.446    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y68         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg18_r1_reg[7]/C
                         clock pessimism              0.000  2615.446    
                         clock uncertainty           -0.298  2615.148    
    SLICE_X45Y68         FDRE (Setup_fdre_C_D)       -0.081  2615.067    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg18_r1_reg[7]
  -------------------------------------------------------------------
                         required time                       2615.067    
                         arrival time                       -2619.599    
  -------------------------------------------------------------------
                         slack                                 -4.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg20_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 0.128ns (6.336%)  route 1.892ns (93.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.218ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.683    -0.381    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270    -0.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.329     0.218    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X52Y71         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDCE (Prop_fdce_C_Q)         0.128     0.346 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[20]/Q
                         net (fo=1, routed)           1.892     2.238    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_decoder_cnt_clocks[20]
    SLICE_X38Y71         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg20_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.812     1.178    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y71         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg20_r1_reg[20]/C
                         clock pessimism              0.000     1.178    
                         clock uncertainty            0.298     1.476    
    SLICE_X38Y71         FDRE (Hold_fdre_C_D)         0.010     1.486    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg20_r1_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLK_RDY_reg/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.276ns (13.057%)  route 1.838ns (86.943%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.223ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.683    -0.381    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270    -0.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.334     0.223    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/vita_clk
    SLICE_X51Y66         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLK_RDY_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDRE (Prop_fdre_C_Q)         0.141     0.364 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLK_RDY_reg/Q
                         net (fo=1, routed)           0.501     0.864    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_iserdes_clk_ready
    SLICE_X48Y66         LUT6 (Prop_lut6_I5_O)        0.045     0.909 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata[8]_i_7/O
                         net (fo=1, routed)           0.535     1.445    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata[8]_i_7_n_0
    SLICE_X49Y66         LUT5 (Prop_lut5_I3_O)        0.045     1.490 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata[8]_i_2/O
                         net (fo=1, routed)           0.802     2.291    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/axi_araddr_reg[5]_8
    SLICE_X49Y66         LUT6 (Prop_lut6_I0_O)        0.045     2.336 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     2.336    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst_n_283
    SLICE_X49Y66         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.817     1.183    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y66         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.000     1.183    
                         clock uncertainty            0.298     1.481    
    SLICE_X49Y66         FDRE (Hold_fdre_C_D)         0.092     1.573    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg20_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.141ns (6.614%)  route 1.991ns (93.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.201ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.683    -0.381    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270    -0.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.312     0.201    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X59Y71         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDCE (Prop_fdce_C_Q)         0.141     0.342 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[6]/Q
                         net (fo=1, routed)           1.991     2.332    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_decoder_cnt_clocks[6]
    SLICE_X47Y67         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg20_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.816     1.182    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y67         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg20_r1_reg[6]/C
                         clock pessimism              0.000     1.182    
                         clock uncertainty            0.298     1.480    
    SLICE_X47Y67         FDRE (Hold_fdre_C_D)         0.078     1.558    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg20_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/BlackLinesCntr_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg14_r1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 0.337ns (8.952%)  route 3.428ns (91.048%))
  Logic Levels:           0  
  Clock Path Skew:        2.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.987ns
    Source Clock Delay      (SCD):    0.352ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     1.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.406    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -5.093 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.368    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.277 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818    -1.459    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    -0.541 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.893     0.352    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X56Y75         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/BlackLinesCntr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDCE (Prop_fdce_C_Q)         0.337     0.689 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/BlackLinesCntr_reg[26]/Q
                         net (fo=2, routed)           3.428     4.117    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_decoder_cnt_black_lines[26]
    SLICE_X55Y73         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg14_r1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.693     2.987    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y73         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg14_r1_reg[26]/C
                         clock pessimism              0.000     2.987    
                         clock uncertainty            0.298     3.285    
    SLICE_X55Y73         FDRE (Hold_fdre_C_D)         0.047     3.332    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg14_r1_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.332    
                         arrival time                           4.117    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg20_r1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 0.128ns (6.038%)  route 1.992ns (93.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.201ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.683    -0.381    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270    -0.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.312     0.201    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X56Y72         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDCE (Prop_fdce_C_Q)         0.128     0.329 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[14]/Q
                         net (fo=1, routed)           1.992     2.321    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_decoder_cnt_clocks[14]
    SLICE_X55Y71         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg20_r1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.833     1.199    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y71         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg20_r1_reg[14]/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.298     1.497    
    SLICE_X55Y71         FDRE (Hold_fdre_C_D)         0.008     1.505    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg20_r1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg20_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.141ns (6.586%)  route 2.000ns (93.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.218ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.683    -0.381    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270    -0.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.329     0.218    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X52Y72         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDCE (Prop_fdce_C_Q)         0.141     0.359 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/ClocksCnt_reg[3]/Q
                         net (fo=1, routed)           2.000     2.359    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_decoder_cnt_clocks[3]
    SLICE_X49Y63         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg20_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.819     1.185    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y63         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg20_r1_reg[3]/C
                         clock pessimism              0.000     1.185    
                         clock uncertainty            0.298     1.483    
    SLICE_X49Y63         FDRE (Hold_fdre_C_D)         0.059     1.542    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg20_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.821ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/StartLineCntr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg21_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.141ns (6.601%)  route 1.995ns (93.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.227ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.683    -0.381    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270    -0.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.338     0.227    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X51Y59         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/StartLineCntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDCE (Prop_fdce_C_Q)         0.141     0.368 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/StartLineCntr_reg[4]/Q
                         net (fo=2, routed)           1.995     2.363    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_decoder_cnt_start_lines[4]
    SLICE_X49Y63         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg21_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.819     1.185    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y63         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg21_r1_reg[4]/C
                         clock pessimism              0.000     1.185    
                         clock uncertainty            0.298     1.483    
    SLICE_X49Y63         FDRE (Hold_fdre_C_D)         0.059     1.542    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg21_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/WindowsCntr_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg19_r1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.141ns (6.404%)  route 2.061ns (93.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.198ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.683    -0.381    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270    -0.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.309     0.198    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X57Y75         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/WindowsCntr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDCE (Prop_fdce_C_Q)         0.141     0.339 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/WindowsCntr_reg[25]/Q
                         net (fo=2, routed)           2.061     2.399    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_decoder_cnt_windows[25]
    SLICE_X54Y75         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg19_r1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.829     1.195    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y75         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg19_r1_reg[25]/C
                         clock pessimism              0.000     1.195    
                         clock uncertainty            0.298     1.493    
    SLICE_X54Y75         FDRE (Hold_fdre_C_D)         0.084     1.577    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg19_r1_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/BlackPixelCntr_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg16_r1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.141ns (6.498%)  route 2.029ns (93.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.215ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.683    -0.381    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270    -0.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.326     0.215    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X51Y74         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/BlackPixelCntr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDCE (Prop_fdce_C_Q)         0.141     0.356 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/BlackPixelCntr_reg[16]/Q
                         net (fo=2, routed)           2.029     2.384    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_decoder_cnt_black_pixels[16]
    SLICE_X56Y68         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg16_r1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.838     1.204    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y68         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg16_r1_reg[16]/C
                         clock pessimism              0.000     1.204    
                         clock uncertainty            0.298     1.502    
    SLICE_X56Y68         FDRE (Hold_fdre_C_D)         0.059     1.561    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg16_r1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/BlackLinesCntr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg14_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        2.093ns  (logic 0.128ns (6.116%)  route 1.965ns (93.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.215ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.683    -0.381    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270    -0.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.326     0.215    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X53Y75         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/BlackLinesCntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDCE (Prop_fdce_C_Q)         0.128     0.343 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/BlackLinesCntr_reg[1]/Q
                         net (fo=2, routed)           1.965     2.308    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_decoder_cnt_black_lines[1]
    SLICE_X47Y71         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg14_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.812     1.178    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y71         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg14_r1_reg[1]/C
                         clock pessimism              0.000     1.178    
                         clock uncertainty            0.298     1.476    
    SLICE_X47Y71         FDRE (Hold_fdre_C_D)         0.008     1.484    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg14_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.824    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :           45  Failing Endpoints,  Worst Slack      -10.656ns,  Total Violation     -461.423ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.452ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.656ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@4666.662ns - clk_fpga_0 rise@4666.641ns)
  Data Path Delay:        5.659ns  (logic 3.177ns (56.144%)  route 2.482ns (43.856%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -4.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.763ns = ( 4664.899 - 4666.662 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 4669.629 - 4666.641 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4666.641  4666.641 r  
    PS7_X0Y0             PS7                          0.000  4666.641 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  4667.833    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  4667.935 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.695  4669.629    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y62         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.456  4670.085 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[2]/Q
                         net (fo=3, routed)           0.449  4670.535    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/slv_reg25_reg[16][2]
    SLICE_X30Y61         LUT1 (Prop_lut1_I0_O)        0.124  4670.659 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_75/O
                         net (fo=1, routed)           0.000  4670.659    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_75_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  4671.192 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_50/CO[3]
                         net (fo=1, routed)           0.000  4671.192    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_50_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  4671.309 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000  4671.309    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_38_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  4671.632 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_37/O[1]
                         net (fo=2, routed)           0.678  4672.310    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_37_n_6
    SLICE_X31Y64         LUT4 (Prop_lut4_I2_O)        0.306  4672.616 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_17/O
                         net (fo=1, routed)           0.000  4672.616    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_17_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  4673.166 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000  4673.166    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  4673.437 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_2/CO[0]
                         net (fo=3, routed)           0.749  4674.186    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_2_n_3
    SLICE_X31Y67         LUT6 (Prop_lut6_I0_O)        0.373  4674.559 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2/O
                         net (fo=18, routed)          0.605  4675.164    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2_n_0
    SLICE_X31Y68         LUT3 (Prop_lut3_I0_O)        0.124  4675.288 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[10]_i_1/O
                         net (fo=1, routed)           0.000  4675.288    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[10]_i_1_n_0
    SLICE_X31Y68         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                   4666.662  4666.662 r  
    L18                                               0.000  4666.662 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000  4666.662    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244  4667.907 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4669.069    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500  4661.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  4663.294    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  4663.385 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.515  4664.899    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X31Y68         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[10]/C
                         clock pessimism              0.000  4664.899    
                         clock uncertainty           -0.298  4664.602    
    SLICE_X31Y68         FDCE (Setup_fdce_C_D)        0.031  4664.632    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[10]
  -------------------------------------------------------------------
                         required time                       4664.632    
                         arrival time                       -4675.288    
  -------------------------------------------------------------------
                         slack                                -10.656    

Slack (VIOLATED) :        -10.654ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@4666.662ns - clk_fpga_0 rise@4666.641ns)
  Data Path Delay:        5.658ns  (logic 3.177ns (56.154%)  route 2.481ns (43.846%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -4.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.763ns = ( 4664.899 - 4666.662 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 4669.629 - 4666.641 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4666.641  4666.641 r  
    PS7_X0Y0             PS7                          0.000  4666.641 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  4667.833    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  4667.935 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.695  4669.629    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y62         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.456  4670.085 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[2]/Q
                         net (fo=3, routed)           0.449  4670.535    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/slv_reg25_reg[16][2]
    SLICE_X30Y61         LUT1 (Prop_lut1_I0_O)        0.124  4670.659 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_75/O
                         net (fo=1, routed)           0.000  4670.659    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_75_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  4671.192 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_50/CO[3]
                         net (fo=1, routed)           0.000  4671.192    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_50_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  4671.309 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000  4671.309    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_38_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  4671.632 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_37/O[1]
                         net (fo=2, routed)           0.678  4672.310    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_37_n_6
    SLICE_X31Y64         LUT4 (Prop_lut4_I2_O)        0.306  4672.616 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_17/O
                         net (fo=1, routed)           0.000  4672.616    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_17_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  4673.166 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000  4673.166    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  4673.437 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_2/CO[0]
                         net (fo=3, routed)           0.749  4674.186    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_2_n_3
    SLICE_X31Y67         LUT6 (Prop_lut6_I0_O)        0.373  4674.559 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2/O
                         net (fo=18, routed)          0.604  4675.163    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2_n_0
    SLICE_X31Y68         LUT3 (Prop_lut3_I0_O)        0.124  4675.287 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[13]_i_1/O
                         net (fo=1, routed)           0.000  4675.287    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[13]_i_1_n_0
    SLICE_X31Y68         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                   4666.662  4666.662 r  
    L18                                               0.000  4666.662 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000  4666.662    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244  4667.907 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4669.069    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500  4661.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  4663.294    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  4663.385 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.515  4664.899    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X31Y68         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[13]/C
                         clock pessimism              0.000  4664.899    
                         clock uncertainty           -0.298  4664.602    
    SLICE_X31Y68         FDCE (Setup_fdce_C_D)        0.032  4664.634    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[13]
  -------------------------------------------------------------------
                         required time                       4664.634    
                         arrival time                       -4675.287    
  -------------------------------------------------------------------
                         slack                                -10.654    

Slack (VIOLATED) :        -10.608ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@4666.662ns - clk_fpga_0 rise@4666.641ns)
  Data Path Delay:        5.655ns  (logic 3.173ns (56.113%)  route 2.482ns (43.887%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -4.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.763ns = ( 4664.899 - 4666.662 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 4669.629 - 4666.641 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4666.641  4666.641 r  
    PS7_X0Y0             PS7                          0.000  4666.641 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  4667.833    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  4667.935 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.695  4669.629    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y62         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.456  4670.085 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[2]/Q
                         net (fo=3, routed)           0.449  4670.535    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/slv_reg25_reg[16][2]
    SLICE_X30Y61         LUT1 (Prop_lut1_I0_O)        0.124  4670.659 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_75/O
                         net (fo=1, routed)           0.000  4670.659    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_75_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  4671.192 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_50/CO[3]
                         net (fo=1, routed)           0.000  4671.192    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_50_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  4671.309 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000  4671.309    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_38_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  4671.632 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_37/O[1]
                         net (fo=2, routed)           0.678  4672.310    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_37_n_6
    SLICE_X31Y64         LUT4 (Prop_lut4_I2_O)        0.306  4672.616 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_17/O
                         net (fo=1, routed)           0.000  4672.616    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_17_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  4673.166 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000  4673.166    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  4673.437 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_2/CO[0]
                         net (fo=3, routed)           0.749  4674.186    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_2_n_3
    SLICE_X31Y67         LUT6 (Prop_lut6_I0_O)        0.373  4674.559 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2/O
                         net (fo=18, routed)          0.605  4675.164    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2_n_0
    SLICE_X31Y68         LUT3 (Prop_lut3_I0_O)        0.120  4675.284 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[7]_i_1/O
                         net (fo=1, routed)           0.000  4675.284    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[7]_i_1_n_0
    SLICE_X31Y68         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                   4666.662  4666.662 r  
    L18                                               0.000  4666.662 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000  4666.662    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244  4667.907 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4669.069    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500  4661.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  4663.294    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  4663.385 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.515  4664.899    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X31Y68         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[7]/C
                         clock pessimism              0.000  4664.899    
                         clock uncertainty           -0.298  4664.602    
    SLICE_X31Y68         FDCE (Setup_fdce_C_D)        0.075  4664.677    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[7]
  -------------------------------------------------------------------
                         required time                       4664.676    
                         arrival time                       -4675.284    
  -------------------------------------------------------------------
                         slack                                -10.608    

Slack (VIOLATED) :        -10.604ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@4666.662ns - clk_fpga_0 rise@4666.641ns)
  Data Path Delay:        5.651ns  (logic 3.170ns (56.100%)  route 2.481ns (43.900%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -4.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.763ns = ( 4664.899 - 4666.662 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 4669.629 - 4666.641 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4666.641  4666.641 r  
    PS7_X0Y0             PS7                          0.000  4666.641 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  4667.833    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  4667.935 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.695  4669.629    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y62         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.456  4670.085 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[2]/Q
                         net (fo=3, routed)           0.449  4670.535    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/slv_reg25_reg[16][2]
    SLICE_X30Y61         LUT1 (Prop_lut1_I0_O)        0.124  4670.659 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_75/O
                         net (fo=1, routed)           0.000  4670.659    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_75_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  4671.192 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_50/CO[3]
                         net (fo=1, routed)           0.000  4671.192    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_50_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  4671.309 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000  4671.309    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_38_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  4671.632 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_37/O[1]
                         net (fo=2, routed)           0.678  4672.310    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_37_n_6
    SLICE_X31Y64         LUT4 (Prop_lut4_I2_O)        0.306  4672.616 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_17/O
                         net (fo=1, routed)           0.000  4672.616    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_17_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  4673.166 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000  4673.166    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  4673.437 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_2/CO[0]
                         net (fo=3, routed)           0.749  4674.186    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_2_n_3
    SLICE_X31Y67         LUT6 (Prop_lut6_I0_O)        0.373  4674.559 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2/O
                         net (fo=18, routed)          0.604  4675.163    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2_n_0
    SLICE_X31Y68         LUT3 (Prop_lut3_I0_O)        0.117  4675.280 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[2]_i_1/O
                         net (fo=1, routed)           0.000  4675.280    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[2]_i_1_n_0
    SLICE_X31Y68         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                   4666.662  4666.662 r  
    L18                                               0.000  4666.662 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000  4666.662    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244  4667.907 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4669.069    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500  4661.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  4663.294    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  4663.385 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.515  4664.899    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X31Y68         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[2]/C
                         clock pessimism              0.000  4664.899    
                         clock uncertainty           -0.298  4664.602    
    SLICE_X31Y68         FDCE (Setup_fdce_C_D)        0.075  4664.677    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[2]
  -------------------------------------------------------------------
                         required time                       4664.676    
                         arrival time                       -4675.280    
  -------------------------------------------------------------------
                         slack                                -10.604    

Slack (VIOLATED) :        -10.509ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@4666.662ns - clk_fpga_0 rise@4666.641ns)
  Data Path Delay:        5.512ns  (logic 3.177ns (57.643%)  route 2.335ns (42.357%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -4.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.763ns = ( 4664.899 - 4666.662 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 4669.629 - 4666.641 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4666.641  4666.641 r  
    PS7_X0Y0             PS7                          0.000  4666.641 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  4667.833    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  4667.935 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.695  4669.629    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y62         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.456  4670.085 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[2]/Q
                         net (fo=3, routed)           0.449  4670.535    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/slv_reg25_reg[16][2]
    SLICE_X30Y61         LUT1 (Prop_lut1_I0_O)        0.124  4670.659 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_75/O
                         net (fo=1, routed)           0.000  4670.659    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_75_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  4671.192 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_50/CO[3]
                         net (fo=1, routed)           0.000  4671.192    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_50_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  4671.309 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000  4671.309    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_38_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  4671.632 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_37/O[1]
                         net (fo=2, routed)           0.678  4672.310    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_37_n_6
    SLICE_X31Y64         LUT4 (Prop_lut4_I2_O)        0.306  4672.616 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_17/O
                         net (fo=1, routed)           0.000  4672.616    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_17_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  4673.166 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000  4673.166    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  4673.437 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_2/CO[0]
                         net (fo=3, routed)           0.749  4674.186    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_2_n_3
    SLICE_X31Y67         LUT6 (Prop_lut6_I0_O)        0.373  4674.559 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2/O
                         net (fo=18, routed)          0.458  4675.017    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2_n_0
    SLICE_X31Y68         LUT3 (Prop_lut3_I0_O)        0.124  4675.141 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[14]_i_1/O
                         net (fo=1, routed)           0.000  4675.141    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[14]_i_1_n_0
    SLICE_X31Y68         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                   4666.662  4666.662 r  
    L18                                               0.000  4666.662 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000  4666.662    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244  4667.907 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4669.069    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500  4661.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  4663.294    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  4663.385 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.515  4664.899    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X31Y68         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[14]/C
                         clock pessimism              0.000  4664.899    
                         clock uncertainty           -0.298  4664.602    
    SLICE_X31Y68         FDCE (Setup_fdce_C_D)        0.031  4664.632    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[14]
  -------------------------------------------------------------------
                         required time                       4664.632    
                         arrival time                       -4675.141    
  -------------------------------------------------------------------
                         slack                                -10.509    

Slack (VIOLATED) :        -10.507ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@4666.662ns - clk_fpga_0 rise@4666.641ns)
  Data Path Delay:        5.508ns  (logic 3.177ns (57.685%)  route 2.331ns (42.315%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -4.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.763ns = ( 4664.899 - 4666.662 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 4669.629 - 4666.641 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4666.641  4666.641 r  
    PS7_X0Y0             PS7                          0.000  4666.641 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  4667.833    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  4667.935 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.695  4669.629    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y62         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.456  4670.085 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[2]/Q
                         net (fo=3, routed)           0.449  4670.535    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/slv_reg25_reg[16][2]
    SLICE_X30Y61         LUT1 (Prop_lut1_I0_O)        0.124  4670.659 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_75/O
                         net (fo=1, routed)           0.000  4670.659    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_75_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  4671.192 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_50/CO[3]
                         net (fo=1, routed)           0.000  4671.192    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_50_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  4671.309 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000  4671.309    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_38_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  4671.632 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_37/O[1]
                         net (fo=2, routed)           0.678  4672.310    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_37_n_6
    SLICE_X31Y64         LUT4 (Prop_lut4_I2_O)        0.306  4672.616 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_17/O
                         net (fo=1, routed)           0.000  4672.616    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_17_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  4673.166 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000  4673.166    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  4673.437 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_2/CO[0]
                         net (fo=3, routed)           0.749  4674.186    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_2_n_3
    SLICE_X31Y67         LUT6 (Prop_lut6_I0_O)        0.373  4674.559 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2/O
                         net (fo=18, routed)          0.454  4675.013    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2_n_0
    SLICE_X31Y68         LUT3 (Prop_lut3_I0_O)        0.124  4675.137 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[8]_i_1/O
                         net (fo=1, routed)           0.000  4675.137    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[8]_i_1_n_0
    SLICE_X31Y68         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                   4666.662  4666.662 r  
    L18                                               0.000  4666.662 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000  4666.662    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244  4667.907 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4669.069    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500  4661.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  4663.294    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  4663.385 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.515  4664.899    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X31Y68         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[8]/C
                         clock pessimism              0.000  4664.899    
                         clock uncertainty           -0.298  4664.602    
    SLICE_X31Y68         FDCE (Setup_fdce_C_D)        0.029  4664.630    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[8]
  -------------------------------------------------------------------
                         required time                       4664.630    
                         arrival time                       -4675.137    
  -------------------------------------------------------------------
                         slack                                -10.507    

Slack (VIOLATED) :        -10.494ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@4666.662ns - clk_fpga_0 rise@4666.641ns)
  Data Path Delay:        5.499ns  (logic 3.177ns (57.778%)  route 2.322ns (42.222%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -4.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.761ns = ( 4664.901 - 4666.662 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 4669.629 - 4666.641 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4666.641  4666.641 r  
    PS7_X0Y0             PS7                          0.000  4666.641 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  4667.833    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  4667.935 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.695  4669.629    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y62         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.456  4670.085 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[2]/Q
                         net (fo=3, routed)           0.449  4670.535    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/slv_reg25_reg[16][2]
    SLICE_X30Y61         LUT1 (Prop_lut1_I0_O)        0.124  4670.659 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_75/O
                         net (fo=1, routed)           0.000  4670.659    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_75_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  4671.192 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_50/CO[3]
                         net (fo=1, routed)           0.000  4671.192    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_50_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  4671.309 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000  4671.309    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_38_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  4671.632 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_37/O[1]
                         net (fo=2, routed)           0.678  4672.310    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_37_n_6
    SLICE_X31Y64         LUT4 (Prop_lut4_I2_O)        0.306  4672.616 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_17/O
                         net (fo=1, routed)           0.000  4672.616    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_17_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  4673.166 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000  4673.166    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  4673.437 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_2/CO[0]
                         net (fo=3, routed)           0.749  4674.186    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_2_n_3
    SLICE_X31Y67         LUT6 (Prop_lut6_I0_O)        0.373  4674.559 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2/O
                         net (fo=18, routed)          0.445  4675.004    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2_n_0
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.124  4675.128 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[12]_i_1/O
                         net (fo=1, routed)           0.000  4675.128    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[12]_i_1_n_0
    SLICE_X31Y67         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                   4666.662  4666.662 r  
    L18                                               0.000  4666.662 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000  4666.662    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244  4667.907 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4669.069    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500  4661.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  4663.294    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  4663.385 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.517  4664.901    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X31Y67         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[12]/C
                         clock pessimism              0.000  4664.901    
                         clock uncertainty           -0.298  4664.604    
    SLICE_X31Y67         FDCE (Setup_fdce_C_D)        0.031  4664.634    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[12]
  -------------------------------------------------------------------
                         required time                       4664.635    
                         arrival time                       -4675.128    
  -------------------------------------------------------------------
                         slack                                -10.494    

Slack (VIOLATED) :        -10.492ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@4666.662ns - clk_fpga_0 rise@4666.641ns)
  Data Path Delay:        5.498ns  (logic 3.177ns (57.788%)  route 2.321ns (42.212%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -4.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.761ns = ( 4664.901 - 4666.662 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 4669.629 - 4666.641 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4666.641  4666.641 r  
    PS7_X0Y0             PS7                          0.000  4666.641 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  4667.833    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  4667.935 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.695  4669.629    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y62         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.456  4670.085 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[2]/Q
                         net (fo=3, routed)           0.449  4670.535    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/slv_reg25_reg[16][2]
    SLICE_X30Y61         LUT1 (Prop_lut1_I0_O)        0.124  4670.659 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_75/O
                         net (fo=1, routed)           0.000  4670.659    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_75_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  4671.192 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_50/CO[3]
                         net (fo=1, routed)           0.000  4671.192    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_50_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  4671.309 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000  4671.309    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_38_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  4671.632 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_37/O[1]
                         net (fo=2, routed)           0.678  4672.310    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_37_n_6
    SLICE_X31Y64         LUT4 (Prop_lut4_I2_O)        0.306  4672.616 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_17/O
                         net (fo=1, routed)           0.000  4672.616    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_17_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  4673.166 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000  4673.166    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  4673.437 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_2/CO[0]
                         net (fo=3, routed)           0.749  4674.186    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_2_n_3
    SLICE_X31Y67         LUT6 (Prop_lut6_I0_O)        0.373  4674.559 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2/O
                         net (fo=18, routed)          0.444  4675.003    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2_n_0
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.124  4675.127 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[16]_i_1/O
                         net (fo=1, routed)           0.000  4675.127    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[16]_i_1_n_0
    SLICE_X31Y67         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                   4666.662  4666.662 r  
    L18                                               0.000  4666.662 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000  4666.662    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244  4667.907 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4669.069    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500  4661.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  4663.294    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  4663.385 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.517  4664.901    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X31Y67         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[16]/C
                         clock pessimism              0.000  4664.901    
                         clock uncertainty           -0.298  4664.604    
    SLICE_X31Y67         FDCE (Setup_fdce_C_D)        0.032  4664.636    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[16]
  -------------------------------------------------------------------
                         required time                       4664.636    
                         arrival time                       -4675.127    
  -------------------------------------------------------------------
                         slack                                -10.492    

Slack (VIOLATED) :        -10.472ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@4666.662ns - clk_fpga_0 rise@4666.641ns)
  Data Path Delay:        5.523ns  (logic 3.177ns (57.523%)  route 2.346ns (42.477%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -4.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.763ns = ( 4664.899 - 4666.662 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 4669.629 - 4666.641 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4666.641  4666.641 r  
    PS7_X0Y0             PS7                          0.000  4666.641 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  4667.833    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  4667.935 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.695  4669.629    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y62         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.456  4670.085 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[2]/Q
                         net (fo=3, routed)           0.449  4670.535    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/slv_reg25_reg[16][2]
    SLICE_X30Y61         LUT1 (Prop_lut1_I0_O)        0.124  4670.659 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_75/O
                         net (fo=1, routed)           0.000  4670.659    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_75_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  4671.192 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_50/CO[3]
                         net (fo=1, routed)           0.000  4671.192    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_50_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  4671.309 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000  4671.309    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_38_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  4671.632 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_37/O[1]
                         net (fo=2, routed)           0.678  4672.310    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_37_n_6
    SLICE_X31Y64         LUT4 (Prop_lut4_I2_O)        0.306  4672.616 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_17/O
                         net (fo=1, routed)           0.000  4672.616    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_17_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  4673.166 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000  4673.166    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  4673.437 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_2/CO[0]
                         net (fo=3, routed)           0.749  4674.186    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_2_n_3
    SLICE_X31Y67         LUT6 (Prop_lut6_I0_O)        0.373  4674.559 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2/O
                         net (fo=18, routed)          0.470  4675.029    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2_n_0
    SLICE_X30Y68         LUT3 (Prop_lut3_I0_O)        0.124  4675.153 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[0]_i_1/O
                         net (fo=1, routed)           0.000  4675.153    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[0]_i_1_n_0
    SLICE_X30Y68         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                   4666.662  4666.662 r  
    L18                                               0.000  4666.662 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000  4666.662    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244  4667.907 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4669.069    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500  4661.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  4663.294    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  4663.385 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.515  4664.899    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X30Y68         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[0]/C
                         clock pessimism              0.000  4664.899    
                         clock uncertainty           -0.298  4664.602    
    SLICE_X30Y68         FDCE (Setup_fdce_C_D)        0.079  4664.681    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[0]
  -------------------------------------------------------------------
                         required time                       4664.681    
                         arrival time                       -4675.152    
  -------------------------------------------------------------------
                         slack                                -10.472    

Slack (VIOLATED) :        -10.468ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.021ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@4666.662ns - clk_fpga_0 rise@4666.641ns)
  Data Path Delay:        5.519ns  (logic 3.177ns (57.565%)  route 2.342ns (42.435%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -4.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.763ns = ( 4664.899 - 4666.662 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 4669.629 - 4666.641 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   4666.641  4666.641 r  
    PS7_X0Y0             PS7                          0.000  4666.641 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  4667.833    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  4667.935 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.695  4669.629    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y62         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.456  4670.085 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[2]/Q
                         net (fo=3, routed)           0.449  4670.535    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/slv_reg25_reg[16][2]
    SLICE_X30Y61         LUT1 (Prop_lut1_I0_O)        0.124  4670.659 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_75/O
                         net (fo=1, routed)           0.000  4670.659    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_75_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533  4671.192 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_50/CO[3]
                         net (fo=1, routed)           0.000  4671.192    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_50_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  4671.309 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000  4671.309    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_38_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  4671.632 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_37/O[1]
                         net (fo=2, routed)           0.678  4672.310    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_37_n_6
    SLICE_X31Y64         LUT4 (Prop_lut4_I2_O)        0.306  4672.616 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_17/O
                         net (fo=1, routed)           0.000  4672.616    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_17_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  4673.166 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000  4673.166    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271  4673.437 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_2/CO[0]
                         net (fo=3, routed)           0.749  4674.186    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_2_n_3
    SLICE_X31Y67         LUT6 (Prop_lut6_I0_O)        0.373  4674.559 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2/O
                         net (fo=18, routed)          0.466  4675.025    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2_n_0
    SLICE_X30Y68         LUT3 (Prop_lut3_I0_O)        0.124  4675.149 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_1/O
                         net (fo=1, routed)           0.000  4675.149    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_1_n_0
    SLICE_X30Y68         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                   4666.662  4666.662 r  
    L18                                               0.000  4666.662 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000  4666.662    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244  4667.907 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  4669.069    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500  4661.569 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  4663.294    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  4663.385 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.515  4664.899    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X30Y68         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[17]/C
                         clock pessimism              0.000  4664.899    
                         clock uncertainty           -0.298  4664.602    
    SLICE_X30Y68         FDCE (Setup_fdce_C_D)        0.079  4664.681    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[17]
  -------------------------------------------------------------------
                         required time                       4664.681    
                         arrival time                       -4675.148    
  -------------------------------------------------------------------
                         slack                                -10.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.452ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg27_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSync_s_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.190ns (53.560%)  route 0.165ns (46.440%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.611ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.556     0.892    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y60         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg27_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg27_reg[15]/Q
                         net (fo=3, routed)           0.165     1.197    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/slv_reg27_reg[15][1]
    SLICE_X33Y59         LUT3 (Prop_lut3_I2_O)        0.049     1.246 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSync_s_i_1/O
                         net (fo=1, routed)           0.000     1.246    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSync_s_i_1_n_0
    SLICE_X33Y59         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSync_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.824    -0.611    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X33Y59         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSync_s_reg/C
                         clock pessimism              0.000    -0.611    
                         clock uncertainty            0.298    -0.313    
    SLICE_X33Y59         FDCE (Hold_fdce_C_D)         0.107    -0.206    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSync_s_reg
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.562ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg27_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncA1_s_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.250%)  route 0.288ns (60.750%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.616ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.556     0.892    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y60         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg27_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg27_reg[15]/Q
                         net (fo=3, routed)           0.288     1.320    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/slv_reg27_reg[15][1]
    SLICE_X36Y64         LUT5 (Prop_lut5_I2_O)        0.045     1.365 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncA1_s_i_1/O
                         net (fo=1, routed)           0.000     1.365    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncA1_s_i_1_n_0
    SLICE_X36Y64         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncA1_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.819    -0.616    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X36Y64         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncA1_s_reg/C
                         clock pessimism              0.000    -0.616    
                         clock uncertainty            0.298    -0.318    
    SLICE_X36Y64         FDCE (Hold_fdce_C_D)         0.121    -0.197    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncA1_s_reg
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  1.562    

Slack (MET) :             2.047ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.560ns (59.998%)  route 0.373ns (40.002%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.613ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.555     0.891    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y59         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[0]/Q
                         net (fo=4, routed)           0.229     1.260    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/slv_reg26_reg[16][0]
    SLICE_X40Y61         LUT4 (Prop_lut4_I3_O)        0.046     1.306 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_18/O
                         net (fo=1, routed)           0.000     1.306    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_18_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.438 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.438    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_6_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.477 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     1.553 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_2/CO[0]
                         net (fo=3, routed)           0.145     1.698    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s1
    SLICE_X41Y61         LUT6 (Prop_lut6_I2_O)        0.126     1.824 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_1/O
                         net (fo=1, routed)           0.000     1.824    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_1_n_0
    SLICE_X41Y61         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.822    -0.613    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X41Y61         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg/C
                         clock pessimism              0.000    -0.613    
                         clock uncertainty            0.298    -0.315    
    SLICE_X41Y61         FDCE (Hold_fdce_C_D)         0.092    -0.223    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  2.047    

Slack (MET) :             2.067ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.551ns (56.230%)  route 0.429ns (43.770%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.600ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.571     0.907    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y66         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[16]/Q
                         net (fo=4, routed)           0.259     1.306    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/slv_reg25_reg[16][16]
    SLICE_X30Y65         LUT4 (Prop_lut4_I2_O)        0.046     1.352 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[0]_i_19/O
                         net (fo=1, routed)           0.000     1.352    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[0]_i_19_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.479 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.479    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[0]_i_7_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.519 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.519    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[0]_i_4_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073     1.592 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[0]_i_3/CO[0]
                         net (fo=4, routed)           0.170     1.763    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/p_0_in5_in
    SLICE_X30Y68         LUT6 (Prop_lut6_I1_O)        0.124     1.887 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[0]_i_1/O
                         net (fo=1, routed)           0.000     1.887    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[0]_i_1_n_0
    SLICE_X30Y68         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.835    -0.600    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X30Y68         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[0]/C
                         clock pessimism              0.000    -0.600    
                         clock uncertainty            0.298    -0.302    
    SLICE_X30Y68         FDCE (Hold_fdce_C_D)         0.121    -0.181    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[0]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  2.067    

Slack (MET) :             2.156ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/DeA1_s_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.551ns (52.909%)  route 0.490ns (47.091%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.598ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.571     0.907    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y66         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[16]/Q
                         net (fo=4, routed)           0.259     1.306    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/slv_reg25_reg[16][16]
    SLICE_X30Y65         LUT4 (Prop_lut4_I2_O)        0.046     1.352 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[0]_i_19/O
                         net (fo=1, routed)           0.000     1.352    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[0]_i_19_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     1.479 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.479    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[0]_i_7_n_0
    SLICE_X30Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.519 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.519    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[0]_i_4_n_0
    SLICE_X30Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073     1.592 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[0]_i_3/CO[0]
                         net (fo=4, routed)           0.232     1.824    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/p_0_in5_in
    SLICE_X31Y66         LUT5 (Prop_lut5_I1_O)        0.124     1.948 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/DeA1_s_i_1/O
                         net (fo=1, routed)           0.000     1.948    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/DeA1_s_i_1_n_0
    SLICE_X31Y66         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/DeA1_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.837    -0.598    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X31Y66         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/DeA1_s_reg/C
                         clock pessimism              0.000    -0.598    
                         clock uncertainty            0.298    -0.300    
    SLICE_X31Y66         FDCE (Hold_fdce_C_D)         0.092    -0.208    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/DeA1_s_reg
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  2.156    

Slack (MET) :             2.157ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.596ns (57.391%)  route 0.442ns (42.609%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.598ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.574     0.910    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y61         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg25_reg[0]/Q
                         net (fo=4, routed)           0.271     1.309    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/slv_reg25_reg[16][0]
    SLICE_X31Y63         LUT4 (Prop_lut4_I1_O)        0.095     1.404 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_31/O
                         net (fo=1, routed)           0.000     1.404    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_31_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.536 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.536    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_10_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.575 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.575    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_4_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     1.651 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_2/CO[0]
                         net (fo=3, routed)           0.171     1.822    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_2_n_3
    SLICE_X31Y66         LUT5 (Prop_lut5_I3_O)        0.126     1.948 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_1/O
                         net (fo=1, routed)           0.000     1.948    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_1_n_0
    SLICE_X31Y66         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.837    -0.598    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X31Y66         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]/C
                         clock pessimism              0.000    -0.598    
                         clock uncertainty            0.298    -0.300    
    SLICE_X31Y66         FDCE (Hold_fdce_C_D)         0.091    -0.209    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  2.157    

Slack (MET) :             2.170ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncState_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.609ns (56.986%)  route 0.460ns (43.014%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -1.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.616ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.555     0.891    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y59         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[0]/Q
                         net (fo=4, routed)           0.229     1.260    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/slv_reg26_reg[16][0]
    SLICE_X40Y61         LUT4 (Prop_lut4_I3_O)        0.046     1.306 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_18/O
                         net (fo=1, routed)           0.000     1.306    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_18_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.438 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.438    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_6_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.477 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     1.553 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_2/CO[0]
                         net (fo=3, routed)           0.149     1.702    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s1
    SLICE_X37Y63         LUT6 (Prop_lut6_I4_O)        0.126     1.828 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncState_s[1]_i_2/O
                         net (fo=2, routed)           0.082     1.910    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncState_s[1]_i_2_n_0
    SLICE_X37Y63         LUT4 (Prop_lut4_I2_O)        0.049     1.959 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncState_s[1]_i_1/O
                         net (fo=1, routed)           0.000     1.959    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncState_s[1]_i_1_n_0
    SLICE_X37Y63         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncState_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.819    -0.616    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X37Y63         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncState_s_reg[1]/C
                         clock pessimism              0.000    -0.616    
                         clock uncertainty            0.298    -0.318    
    SLICE_X37Y63         FDCE (Hold_fdce_C_D)         0.107    -0.211    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncState_s_reg[1]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  2.170    

Slack (MET) :             2.181ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncState_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.605ns (56.825%)  route 0.460ns (43.175%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -1.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.616ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.555     0.891    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y59         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg26_reg[0]/Q
                         net (fo=4, routed)           0.229     1.260    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/slv_reg26_reg[16][0]
    SLICE_X40Y61         LUT4 (Prop_lut4_I3_O)        0.046     1.306 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_18/O
                         net (fo=1, routed)           0.000     1.306    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_18_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.438 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.438    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_6_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.477 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     1.553 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_2/CO[0]
                         net (fo=3, routed)           0.149     1.702    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s1
    SLICE_X37Y63         LUT6 (Prop_lut6_I4_O)        0.126     1.828 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncState_s[1]_i_2/O
                         net (fo=2, routed)           0.082     1.910    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncState_s[1]_i_2_n_0
    SLICE_X37Y63         LUT4 (Prop_lut4_I2_O)        0.045     1.955 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncState_s[0]_i_1/O
                         net (fo=1, routed)           0.000     1.955    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncState_s[0]_i_1_n_0
    SLICE_X37Y63         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncState_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.819    -0.616    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X37Y63         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncState_s_reg[0]/C
                         clock pessimism              0.000    -0.616    
                         clock uncertainty            0.298    -0.318    
    SLICE_X37Y63         FDCE (Hold_fdce_C_D)         0.092    -0.226    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VSyncState_s_reg[0]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             2.235ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.645ns (56.730%)  route 0.492ns (43.270%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.599ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.569     0.905    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y63         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y63         FDRE (Prop_fdre_C_Q)         0.128     1.033 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[16]/Q
                         net (fo=4, routed)           0.245     1.278    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/slv_reg24_reg[31][1]
    SLICE_X27Y65         LUT4 (Prop_lut4_I2_O)        0.095     1.373 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_i_18/O
                         net (fo=1, routed)           0.000     1.373    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_i_18_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.505 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.505    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_6_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.544 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.544    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_3_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     1.620 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_2/CO[0]
                         net (fo=3, routed)           0.131     1.750    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_2_n_3
    SLICE_X31Y67         LUT6 (Prop_lut6_I2_O)        0.126     1.876 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2/O
                         net (fo=18, routed)          0.116     1.993    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2_n_0
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.049     2.042 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[6]_i_1/O
                         net (fo=1, routed)           0.000     2.042    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[6]_i_1_n_0
    SLICE_X31Y67         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.836    -0.599    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X31Y67         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[6]/C
                         clock pessimism              0.000    -0.599    
                         clock uncertainty            0.298    -0.301    
    SLICE_X31Y67         FDCE (Hold_fdce_C_D)         0.107    -0.194    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[6]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  2.235    

Slack (MET) :             2.246ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.641ns (56.577%)  route 0.492ns (43.423%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.599ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.569     0.905    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y63         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y63         FDRE (Prop_fdre_C_Q)         0.128     1.033 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg24_reg[16]/Q
                         net (fo=4, routed)           0.245     1.278    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/slv_reg24_reg[31][1]
    SLICE_X27Y65         LUT4 (Prop_lut4_I2_O)        0.095     1.373 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_i_18/O
                         net (fo=1, routed)           0.000     1.373    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_i_18_n_0
    SLICE_X27Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.505 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.505    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_6_n_0
    SLICE_X27Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.544 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.544    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_3_n_0
    SLICE_X27Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     1.620 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_2/CO[0]
                         net (fo=3, routed)           0.131     1.750    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncDone_s_reg_i_2_n_3
    SLICE_X31Y67         LUT6 (Prop_lut6_I2_O)        0.126     1.876 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2/O
                         net (fo=18, routed)          0.116     1.993    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2_n_0
    SLICE_X31Y67         LUT3 (Prop_lut3_I0_O)        0.045     2.038 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[11]_i_1/O
                         net (fo=1, routed)           0.000     2.038    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[11]_i_1_n_0
    SLICE_X31Y67         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.836    -0.599    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X31Y67         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[11]/C
                         clock pessimism              0.000    -0.599    
                         clock uncertainty            0.298    -0.301    
    SLICE_X31Y67         FDCE (Hold_fdce_C_D)         0.092    -0.209    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[11]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  2.246    





---------------------------------------------------------------------------------------------------
From Clock:  vita_clk_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       25.387ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.387ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (MaxDelay Path 26.936ns)
  Data Path Delay:        1.284ns  (logic 0.419ns (32.627%)  route 0.865ns (67.373%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 26.936ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56                                      0.000     0.000 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X52Y56         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.865     1.284    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X48Y49         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   26.936    26.936    
    SLICE_X48Y49         FDRE (Setup_fdre_C_D)       -0.265    26.671    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         26.671    
                         arrival time                          -1.284    
  -------------------------------------------------------------------
                         slack                                 25.387    

Slack (MET) :             25.390ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (MaxDelay Path 26.936ns)
  Data Path Delay:        1.276ns  (logic 0.478ns (37.461%)  route 0.798ns (62.539%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 26.936ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51                                      0.000     0.000 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.798     1.276    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X44Y51         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   26.936    26.936    
    SLICE_X44Y51         FDRE (Setup_fdre_C_D)       -0.270    26.666    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         26.666    
                         arrival time                          -1.276    
  -------------------------------------------------------------------
                         slack                                 25.390    

Slack (MET) :             25.467ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (MaxDelay Path 26.936ns)
  Data Path Delay:        1.201ns  (logic 0.419ns (34.899%)  route 0.782ns (65.101%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 26.936ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54                                      0.000     0.000 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X55Y54         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.782     1.201    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X45Y51         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   26.936    26.936    
    SLICE_X45Y51         FDRE (Setup_fdre_C_D)       -0.268    26.668    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         26.668    
                         arrival time                          -1.201    
  -------------------------------------------------------------------
                         slack                                 25.467    

Slack (MET) :             25.471ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (MaxDelay Path 26.936ns)
  Data Path Delay:        1.197ns  (logic 0.419ns (35.005%)  route 0.778ns (64.995%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 26.936ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54                                      0.000     0.000 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X55Y54         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.778     1.197    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X48Y49         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   26.936    26.936    
    SLICE_X48Y49         FDRE (Setup_fdre_C_D)       -0.268    26.668    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         26.668    
                         arrival time                          -1.197    
  -------------------------------------------------------------------
                         slack                                 25.471    

Slack (MET) :             25.496ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (MaxDelay Path 26.936ns)
  Data Path Delay:        1.173ns  (logic 0.419ns (35.707%)  route 0.754ns (64.293%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 26.936ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54                                      0.000     0.000 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X55Y54         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.754     1.173    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X49Y51         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   26.936    26.936    
    SLICE_X49Y51         FDRE (Setup_fdre_C_D)       -0.267    26.669    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         26.669    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                 25.496    

Slack (MET) :             25.506ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (MaxDelay Path 26.936ns)
  Data Path Delay:        1.164ns  (logic 0.419ns (35.995%)  route 0.745ns (64.005%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 26.936ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54                                      0.000     0.000 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X55Y54         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.745     1.164    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X49Y51         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   26.936    26.936    
    SLICE_X49Y51         FDRE (Setup_fdre_C_D)       -0.266    26.670    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         26.670    
                         arrival time                          -1.164    
  -------------------------------------------------------------------
                         slack                                 25.506    

Slack (MET) :             25.523ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (MaxDelay Path 26.936ns)
  Data Path Delay:        1.368ns  (logic 0.456ns (33.324%)  route 0.912ns (66.676%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 26.936ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54                                      0.000     0.000 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X55Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.912     1.368    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X50Y49         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   26.936    26.936    
    SLICE_X50Y49         FDRE (Setup_fdre_C_D)       -0.045    26.891    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         26.891    
                         arrival time                          -1.368    
  -------------------------------------------------------------------
                         slack                                 25.523    

Slack (MET) :             25.542ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (MaxDelay Path 26.936ns)
  Data Path Delay:        1.299ns  (logic 0.456ns (35.100%)  route 0.843ns (64.900%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 26.936ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54                                      0.000     0.000 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X55Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.843     1.299    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X45Y51         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   26.936    26.936    
    SLICE_X45Y51         FDRE (Setup_fdre_C_D)       -0.095    26.841    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         26.841    
                         arrival time                          -1.299    
  -------------------------------------------------------------------
                         slack                                 25.542    

Slack (MET) :             25.601ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (MaxDelay Path 26.936ns)
  Data Path Delay:        1.240ns  (logic 0.456ns (36.772%)  route 0.784ns (63.228%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 26.936ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54                                      0.000     0.000 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X55Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.784     1.240    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X48Y49         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   26.936    26.936    
    SLICE_X48Y49         FDRE (Setup_fdre_C_D)       -0.095    26.841    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         26.841    
                         arrival time                          -1.240    
  -------------------------------------------------------------------
                         slack                                 25.601    

Slack (MET) :             25.608ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (MaxDelay Path 26.936ns)
  Data Path Delay:        1.235ns  (logic 0.518ns (41.933%)  route 0.717ns (58.067%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 26.936ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51                                      0.000     0.000 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.717     1.235    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X44Y51         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   26.936    26.936    
    SLICE_X44Y51         FDRE (Setup_fdre_C_D)       -0.093    26.843    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         26.843    
                         arrival time                          -1.235    
  -------------------------------------------------------------------
                         slack                                 25.608    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  vita_clk_1

Setup :         1061  Failing Endpoints,  Worst Slack       -7.944ns,  Total Violation    -5795.702ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.486ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.944ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.106ns  (vita_clk_1 rise@10828.272ns - clk_fpga_0 rise@10828.167ns)
  Data Path Delay:        5.018ns  (logic 1.378ns (27.460%)  route 3.640ns (72.540%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.415ns = ( 10828.688 - 10828.272 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 10831.111 - 10828.167 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10828.167 10828.167 r  
    PS7_X0Y0             PS7                          0.000 10828.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10829.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 10829.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.650 10831.111    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y56         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.456 10831.567 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[4]/Q
                         net (fo=7, routed)           0.823 10832.391    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/slv_reg5_reg[9][4]
    SLICE_X51Y55         LUT6 (Prop_lut6_I1_O)        0.124 10832.515 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/alignstate[2]_i_7/O
                         net (fo=1, routed)           0.000 10832.515    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/alignstate[2]_i_7_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550 10833.064 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/alignstate_reg[2]_i_3/CO[3]
                         net (fo=9, routed)           1.403 10834.467    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CO[0]
    SLICE_X54Y47         LUT5 (Prop_lut5_I0_O)        0.124 10834.591 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_4/O
                         net (fo=1, routed)           0.670 10835.261    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_4_n_0
    SLICE_X54Y47         LUT6 (Prop_lut6_I1_O)        0.124 10835.385 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_1/O
                         net (fo=16, routed)          0.744 10836.129    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr
    SLICE_X53Y50         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                  10828.272 10828.272 r  
    L18                                               0.000 10828.272 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 10828.272    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244 10829.517 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 10830.679    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 10823.179 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 10824.904    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091 10824.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818 10826.813    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918 10827.731 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.956 10828.688    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/vita_clk
    SLICE_X53Y50         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[0]/C
                         clock pessimism              0.000 10828.688    
                         clock uncertainty           -0.298 10828.390    
    SLICE_X53Y50         FDPE (Setup_fdpe_C_CE)      -0.205 10828.185    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[0]
  -------------------------------------------------------------------
                         required time                      10828.184    
                         arrival time                       -10836.129    
  -------------------------------------------------------------------
                         slack                                 -7.944    

Slack (VIOLATED) :        -7.944ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.106ns  (vita_clk_1 rise@10828.272ns - clk_fpga_0 rise@10828.167ns)
  Data Path Delay:        5.018ns  (logic 1.378ns (27.460%)  route 3.640ns (72.540%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.415ns = ( 10828.688 - 10828.272 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 10831.111 - 10828.167 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10828.167 10828.167 r  
    PS7_X0Y0             PS7                          0.000 10828.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10829.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 10829.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.650 10831.111    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y56         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.456 10831.567 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[4]/Q
                         net (fo=7, routed)           0.823 10832.391    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/slv_reg5_reg[9][4]
    SLICE_X51Y55         LUT6 (Prop_lut6_I1_O)        0.124 10832.515 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/alignstate[2]_i_7/O
                         net (fo=1, routed)           0.000 10832.515    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/alignstate[2]_i_7_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550 10833.064 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/alignstate_reg[2]_i_3/CO[3]
                         net (fo=9, routed)           1.403 10834.467    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CO[0]
    SLICE_X54Y47         LUT5 (Prop_lut5_I0_O)        0.124 10834.591 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_4/O
                         net (fo=1, routed)           0.670 10835.261    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_4_n_0
    SLICE_X54Y47         LUT6 (Prop_lut6_I1_O)        0.124 10835.385 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_1/O
                         net (fo=16, routed)          0.744 10836.129    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr
    SLICE_X53Y50         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                  10828.272 10828.272 r  
    L18                                               0.000 10828.272 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 10828.272    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244 10829.517 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 10830.679    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 10823.179 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 10824.904    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091 10824.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818 10826.813    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918 10827.731 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.956 10828.688    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/vita_clk
    SLICE_X53Y50         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[1]/C
                         clock pessimism              0.000 10828.688    
                         clock uncertainty           -0.298 10828.390    
    SLICE_X53Y50         FDPE (Setup_fdpe_C_CE)      -0.205 10828.185    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[1]
  -------------------------------------------------------------------
                         required time                      10828.184    
                         arrival time                       -10836.129    
  -------------------------------------------------------------------
                         slack                                 -7.944    

Slack (VIOLATED) :        -7.944ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.106ns  (vita_clk_1 rise@10828.272ns - clk_fpga_0 rise@10828.167ns)
  Data Path Delay:        5.018ns  (logic 1.378ns (27.460%)  route 3.640ns (72.540%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.415ns = ( 10828.688 - 10828.272 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 10831.111 - 10828.167 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10828.167 10828.167 r  
    PS7_X0Y0             PS7                          0.000 10828.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10829.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 10829.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.650 10831.111    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y56         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.456 10831.567 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[4]/Q
                         net (fo=7, routed)           0.823 10832.391    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/slv_reg5_reg[9][4]
    SLICE_X51Y55         LUT6 (Prop_lut6_I1_O)        0.124 10832.515 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/alignstate[2]_i_7/O
                         net (fo=1, routed)           0.000 10832.515    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/alignstate[2]_i_7_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550 10833.064 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/alignstate_reg[2]_i_3/CO[3]
                         net (fo=9, routed)           1.403 10834.467    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CO[0]
    SLICE_X54Y47         LUT5 (Prop_lut5_I0_O)        0.124 10834.591 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_4/O
                         net (fo=1, routed)           0.670 10835.261    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_4_n_0
    SLICE_X54Y47         LUT6 (Prop_lut6_I1_O)        0.124 10835.385 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_1/O
                         net (fo=16, routed)          0.744 10836.129    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr
    SLICE_X53Y50         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                  10828.272 10828.272 r  
    L18                                               0.000 10828.272 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 10828.272    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244 10829.517 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 10830.679    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 10823.179 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 10824.904    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091 10824.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818 10826.813    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918 10827.731 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.956 10828.688    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/vita_clk
    SLICE_X53Y50         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[2]/C
                         clock pessimism              0.000 10828.688    
                         clock uncertainty           -0.298 10828.390    
    SLICE_X53Y50         FDPE (Setup_fdpe_C_CE)      -0.205 10828.185    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[2]
  -------------------------------------------------------------------
                         required time                      10828.184    
                         arrival time                       -10836.129    
  -------------------------------------------------------------------
                         slack                                 -7.944    

Slack (VIOLATED) :        -7.944ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.106ns  (vita_clk_1 rise@10828.272ns - clk_fpga_0 rise@10828.167ns)
  Data Path Delay:        5.018ns  (logic 1.378ns (27.460%)  route 3.640ns (72.540%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.415ns = ( 10828.688 - 10828.272 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 10831.111 - 10828.167 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10828.167 10828.167 r  
    PS7_X0Y0             PS7                          0.000 10828.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10829.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 10829.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.650 10831.111    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y56         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.456 10831.567 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[4]/Q
                         net (fo=7, routed)           0.823 10832.391    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/slv_reg5_reg[9][4]
    SLICE_X51Y55         LUT6 (Prop_lut6_I1_O)        0.124 10832.515 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/alignstate[2]_i_7/O
                         net (fo=1, routed)           0.000 10832.515    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/alignstate[2]_i_7_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550 10833.064 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/alignstate_reg[2]_i_3/CO[3]
                         net (fo=9, routed)           1.403 10834.467    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CO[0]
    SLICE_X54Y47         LUT5 (Prop_lut5_I0_O)        0.124 10834.591 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_4/O
                         net (fo=1, routed)           0.670 10835.261    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_4_n_0
    SLICE_X54Y47         LUT6 (Prop_lut6_I1_O)        0.124 10835.385 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr[15]_i_1/O
                         net (fo=16, routed)          0.744 10836.129    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr
    SLICE_X53Y50         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                  10828.272 10828.272 r  
    L18                                               0.000 10828.272 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 10828.272    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244 10829.517 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 10830.679    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 10823.179 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 10824.904    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091 10824.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818 10826.813    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918 10827.731 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.956 10828.688    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/vita_clk
    SLICE_X53Y50         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[3]/C
                         clock pessimism              0.000 10828.688    
                         clock uncertainty           -0.298 10828.390    
    SLICE_X53Y50         FDPE (Setup_fdpe_C_CE)      -0.205 10828.185    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/GenCntr_reg[3]
  -------------------------------------------------------------------
                         required time                      10828.184    
                         arrival time                       -10836.129    
  -------------------------------------------------------------------
                         slack                                 -7.944    

Slack (VIOLATED) :        -7.915ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[10]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.106ns  (vita_clk_1 rise@10828.272ns - clk_fpga_0 rise@10828.167ns)
  Data Path Delay:        4.929ns  (logic 1.378ns (27.959%)  route 3.551ns (72.041%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.355ns = ( 10828.627 - 10828.272 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 10831.111 - 10828.167 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10828.167 10828.167 r  
    PS7_X0Y0             PS7                          0.000 10828.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10829.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 10829.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.650 10831.111    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y55         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456 10831.567 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/Q
                         net (fo=7, routed)           0.767 10832.334    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/slv_reg5_reg[9][3]
    SLICE_X49Y58         LUT6 (Prop_lut6_I3_O)        0.124 10832.458 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/alignstate[2]_i_7__3/O
                         net (fo=1, routed)           0.000 10832.458    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/alignstate[2]_i_7__3_n_0
    SLICE_X49Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550 10833.008 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/alignstate_reg[2]_i_3__3/CO[3]
                         net (fo=9, routed)           1.335 10834.343    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CO[0]
    SLICE_X52Y70         LUT5 (Prop_lut5_I0_O)        0.124 10834.467 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr[15]_i_4__3/O
                         net (fo=1, routed)           0.279 10834.746    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr[15]_i_4__3_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I1_O)        0.124 10834.870 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr[15]_i_1__3/O
                         net (fo=16, routed)          1.170 10836.040    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr
    SLICE_X57Y77         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                  10828.272 10828.272 r  
    L18                                               0.000 10828.272 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 10828.272    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244 10829.517 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 10830.679    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 10823.179 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 10824.904    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091 10824.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818 10826.813    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918 10827.731 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.896 10828.628    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/vita_clk
    SLICE_X57Y77         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[10]/C
                         clock pessimism              0.000 10828.628    
                         clock uncertainty           -0.298 10828.330    
    SLICE_X57Y77         FDPE (Setup_fdpe_C_CE)      -0.205 10828.125    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[10]
  -------------------------------------------------------------------
                         required time                      10828.125    
                         arrival time                       -10836.039    
  -------------------------------------------------------------------
                         slack                                 -7.915    

Slack (VIOLATED) :        -7.915ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[11]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.106ns  (vita_clk_1 rise@10828.272ns - clk_fpga_0 rise@10828.167ns)
  Data Path Delay:        4.929ns  (logic 1.378ns (27.959%)  route 3.551ns (72.041%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.355ns = ( 10828.627 - 10828.272 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 10831.111 - 10828.167 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10828.167 10828.167 r  
    PS7_X0Y0             PS7                          0.000 10828.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10829.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 10829.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.650 10831.111    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y55         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456 10831.567 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/Q
                         net (fo=7, routed)           0.767 10832.334    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/slv_reg5_reg[9][3]
    SLICE_X49Y58         LUT6 (Prop_lut6_I3_O)        0.124 10832.458 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/alignstate[2]_i_7__3/O
                         net (fo=1, routed)           0.000 10832.458    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/alignstate[2]_i_7__3_n_0
    SLICE_X49Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550 10833.008 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/alignstate_reg[2]_i_3__3/CO[3]
                         net (fo=9, routed)           1.335 10834.343    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CO[0]
    SLICE_X52Y70         LUT5 (Prop_lut5_I0_O)        0.124 10834.467 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr[15]_i_4__3/O
                         net (fo=1, routed)           0.279 10834.746    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr[15]_i_4__3_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I1_O)        0.124 10834.870 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr[15]_i_1__3/O
                         net (fo=16, routed)          1.170 10836.040    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr
    SLICE_X57Y77         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                  10828.272 10828.272 r  
    L18                                               0.000 10828.272 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 10828.272    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244 10829.517 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 10830.679    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 10823.179 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 10824.904    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091 10824.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818 10826.813    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918 10827.731 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.896 10828.628    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/vita_clk
    SLICE_X57Y77         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[11]/C
                         clock pessimism              0.000 10828.628    
                         clock uncertainty           -0.298 10828.330    
    SLICE_X57Y77         FDPE (Setup_fdpe_C_CE)      -0.205 10828.125    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[11]
  -------------------------------------------------------------------
                         required time                      10828.125    
                         arrival time                       -10836.039    
  -------------------------------------------------------------------
                         slack                                 -7.915    

Slack (VIOLATED) :        -7.915ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[13]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.106ns  (vita_clk_1 rise@10828.272ns - clk_fpga_0 rise@10828.167ns)
  Data Path Delay:        4.929ns  (logic 1.378ns (27.959%)  route 3.551ns (72.041%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.355ns = ( 10828.627 - 10828.272 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 10831.111 - 10828.167 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10828.167 10828.167 r  
    PS7_X0Y0             PS7                          0.000 10828.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10829.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 10829.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.650 10831.111    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y55         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456 10831.567 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/Q
                         net (fo=7, routed)           0.767 10832.334    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/slv_reg5_reg[9][3]
    SLICE_X49Y58         LUT6 (Prop_lut6_I3_O)        0.124 10832.458 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/alignstate[2]_i_7__3/O
                         net (fo=1, routed)           0.000 10832.458    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/alignstate[2]_i_7__3_n_0
    SLICE_X49Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550 10833.008 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/alignstate_reg[2]_i_3__3/CO[3]
                         net (fo=9, routed)           1.335 10834.343    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CO[0]
    SLICE_X52Y70         LUT5 (Prop_lut5_I0_O)        0.124 10834.467 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr[15]_i_4__3/O
                         net (fo=1, routed)           0.279 10834.746    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr[15]_i_4__3_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I1_O)        0.124 10834.870 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr[15]_i_1__3/O
                         net (fo=16, routed)          1.170 10836.040    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr
    SLICE_X57Y77         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                  10828.272 10828.272 r  
    L18                                               0.000 10828.272 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 10828.272    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244 10829.517 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 10830.679    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 10823.179 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 10824.904    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091 10824.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818 10826.813    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918 10827.731 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.896 10828.628    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/vita_clk
    SLICE_X57Y77         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[13]/C
                         clock pessimism              0.000 10828.628    
                         clock uncertainty           -0.298 10828.330    
    SLICE_X57Y77         FDPE (Setup_fdpe_C_CE)      -0.205 10828.125    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[13]
  -------------------------------------------------------------------
                         required time                      10828.125    
                         arrival time                       -10836.039    
  -------------------------------------------------------------------
                         slack                                 -7.915    

Slack (VIOLATED) :        -7.915ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[14]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.106ns  (vita_clk_1 rise@10828.272ns - clk_fpga_0 rise@10828.167ns)
  Data Path Delay:        4.929ns  (logic 1.378ns (27.959%)  route 3.551ns (72.041%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.355ns = ( 10828.627 - 10828.272 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 10831.111 - 10828.167 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10828.167 10828.167 r  
    PS7_X0Y0             PS7                          0.000 10828.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10829.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 10829.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.650 10831.111    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y55         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456 10831.567 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/Q
                         net (fo=7, routed)           0.767 10832.334    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/slv_reg5_reg[9][3]
    SLICE_X49Y58         LUT6 (Prop_lut6_I3_O)        0.124 10832.458 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/alignstate[2]_i_7__3/O
                         net (fo=1, routed)           0.000 10832.458    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/alignstate[2]_i_7__3_n_0
    SLICE_X49Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550 10833.008 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/alignstate_reg[2]_i_3__3/CO[3]
                         net (fo=9, routed)           1.335 10834.343    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CO[0]
    SLICE_X52Y70         LUT5 (Prop_lut5_I0_O)        0.124 10834.467 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr[15]_i_4__3/O
                         net (fo=1, routed)           0.279 10834.746    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr[15]_i_4__3_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I1_O)        0.124 10834.870 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr[15]_i_1__3/O
                         net (fo=16, routed)          1.170 10836.040    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr
    SLICE_X57Y77         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                  10828.272 10828.272 r  
    L18                                               0.000 10828.272 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 10828.272    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244 10829.517 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 10830.679    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 10823.179 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 10824.904    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091 10824.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818 10826.813    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918 10827.731 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.896 10828.628    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/vita_clk
    SLICE_X57Y77         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[14]/C
                         clock pessimism              0.000 10828.628    
                         clock uncertainty           -0.298 10828.330    
    SLICE_X57Y77         FDPE (Setup_fdpe_C_CE)      -0.205 10828.125    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[14]
  -------------------------------------------------------------------
                         required time                      10828.125    
                         arrival time                       -10836.039    
  -------------------------------------------------------------------
                         slack                                 -7.915    

Slack (VIOLATED) :        -7.915ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.106ns  (vita_clk_1 rise@10828.272ns - clk_fpga_0 rise@10828.167ns)
  Data Path Delay:        4.929ns  (logic 1.378ns (27.959%)  route 3.551ns (72.041%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.355ns = ( 10828.627 - 10828.272 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 10831.111 - 10828.167 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10828.167 10828.167 r  
    PS7_X0Y0             PS7                          0.000 10828.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10829.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 10829.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.650 10831.111    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y55         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456 10831.567 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/Q
                         net (fo=7, routed)           0.767 10832.334    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/slv_reg5_reg[9][3]
    SLICE_X49Y58         LUT6 (Prop_lut6_I3_O)        0.124 10832.458 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/alignstate[2]_i_7__3/O
                         net (fo=1, routed)           0.000 10832.458    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/alignstate[2]_i_7__3_n_0
    SLICE_X49Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550 10833.008 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/alignstate_reg[2]_i_3__3/CO[3]
                         net (fo=9, routed)           1.335 10834.343    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CO[0]
    SLICE_X52Y70         LUT5 (Prop_lut5_I0_O)        0.124 10834.467 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr[15]_i_4__3/O
                         net (fo=1, routed)           0.279 10834.746    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr[15]_i_4__3_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I1_O)        0.124 10834.870 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr[15]_i_1__3/O
                         net (fo=16, routed)          1.170 10836.040    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr
    SLICE_X57Y77         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                  10828.272 10828.272 r  
    L18                                               0.000 10828.272 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 10828.272    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244 10829.517 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 10830.679    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 10823.179 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 10824.904    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091 10824.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818 10826.813    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918 10827.731 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.896 10828.628    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/vita_clk
    SLICE_X57Y77         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[3]/C
                         clock pessimism              0.000 10828.628    
                         clock uncertainty           -0.298 10828.330    
    SLICE_X57Y77         FDPE (Setup_fdpe_C_CE)      -0.205 10828.125    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[3]
  -------------------------------------------------------------------
                         required time                      10828.125    
                         arrival time                       -10836.039    
  -------------------------------------------------------------------
                         slack                                 -7.915    

Slack (VIOLATED) :        -7.915ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[9]/CE
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.106ns  (vita_clk_1 rise@10828.272ns - clk_fpga_0 rise@10828.167ns)
  Data Path Delay:        4.929ns  (logic 1.378ns (27.959%)  route 3.551ns (72.041%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.355ns = ( 10828.627 - 10828.272 ) 
    Source Clock Delay      (SCD):    2.944ns = ( 10831.111 - 10828.167 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10828.167 10828.167 r  
    PS7_X0Y0             PS7                          0.000 10828.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10829.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 10829.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.650 10831.111    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y55         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.456 10831.567 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[3]/Q
                         net (fo=7, routed)           0.767 10832.334    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/slv_reg5_reg[9][3]
    SLICE_X49Y58         LUT6 (Prop_lut6_I3_O)        0.124 10832.458 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/alignstate[2]_i_7__3/O
                         net (fo=1, routed)           0.000 10832.458    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/alignstate[2]_i_7__3_n_0
    SLICE_X49Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550 10833.008 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/alignstate_reg[2]_i_3__3/CO[3]
                         net (fo=9, routed)           1.335 10834.343    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CO[0]
    SLICE_X52Y70         LUT5 (Prop_lut5_I0_O)        0.124 10834.467 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr[15]_i_4__3/O
                         net (fo=1, routed)           0.279 10834.746    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr[15]_i_4__3_n_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I1_O)        0.124 10834.870 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr[15]_i_1__3/O
                         net (fo=16, routed)          1.170 10836.040    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr
    SLICE_X57Y77         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                  10828.272 10828.272 r  
    L18                                               0.000 10828.272 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 10828.272    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244 10829.517 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 10830.679    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 10823.179 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 10824.904    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091 10824.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818 10826.813    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918 10827.731 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.896 10828.628    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/vita_clk
    SLICE_X57Y77         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[9]/C
                         clock pessimism              0.000 10828.628    
                         clock uncertainty           -0.298 10828.330    
    SLICE_X57Y77         FDPE (Setup_fdpe_C_CE)      -0.205 10828.125    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/GenCntr_reg[9]
  -------------------------------------------------------------------
                         required time                      10828.125    
                         arrival time                       -10836.039    
  -------------------------------------------------------------------
                         slack                                 -7.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg57_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.507%)  route 0.162ns (46.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.325ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.545     0.881    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y77         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg57_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg57_reg[0]/Q
                         net (fo=2, routed)           0.162     1.183    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/slv_reg57_reg[31][0]
    SLICE_X50Y77         LUT6 (Prop_lut6_I3_O)        0.045     1.228 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.228    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/p_0_in__0[0]
    SLICE_X50Y77         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.366     0.325    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/vita_clk
    SLICE_X50Y77         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[0]/C
                         clock pessimism              0.000     0.325    
                         clock uncertainty            0.298     0.623    
    SLICE_X50Y77         FDPE (Hold_fdpe_C_D)         0.120     0.743    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[6][9]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.924%)  route 0.187ns (57.076%))
  Logic Levels:           0  
  Clock Path Skew:        -0.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.338ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.555     0.891    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y55         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[7]/Q
                         net (fo=7, routed)           0.187     1.219    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/slv_reg5_reg[9][7]
    SLICE_X50Y55         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[6][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.379     0.338    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/vita_clk
    SLICE_X50Y55         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[6][9]/C
                         clock pessimism              0.000     0.338    
                         clock uncertainty            0.298     0.636    
    SLICE_X50Y55         FDCE (Hold_fdce_C_D)         0.059     0.695    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[6][9]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg56_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[27]/D
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.871%)  route 0.203ns (52.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.328ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.548     0.884    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y81         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg56_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg56_reg[6]/Q
                         net (fo=35, routed)          0.203     1.227    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/slv_reg56_reg[16][5]
    SLICE_X51Y80         LUT6 (Prop_lut6_I2_O)        0.045     1.272 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter[27]_i_1/O
                         net (fo=1, routed)           0.000     1.272    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/p_0_in__0[27]
    SLICE_X51Y80         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.369     0.328    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/vita_clk
    SLICE_X51Y80         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[27]/C
                         clock pessimism              0.000     0.328    
                         clock uncertainty            0.298     0.626    
    SLICE_X51Y80         FDPE (Hold_fdpe_C_D)         0.092     0.718    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[7][9]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.110%)  route 0.229ns (61.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.337ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.554     0.890    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y57         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[6]/Q
                         net (fo=7, routed)           0.229     1.260    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/slv_reg5_reg[9][6]
    SLICE_X52Y58         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[7][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.378     0.337    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/vita_clk
    SLICE_X52Y58         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[7][9]/C
                         clock pessimism              0.000     0.337    
                         clock uncertainty            0.298     0.635    
    SLICE_X52Y58         FDCE (Hold_fdce_C_D)         0.070     0.705    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[7][9]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg56_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[20]/D
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.748%)  route 0.204ns (52.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.328ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.548     0.884    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y81         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg56_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg56_reg[6]/Q
                         net (fo=35, routed)          0.204     1.228    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/slv_reg56_reg[16][5]
    SLICE_X51Y80         LUT6 (Prop_lut6_I2_O)        0.045     1.273 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter[20]_i_1/O
                         net (fo=1, routed)           0.000     1.273    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/p_0_in__0[20]
    SLICE_X51Y80         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.369     0.328    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/vita_clk
    SLICE_X51Y80         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[20]/C
                         clock pessimism              0.000     0.328    
                         clock uncertainty            0.298     0.626    
    SLICE_X51Y80         FDPE (Hold_fdpe_C_D)         0.091     0.717    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[4][9]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.764%)  route 0.253ns (64.236%))
  Logic Levels:           0  
  Clock Path Skew:        -0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.337ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.551     0.887    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y58         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[9]/Q
                         net (fo=7, routed)           0.253     1.281    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/slv_reg5_reg[9][9]
    SLICE_X50Y58         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[4][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.378     0.337    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/vita_clk
    SLICE_X50Y58         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[4][9]/C
                         clock pessimism              0.000     0.337    
                         clock uncertainty            0.298     0.635    
    SLICE_X50Y58         FDCE (Hold_fdce_C_D)         0.083     0.718    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[4][9]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[2][9]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.637%)  route 0.255ns (64.363%))
  Logic Levels:           0  
  Clock Path Skew:        -0.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.337ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.554     0.890    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y58         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y58         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[1]/Q
                         net (fo=7, routed)           0.255     1.285    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/slv_reg5_reg[9][1]
    SLICE_X50Y59         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.378     0.337    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/vita_clk
    SLICE_X50Y59         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[2][9]/C
                         clock pessimism              0.000     0.337    
                         clock uncertainty            0.298     0.635    
    SLICE_X50Y59         FDCE (Hold_fdce_C_D)         0.085     0.720    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[2][9]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[3][9]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.519%)  route 0.256ns (64.481%))
  Logic Levels:           0  
  Clock Path Skew:        -0.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.337ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.554     0.890    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y58         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y58         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg5_reg[0]/Q
                         net (fo=7, routed)           0.256     1.287    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/slv_reg5_reg[9][0]
    SLICE_X50Y58         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.378     0.337    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/vita_clk
    SLICE_X50Y58         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[3][9]/C
                         clock pessimism              0.000     0.337    
                         clock uncertainty            0.298     0.635    
    SLICE_X50Y58         FDCE (Hold_fdce_C_D)         0.085     0.720    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[3][9]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg57_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.226ns (55.575%)  route 0.181ns (44.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.326ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.545     0.881    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y77         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg57_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDRE (Prop_fdre_C_Q)         0.128     1.009 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg57_reg[7]/Q
                         net (fo=2, routed)           0.181     1.189    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/slv_reg57_reg[31][7]
    SLICE_X51Y78         LUT6 (Prop_lut6_I3_O)        0.098     1.287 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.287    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/p_0_in__0[7]
    SLICE_X51Y78         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.367     0.326    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/vita_clk
    SLICE_X51Y78         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[7]/C
                         clock pessimism              0.000     0.326    
                         clock uncertainty            0.298     0.624    
    SLICE_X51Y78         FDPE (Hold_fdpe_C_D)         0.092     0.716    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg57_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (55.020%)  route 0.171ns (44.980%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.310ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.567     0.903    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y79         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg57_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg57_reg[11]/Q
                         net (fo=2, routed)           0.171     1.237    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/slv_reg57_reg[31][11]
    SLICE_X56Y80         LUT6 (Prop_lut6_I3_O)        0.045     1.282 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter[11]_i_1/O
                         net (fo=1, routed)           0.000     1.282    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/p_0_in__0[11]
    SLICE_X56Y80         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.351     0.310    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/vita_clk
    SLICE_X56Y80         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[11]/C
                         clock pessimism              0.000     0.310    
                         clock uncertainty            0.298     0.608    
    SLICE_X56Y80         FDPE (Hold_fdpe_C_D)         0.091     0.699    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_triggergenerator/FPScounter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.584    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  vita_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        2.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.878ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vita_clk_1 rise@26.936ns - clk_out1_design_1_clk_wiz_0_0_1 rise@20.202ns)
  Data Path Delay:        5.634ns  (logic 0.580ns (10.295%)  route 5.054ns (89.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.370ns = ( 27.306 - 26.936 ) 
    Source Clock Delay      (SCD):    -1.089ns = ( 19.113 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.202    20.202 r  
    L18                                               0.000    20.202 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    20.202    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.509 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.794    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    15.388 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.277    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.378 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.735    19.113    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X72Y49         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDRE (Prop_fdre_C_Q)         0.456    19.569 r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=83, routed)          5.054    24.623    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_wr_inst/gen_pipe_bit[1].pipe_bit_inst/rst
    SLICE_X57Y52         LUT6 (Prop_lut6_I4_O)        0.124    24.747 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_wr_inst/gen_pipe_bit[1].pipe_bit_inst/gen_rst_ic.fifo_wr_rst_i_i_1/O
                         net (fo=1, routed)           0.000    24.747    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_wr_inst_n_1
    SLICE_X57Y52         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.911    27.306    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X57Y52         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_i_reg/C
                         clock pessimism              0.453    27.759    
                         clock uncertainty           -0.064    27.695    
    SLICE_X57Y52         FDRE (Setup_fdre_C_D)        0.032    27.727    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_i_reg
  -------------------------------------------------------------------
                         required time                         27.727    
                         arrival time                         -24.747    
  -------------------------------------------------------------------
                         slack                                  2.980    

Slack (MET) :             4.900ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.739ns  (logic 0.456ns (26.218%)  route 1.283ns (73.782%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49                                      0.000     0.000 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           1.283     1.739    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[10]
    SLICE_X52Y56         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X52Y56         FDRE (Setup_fdre_C_D)       -0.095     6.639    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          6.639    
                         arrival time                          -1.739    
  -------------------------------------------------------------------
                         slack                                  4.900    

Slack (MET) :             5.245ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.219ns  (logic 0.419ns (34.373%)  route 0.800ns (65.627%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49                                      0.000     0.000 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.800     1.219    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[11]
    SLICE_X52Y59         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X52Y59         FDRE (Setup_fdre_C_D)       -0.270     6.464    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          6.464    
                         arrival time                          -1.219    
  -------------------------------------------------------------------
                         slack                                  5.245    

Slack (MET) :             5.294ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.222ns  (logic 0.419ns (34.280%)  route 0.803ns (65.720%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52                                      0.000     0.000 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.803     1.222    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X50Y56         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X50Y56         FDRE (Setup_fdre_C_D)       -0.218     6.516    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.516    
                         arrival time                          -1.222    
  -------------------------------------------------------------------
                         slack                                  5.294    

Slack (MET) :             5.316ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.150ns  (logic 0.419ns (36.429%)  route 0.731ns (63.571%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49                                      0.000     0.000 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.731     1.150    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X59Y51         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X59Y51         FDRE (Setup_fdre_C_D)       -0.268     6.466    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.466    
                         arrival time                          -1.150    
  -------------------------------------------------------------------
                         slack                                  5.316    

Slack (MET) :             5.335ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.304ns  (logic 0.518ns (39.727%)  route 0.786ns (60.273%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46                                      0.000     0.000 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X54Y46         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.786     1.304    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X56Y52         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X56Y52         FDRE (Setup_fdre_C_D)       -0.095     6.639    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.639    
                         arrival time                          -1.304    
  -------------------------------------------------------------------
                         slack                                  5.335    

Slack (MET) :             5.336ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.306ns  (logic 0.456ns (34.925%)  route 0.850ns (65.075%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49                                      0.000     0.000 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.850     1.306    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X56Y52         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X56Y52         FDRE (Setup_fdre_C_D)       -0.092     6.642    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.642    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                  5.336    

Slack (MET) :             5.341ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.129ns  (logic 0.478ns (42.348%)  route 0.651ns (57.652%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46                                      0.000     0.000 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X54Y46         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.651     1.129    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X56Y52         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X56Y52         FDRE (Setup_fdre_C_D)       -0.264     6.470    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.470    
                         arrival time                          -1.129    
  -------------------------------------------------------------------
                         slack                                  5.341    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.097ns  (logic 0.419ns (38.203%)  route 0.678ns (61.797%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48                                      0.000     0.000 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.678     1.097    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X57Y52         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X57Y52         FDRE (Setup_fdre_C_D)       -0.270     6.464    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.464    
                         arrival time                          -1.097    
  -------------------------------------------------------------------
                         slack                                  5.367    

Slack (MET) :             5.386ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.083ns  (logic 0.419ns (38.688%)  route 0.664ns (61.312%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48                                      0.000     0.000 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.664     1.083    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X59Y51         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X59Y51         FDRE (Setup_fdre_C_D)       -0.265     6.469    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.469    
                         arrival time                          -1.083    
  -------------------------------------------------------------------
                         slack                                  5.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.137ns  (logic 0.186ns (8.704%)  route 1.951ns (91.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.321ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.589    -0.476    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X72Y49         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=83, routed)          1.951     1.616    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_wr_inst/gen_pipe_bit[1].pipe_bit_inst/rst
    SLICE_X57Y52         LUT6 (Prop_lut6_I4_O)        0.045     1.661 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_wr_inst/gen_pipe_bit[1].pipe_bit_inst/gen_rst_ic.fifo_wr_rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.661    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_wr_inst_n_1
    SLICE_X57Y52         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.362     0.321    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X57Y52         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_i_reg/C
                         clock pessimism              0.370     0.691    
    SLICE_X57Y52         FDRE (Hold_fdre_C_D)         0.092     0.783    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_i_reg
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.878    





---------------------------------------------------------------------------------------------------
From Clock:  CLKDIV_c_0
  To Clock:  vita_clk_1

Setup :           55  Failing Endpoints,  Worst Slack       -4.360ns,  Total Violation     -227.555ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.832ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.360ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.016ns  (vita_clk_1 rise@26.936ns - CLKDIV_c_0 rise@26.920ns)
  Data Path Delay:        1.087ns  (logic 0.456ns (41.957%)  route 0.631ns (58.043%))
  Logic Levels:           0  
  Clock Path Skew:        -3.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.364ns = ( 27.300 - 26.936 ) 
    Source Clock Delay      (SCD):    3.415ns = ( 30.335 - 26.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     26.920    26.920 r  
    M19                                               0.000    26.920 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    26.920    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905    27.825 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    28.335    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    29.367 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.968    30.335    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/CLKDIV
    SLICE_X83Y61         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y61         FDCE (Prop_fdce_C_Q)         0.456    30.791 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[3]/Q
                         net (fo=1, routed)           0.631    31.422    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/nomuxgen.SYNC_DATA_reg[9][3]
    SLICE_X81Y58         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.905    27.300    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/vita_clk
    SLICE_X81Y58         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][3]/C
                         clock pessimism              0.000    27.300    
                         clock uncertainty           -0.157    27.143    
    SLICE_X81Y58         FDRE (Setup_fdre_C_D)       -0.081    27.062    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][3]
  -------------------------------------------------------------------
                         required time                         27.062    
                         arrival time                         -31.422    
  -------------------------------------------------------------------
                         slack                                 -4.360    

Slack (VIOLATED) :        -4.343ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.016ns  (vita_clk_1 rise@26.936ns - CLKDIV_c_0 rise@26.920ns)
  Data Path Delay:        1.068ns  (logic 0.456ns (42.696%)  route 0.612ns (57.304%))
  Logic Levels:           0  
  Clock Path Skew:        -3.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.364ns = ( 27.300 - 26.936 ) 
    Source Clock Delay      (SCD):    3.417ns = ( 30.337 - 26.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     26.920    26.920 r  
    M19                                               0.000    26.920 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    26.920    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905    27.825 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    28.335    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    29.367 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.970    30.337    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV
    SLICE_X81Y57         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y57         FDCE (Prop_fdce_C_Q)         0.456    30.793 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[9]/Q
                         net (fo=1, routed)           0.612    31.405    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/nomuxgen.SYNC_DATA_reg[9][9]
    SLICE_X80Y57         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.905    27.300    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/vita_clk
    SLICE_X80Y57         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][9]/C
                         clock pessimism              0.000    27.300    
                         clock uncertainty           -0.157    27.143    
    SLICE_X80Y57         FDRE (Setup_fdre_C_D)       -0.081    27.062    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][9]
  -------------------------------------------------------------------
                         required time                         27.062    
                         arrival time                         -31.405    
  -------------------------------------------------------------------
                         slack                                 -4.343    

Slack (VIOLATED) :        -4.336ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.016ns  (vita_clk_1 rise@26.936ns - CLKDIV_c_0 rise@26.920ns)
  Data Path Delay:        1.053ns  (logic 0.456ns (43.285%)  route 0.597ns (56.715%))
  Logic Levels:           0  
  Clock Path Skew:        -3.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.363ns = ( 27.299 - 26.936 ) 
    Source Clock Delay      (SCD):    3.412ns = ( 30.332 - 26.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     26.920    26.920 r  
    M19                                               0.000    26.920 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    26.920    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905    27.825 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    28.335    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    29.367 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.965    30.332    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV
    SLICE_X88Y60         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y60         FDCE (Prop_fdce_C_Q)         0.456    30.788 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[2]/Q
                         net (fo=1, routed)           0.597    31.386    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/nomuxgen.SYNC_DATA_reg[9][2]
    SLICE_X80Y60         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.904    27.299    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/vita_clk
    SLICE_X80Y60         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][2]/C
                         clock pessimism              0.000    27.299    
                         clock uncertainty           -0.157    27.142    
    SLICE_X80Y60         FDRE (Setup_fdre_C_D)       -0.093    27.049    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][2]
  -------------------------------------------------------------------
                         required time                         27.049    
                         arrival time                         -31.386    
  -------------------------------------------------------------------
                         slack                                 -4.336    

Slack (VIOLATED) :        -4.334ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.016ns  (vita_clk_1 rise@26.936ns - CLKDIV_c_0 rise@26.920ns)
  Data Path Delay:        1.049ns  (logic 0.456ns (43.463%)  route 0.593ns (56.537%))
  Logic Levels:           0  
  Clock Path Skew:        -3.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.362ns = ( 27.298 - 26.936 ) 
    Source Clock Delay      (SCD):    3.411ns = ( 30.331 - 26.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     26.920    26.920 r  
    M19                                               0.000    26.920 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    26.920    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905    27.825 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    28.335    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    29.367 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.964    30.331    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV
    SLICE_X88Y61         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y61         FDCE (Prop_fdce_C_Q)         0.456    30.787 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[1]/Q
                         net (fo=1, routed)           0.593    31.381    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/nomuxgen.SYNC_DATA_reg[9][1]
    SLICE_X81Y61         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.903    27.298    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/vita_clk
    SLICE_X81Y61         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][1]/C
                         clock pessimism              0.000    27.298    
                         clock uncertainty           -0.157    27.141    
    SLICE_X81Y61         FDRE (Setup_fdre_C_D)       -0.095    27.046    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][1]
  -------------------------------------------------------------------
                         required time                         27.046    
                         arrival time                         -31.381    
  -------------------------------------------------------------------
                         slack                                 -4.334    

Slack (VIOLATED) :        -4.330ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.016ns  (vita_clk_1 rise@26.936ns - CLKDIV_c_0 rise@26.920ns)
  Data Path Delay:        1.069ns  (logic 0.456ns (42.672%)  route 0.613ns (57.328%))
  Logic Levels:           0  
  Clock Path Skew:        -3.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.350ns = ( 27.286 - 26.936 ) 
    Source Clock Delay      (SCD):    3.403ns = ( 30.323 - 26.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     26.920    26.920 r  
    M19                                               0.000    26.920 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    26.920    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905    27.825 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    28.335    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    29.367 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.956    30.323    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV
    SLICE_X89Y68         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y68         FDCE (Prop_fdce_C_Q)         0.456    30.779 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[0]/Q
                         net (fo=1, routed)           0.613    31.392    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/nomuxgen.SYNC_DATA_reg[9][0]
    SLICE_X88Y68         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.891    27.286    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/vita_clk
    SLICE_X88Y68         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][0]/C
                         clock pessimism              0.000    27.286    
                         clock uncertainty           -0.157    27.129    
    SLICE_X88Y68         FDRE (Setup_fdre_C_D)       -0.067    27.062    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][0]
  -------------------------------------------------------------------
                         required time                         27.062    
                         arrival time                         -31.392    
  -------------------------------------------------------------------
                         slack                                 -4.330    

Slack (VIOLATED) :        -4.289ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.016ns  (vita_clk_1 rise@26.936ns - CLKDIV_c_0 rise@26.920ns)
  Data Path Delay:        1.055ns  (logic 0.456ns (43.235%)  route 0.599ns (56.765%))
  Logic Levels:           0  
  Clock Path Skew:        -3.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.350ns = ( 27.286 - 26.936 ) 
    Source Clock Delay      (SCD):    3.403ns = ( 30.323 - 26.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     26.920    26.920 r  
    M19                                               0.000    26.920 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    26.920    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905    27.825 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    28.335    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    29.367 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.956    30.323    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/CLKDIV
    SLICE_X89Y68         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y68         FDCE (Prop_fdce_C_Q)         0.456    30.779 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[7]/Q
                         net (fo=1, routed)           0.599    31.378    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/nomuxgen.SYNC_DATA_reg[9][7]
    SLICE_X88Y68         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.891    27.286    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/vita_clk
    SLICE_X88Y68         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][7]/C
                         clock pessimism              0.000    27.286    
                         clock uncertainty           -0.157    27.129    
    SLICE_X88Y68         FDRE (Setup_fdre_C_D)       -0.040    27.089    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][7]
  -------------------------------------------------------------------
                         required time                         27.089    
                         arrival time                         -31.378    
  -------------------------------------------------------------------
                         slack                                 -4.289    

Slack (VIOLATED) :        -4.262ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/Ack_int_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/AckPipe_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.016ns  (vita_clk_1 rise@26.936ns - CLKDIV_c_0 rise@26.920ns)
  Data Path Delay:        1.012ns  (logic 0.456ns (45.060%)  route 0.556ns (54.940%))
  Logic Levels:           0  
  Clock Path Skew:        -3.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.358ns = ( 27.294 - 26.936 ) 
    Source Clock Delay      (SCD):    3.420ns = ( 30.340 - 26.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     26.920    26.920 r  
    M19                                               0.000    26.920 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    26.920    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905    27.825 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    28.335    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    29.367 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.973    30.340    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV
    SLICE_X63Y61         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/Ack_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDCE (Prop_fdce_C_Q)         0.456    30.796 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/Ack_int_reg/Q
                         net (fo=2, routed)           0.556    31.352    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/D[0]
    SLICE_X65Y68         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/AckPipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.899    27.294    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/vita_clk
    SLICE_X65Y68         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/AckPipe_reg[0]/C
                         clock pessimism              0.000    27.294    
                         clock uncertainty           -0.157    27.137    
    SLICE_X65Y68         FDCE (Setup_fdce_C_D)       -0.047    27.090    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/AckPipe_reg[0]
  -------------------------------------------------------------------
                         required time                         27.090    
                         arrival time                         -31.352    
  -------------------------------------------------------------------
                         slack                                 -4.262    

Slack (VIOLATED) :        -4.261ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.016ns  (vita_clk_1 rise@26.936ns - CLKDIV_c_0 rise@26.920ns)
  Data Path Delay:        1.010ns  (logic 0.518ns (51.306%)  route 0.492ns (48.694%))
  Logic Levels:           0  
  Clock Path Skew:        -3.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.364ns = ( 27.300 - 26.936 ) 
    Source Clock Delay      (SCD):    3.413ns = ( 30.333 - 26.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     26.920    26.920 r  
    M19                                               0.000    26.920 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    26.920    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905    27.825 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    28.335    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    29.367 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.966    30.333    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV
    SLICE_X86Y58         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y58         FDCE (Prop_fdce_C_Q)         0.518    30.851 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[7]/Q
                         net (fo=1, routed)           0.492    31.343    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/nomuxgen.SYNC_DATA_reg[9][7]
    SLICE_X81Y58         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.905    27.300    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/vita_clk
    SLICE_X81Y58         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][7]/C
                         clock pessimism              0.000    27.300    
                         clock uncertainty           -0.157    27.143    
    SLICE_X81Y58         FDRE (Setup_fdre_C_D)       -0.061    27.082    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][7]
  -------------------------------------------------------------------
                         required time                         27.082    
                         arrival time                         -31.343    
  -------------------------------------------------------------------
                         slack                                 -4.261    

Slack (VIOLATED) :        -4.257ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.016ns  (vita_clk_1 rise@26.936ns - CLKDIV_c_0 rise@26.920ns)
  Data Path Delay:        0.974ns  (logic 0.456ns (46.794%)  route 0.518ns (53.206%))
  Logic Levels:           0  
  Clock Path Skew:        -3.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.362ns = ( 27.298 - 26.936 ) 
    Source Clock Delay      (SCD):    3.411ns = ( 30.331 - 26.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     26.920    26.920 r  
    M19                                               0.000    26.920 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    26.920    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905    27.825 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    28.335    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    29.367 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.964    30.331    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV
    SLICE_X88Y61         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y61         FDCE (Prop_fdce_C_Q)         0.456    30.787 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[8]/Q
                         net (fo=1, routed)           0.518    31.306    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/nomuxgen.SYNC_DATA_reg[9][8]
    SLICE_X81Y61         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.903    27.298    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/vita_clk
    SLICE_X81Y61         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][8]/C
                         clock pessimism              0.000    27.298    
                         clock uncertainty           -0.157    27.141    
    SLICE_X81Y61         FDRE (Setup_fdre_C_D)       -0.092    27.049    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][8]
  -------------------------------------------------------------------
                         required time                         27.049    
                         arrival time                         -31.306    
  -------------------------------------------------------------------
                         slack                                 -4.257    

Slack (VIOLATED) :        -4.254ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.016ns  (vita_clk_1 rise@26.936ns - CLKDIV_c_0 rise@26.920ns)
  Data Path Delay:        0.980ns  (logic 0.456ns (46.538%)  route 0.524ns (53.462%))
  Logic Levels:           0  
  Clock Path Skew:        -3.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.355ns = ( 27.291 - 26.936 ) 
    Source Clock Delay      (SCD):    3.407ns = ( 30.327 - 26.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     26.920    26.920 r  
    M19                                               0.000    26.920 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    26.920    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905    27.825 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    28.335    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    29.367 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.960    30.327    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV
    SLICE_X80Y68         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y68         FDCE (Prop_fdce_C_Q)         0.456    30.783 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[7]/Q
                         net (fo=1, routed)           0.524    31.307    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/nomuxgen.SYNC_DATA_reg[9][7]
    SLICE_X81Y68         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.896    27.291    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/vita_clk
    SLICE_X81Y68         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][7]/C
                         clock pessimism              0.000    27.291    
                         clock uncertainty           -0.157    27.134    
    SLICE_X81Y68         FDRE (Setup_fdre_C_D)       -0.081    27.053    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][7]
  -------------------------------------------------------------------
                         required time                         27.053    
                         arrival time                         -31.307    
  -------------------------------------------------------------------
                         slack                                 -4.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.302ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.308     1.119    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/CLKDIV
    SLICE_X85Y71         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDCE (Prop_fdce_C_Q)         0.141     1.260 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[8]/Q
                         net (fo=1, routed)           0.101     1.361    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/nomuxgen.SYNC_DATA_reg[9][8]
    SLICE_X83Y71         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.343     0.302    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/vita_clk
    SLICE_X83Y71         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][8]/C
                         clock pessimism              0.000     0.302    
                         clock uncertainty            0.157     0.459    
    SLICE_X83Y71         FDRE (Hold_fdre_C_D)         0.070     0.529    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -0.529    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.304ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.308     1.119    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/CLKDIV
    SLICE_X89Y68         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y68         FDCE (Prop_fdce_C_Q)         0.141     1.260 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[1]/Q
                         net (fo=1, routed)           0.110     1.370    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/nomuxgen.SYNC_DATA_reg[9][1]
    SLICE_X88Y68         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.345     0.304    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/vita_clk
    SLICE_X88Y68         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][1]/C
                         clock pessimism              0.000     0.304    
                         clock uncertainty            0.157     0.461    
    SLICE_X88Y68         FDRE (Hold_fdre_C_D)         0.076     0.537    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.278ns
    Source Clock Delay      (SCD):    1.093ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.282     1.093    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/CLKDIV
    SLICE_X95Y68         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y68         FDCE (Prop_fdce_C_Q)         0.141     1.234 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[0]/Q
                         net (fo=1, routed)           0.110     1.344    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/nomuxgen.SYNC_DATA_reg[9][0]
    SLICE_X95Y67         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.319     0.278    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/vita_clk
    SLICE_X95Y67         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][0]/C
                         clock pessimism              0.000     0.278    
                         clock uncertainty            0.157     0.435    
    SLICE_X95Y67         FDRE (Hold_fdre_C_D)         0.070     0.505    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.505    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.313ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.318     1.129    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/CLKDIV
    SLICE_X81Y57         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y57         FDCE (Prop_fdce_C_Q)         0.141     1.270 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[9]/Q
                         net (fo=1, routed)           0.114     1.384    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/nomuxgen.SYNC_DATA_reg[9][9]
    SLICE_X83Y58         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.354     0.313    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/vita_clk
    SLICE_X83Y58         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][9]/C
                         clock pessimism              0.000     0.313    
                         clock uncertainty            0.157     0.470    
    SLICE_X83Y58         FDRE (Hold_fdre_C_D)         0.075     0.545    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -0.545    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.285ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.287     1.098    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV
    SLICE_X95Y61         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y61         FDCE (Prop_fdce_C_Q)         0.141     1.239 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[5]/Q
                         net (fo=1, routed)           0.115     1.354    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/nomuxgen.SYNC_DATA_reg[9][5]
    SLICE_X95Y59         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.326     0.285    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/vita_clk
    SLICE_X95Y59         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][5]/C
                         clock pessimism              0.000     0.285    
                         clock uncertainty            0.157     0.442    
    SLICE_X95Y59         FDRE (Hold_fdre_C_D)         0.072     0.514    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -0.514    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.313ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.317     1.128    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV
    SLICE_X85Y58         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y58         FDCE (Prop_fdce_C_Q)         0.141     1.269 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[0]/Q
                         net (fo=1, routed)           0.101     1.370    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/nomuxgen.SYNC_DATA_reg[9][0]
    SLICE_X82Y58         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.354     0.313    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/vita_clk
    SLICE_X82Y58         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][0]/C
                         clock pessimism              0.000     0.313    
                         clock uncertainty            0.157     0.470    
    SLICE_X82Y58         FDRE (Hold_fdre_C_D)         0.059     0.529    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.529    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.285ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.287     1.098    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV
    SLICE_X95Y61         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y61         FDCE (Prop_fdce_C_Q)         0.141     1.239 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[4]/Q
                         net (fo=1, routed)           0.115     1.354    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/nomuxgen.SYNC_DATA_reg[9][4]
    SLICE_X95Y59         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.326     0.285    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/vita_clk
    SLICE_X95Y59         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][4]/C
                         clock pessimism              0.000     0.285    
                         clock uncertainty            0.157     0.442    
    SLICE_X95Y59         FDRE (Hold_fdre_C_D)         0.070     0.512    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.311ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.313     1.124    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV
    SLICE_X88Y61         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y61         FDCE (Prop_fdce_C_Q)         0.141     1.265 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[1]/Q
                         net (fo=1, routed)           0.116     1.381    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/nomuxgen.SYNC_DATA_reg[9][1]
    SLICE_X89Y61         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.352     0.311    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/vita_clk
    SLICE_X89Y61         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][1]/C
                         clock pessimism              0.000     0.311    
                         clock uncertainty            0.157     0.468    
    SLICE_X89Y61         FDRE (Hold_fdre_C_D)         0.070     0.538    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/datapipe_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -0.538    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.537%)  route 0.113ns (44.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.313ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.318     1.129    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/CLKDIV
    SLICE_X81Y57         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y57         FDCE (Prop_fdce_C_Q)         0.141     1.270 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.SYNC_DATA_reg[1]/Q
                         net (fo=1, routed)           0.113     1.383    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/nomuxgen.SYNC_DATA_reg[9][1]
    SLICE_X83Y57         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.354     0.313    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/vita_clk
    SLICE_X83Y57         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][1]/C
                         clock pessimism              0.000     0.313    
                         clock uncertainty            0.157     0.470    
    SLICE_X83Y57         FDRE (Hold_fdre_C_D)         0.070     0.540    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/datapipe_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -0.540    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.285ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.287     1.098    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV
    SLICE_X95Y61         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y61         FDCE (Prop_fdce_C_Q)         0.141     1.239 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[1]/Q
                         net (fo=1, routed)           0.116     1.355    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/nomuxgen.SYNC_DATA_reg[9][1]
    SLICE_X95Y59         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.326     0.285    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/vita_clk
    SLICE_X95Y59         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][1]/C
                         clock pessimism              0.000     0.285    
                         clock uncertainty            0.157     0.442    
    SLICE_X95Y59         FDRE (Hold_fdre_C_D)         0.070     0.512    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.843    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  CLKDIV_c_0

Setup :            1  Failing Endpoint ,  Worst Slack       -2.442ns,  Total Violation       -2.442ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.442ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/FIFO_WREN_r2_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (CLKDIV_c_0 rise@1897.860ns - clk_fpga_0 rise@1897.854ns)
  Data Path Delay:        2.326ns  (logic 0.456ns (19.601%)  route 1.870ns (80.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.134ns = ( 1900.994 - 1897.860 ) 
    Source Clock Delay      (SCD):    2.991ns = ( 1900.845 - 1897.854 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1897.854  1897.854 r  
    PS7_X0Y0             PS7                          0.000  1897.854 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1899.047    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  1899.148 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.697  1900.845    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y77         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.456  1901.301 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[3]/Q
                         net (fo=2, routed)           1.870  1903.171    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/slv_reg4_reg[3][0]
    SLICE_X61Y76         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/FIFO_WREN_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                   1897.860  1897.860 r  
    M19                                               0.000  1897.860 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000  1897.860    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862  1898.722 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459  1899.181    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919  1900.100 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.894  1900.994    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/CLKDIV
    SLICE_X61Y76         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/FIFO_WREN_r2_reg/C
                         clock pessimism              0.000  1900.994    
                         clock uncertainty           -0.198  1900.796    
    SLICE_X61Y76         FDCE (Setup_fdce_C_D)       -0.067  1900.729    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/FIFO_WREN_r2_reg
  -------------------------------------------------------------------
                         required time                       1900.729    
                         arrival time                       -1903.171    
  -------------------------------------------------------------------
                         slack                                 -2.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/FIFO_WREN_r2_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.141ns (13.671%)  route 0.890ns (86.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.569     0.905    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y77         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[3]/Q
                         net (fo=2, routed)           0.890     1.936    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/slv_reg4_reg[3][0]
    SLICE_X61Y76         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/FIFO_WREN_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.344     1.455    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/CLKDIV
    SLICE_X61Y76         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/FIFO_WREN_r2_reg/C
                         clock pessimism              0.000     1.455    
                         clock uncertainty            0.198     1.653    
    SLICE_X61Y76         FDCE (Hold_fdce_C_D)         0.070     1.723    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].co/FIFO_WREN_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.213    





---------------------------------------------------------------------------------------------------
From Clock:  vita_clk_1
  To Clock:  CLKDIV_c_0

Setup :            0  Failing Endpoints,  Worst Slack        1.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.826ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.046ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_CE_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_CE_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.473ns  (CLKDIV_c_0 rise@13446.537ns - vita_clk_1 rise@13441.063ns)
  Data Path Delay:        6.236ns  (logic 0.580ns (9.301%)  route 5.656ns (90.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.147ns = ( 13449.685 - 13446.537 ) 
    Source Clock Delay      (SCD):    1.214ns = ( 13442.277 - 13441.063 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                  13441.063 13441.063 r  
    L18                                               0.000 13441.063 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 13441.063    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307 13442.370 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285 13443.655    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406 13436.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889 13438.138    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101 13438.238 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        2.033 13440.271    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031 13441.302 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.975 13442.276    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/vita_clk
    SLICE_X55Y58         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         FDCE (Prop_fdce_C_Q)         0.456 13442.732 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_CE_reg/Q
                         net (fo=2, routed)           5.656 13448.388    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_CE
    SLICE_X64Y59         LUT4 (Prop_lut4_I0_O)        0.124 13448.512 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_CE_i_1__1/O
                         net (fo=1, routed)           0.000 13448.512    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_CE_i_1__1_n_0
    SLICE_X64Y59         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_CE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                  13446.537 13446.537 r  
    M19                                               0.000 13446.537 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000 13446.537    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862 13447.399 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459 13447.858    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919 13448.777 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.907 13449.685    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV
    SLICE_X64Y59         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_CE_reg/C
                         clock pessimism              0.000 13449.685    
                         clock uncertainty           -0.157 13449.528    
    SLICE_X64Y59         FDCE (Setup_fdce_C_D)        0.032 13449.561    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_CE_reg
  -------------------------------------------------------------------
                         required time                      13449.561    
                         arrival time                       -13448.514    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.063ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.473ns  (CLKDIV_c_0 rise@13446.537ns - vita_clk_1 rise@13441.063ns)
  Data Path Delay:        6.261ns  (logic 0.642ns (10.253%)  route 5.619ns (89.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.137ns = ( 13449.675 - 13446.537 ) 
    Source Clock Delay      (SCD):    1.208ns = ( 13442.271 - 13441.063 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                  13441.063 13441.063 r  
    L18                                               0.000 13441.063 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 13441.063    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307 13442.370 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285 13443.655    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406 13436.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889 13438.138    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101 13438.238 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        2.033 13440.271    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031 13441.302 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.969 13442.271    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/vita_clk
    SLICE_X58Y66         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDCE (Prop_fdce_C_Q)         0.518 13442.788 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/Q
                         net (fo=3, routed)           5.619 13448.407    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/SAMPLEINFIRSTBIT59_out
    SLICE_X66Y71         LUT4 (Prop_lut4_I1_O)        0.124 13448.531 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN__0/O
                         net (fo=1, routed)           0.000 13448.531    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN__0_n_0
    SLICE_X66Y71         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                  13446.537 13446.537 r  
    M19                                               0.000 13446.537 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000 13446.537    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862 13447.399 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459 13447.858    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919 13448.777 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.897 13449.675    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV
    SLICE_X66Y71         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN_reg[0]/C
                         clock pessimism              0.000 13449.675    
                         clock uncertainty           -0.157 13449.519    
    SLICE_X66Y71         FDCE (Setup_fdce_C_D)        0.079 13449.598    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_WREN_reg[0]
  -------------------------------------------------------------------
                         required time                      13449.597    
                         arrival time                       -13448.533    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.108ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_r_reg/D
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.473ns  (CLKDIV_c_0 rise@13446.537ns - vita_clk_1 rise@13441.063ns)
  Data Path Delay:        6.036ns  (logic 0.456ns (7.554%)  route 5.580ns (92.446%))
  Logic Levels:           0  
  Clock Path Skew:        1.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.141ns = ( 13449.679 - 13446.537 ) 
    Source Clock Delay      (SCD):    1.208ns = ( 13442.271 - 13441.063 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                  13441.063 13441.063 r  
    L18                                               0.000 13441.063 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 13441.063    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307 13442.370 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285 13443.655    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406 13436.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889 13438.138    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101 13438.238 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        2.033 13440.271    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031 13441.302 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.969 13442.271    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/vita_clk
    SLICE_X56Y66         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y66         FDPE (Prop_fdpe_C_Q)         0.456 13442.727 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_FIFO_RESET_reg/Q
                         net (fo=2, routed)           5.580 13448.307    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_FIFO_RESET
    SLICE_X61Y67         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                  13446.537 13446.537 r  
    M19                                               0.000 13446.537 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000 13446.537    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862 13447.399 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459 13447.858    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919 13448.777 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.901 13449.679    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV
    SLICE_X61Y67         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_r_reg/C
                         clock pessimism              0.000 13449.679    
                         clock uncertainty           -0.157 13449.522    
    SLICE_X61Y67         FDPE (Setup_fdpe_C_D)       -0.105 13449.417    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_r_reg
  -------------------------------------------------------------------
                         required time                      13449.417    
                         arrival time                       -13448.309    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.155ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_WREN_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.473ns  (CLKDIV_c_0 rise@13446.537ns - vita_clk_1 rise@13441.063ns)
  Data Path Delay:        6.172ns  (logic 0.580ns (9.397%)  route 5.592ns (90.603%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 13449.673 - 13446.537 ) 
    Source Clock Delay      (SCD):    1.206ns = ( 13442.270 - 13441.063 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                  13441.063 13441.063 r  
    L18                                               0.000 13441.063 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 13441.063    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307 13442.370 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285 13443.655    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406 13436.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889 13438.138    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101 13438.238 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        2.033 13440.271    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031 13441.302 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.967 13442.269    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/vita_clk
    SLICE_X65Y67         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDCE (Prop_fdce_C_Q)         0.456 13442.725 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/Q
                         net (fo=3, routed)           5.592 13448.316    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/SAMPLEINFIRSTBIT4_out
    SLICE_X66Y72         LUT4 (Prop_lut4_I1_O)        0.124 13448.440 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_WREN__0/O
                         net (fo=1, routed)           0.000 13448.440    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_WREN__0_n_0
    SLICE_X66Y72         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_WREN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                  13446.537 13446.537 r  
    M19                                               0.000 13446.537 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000 13446.537    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862 13447.399 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459 13447.858    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919 13448.777 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.895 13449.672    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV
    SLICE_X66Y72         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_WREN_reg[0]/C
                         clock pessimism              0.000 13449.672    
                         clock uncertainty           -0.157 13449.516    
    SLICE_X66Y72         FDCE (Setup_fdce_C_D)        0.081 13449.597    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_WREN_reg[0]
  -------------------------------------------------------------------
                         required time                      13449.597    
                         arrival time                       -13448.442    
  -------------------------------------------------------------------
                         slack                                  1.155    

Slack (MET) :             1.197ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_r_reg/D
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.473ns  (CLKDIV_c_0 rise@13446.537ns - vita_clk_1 rise@13441.063ns)
  Data Path Delay:        5.989ns  (logic 0.456ns (7.614%)  route 5.533ns (92.386%))
  Logic Levels:           0  
  Clock Path Skew:        1.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.138ns = ( 13449.676 - 13446.537 ) 
    Source Clock Delay      (SCD):    1.211ns = ( 13442.274 - 13441.063 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                  13441.063 13441.063 r  
    L18                                               0.000 13441.063 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 13441.063    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307 13442.370 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285 13443.655    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406 13436.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889 13438.138    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101 13438.238 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        2.033 13440.271    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031 13441.302 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.972 13442.273    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/vita_clk
    SLICE_X57Y64         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDPE (Prop_fdpe_C_Q)         0.456 13442.729 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_FIFO_RESET_reg/Q
                         net (fo=2, routed)           5.533 13448.262    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_FIFO_RESET
    SLICE_X67Y70         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                  13446.537 13446.537 r  
    M19                                               0.000 13446.537 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000 13446.537    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862 13447.399 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459 13447.858    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919 13448.777 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.898 13449.676    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV
    SLICE_X67Y70         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_r_reg/C
                         clock pessimism              0.000 13449.676    
                         clock uncertainty           -0.157 13449.520    
    SLICE_X67Y70         FDPE (Setup_fdpe_C_D)       -0.058 13449.462    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_r_reg
  -------------------------------------------------------------------
                         required time                      13449.461    
                         arrival time                       -13448.264    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/REQ_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ReqPipe_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.473ns  (CLKDIV_c_0 rise@13446.537ns - vita_clk_1 rise@13441.063ns)
  Data Path Delay:        6.016ns  (logic 0.456ns (7.580%)  route 5.560ns (92.420%))
  Logic Levels:           0  
  Clock Path Skew:        1.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.134ns = ( 13449.671 - 13446.537 ) 
    Source Clock Delay      (SCD):    1.203ns = ( 13442.267 - 13441.063 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                  13441.063 13441.063 r  
    L18                                               0.000 13441.063 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 13441.063    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307 13442.370 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285 13443.655    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406 13436.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889 13438.138    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101 13438.238 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        2.033 13440.271    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031 13441.302 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.964 13442.266    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/vita_clk
    SLICE_X65Y69         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/REQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDCE (Prop_fdce_C_Q)         0.456 13442.722 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/REQ_reg/Q
                         net (fo=4, routed)           5.560 13448.281    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/REQ
    SLICE_X66Y73         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ReqPipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                  13446.537 13446.537 r  
    M19                                               0.000 13446.537 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000 13446.537    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862 13447.399 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459 13447.858    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919 13448.777 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.894 13449.671    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV
    SLICE_X66Y73         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ReqPipe_reg[0]/C
                         clock pessimism              0.000 13449.671    
                         clock uncertainty           -0.157 13449.515    
    SLICE_X66Y73         FDCE (Setup_fdce_C_D)       -0.031 13449.483    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ReqPipe_reg[0]
  -------------------------------------------------------------------
                         required time                      13449.484    
                         arrival time                       -13448.282    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_ISERDES_RESET_reg/D
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.473ns  (CLKDIV_c_0 rise@13446.537ns - vita_clk_1 rise@13441.063ns)
  Data Path Delay:        5.973ns  (logic 0.580ns (9.710%)  route 5.393ns (90.290%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.137ns = ( 13449.675 - 13446.537 ) 
    Source Clock Delay      (SCD):    1.263ns = ( 13442.327 - 13441.063 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                  13441.063 13441.063 r  
    L18                                               0.000 13441.063 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 13441.063    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307 13442.370 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285 13443.655    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406 13436.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889 13438.138    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101 13438.238 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        2.033 13440.271    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031 13441.302 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        1.024 13442.326    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/vita_clk
    SLICE_X51Y50         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDPE (Prop_fdpe_C_Q)         0.456 13442.782 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_RESET_reg/Q
                         net (fo=2, routed)           5.393 13448.176    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/CTRL_RESET
    SLICE_X65Y71         LUT5 (Prop_lut5_I0_O)        0.124 13448.300 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/IODELAY_ISERDES_RESET_i_1/O
                         net (fo=1, routed)           0.000 13448.300    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_RESET_reg
    SLICE_X65Y71         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_ISERDES_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                  13446.537 13446.537 r  
    M19                                               0.000 13446.537 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000 13446.537    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862 13447.399 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459 13447.858    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919 13448.777 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.897 13449.675    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV
    SLICE_X65Y71         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_ISERDES_RESET_reg/C
                         clock pessimism              0.000 13449.675    
                         clock uncertainty           -0.157 13449.519    
    SLICE_X65Y71         FDPE (Setup_fdpe_C_D)        0.029 13449.548    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_ISERDES_RESET_reg
  -------------------------------------------------------------------
                         required time                      13449.547    
                         arrival time                       -13448.301    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.253ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_CE_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.473ns  (CLKDIV_c_0 rise@13446.537ns - vita_clk_1 rise@13441.063ns)
  Data Path Delay:        6.015ns  (logic 0.580ns (9.642%)  route 5.435ns (90.358%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.132ns = ( 13449.669 - 13446.537 ) 
    Source Clock Delay      (SCD):    1.210ns = ( 13442.273 - 13441.063 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                  13441.063 13441.063 r  
    L18                                               0.000 13441.063 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 13441.063    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307 13442.370 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285 13443.655    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406 13436.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889 13438.138    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101 13438.238 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        2.033 13440.271    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031 13441.302 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.971 13442.272    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/vita_clk
    SLICE_X55Y63         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDCE (Prop_fdce_C_Q)         0.456 13442.729 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_CE_reg/Q
                         net (fo=2, routed)           5.435 13448.164    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CTRL_CE
    SLICE_X67Y74         LUT4 (Prop_lut4_I0_O)        0.124 13448.288 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_i_1__2/O
                         net (fo=1, routed)           0.000 13448.288    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_i_1__2_n_0
    SLICE_X67Y74         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                  13446.537 13446.537 r  
    M19                                               0.000 13446.537 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000 13446.537    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862 13447.399 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459 13447.858    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919 13448.777 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.892 13449.669    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV
    SLICE_X67Y74         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg/C
                         clock pessimism              0.000 13449.669    
                         clock uncertainty           -0.157 13449.513    
    SLICE_X67Y74         FDCE (Setup_fdce_C_D)        0.029 13449.542    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_CE_reg
  -------------------------------------------------------------------
                         required time                      13449.542    
                         arrival time                       -13448.289    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_ISERDES_RESET_reg/D
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.473ns  (CLKDIV_c_0 rise@13446.537ns - vita_clk_1 rise@13441.063ns)
  Data Path Delay:        6.018ns  (logic 0.642ns (10.667%)  route 5.376ns (89.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.147ns = ( 13449.685 - 13446.537 ) 
    Source Clock Delay      (SCD):    1.215ns = ( 13442.278 - 13441.063 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                  13441.063 13441.063 r  
    L18                                               0.000 13441.063 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 13441.063    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307 13442.370 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285 13443.655    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406 13436.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889 13438.138    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101 13438.238 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        2.033 13440.271    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031 13441.302 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.976 13442.277    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/vita_clk
    SLICE_X54Y55         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDPE (Prop_fdpe_C_Q)         0.518 13442.795 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_RESET_reg/Q
                         net (fo=2, routed)           5.376 13448.172    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/CTRL_RESET
    SLICE_X64Y59         LUT5 (Prop_lut5_I0_O)        0.124 13448.296 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/IODELAY_ISERDES_RESET_i_1/O
                         net (fo=1, routed)           0.000 13448.296    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_RESET_reg
    SLICE_X64Y59         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_ISERDES_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                  13446.537 13446.537 r  
    M19                                               0.000 13446.537 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000 13446.537    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862 13447.399 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459 13447.858    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919 13448.777 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.907 13449.685    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV
    SLICE_X64Y59         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_ISERDES_RESET_reg/C
                         clock pessimism              0.000 13449.685    
                         clock uncertainty           -0.157 13449.528    
    SLICE_X64Y59         FDPE (Setup_fdpe_C_D)        0.031 13449.560    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_ISERDES_RESET_reg
  -------------------------------------------------------------------
                         required time                      13449.559    
                         arrival time                       -13448.298    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_BITSLIP_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.473ns  (CLKDIV_c_0 rise@13446.537ns - vita_clk_1 rise@13441.063ns)
  Data Path Delay:        6.000ns  (logic 0.642ns (10.699%)  route 5.358ns (89.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.144ns = ( 13449.682 - 13446.537 ) 
    Source Clock Delay      (SCD):    1.215ns = ( 13442.278 - 13441.063 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                  13441.063 13441.063 r  
    L18                                               0.000 13441.063 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 13441.063    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307 13442.370 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285 13443.655    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406 13436.249 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889 13438.138    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101 13438.238 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        2.033 13440.271    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031 13441.302 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.976 13442.277    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/vita_clk
    SLICE_X58Y57         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_BITSLIP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDCE (Prop_fdce_C_Q)         0.518 13442.795 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_BITSLIP_reg/Q
                         net (fo=2, routed)           5.358 13448.153    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_BITSLIP
    SLICE_X63Y64         LUT4 (Prop_lut4_I0_O)        0.124 13448.277 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_i_1__0/O
                         net (fo=1, routed)           0.000 13448.277    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_i_1__0_n_0
    SLICE_X63Y64         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                  13446.537 13446.537 r  
    M19                                               0.000 13446.537 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000 13446.537    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862 13447.399 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459 13447.858    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919 13448.777 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.904 13449.682    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV
    SLICE_X63Y64         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg/C
                         clock pessimism              0.000 13449.682    
                         clock uncertainty           -0.157 13449.525    
    SLICE_X63Y64         FDCE (Setup_fdce_C_D)        0.031 13449.557    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ISERDES_BITSLIP_reg
  -------------------------------------------------------------------
                         required time                      13449.556    
                         arrival time                       -13448.280    
  -------------------------------------------------------------------
                         slack                                  1.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_BITSLIP_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 0.186ns (8.033%)  route 2.129ns (91.967%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    0.228ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.683    -0.381    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270    -0.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.339     0.228    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/vita_clk
    SLICE_X52Y55         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_BITSLIP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y55         FDCE (Prop_fdce_C_Q)         0.141     0.369 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_BITSLIP_reg/Q
                         net (fo=2, routed)           2.129     2.498    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_BITSLIP
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.045     2.543 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_i_1/O
                         net (fo=1, routed)           0.000     2.543    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_i_1_n_0
    SLICE_X63Y59         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.358     1.469    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV
    SLICE_X63Y59         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_reg/C
                         clock pessimism              0.000     1.469    
                         clock uncertainty            0.157     1.626    
    SLICE_X63Y59         FDCE (Hold_fdce_C_D)         0.091     1.717    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_reg
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_CE_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_CE_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 0.186ns (8.000%)  route 2.139ns (92.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    0.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.683    -0.381    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270    -0.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.322     0.211    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/vita_clk
    SLICE_X57Y55         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDCE (Prop_fdce_C_Q)         0.141     0.352 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_CE_reg/Q
                         net (fo=2, routed)           2.139     2.491    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_CE
    SLICE_X67Y76         LUT4 (Prop_lut4_I0_O)        0.045     2.536 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_CE_i_1__3/O
                         net (fo=1, routed)           0.000     2.536    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_CE_i_1__3_n_0
    SLICE_X67Y76         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_CE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.344     1.455    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV
    SLICE_X67Y76         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_CE_reg/C
                         clock pessimism              0.000     1.455    
                         clock uncertainty            0.157     1.612    
    SLICE_X67Y76         FDCE (Hold_fdce_C_D)         0.092     1.704    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_CE_reg
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           2.536    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/REQ_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ReqPipe_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 0.141ns (6.091%)  route 2.174ns (93.909%))
  Logic Levels:           0  
  Clock Path Skew:        1.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.468ns
    Source Clock Delay      (SCD):    0.205ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.683    -0.381    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270    -0.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.316     0.205    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/vita_clk
    SLICE_X65Y66         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/REQ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDCE (Prop_fdce_C_Q)         0.141     0.346 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/REQ_reg/Q
                         net (fo=4, routed)           2.174     2.519    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/REQ
    SLICE_X64Y61         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ReqPipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.357     1.468    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV
    SLICE_X64Y61         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ReqPipe_reg[0]/C
                         clock pessimism              0.000     1.468    
                         clock uncertainty            0.157     1.625    
    SLICE_X64Y61         FDCE (Hold_fdce_C_D)         0.062     1.687    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ReqPipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 0.209ns (8.845%)  route 2.154ns (91.155%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    0.206ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.683    -0.381    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270    -0.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.317     0.206    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/vita_clk
    SLICE_X62Y64         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y64         FDCE (Prop_fdce_C_Q)         0.164     0.370 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_SAMPLEINFIRSTBIT_reg[0]/Q
                         net (fo=3, routed)           2.154     2.523    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/SAMPLEINFIRSTBIT
    SLICE_X66Y72         LUT4 (Prop_lut4_I1_O)        0.045     2.568 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN__0/O
                         net (fo=1, routed)           0.000     2.568    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN__0_n_0
    SLICE_X66Y72         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.346     1.457    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV
    SLICE_X66Y72         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_reg[0]/C
                         clock pessimism              0.000     1.457    
                         clock uncertainty            0.157     1.614    
    SLICE_X66Y72         FDCE (Hold_fdce_C_D)         0.120     1.734    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.186ns (7.983%)  route 2.144ns (92.017%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    0.229ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.683    -0.381    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270    -0.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.340     0.229    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/vita_clk
    SLICE_X53Y51         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDCE (Prop_fdce_C_Q)         0.141     0.370 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/cb/CTRL_INC_reg/Q
                         net (fo=2, routed)           2.144     2.514    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CTRL_INC
    SLICE_X65Y58         LUT4 (Prop_lut4_I0_O)        0.045     2.559 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_i_1/O
                         net (fo=1, routed)           0.000     2.559    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_i_1_n_0
    SLICE_X65Y58         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.358     1.469    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV
    SLICE_X65Y58         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/C
                         clock pessimism              0.000     1.469    
                         clock uncertainty            0.157     1.626    
    SLICE_X65Y58         FDCE (Hold_fdce_C_D)         0.091     1.717    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           2.559    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_INC_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.186ns (7.987%)  route 2.143ns (92.013%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    0.229ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.683    -0.381    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270    -0.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.340     0.229    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/vita_clk
    SLICE_X53Y51         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_INC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDCE (Prop_fdce_C_Q)         0.141     0.370 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_INC_reg/Q
                         net (fo=2, routed)           2.143     2.512    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CTRL_INC
    SLICE_X63Y64         LUT4 (Prop_lut4_I0_O)        0.045     2.557 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_i_1__0/O
                         net (fo=1, routed)           0.000     2.557    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_i_1__0_n_0
    SLICE_X63Y64         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.354     1.465    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV
    SLICE_X63Y64         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_reg/C
                         clock pessimism              0.000     1.465    
                         clock uncertainty            0.157     1.622    
    SLICE_X63Y64         FDCE (Hold_fdce_C_D)         0.091     1.713    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_reg
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_BITSLIP_reg/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ISERDES_BITSLIP_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 0.186ns (7.961%)  route 2.150ns (92.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    0.227ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.683    -0.381    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270    -0.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.338     0.227    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/vita_clk
    SLICE_X52Y57         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_BITSLIP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDCE (Prop_fdce_C_Q)         0.141     0.368 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_BITSLIP_reg/Q
                         net (fo=2, routed)           2.150     2.518    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_BITSLIP
    SLICE_X63Y59         LUT4 (Prop_lut4_I0_O)        0.045     2.563 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ISERDES_BITSLIP_i_1__1/O
                         net (fo=1, routed)           0.000     2.563    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ISERDES_BITSLIP_i_1__1_n_0
    SLICE_X63Y59         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ISERDES_BITSLIP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.358     1.469    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV
    SLICE_X63Y59         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ISERDES_BITSLIP_reg/C
                         clock pessimism              0.000     1.469    
                         clock uncertainty            0.157     1.626    
    SLICE_X63Y59         FDCE (Hold_fdce_C_D)         0.092     1.718    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ISERDES_BITSLIP_reg
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           2.563    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_ISERDES_RESET_reg/D
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.186ns (7.903%)  route 2.168ns (92.097%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    0.210ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.683    -0.381    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270    -0.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.321     0.210    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/vita_clk
    SLICE_X57Y59         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDPE (Prop_fdpe_C_Q)         0.141     0.351 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_RESET_reg/Q
                         net (fo=2, routed)           2.168     2.518    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/CTRL_RESET
    SLICE_X64Y59         LUT5 (Prop_lut5_I0_O)        0.045     2.563 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/IODELAY_ISERDES_RESET_i_1/O
                         net (fo=1, routed)           0.000     2.563    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CTRL_RESET_reg
    SLICE_X64Y59         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_ISERDES_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.358     1.469    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV
    SLICE_X64Y59         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_ISERDES_RESET_reg/C
                         clock pessimism              0.000     1.469    
                         clock uncertainty            0.157     1.626    
    SLICE_X64Y59         FDPE (Hold_fdpe_C_D)         0.092     1.718    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_ISERDES_RESET_reg
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           2.563    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_r_reg/D
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.141ns (6.006%)  route 2.206ns (93.993%))
  Logic Levels:           0  
  Clock Path Skew:        1.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    0.206ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.683    -0.381    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270    -0.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.317     0.206    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/vita_clk
    SLICE_X59Y66         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDPE (Prop_fdpe_C_Q)         0.141     0.347 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/cb/CTRL_FIFO_RESET_reg/Q
                         net (fo=2, routed)           2.206     2.553    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CTRL_FIFO_RESET
    SLICE_X66Y65         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.353     1.464    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV
    SLICE_X66Y65         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_r_reg/C
                         clock pessimism              0.000     1.464    
                         clock uncertainty            0.157     1.621    
    SLICE_X66Y65         FDPE (Hold_fdpe_C_D)         0.083     1.704    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_r_reg
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_ISERDES_RESET_reg/D
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.186ns (7.911%)  route 2.165ns (92.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    0.207ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.683    -0.381    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270    -0.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.318     0.207    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/vita_clk
    SLICE_X56Y63         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDPE (Prop_fdpe_C_Q)         0.141     0.348 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_RESET_reg/Q
                         net (fo=2, routed)           2.165     2.513    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/CTRL_RESET
    SLICE_X67Y74         LUT5 (Prop_lut5_I0_O)        0.045     2.558 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/IODELAY_ISERDES_RESET_i_1/O
                         net (fo=1, routed)           0.000     2.558    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CTRL_RESET_reg
    SLICE_X67Y74         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_ISERDES_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.343     1.454    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV
    SLICE_X67Y74         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_ISERDES_RESET_reg/C
                         clock pessimism              0.000     1.454    
                         clock uncertainty            0.157     1.611    
    SLICE_X67Y74         FDPE (Hold_fdpe_C_D)         0.092     1.703    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/IODELAY_ISERDES_RESET_reg
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.855    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKDIV_c_0
  To Clock:  CLKDIV_c_0

Setup :            0  Failing Endpoints,  Worst Slack        9.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.896ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.983ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.456ns (40.789%)  route 0.662ns (59.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 16.568 - 13.460 ) 
    Source Clock Delay      (SCD):    3.270ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905     0.905 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.415    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.447 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.823     3.270    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV
    SLICE_X106Y53        FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y53        FDPE (Prop_fdpe_C_Q)         0.456     3.726 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.662     4.388    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y20         FIFO18E1                                     f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    M19                                               0.000    13.460 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862    14.322 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.781    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.700 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.867    16.568    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV
    RAMB18_X5Y20         FIFO18E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.775    
                         clock uncertainty           -0.035    16.740    
    RAMB18_X5Y20         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    14.372    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         14.372    
                         arrival time                          -4.388    
  -------------------------------------------------------------------
                         slack                                  9.983    

Slack (MET) :             9.988ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.456ns (40.789%)  route 0.662ns (59.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.095ns = ( 16.555 - 13.460 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905     0.905 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.415    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.447 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.805     3.252    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV
    SLICE_X106Y73        FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y73        FDPE (Prop_fdpe_C_Q)         0.456     3.708 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.662     4.370    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y28         FIFO18E1                                     f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    M19                                               0.000    13.460 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862    14.322 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.781    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.700 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.854    16.555    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV
    RAMB18_X5Y28         FIFO18E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.207    16.762    
                         clock uncertainty           -0.035    16.727    
    RAMB18_X5Y28         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    14.359    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         14.359    
                         arrival time                          -4.370    
  -------------------------------------------------------------------
                         slack                                  9.988    

Slack (MET) :             9.995ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.518ns (48.034%)  route 0.560ns (51.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.095ns = ( 16.555 - 13.460 ) 
    Source Clock Delay      (SCD):    3.324ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905     0.905 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.415    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.447 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.877     3.324    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV
    SLICE_X90Y78         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y78         FDPE (Prop_fdpe_C_Q)         0.518     3.842 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.560     4.403    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y30         FIFO18E1                                     f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    M19                                               0.000    13.460 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862    14.322 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.781    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.700 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.854    16.555    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV
    RAMB18_X4Y30         FIFO18E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.246    16.801    
                         clock uncertainty           -0.035    16.766    
    RAMB18_X4Y30         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    14.398    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                          -4.403    
  -------------------------------------------------------------------
                         slack                                  9.995    

Slack (MET) :             9.997ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.518ns (48.034%)  route 0.560ns (51.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 16.571 - 13.460 ) 
    Source Clock Delay      (SCD):    3.338ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905     0.905 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.415    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.447 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.891     3.338    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV
    SLICE_X90Y53         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y53         FDPE (Prop_fdpe_C_Q)         0.518     3.856 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.560     4.417    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y20         FIFO18E1                                     f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    M19                                               0.000    13.460 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862    14.322 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.781    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.700 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.870    16.571    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV
    RAMB18_X4Y20         FIFO18E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.246    16.817    
                         clock uncertainty           -0.035    16.782    
    RAMB18_X4Y20         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    14.414    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                          -4.417    
  -------------------------------------------------------------------
                         slack                                  9.997    

Slack (MET) :             9.998ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.460ns  (CLKDIV_c_0 rise@13.460ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.518ns (48.034%)  route 0.560ns (51.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 16.567 - 13.460 ) 
    Source Clock Delay      (SCD):    3.333ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905     0.905 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510     1.415    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032     2.447 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.886     3.333    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV
    SLICE_X90Y63         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDPE (Prop_fdpe_C_Q)         0.518     3.851 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.560     4.412    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y24         FIFO18E1                                     f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                     13.460    13.460 r  
    M19                                               0.000    13.460 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    13.460    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862    14.322 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459    14.781    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919    15.700 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.866    16.567    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/CLKDIV
    RAMB18_X4Y24         FIFO18E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.246    16.813    
                         clock uncertainty           -0.035    16.778    
    RAMB18_X4Y24         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    14.410    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                          -4.412    
  -------------------------------------------------------------------
                         slack                                  9.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.638%)  route 0.203ns (55.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.479ns
    Source Clock Delay      (SCD):    1.096ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.285     1.096    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV
    SLICE_X90Y63         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDPE (Prop_fdpe_C_Q)         0.164     1.260 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.203     1.463    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y24         FIFO18E1                                     f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.367     1.479    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/CLKDIV
    RAMB18_X4Y24         FIFO18E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.322     1.156    
    RAMB18_X4Y24         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.567    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.567    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.897ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.638%)  route 0.203ns (55.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.482ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.289     1.100    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV
    SLICE_X90Y53         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y53         FDPE (Prop_fdpe_C_Q)         0.164     1.264 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.203     1.467    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y20         FIFO18E1                                     f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.370     1.482    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV
    RAMB18_X4Y20         FIFO18E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.322     1.159    
    RAMB18_X4Y20         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.570    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.570    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.903ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.638%)  route 0.203ns (55.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.466ns
    Source Clock Delay      (SCD):    1.090ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.279     1.090    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV
    SLICE_X90Y78         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y78         FDPE (Prop_fdpe_C_Q)         0.164     1.254 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.203     1.457    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y30         FIFO18E1                                     f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.354     1.466    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV
    RAMB18_X4Y30         FIFO18E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.322     1.143    
    RAMB18_X4Y30         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.554    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.554    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.929ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.619%)  route 0.305ns (68.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.263     1.074    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV
    SLICE_X106Y53        FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y53        FDPE (Prop_fdpe_C_Q)         0.141     1.215 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.305     1.520    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y20         FIFO18E1                                     f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.368     1.480    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV
    RAMB18_X5Y20         FIFO18E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.300     1.179    
    RAMB18_X5Y20         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.590    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.590    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.930ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.619%)  route 0.305ns (68.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.467ns
    Source Clock Delay      (SCD):    1.062ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.251     1.062    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV
    SLICE_X106Y73        FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y73        FDPE (Prop_fdpe_C_Q)         0.141     1.203 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.305     1.508    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y28         FIFO18E1                                     f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.355     1.467    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV
    RAMB18_X5Y28         FIFO18E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.300     1.166    
    RAMB18_X5Y28         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.577    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.577    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.930    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  CLKDIV_c_0

Setup :          150  Failing Endpoints,  Worst Slack       -3.004ns,  Total Violation     -379.216ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.004ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/PRE
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.006ns  (CLKDIV_c_0 rise@1897.860ns - clk_fpga_0 rise@1897.854ns)
  Data Path Delay:        2.461ns  (logic 0.456ns (18.526%)  route 2.005ns (81.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.002ns = ( 1900.862 - 1897.860 ) 
    Source Clock Delay      (SCD):    2.994ns = ( 1900.848 - 1897.854 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1897.854  1897.854 r  
    PS7_X0Y0             PS7                          0.000  1897.854 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1899.047    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  1899.148 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.700  1900.848    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y78         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.456  1901.304 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep/Q
                         net (fo=50, routed)          2.005  1903.309    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/slv_reg4_reg[0]_rep
    SLICE_X106Y53        FDPE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                   1897.860  1897.860 r  
    M19                                               0.000  1897.860 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000  1897.860    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862  1898.722 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459  1899.181    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919  1900.100 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.762  1900.862    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV
    SLICE_X106Y53        FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
                         clock pessimism              0.000  1900.862    
                         clock uncertainty           -0.198  1900.664    
    SLICE_X106Y53        FDPE (Recov_fdpe_C_PRE)     -0.359  1900.305    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg
  -------------------------------------------------------------------
                         required time                       1900.305    
                         arrival time                       -1903.309    
  -------------------------------------------------------------------
                         slack                                 -3.004    

Slack (VIOLATED) :        -2.887ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/PRE
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.006ns  (CLKDIV_c_0 rise@1897.860ns - clk_fpga_0 rise@1897.854ns)
  Data Path Delay:        2.329ns  (logic 0.456ns (19.578%)  route 1.873ns (80.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.987ns = ( 1900.847 - 1897.860 ) 
    Source Clock Delay      (SCD):    2.994ns = ( 1900.848 - 1897.854 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1897.854  1897.854 r  
    PS7_X0Y0             PS7                          0.000  1897.854 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1899.047    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  1899.148 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.700  1900.848    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y78         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.456  1901.304 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep/Q
                         net (fo=50, routed)          1.873  1903.177    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/slv_reg4_reg[0]_rep
    SLICE_X106Y73        FDPE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                   1897.860  1897.860 r  
    M19                                               0.000  1897.860 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000  1897.860    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862  1898.722 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459  1899.181    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919  1900.100 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.747  1900.847    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV
    SLICE_X106Y73        FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
                         clock pessimism              0.000  1900.847    
                         clock uncertainty           -0.198  1900.649    
    SLICE_X106Y73        FDPE (Recov_fdpe_C_PRE)     -0.359  1900.290    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg
  -------------------------------------------------------------------
                         required time                       1900.290    
                         arrival time                       -1903.177    
  -------------------------------------------------------------------
                         slack                                 -2.887    

Slack (VIOLATED) :        -2.870ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[0]/CLR
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.006ns  (CLKDIV_c_0 rise@1897.860ns - clk_fpga_0 rise@1897.854ns)
  Data Path Delay:        2.318ns  (logic 0.456ns (19.672%)  route 1.862ns (80.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 1900.917 - 1897.860 ) 
    Source Clock Delay      (SCD):    3.012ns = ( 1900.866 - 1897.854 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1897.854  1897.854 r  
    PS7_X0Y0             PS7                          0.000  1897.854 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1899.047    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  1899.148 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.718  1900.866    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y61         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y61         FDRE (Prop_fdre_C_Q)         0.456  1901.322 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.862  1903.184    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/AR[1]
    SLICE_X95Y68         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                   1897.860  1897.860 r  
    M19                                               0.000  1897.860 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000  1897.860    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862  1898.722 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459  1899.181    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919  1900.100 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.817  1900.917    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/CLKDIV
    SLICE_X95Y68         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[0]/C
                         clock pessimism              0.000  1900.917    
                         clock uncertainty           -0.198  1900.719    
    SLICE_X95Y68         FDCE (Recov_fdce_C_CLR)     -0.405  1900.314    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[0]
  -------------------------------------------------------------------
                         required time                       1900.314    
                         arrival time                       -1903.184    
  -------------------------------------------------------------------
                         slack                                 -2.870    

Slack (VIOLATED) :        -2.837ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[8]/CLR
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.006ns  (CLKDIV_c_0 rise@1897.860ns - clk_fpga_0 rise@1897.854ns)
  Data Path Delay:        2.370ns  (logic 0.456ns (19.244%)  route 1.914ns (80.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 1900.916 - 1897.860 ) 
    Source Clock Delay      (SCD):    3.012ns = ( 1900.866 - 1897.854 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1897.854  1897.854 r  
    PS7_X0Y0             PS7                          0.000  1897.854 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1899.047    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  1899.148 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.718  1900.866    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y61         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y61         FDRE (Prop_fdre_C_Q)         0.456  1901.322 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.914  1903.235    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/AR[1]
    SLICE_X94Y70         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                   1897.860  1897.860 r  
    M19                                               0.000  1897.860 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000  1897.860    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862  1898.722 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459  1899.181    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919  1900.100 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.816  1900.916    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV
    SLICE_X94Y70         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[8]/C
                         clock pessimism              0.000  1900.916    
                         clock uncertainty           -0.198  1900.718    
    SLICE_X94Y70         FDCE (Recov_fdce_C_CLR)     -0.319  1900.399    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[8]
  -------------------------------------------------------------------
                         required time                       1900.399    
                         arrival time                       -1903.235    
  -------------------------------------------------------------------
                         slack                                 -2.837    

Slack (VIOLATED) :        -2.794ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[4]/CLR
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.006ns  (CLKDIV_c_0 rise@1897.860ns - clk_fpga_0 rise@1897.854ns)
  Data Path Delay:        2.324ns  (logic 0.456ns (19.623%)  route 1.868ns (80.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 1900.913 - 1897.860 ) 
    Source Clock Delay      (SCD):    3.012ns = ( 1900.866 - 1897.854 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1897.854  1897.854 r  
    PS7_X0Y0             PS7                          0.000  1897.854 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1899.047    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  1899.148 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.718  1900.866    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y61         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y61         FDRE (Prop_fdre_C_Q)         0.456  1901.322 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.868  1903.190    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/AR[1]
    SLICE_X94Y72         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                   1897.860  1897.860 r  
    M19                                               0.000  1897.860 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000  1897.860    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862  1898.722 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459  1899.181    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919  1900.100 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.813  1900.913    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV
    SLICE_X94Y72         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[4]/C
                         clock pessimism              0.000  1900.913    
                         clock uncertainty           -0.198  1900.715    
    SLICE_X94Y72         FDCE (Recov_fdce_C_CLR)     -0.319  1900.396    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[4]
  -------------------------------------------------------------------
                         required time                       1900.396    
                         arrival time                       -1903.190    
  -------------------------------------------------------------------
                         slack                                 -2.794    

Slack (VIOLATED) :        -2.794ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[6]/CLR
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.006ns  (CLKDIV_c_0 rise@1897.860ns - clk_fpga_0 rise@1897.854ns)
  Data Path Delay:        2.324ns  (logic 0.456ns (19.623%)  route 1.868ns (80.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 1900.913 - 1897.860 ) 
    Source Clock Delay      (SCD):    3.012ns = ( 1900.866 - 1897.854 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1897.854  1897.854 r  
    PS7_X0Y0             PS7                          0.000  1897.854 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1899.047    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  1899.148 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.718  1900.866    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y61         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y61         FDRE (Prop_fdre_C_Q)         0.456  1901.322 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.868  1903.190    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/AR[1]
    SLICE_X94Y72         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                   1897.860  1897.860 r  
    M19                                               0.000  1897.860 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000  1897.860    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862  1898.722 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459  1899.181    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919  1900.100 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.813  1900.913    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/CLKDIV
    SLICE_X94Y72         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[6]/C
                         clock pessimism              0.000  1900.913    
                         clock uncertainty           -0.198  1900.715    
    SLICE_X94Y72         FDCE (Recov_fdce_C_CLR)     -0.319  1900.396    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[6]
  -------------------------------------------------------------------
                         required time                       1900.396    
                         arrival time                       -1903.190    
  -------------------------------------------------------------------
                         slack                                 -2.794    

Slack (VIOLATED) :        -2.784ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[3]/CLR
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.006ns  (CLKDIV_c_0 rise@1897.860ns - clk_fpga_0 rise@1897.854ns)
  Data Path Delay:        2.318ns  (logic 0.456ns (19.672%)  route 1.862ns (80.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 1900.917 - 1897.860 ) 
    Source Clock Delay      (SCD):    3.012ns = ( 1900.866 - 1897.854 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1897.854  1897.854 r  
    PS7_X0Y0             PS7                          0.000  1897.854 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1899.047    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  1899.148 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.718  1900.866    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y61         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y61         FDRE (Prop_fdre_C_Q)         0.456  1901.322 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.862  1903.184    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/AR[1]
    SLICE_X94Y68         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                   1897.860  1897.860 r  
    M19                                               0.000  1897.860 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000  1897.860    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862  1898.722 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459  1899.181    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919  1900.100 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.817  1900.917    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/CLKDIV
    SLICE_X94Y68         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[3]/C
                         clock pessimism              0.000  1900.917    
                         clock uncertainty           -0.198  1900.719    
    SLICE_X94Y68         FDCE (Recov_fdce_C_CLR)     -0.319  1900.400    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[3]
  -------------------------------------------------------------------
                         required time                       1900.400    
                         arrival time                       -1903.184    
  -------------------------------------------------------------------
                         slack                                 -2.784    

Slack (VIOLATED) :        -2.784ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[4]/CLR
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.006ns  (CLKDIV_c_0 rise@1897.860ns - clk_fpga_0 rise@1897.854ns)
  Data Path Delay:        2.318ns  (logic 0.456ns (19.672%)  route 1.862ns (80.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 1900.917 - 1897.860 ) 
    Source Clock Delay      (SCD):    3.012ns = ( 1900.866 - 1897.854 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1897.854  1897.854 r  
    PS7_X0Y0             PS7                          0.000  1897.854 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1899.047    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  1899.148 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.718  1900.866    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y61         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y61         FDRE (Prop_fdre_C_Q)         0.456  1901.322 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.862  1903.184    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/AR[1]
    SLICE_X94Y68         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                   1897.860  1897.860 r  
    M19                                               0.000  1897.860 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000  1897.860    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862  1898.722 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459  1899.181    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919  1900.100 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.817  1900.917    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/CLKDIV
    SLICE_X94Y68         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[4]/C
                         clock pessimism              0.000  1900.917    
                         clock uncertainty           -0.198  1900.719    
    SLICE_X94Y68         FDCE (Recov_fdce_C_CLR)     -0.319  1900.400    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[4]
  -------------------------------------------------------------------
                         required time                       1900.400    
                         arrival time                       -1903.184    
  -------------------------------------------------------------------
                         slack                                 -2.784    

Slack (VIOLATED) :        -2.784ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[5]/CLR
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.006ns  (CLKDIV_c_0 rise@1897.860ns - clk_fpga_0 rise@1897.854ns)
  Data Path Delay:        2.318ns  (logic 0.456ns (19.672%)  route 1.862ns (80.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 1900.917 - 1897.860 ) 
    Source Clock Delay      (SCD):    3.012ns = ( 1900.866 - 1897.854 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1897.854  1897.854 r  
    PS7_X0Y0             PS7                          0.000  1897.854 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1899.047    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  1899.148 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.718  1900.866    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y61         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y61         FDRE (Prop_fdre_C_Q)         0.456  1901.322 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.862  1903.184    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/AR[1]
    SLICE_X94Y68         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                   1897.860  1897.860 r  
    M19                                               0.000  1897.860 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000  1897.860    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862  1898.722 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459  1899.181    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919  1900.100 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.817  1900.917    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/CLKDIV
    SLICE_X94Y68         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[5]/C
                         clock pessimism              0.000  1900.917    
                         clock uncertainty           -0.198  1900.719    
    SLICE_X94Y68         FDCE (Recov_fdce_C_CLR)     -0.319  1900.400    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[5]
  -------------------------------------------------------------------
                         required time                       1900.400    
                         arrival time                       -1903.184    
  -------------------------------------------------------------------
                         slack                                 -2.784    

Slack (VIOLATED) :        -2.784ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[6]/CLR
                            (recovery check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.006ns  (CLKDIV_c_0 rise@1897.860ns - clk_fpga_0 rise@1897.854ns)
  Data Path Delay:        2.318ns  (logic 0.456ns (19.672%)  route 1.862ns (80.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 1900.917 - 1897.860 ) 
    Source Clock Delay      (SCD):    3.012ns = ( 1900.866 - 1897.854 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   1897.854  1897.854 r  
    PS7_X0Y0             PS7                          0.000  1897.854 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193  1899.047    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101  1899.148 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.718  1900.866    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y61         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y61         FDRE (Prop_fdre_C_Q)         0.456  1901.322 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__0/Q
                         net (fo=118, routed)         1.862  1903.184    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/AR[1]
    SLICE_X94Y68         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                   1897.860  1897.860 r  
    M19                                               0.000  1897.860 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000  1897.860    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.862  1898.722 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.459  1899.181    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.919  1900.100 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.817  1900.917    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/CLKDIV
    SLICE_X94Y68         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[6]/C
                         clock pessimism              0.000  1900.917    
                         clock uncertainty           -0.198  1900.719    
    SLICE_X94Y68         FDCE (Recov_fdce_C_CLR)     -0.319  1900.400    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.SYNC_DATA_reg[6]
  -------------------------------------------------------------------
                         required time                       1900.400    
                         arrival time                       -1903.184    
  -------------------------------------------------------------------
                         slack                                 -2.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_r_reg/PRE
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.141ns (18.344%)  route 0.628ns (81.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.462ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.568     0.904    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y69         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.141     1.045 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__5/Q
                         net (fo=118, routed)         0.628     1.672    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/slv_reg4_reg[0]_rep__1[0]
    SLICE_X61Y67         FDPE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.351     1.462    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV
    SLICE_X61Y67         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_r_reg/C
                         clock pessimism              0.000     1.462    
                         clock uncertainty            0.198     1.660    
    SLICE_X61Y67         FDPE (Remov_fdpe_C_PRE)     -0.095     1.565    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_r_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/CLR
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.141ns (17.654%)  route 0.658ns (82.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.573     0.909    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y67         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__6/Q
                         net (fo=118, routed)         0.658     1.707    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/slv_reg4_reg[0]_rep__6[0]
    SLICE_X65Y58         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.358     1.469    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/CLKDIV
    SLICE_X65Y58         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/C
                         clock pessimism              0.000     1.469    
                         clock uncertainty            0.198     1.667    
    SLICE_X65Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.575    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/CLR
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.141ns (17.654%)  route 0.658ns (82.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.573     0.909    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y67         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__6/Q
                         net (fo=118, routed)         0.658     1.707    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/slv_reg4_reg[0]_rep__6[1]
    SLICE_X65Y58         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.358     1.469    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV
    SLICE_X65Y58         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg/C
                         clock pessimism              0.000     1.469    
                         clock uncertainty            0.198     1.667    
    SLICE_X65Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.575    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_INC_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/CLR
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.141ns (17.654%)  route 0.658ns (82.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.573     0.909    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y67         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__6/Q
                         net (fo=118, routed)         0.658     1.707    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/AR[0]
    SLICE_X65Y58         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.358     1.469    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/CLKDIV
    SLICE_X65Y58         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/C
                         clock pessimism              0.000     1.469    
                         clock uncertainty            0.198     1.667    
    SLICE_X65Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.575    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ReqPipe_reg[1]/CLR
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.141ns (17.719%)  route 0.655ns (82.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.468ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.575     0.911    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y63         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__3/Q
                         net (fo=118, routed)         0.655     1.706    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/AR[1]
    SLICE_X63Y61         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ReqPipe_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.357     1.468    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV
    SLICE_X63Y61         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ReqPipe_reg[1]/C
                         clock pessimism              0.000     1.468    
                         clock uncertainty            0.198     1.666    
    SLICE_X63Y61         FDCE (Remov_fdce_C_CLR)     -0.092     1.574    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ReqPipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/Ack_int_reg/CLR
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.141ns (17.719%)  route 0.655ns (82.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.468ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.575     0.911    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y63         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__3/Q
                         net (fo=118, routed)         0.655     1.706    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/slv_reg4_reg[0]_rep__2[0]
    SLICE_X63Y61         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/Ack_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.357     1.468    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV
    SLICE_X63Y61         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/Ack_int_reg/C
                         clock pessimism              0.000     1.468    
                         clock uncertainty            0.198     1.666    
    SLICE_X63Y61         FDCE (Remov_fdce_C_CLR)     -0.092     1.574    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/Ack_int_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_reg/CLR
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.141ns (17.507%)  route 0.664ns (82.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.573     0.909    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y67         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__6/Q
                         net (fo=118, routed)         0.664     1.714    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/slv_reg4_reg[0]_rep__6[1]
    SLICE_X63Y59         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.358     1.469    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV
    SLICE_X63Y59         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_reg/C
                         clock pessimism              0.000     1.469    
                         clock uncertainty            0.198     1.667    
    SLICE_X63Y59         FDCE (Remov_fdce_C_CLR)     -0.092     1.575    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ISERDES_BITSLIP_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_INC_reg/CLR
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.141ns (17.507%)  route 0.664ns (82.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.573     0.909    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y67         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__6/Q
                         net (fo=118, routed)         0.664     1.714    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/AR[0]
    SLICE_X63Y59         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_INC_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.358     1.469    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV
    SLICE_X63Y59         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_INC_reg/C
                         clock pessimism              0.000     1.469    
                         clock uncertainty            0.198     1.667    
    SLICE_X63Y59         FDCE (Remov_fdce_C_CLR)     -0.092     1.575    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/IODELAY_INC_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ISERDES_BITSLIP_reg/CLR
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.141ns (17.507%)  route 0.664ns (82.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.573     0.909    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y67         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.141     1.050 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__6/Q
                         net (fo=118, routed)         0.664     1.714    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/AR[0]
    SLICE_X63Y59         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ISERDES_BITSLIP_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.358     1.469    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV
    SLICE_X63Y59         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ISERDES_BITSLIP_reg/C
                         clock pessimism              0.000     1.469    
                         clock uncertainty            0.198     1.667    
    SLICE_X63Y59         FDCE (Remov_fdce_C_CLR)     -0.092     1.575    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/ISERDES_BITSLIP_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_r_reg/PRE
                            (removal check against rising-edge clock CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKDIV_c_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.141ns (17.141%)  route 0.682ns (82.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.568     0.904    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y69         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.141     1.045 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep__5/Q
                         net (fo=118, routed)         0.682     1.726    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/slv_reg4_reg[0]_rep__1[0]
    SLICE_X62Y71         FDPE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.311     0.679    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.432     1.111 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.347     1.458    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV
    SLICE_X62Y71         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_r_reg/C
                         clock pessimism              0.000     1.458    
                         clock uncertainty            0.198     1.656    
    SLICE_X62Y71         FDPE (Remov_fdpe_C_PRE)     -0.071     1.585    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_r_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.141    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.766ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.766ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.518ns (20.161%)  route 2.051ns (79.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 15.711 - 12.999 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.708     3.002    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y88         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.518     3.520 f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=142, routed)         2.051     5.571    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X64Y82         FDCE                                         f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.533    15.711    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X64Y82         FDCE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[0]/C
                         clock pessimism              0.229    15.940    
                         clock uncertainty           -0.198    15.742    
    SLICE_X64Y82         FDCE (Recov_fdce_C_CLR)     -0.405    15.337    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[0]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                          -5.571    
  -------------------------------------------------------------------
                         slack                                  9.766    

Slack (MET) :             9.766ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.518ns (20.161%)  route 2.051ns (79.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 15.711 - 12.999 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.708     3.002    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y88         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.518     3.520 f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=142, routed)         2.051     5.571    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X64Y82         FDCE                                         f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.533    15.711    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X64Y82         FDCE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[12]/C
                         clock pessimism              0.229    15.940    
                         clock uncertainty           -0.198    15.742    
    SLICE_X64Y82         FDCE (Recov_fdce_C_CLR)     -0.405    15.337    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[12]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                          -5.571    
  -------------------------------------------------------------------
                         slack                                  9.766    

Slack (MET) :             9.766ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.518ns (20.161%)  route 2.051ns (79.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 15.711 - 12.999 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.708     3.002    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y88         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.518     3.520 f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=142, routed)         2.051     5.571    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X64Y82         FDCE                                         f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.533    15.711    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X64Y82         FDCE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[13]/C
                         clock pessimism              0.229    15.940    
                         clock uncertainty           -0.198    15.742    
    SLICE_X64Y82         FDCE (Recov_fdce_C_CLR)     -0.405    15.337    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[13]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                          -5.571    
  -------------------------------------------------------------------
                         slack                                  9.766    

Slack (MET) :             9.766ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.518ns (20.161%)  route 2.051ns (79.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 15.711 - 12.999 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.708     3.002    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y88         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.518     3.520 f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=142, routed)         2.051     5.571    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X64Y82         FDCE                                         f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.533    15.711    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X64Y82         FDCE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[4]/C
                         clock pessimism              0.229    15.940    
                         clock uncertainty           -0.198    15.742    
    SLICE_X64Y82         FDCE (Recov_fdce_C_CLR)     -0.405    15.337    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[4]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                          -5.571    
  -------------------------------------------------------------------
                         slack                                  9.766    

Slack (MET) :             9.770ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.518ns (20.196%)  route 2.047ns (79.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 15.711 - 12.999 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.708     3.002    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y88         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.518     3.520 f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=142, routed)         2.047     5.567    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/AR[0]
    SLICE_X65Y82         FDCE                                         f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.533    15.711    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/s00_axi_aclk
    SLICE_X65Y82         FDCE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[0]/C
                         clock pessimism              0.229    15.940    
                         clock uncertainty           -0.198    15.742    
    SLICE_X65Y82         FDCE (Recov_fdce_C_CLR)     -0.405    15.337    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[0]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                          -5.567    
  -------------------------------------------------------------------
                         slack                                  9.770    

Slack (MET) :             9.770ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.518ns (20.196%)  route 2.047ns (79.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 15.711 - 12.999 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.708     3.002    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y88         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.518     3.520 f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=142, routed)         2.047     5.567    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/AR[0]
    SLICE_X65Y82         FDCE                                         f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.533    15.711    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/s00_axi_aclk
    SLICE_X65Y82         FDCE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[11]/C
                         clock pessimism              0.229    15.940    
                         clock uncertainty           -0.198    15.742    
    SLICE_X65Y82         FDCE (Recov_fdce_C_CLR)     -0.405    15.337    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[11]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                          -5.567    
  -------------------------------------------------------------------
                         slack                                  9.770    

Slack (MET) :             9.770ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.518ns (20.196%)  route 2.047ns (79.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 15.711 - 12.999 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.708     3.002    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y88         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.518     3.520 f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=142, routed)         2.047     5.567    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/AR[0]
    SLICE_X65Y82         FDCE                                         f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.533    15.711    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/s00_axi_aclk
    SLICE_X65Y82         FDCE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[21]/C
                         clock pessimism              0.229    15.940    
                         clock uncertainty           -0.198    15.742    
    SLICE_X65Y82         FDCE (Recov_fdce_C_CLR)     -0.405    15.337    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[21]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                          -5.567    
  -------------------------------------------------------------------
                         slack                                  9.770    

Slack (MET) :             9.770ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.518ns (20.196%)  route 2.047ns (79.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 15.711 - 12.999 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.708     3.002    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y88         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.518     3.520 f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=142, routed)         2.047     5.567    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/AR[0]
    SLICE_X65Y82         FDCE                                         f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.533    15.711    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/s00_axi_aclk
    SLICE_X65Y82         FDCE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[7]/C
                         clock pessimism              0.229    15.940    
                         clock uncertainty           -0.198    15.742    
    SLICE_X65Y82         FDCE (Recov_fdce_C_CLR)     -0.405    15.337    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[7]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                          -5.567    
  -------------------------------------------------------------------
                         slack                                  9.770    

Slack (MET) :             9.770ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.518ns (20.196%)  route 2.047ns (79.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 15.711 - 12.999 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.708     3.002    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y88         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.518     3.520 f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=142, routed)         2.047     5.567    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/AR[0]
    SLICE_X65Y82         FDCE                                         f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.533    15.711    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/s00_axi_aclk
    SLICE_X65Y82         FDCE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[8]/C
                         clock pessimism              0.229    15.940    
                         clock uncertainty           -0.198    15.742    
    SLICE_X65Y82         FDCE (Recov_fdce_C_CLR)     -0.405    15.337    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[8]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                          -5.567    
  -------------------------------------------------------------------
                         slack                                  9.770    

Slack (MET) :             9.770ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.518ns (20.196%)  route 2.047ns (79.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 15.711 - 12.999 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.708     3.002    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y88         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.518     3.520 f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=142, routed)         2.047     5.567    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/AR[0]
    SLICE_X65Y82         FDCE                                         f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.087    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.178 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.533    15.711    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/s00_axi_aclk
    SLICE_X65Y82         FDCE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[9]/C
                         clock pessimism              0.229    15.940    
                         clock uncertainty           -0.198    15.742    
    SLICE_X65Y82         FDCE (Recov_fdce_C_CLR)     -0.405    15.337    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[9]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                          -5.567    
  -------------------------------------------------------------------
                         slack                                  9.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.253%)  route 0.254ns (60.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.574     0.910    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y88         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.164     1.074 f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=142, routed)         0.254     1.327    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X61Y86         FDCE                                         f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.843     1.209    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X61Y86         FDCE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[4]/C
                         clock pessimism             -0.264     0.945    
    SLICE_X61Y86         FDCE (Remov_fdce_C_CLR)     -0.092     0.853    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.253%)  route 0.254ns (60.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.574     0.910    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y88         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.164     1.074 f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=142, routed)         0.254     1.327    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X61Y86         FDCE                                         f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.843     1.209    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X61Y86         FDCE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[5]/C
                         clock pessimism             -0.264     0.945    
    SLICE_X61Y86         FDCE (Remov_fdce_C_CLR)     -0.092     0.853    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.253%)  route 0.254ns (60.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.574     0.910    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y88         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.164     1.074 f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=142, routed)         0.254     1.327    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X61Y86         FDCE                                         f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.843     1.209    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X61Y86         FDCE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[6]/C
                         clock pessimism             -0.264     0.945    
    SLICE_X61Y86         FDCE (Remov_fdce_C_CLR)     -0.092     0.853    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.253%)  route 0.254ns (60.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.574     0.910    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y88         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.164     1.074 f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=142, routed)         0.254     1.327    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X61Y86         FDCE                                         f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.843     1.209    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X61Y86         FDCE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[7]/C
                         clock pessimism             -0.264     0.945    
    SLICE_X61Y86         FDCE (Remov_fdce_C_CLR)     -0.092     0.853    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.164ns (34.053%)  route 0.318ns (65.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.574     0.910    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y88         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.164     1.074 f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=142, routed)         0.318     1.391    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X61Y85         FDCE                                         f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.843     1.209    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X61Y85         FDCE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[0]/C
                         clock pessimism             -0.264     0.945    
    SLICE_X61Y85         FDCE (Remov_fdce_C_CLR)     -0.092     0.853    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.164ns (34.053%)  route 0.318ns (65.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.574     0.910    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y88         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.164     1.074 f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=142, routed)         0.318     1.391    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X61Y85         FDCE                                         f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.843     1.209    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X61Y85         FDCE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[1]/C
                         clock pessimism             -0.264     0.945    
    SLICE_X61Y85         FDCE (Remov_fdce_C_CLR)     -0.092     0.853    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.164ns (34.053%)  route 0.318ns (65.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.574     0.910    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y88         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.164     1.074 f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=142, routed)         0.318     1.391    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X61Y85         FDCE                                         f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.843     1.209    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X61Y85         FDCE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[2]/C
                         clock pessimism             -0.264     0.945    
    SLICE_X61Y85         FDCE (Remov_fdce_C_CLR)     -0.092     0.853    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.164ns (34.053%)  route 0.318ns (65.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.574     0.910    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y88         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.164     1.074 f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=142, routed)         0.318     1.391    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X61Y85         FDCE                                         f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.843     1.209    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X61Y85         FDCE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[3]/C
                         clock pessimism             -0.264     0.945    
    SLICE_X61Y85         FDCE (Remov_fdce_C_CLR)     -0.092     0.853    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.837%)  route 0.335ns (67.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.574     0.910    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y88         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.164     1.074 f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=142, routed)         0.335     1.409    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/AR[0]
    SLICE_X64Y84         FDCE                                         f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.842     1.208    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/s00_axi_aclk
    SLICE_X64Y84         FDCE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[10]/C
                         clock pessimism             -0.264     0.944    
    SLICE_X64Y84         FDCE (Remov_fdce_C_CLR)     -0.092     0.852    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.837%)  route 0.335ns (67.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.574     0.910    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y88         FDRE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.164     1.074 f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=142, routed)         0.335     1.409    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/AR[0]
    SLICE_X64Y84         FDCE                                         f  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.842     1.208    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/s00_axi_aclk
    SLICE_X64Y84         FDCE                                         r  design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[18]/C
                         clock pessimism             -0.264     0.944    
    SLICE_X64Y84         FDCE (Remov_fdce_C_CLR)     -0.092     0.852    design_1_i/onsemi_vita_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_seq/APP_WRFIFO_DATA_IN_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.557    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.411ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.456ns (9.842%)  route 4.177ns (90.158%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.763ns = ( 4.971 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.089ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.735    -1.089    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X72Y49         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.633 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=83, routed)          4.177     3.544    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X31Y68         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    L18                                               0.000     6.734 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.978 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.140    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     1.641 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.366    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.515     4.971    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X31Y68         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[10]/C
                         clock pessimism              0.453     5.424    
                         clock uncertainty           -0.064     5.360    
    SLICE_X31Y68         FDCE (Recov_fdce_C_CLR)     -0.405     4.955    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[10]
  -------------------------------------------------------------------
                         required time                          4.955    
                         arrival time                          -3.544    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.411ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.456ns (9.842%)  route 4.177ns (90.158%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.763ns = ( 4.971 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.089ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.735    -1.089    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X72Y49         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.633 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=83, routed)          4.177     3.544    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X31Y68         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    L18                                               0.000     6.734 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.978 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.140    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     1.641 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.366    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.515     4.971    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X31Y68         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[13]/C
                         clock pessimism              0.453     5.424    
                         clock uncertainty           -0.064     5.360    
    SLICE_X31Y68         FDCE (Recov_fdce_C_CLR)     -0.405     4.955    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[13]
  -------------------------------------------------------------------
                         required time                          4.955    
                         arrival time                          -3.544    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.411ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.456ns (9.842%)  route 4.177ns (90.158%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.763ns = ( 4.971 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.089ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.735    -1.089    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X72Y49         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.633 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=83, routed)          4.177     3.544    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X31Y68         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    L18                                               0.000     6.734 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.978 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.140    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     1.641 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.366    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.515     4.971    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X31Y68         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[14]/C
                         clock pessimism              0.453     5.424    
                         clock uncertainty           -0.064     5.360    
    SLICE_X31Y68         FDCE (Recov_fdce_C_CLR)     -0.405     4.955    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[14]
  -------------------------------------------------------------------
                         required time                          4.955    
                         arrival time                          -3.544    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.411ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.456ns (9.842%)  route 4.177ns (90.158%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.763ns = ( 4.971 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.089ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.735    -1.089    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X72Y49         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.633 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=83, routed)          4.177     3.544    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X31Y68         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    L18                                               0.000     6.734 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.978 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.140    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     1.641 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.366    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.515     4.971    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X31Y68         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[2]/C
                         clock pessimism              0.453     5.424    
                         clock uncertainty           -0.064     5.360    
    SLICE_X31Y68         FDCE (Recov_fdce_C_CLR)     -0.405     4.955    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[2]
  -------------------------------------------------------------------
                         required time                          4.955    
                         arrival time                          -3.544    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.411ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.456ns (9.842%)  route 4.177ns (90.158%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.763ns = ( 4.971 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.089ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.735    -1.089    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X72Y49         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.633 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=83, routed)          4.177     3.544    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X31Y68         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    L18                                               0.000     6.734 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.978 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.140    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     1.641 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.366    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.515     4.971    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X31Y68         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[3]/C
                         clock pessimism              0.453     5.424    
                         clock uncertainty           -0.064     5.360    
    SLICE_X31Y68         FDCE (Recov_fdce_C_CLR)     -0.405     4.955    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[3]
  -------------------------------------------------------------------
                         required time                          4.955    
                         arrival time                          -3.544    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.411ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.456ns (9.842%)  route 4.177ns (90.158%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.763ns = ( 4.971 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.089ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.735    -1.089    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X72Y49         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.633 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=83, routed)          4.177     3.544    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X31Y68         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    L18                                               0.000     6.734 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.978 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.140    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     1.641 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.366    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.515     4.971    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X31Y68         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[7]/C
                         clock pessimism              0.453     5.424    
                         clock uncertainty           -0.064     5.360    
    SLICE_X31Y68         FDCE (Recov_fdce_C_CLR)     -0.405     4.955    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[7]
  -------------------------------------------------------------------
                         required time                          4.955    
                         arrival time                          -3.544    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.411ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.456ns (9.842%)  route 4.177ns (90.158%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.763ns = ( 4.971 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.089ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.735    -1.089    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X72Y49         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.633 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=83, routed)          4.177     3.544    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X31Y68         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    L18                                               0.000     6.734 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.978 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.140    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     1.641 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.366    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.515     4.971    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X31Y68         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[8]/C
                         clock pessimism              0.453     5.424    
                         clock uncertainty           -0.064     5.360    
    SLICE_X31Y68         FDCE (Recov_fdce_C_CLR)     -0.405     4.955    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[8]
  -------------------------------------------------------------------
                         required time                          4.955    
                         arrival time                          -3.544    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.411ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.456ns (9.842%)  route 4.177ns (90.158%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.763ns = ( 4.971 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.089ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.735    -1.089    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X72Y49         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.633 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=83, routed)          4.177     3.544    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X31Y68         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    L18                                               0.000     6.734 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.978 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.140    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     1.641 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.366    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.515     4.971    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X31Y68         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[9]/C
                         clock pessimism              0.453     5.424    
                         clock uncertainty           -0.064     5.360    
    SLICE_X31Y68         FDCE (Recov_fdce_C_CLR)     -0.405     4.955    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[9]
  -------------------------------------------------------------------
                         required time                          4.955    
                         arrival time                          -3.544    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.455ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.456ns (9.842%)  route 4.177ns (90.158%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.763ns = ( 4.971 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.089ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.735    -1.089    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X72Y49         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.633 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=83, routed)          4.177     3.544    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X30Y68         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    L18                                               0.000     6.734 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.978 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.140    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     1.641 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.366    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.515     4.971    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X30Y68         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[15]/C
                         clock pessimism              0.453     5.424    
                         clock uncertainty           -0.064     5.360    
    SLICE_X30Y68         FDCE (Recov_fdce_C_CLR)     -0.361     4.999    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[15]
  -------------------------------------------------------------------
                         required time                          4.999    
                         arrival time                          -3.544    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.455ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.456ns (9.842%)  route 4.177ns (90.158%))
  Logic Levels:           0  
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.763ns = ( 4.971 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.089ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307     1.307 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.592    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.814 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.925    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.824 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.735    -1.089    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X72Y49         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.633 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=83, routed)          4.177     3.544    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/reset
    SLICE_X30Y68         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    L18                                               0.000     6.734 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244     7.978 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.140    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     1.641 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.366    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     3.457 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.515     4.971    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X30Y68         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[5]/C
                         clock pessimism              0.453     5.424    
                         clock uncertainty           -0.064     5.360    
    SLICE_X30Y68         FDCE (Recov_fdce_C_CLR)     -0.361     4.999    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[5]
  -------------------------------------------------------------------
                         required time                          4.999    
                         arrival time                          -3.544    
  -------------------------------------------------------------------
                         slack                                  1.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.128ns (32.882%)  route 0.261ns (67.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.557    -0.508    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y51         FDPE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDPE (Prop_fdpe_C_Q)         0.128    -0.380 f  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.261    -0.119    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X41Y49         FDPE                                         f  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.830    -0.605    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y49         FDPE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.370    -0.235    
    SLICE_X41Y49         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.383    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.128ns (32.882%)  route 0.261ns (67.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.557    -0.508    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y51         FDPE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDPE (Prop_fdpe_C_Q)         0.128    -0.380 f  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.261    -0.119    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X41Y49         FDPE                                         f  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.830    -0.605    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y49         FDPE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.370    -0.235    
    SLICE_X41Y49         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.383    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.128ns (32.882%)  route 0.261ns (67.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.557    -0.508    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y51         FDPE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDPE (Prop_fdpe_C_Q)         0.128    -0.380 f  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.261    -0.119    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X41Y49         FDPE                                         f  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.830    -0.605    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y49         FDPE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.370    -0.235    
    SLICE_X41Y49         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.383    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.963%)  route 0.201ns (61.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.611ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.557    -0.508    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y51         FDPE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDPE (Prop_fdpe_C_Q)         0.128    -0.380 f  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.201    -0.179    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X36Y54         FDPE                                         f  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.824    -0.611    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X36Y54         FDPE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.136    -0.475    
    SLICE_X36Y54         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.600    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.512%)  route 0.188ns (59.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.610ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.557    -0.508    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y51         FDPE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDPE (Prop_fdpe_C_Q)         0.128    -0.380 f  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.188    -0.192    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X42Y52         FDPE                                         f  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.825    -0.610    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y52         FDPE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.118    -0.492    
    SLICE_X42Y52         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.616    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.943%)  route 0.192ns (60.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.563    -0.502    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y49         FDPE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDPE (Prop_fdpe_C_Q)         0.128    -0.374 f  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.192    -0.182    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X41Y48         FDPE                                         f  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.830    -0.605    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X41Y48         FDPE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.119    -0.486    
    SLICE_X41Y48         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.635    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.635    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.943%)  route 0.192ns (60.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.605ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.563    -0.502    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X41Y49         FDPE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDPE (Prop_fdpe_C_Q)         0.128    -0.374 f  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.192    -0.182    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X41Y48         FDPE                                         f  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.830    -0.605    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X41Y48         FDPE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.119    -0.486    
    SLICE_X41Y48         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.635    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.635    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.209ns (36.210%)  route 0.368ns (63.790%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.610ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.557    -0.508    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y52         FDPE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDPE (Prop_fdpe_C_Q)         0.164    -0.344 f  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.191    -0.153    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X41Y52         LUT2 (Prop_lut2_I0_O)        0.045    -0.108 f  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.177     0.069    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X40Y52         FDPE                                         f  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.825    -0.610    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y52         FDPE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.118    -0.492    
    SLICE_X40Y52         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.587    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.209ns (36.210%)  route 0.368ns (63.790%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.610ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.557    -0.508    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y52         FDPE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDPE (Prop_fdpe_C_Q)         0.164    -0.344 f  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.191    -0.153    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X41Y52         LUT2 (Prop_lut2_I0_O)        0.045    -0.108 f  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.177     0.069    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X40Y52         FDPE                                         f  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.825    -0.610    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y52         FDPE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.118    -0.492    
    SLICE_X40Y52         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.587    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.209ns (36.210%)  route 0.368ns (63.790%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.610ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.557    -0.508    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y52         FDPE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDPE (Prop_fdpe_C_Q)         0.164    -0.344 f  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.191    -0.153    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X41Y52         LUT2 (Prop_lut2_I0_O)        0.045    -0.108 f  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.177     0.069    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X40Y52         FDPE                                         f  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.825    -0.610    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y52         FDPE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.118    -0.492    
    SLICE_X40Y52         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.587    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.656    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKDIV_c_0
  To Clock:  vita_clk_1

Setup :            5  Failing Endpoints,  Worst Slack       -6.603ns,  Total Violation      -32.961ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.571ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.603ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.016ns  (vita_clk_1 rise@26.936ns - CLKDIV_c_0 rise@26.920ns)
  Data Path Delay:        1.078ns  (logic 0.518ns (48.034%)  route 0.560ns (51.966%))
  Logic Levels:           0  
  Clock Path Skew:        -3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.317ns = ( 27.253 - 26.936 ) 
    Source Clock Delay      (SCD):    3.333ns = ( 30.253 - 26.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     26.920    26.920 r  
    M19                                               0.000    26.920 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    26.920    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905    27.825 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    28.335    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    29.367 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.886    30.253    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV
    SLICE_X90Y63         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDPE (Prop_fdpe_C_Q)         0.518    30.771 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.560    31.332    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y24         FIFO18E1                                     f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.858    27.253    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/vita_clk
    RAMB18_X4Y24         FIFO18E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000    27.253    
                         clock uncertainty           -0.157    27.097    
    RAMB18_X4Y24         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    24.729    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         24.729    
                         arrival time                         -31.332    
  -------------------------------------------------------------------
                         slack                                 -6.603    

Slack (VIOLATED) :        -6.603ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.016ns  (vita_clk_1 rise@26.936ns - CLKDIV_c_0 rise@26.920ns)
  Data Path Delay:        1.078ns  (logic 0.518ns (48.034%)  route 0.560ns (51.966%))
  Logic Levels:           0  
  Clock Path Skew:        -3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.322ns = ( 27.258 - 26.936 ) 
    Source Clock Delay      (SCD):    3.338ns = ( 30.258 - 26.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     26.920    26.920 r  
    M19                                               0.000    26.920 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    26.920    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905    27.825 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    28.335    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    29.367 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.891    30.258    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV
    SLICE_X90Y53         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y53         FDPE (Prop_fdpe_C_Q)         0.518    30.776 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.560    31.337    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y20         FIFO18E1                                     f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.863    27.258    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/vita_clk
    RAMB18_X4Y20         FIFO18E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000    27.258    
                         clock uncertainty           -0.157    27.102    
    RAMB18_X4Y20         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    24.734    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         24.734    
                         arrival time                         -31.337    
  -------------------------------------------------------------------
                         slack                                 -6.603    

Slack (VIOLATED) :        -6.600ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.016ns  (vita_clk_1 rise@26.936ns - CLKDIV_c_0 rise@26.920ns)
  Data Path Delay:        1.078ns  (logic 0.518ns (48.034%)  route 0.560ns (51.966%))
  Logic Levels:           0  
  Clock Path Skew:        -3.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.311ns = ( 27.247 - 26.936 ) 
    Source Clock Delay      (SCD):    3.324ns = ( 30.244 - 26.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     26.920    26.920 r  
    M19                                               0.000    26.920 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    26.920    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905    27.825 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    28.335    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    29.367 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.877    30.244    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV
    SLICE_X90Y78         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y78         FDPE (Prop_fdpe_C_Q)         0.518    30.762 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.560    31.323    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y30         FIFO18E1                                     f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.852    27.247    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/vita_clk
    RAMB18_X4Y30         FIFO18E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000    27.247    
                         clock uncertainty           -0.157    27.091    
    RAMB18_X4Y30         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    24.723    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         24.723    
                         arrival time                         -31.323    
  -------------------------------------------------------------------
                         slack                                 -6.600    

Slack (VIOLATED) :        -6.578ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.016ns  (vita_clk_1 rise@26.936ns - CLKDIV_c_0 rise@26.920ns)
  Data Path Delay:        1.118ns  (logic 0.456ns (40.789%)  route 0.662ns (59.211%))
  Logic Levels:           0  
  Clock Path Skew:        -2.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.319ns = ( 27.255 - 26.936 ) 
    Source Clock Delay      (SCD):    3.270ns = ( 30.190 - 26.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     26.920    26.920 r  
    M19                                               0.000    26.920 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    26.920    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905    27.825 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    28.335    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    29.367 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.823    30.190    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV
    SLICE_X106Y53        FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y53        FDPE (Prop_fdpe_C_Q)         0.456    30.646 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.662    31.308    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y20         FIFO18E1                                     f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.860    27.255    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/vita_clk
    RAMB18_X5Y20         FIFO18E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000    27.255    
                         clock uncertainty           -0.157    27.099    
    RAMB18_X5Y20         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    24.731    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         24.731    
                         arrival time                         -31.308    
  -------------------------------------------------------------------
                         slack                                 -6.578    

Slack (VIOLATED) :        -6.577ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.016ns  (vita_clk_1 rise@26.936ns - CLKDIV_c_0 rise@26.920ns)
  Data Path Delay:        1.118ns  (logic 0.456ns (40.789%)  route 0.662ns (59.211%))
  Logic Levels:           0  
  Clock Path Skew:        -2.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.302ns = ( 27.238 - 26.936 ) 
    Source Clock Delay      (SCD):    3.252ns = ( 30.172 - 26.920 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                     26.920    26.920 r  
    M19                                               0.000    26.920 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    26.920    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.905    27.825 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.510    28.335    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         1.032    29.367 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.805    30.172    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV
    SLICE_X106Y73        FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y73        FDPE (Prop_fdpe_C_Q)         0.456    30.628 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.662    31.290    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y28         FIFO18E1                                     f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.843    27.238    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/vita_clk
    RAMB18_X5Y28         FIFO18E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000    27.238    
                         clock uncertainty           -0.157    27.082    
    RAMB18_X5Y28         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    24.714    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         24.714    
                         arrival time                         -31.290    
  -------------------------------------------------------------------
                         slack                                 -6.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.571ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.638%)  route 0.203ns (55.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.328ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.289     1.100    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV
    SLICE_X90Y53         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y53         FDPE (Prop_fdpe_C_Q)         0.164     1.264 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.203     1.467    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y20         FIFO18E1                                     f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.369     0.328    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/vita_clk
    RAMB18_X4Y20         FIFO18E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000     0.328    
                         clock uncertainty            0.157     0.485    
    RAMB18_X4Y20         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589    -0.104    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  1.571    

Slack (MET) :             1.572ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.638%)  route 0.203ns (55.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.323ns
    Source Clock Delay      (SCD):    1.096ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.285     1.096    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV
    SLICE_X90Y63         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y63         FDPE (Prop_fdpe_C_Q)         0.164     1.260 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.203     1.463    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y24         FIFO18E1                                     f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.364     0.323    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/vita_clk
    RAMB18_X4Y24         FIFO18E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000     0.323    
                         clock uncertainty            0.157     0.480    
    RAMB18_X4Y24         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589    -0.109    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  1.572    

Slack (MET) :             1.573ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.638%)  route 0.203ns (55.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.316ns
    Source Clock Delay      (SCD):    1.090ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.279     1.090    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV
    SLICE_X90Y78         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y78         FDPE (Prop_fdpe_C_Q)         0.164     1.254 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.203     1.457    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X4Y30         FIFO18E1                                     f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.357     0.316    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/vita_clk
    RAMB18_X4Y30         FIFO18E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000     0.316    
                         clock uncertainty            0.157     0.473    
    RAMB18_X4Y30         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589    -0.116    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  1.573    

Slack (MET) :             1.626ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.619%)  route 0.305ns (68.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.326ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.263     1.074    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV
    SLICE_X106Y53        FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y53        FDPE (Prop_fdpe_C_Q)         0.141     1.215 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.305     1.520    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y20         FIFO18E1                                     f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.367     0.326    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/vita_clk
    RAMB18_X5Y20         FIFO18E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000     0.326    
                         clock uncertainty            0.157     0.483    
    RAMB18_X5Y20         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589    -0.106    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  1.626    

Slack (MET) :             1.629ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by CLKDIV_c_0  {rise@0.000ns fall@5.384ns period=13.460ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.619%)  route 0.305ns (68.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.311ns
    Source Clock Delay      (SCD):    1.062ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  IO_VITA_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.206     0.540    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.271     0.811 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.251     1.062    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV
    SLICE_X106Y73        FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y73        FDPE (Prop_fdpe_C_Q)         0.141     1.203 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.305     1.508    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X5Y28         FIFO18E1                                     f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.352     0.311    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/vita_clk
    RAMB18_X5Y28         FIFO18E1                                     r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
                         clock pessimism              0.000     0.311    
                         clock uncertainty            0.157     0.468    
    RAMB18_X5Y28         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589    -0.121    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  1.629    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  vita_clk_1

Setup :         1375  Failing Endpoints,  Worst Slack       -5.134ns,  Total Violation    -6262.337ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.724ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.134ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/SyncDelayPipe_reg[4][5]/CLR
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.106ns  (vita_clk_1 rise@10828.272ns - clk_fpga_0 rise@10828.167ns)
  Data Path Delay:        1.915ns  (logic 0.456ns (23.806%)  route 1.459ns (76.194%))
  Logic Levels:           0  
  Clock Path Skew:        -2.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.406ns = ( 10828.679 - 10828.272 ) 
    Source Clock Delay      (SCD):    3.027ns = ( 10831.194 - 10828.167 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10828.167 10828.167 r  
    PS7_X0Y0             PS7                          0.000 10828.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10829.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 10829.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.733 10831.194    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y49         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.456 10831.650 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep/Q
                         net (fo=88, routed)          1.459 10833.110    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/slv_reg8_reg[0]_rep[0]
    SLICE_X51Y67         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/SyncDelayPipe_reg[4][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                  10828.272 10828.272 r  
    L18                                               0.000 10828.272 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 10828.272    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244 10829.517 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 10830.679    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 10823.179 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 10824.904    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091 10824.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818 10826.813    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918 10827.731 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.947 10828.679    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X51Y67         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/SyncDelayPipe_reg[4][5]/C
                         clock pessimism              0.000 10828.679    
                         clock uncertainty           -0.298 10828.381    
    SLICE_X51Y67         FDCE (Recov_fdce_C_CLR)     -0.405 10827.976    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/SyncDelayPipe_reg[4][5]
  -------------------------------------------------------------------
                         required time                      10827.976    
                         arrival time                       -10833.108    
  -------------------------------------------------------------------
                         slack                                 -5.134    

Slack (VIOLATED) :        -5.134ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/SyncDelayPipe_reg[4][6]/CLR
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.106ns  (vita_clk_1 rise@10828.272ns - clk_fpga_0 rise@10828.167ns)
  Data Path Delay:        1.915ns  (logic 0.456ns (23.806%)  route 1.459ns (76.194%))
  Logic Levels:           0  
  Clock Path Skew:        -2.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.406ns = ( 10828.679 - 10828.272 ) 
    Source Clock Delay      (SCD):    3.027ns = ( 10831.194 - 10828.167 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10828.167 10828.167 r  
    PS7_X0Y0             PS7                          0.000 10828.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10829.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 10829.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.733 10831.194    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y49         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.456 10831.650 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep/Q
                         net (fo=88, routed)          1.459 10833.110    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/slv_reg8_reg[0]_rep[0]
    SLICE_X51Y67         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/SyncDelayPipe_reg[4][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                  10828.272 10828.272 r  
    L18                                               0.000 10828.272 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 10828.272    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244 10829.517 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 10830.679    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 10823.179 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 10824.904    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091 10824.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818 10826.813    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918 10827.731 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.947 10828.679    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X51Y67         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/SyncDelayPipe_reg[4][6]/C
                         clock pessimism              0.000 10828.679    
                         clock uncertainty           -0.298 10828.381    
    SLICE_X51Y67         FDCE (Recov_fdce_C_CLR)     -0.405 10827.976    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/SyncDelayPipe_reg[4][6]
  -------------------------------------------------------------------
                         required time                      10827.976    
                         arrival time                       -10833.108    
  -------------------------------------------------------------------
                         slack                                 -5.134    

Slack (VIOLATED) :        -5.134ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/SyncDelayPipe_reg[5][1]/CLR
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.106ns  (vita_clk_1 rise@10828.272ns - clk_fpga_0 rise@10828.167ns)
  Data Path Delay:        1.915ns  (logic 0.456ns (23.806%)  route 1.459ns (76.194%))
  Logic Levels:           0  
  Clock Path Skew:        -2.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.406ns = ( 10828.679 - 10828.272 ) 
    Source Clock Delay      (SCD):    3.027ns = ( 10831.194 - 10828.167 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10828.167 10828.167 r  
    PS7_X0Y0             PS7                          0.000 10828.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10829.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 10829.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.733 10831.194    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y49         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.456 10831.650 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep/Q
                         net (fo=88, routed)          1.459 10833.110    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/slv_reg8_reg[0]_rep[0]
    SLICE_X51Y67         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/SyncDelayPipe_reg[5][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                  10828.272 10828.272 r  
    L18                                               0.000 10828.272 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 10828.272    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244 10829.517 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 10830.679    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 10823.179 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 10824.904    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091 10824.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818 10826.813    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918 10827.731 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.947 10828.679    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X51Y67         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/SyncDelayPipe_reg[5][1]/C
                         clock pessimism              0.000 10828.679    
                         clock uncertainty           -0.298 10828.381    
    SLICE_X51Y67         FDCE (Recov_fdce_C_CLR)     -0.405 10827.976    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/SyncDelayPipe_reg[5][1]
  -------------------------------------------------------------------
                         required time                      10827.976    
                         arrival time                       -10833.108    
  -------------------------------------------------------------------
                         slack                                 -5.134    

Slack (VIOLATED) :        -5.134ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/SyncDelayPipe_reg[5][3]/CLR
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.106ns  (vita_clk_1 rise@10828.272ns - clk_fpga_0 rise@10828.167ns)
  Data Path Delay:        1.915ns  (logic 0.456ns (23.806%)  route 1.459ns (76.194%))
  Logic Levels:           0  
  Clock Path Skew:        -2.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.406ns = ( 10828.679 - 10828.272 ) 
    Source Clock Delay      (SCD):    3.027ns = ( 10831.194 - 10828.167 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10828.167 10828.167 r  
    PS7_X0Y0             PS7                          0.000 10828.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10829.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 10829.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.733 10831.194    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y49         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.456 10831.650 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep/Q
                         net (fo=88, routed)          1.459 10833.110    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/slv_reg8_reg[0]_rep[0]
    SLICE_X51Y67         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/SyncDelayPipe_reg[5][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                  10828.272 10828.272 r  
    L18                                               0.000 10828.272 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 10828.272    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244 10829.517 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 10830.679    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 10823.179 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 10824.904    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091 10824.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818 10826.813    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918 10827.731 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.947 10828.679    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X51Y67         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/SyncDelayPipe_reg[5][3]/C
                         clock pessimism              0.000 10828.679    
                         clock uncertainty           -0.298 10828.381    
    SLICE_X51Y67         FDCE (Recov_fdce_C_CLR)     -0.405 10827.976    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/SyncDelayPipe_reg[5][3]
  -------------------------------------------------------------------
                         required time                      10827.976    
                         arrival time                       -10833.108    
  -------------------------------------------------------------------
                         slack                                 -5.134    

Slack (VIOLATED) :        -5.134ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/SyncDelayPipe_reg[5][4]/CLR
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.106ns  (vita_clk_1 rise@10828.272ns - clk_fpga_0 rise@10828.167ns)
  Data Path Delay:        1.915ns  (logic 0.456ns (23.806%)  route 1.459ns (76.194%))
  Logic Levels:           0  
  Clock Path Skew:        -2.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.406ns = ( 10828.679 - 10828.272 ) 
    Source Clock Delay      (SCD):    3.027ns = ( 10831.194 - 10828.167 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10828.167 10828.167 r  
    PS7_X0Y0             PS7                          0.000 10828.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10829.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 10829.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.733 10831.194    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y49         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.456 10831.650 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep/Q
                         net (fo=88, routed)          1.459 10833.110    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/slv_reg8_reg[0]_rep[0]
    SLICE_X51Y67         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/SyncDelayPipe_reg[5][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                  10828.272 10828.272 r  
    L18                                               0.000 10828.272 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 10828.272    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244 10829.517 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 10830.679    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 10823.179 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 10824.904    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091 10824.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818 10826.813    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918 10827.731 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.947 10828.679    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X51Y67         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/SyncDelayPipe_reg[5][4]/C
                         clock pessimism              0.000 10828.679    
                         clock uncertainty           -0.298 10828.381    
    SLICE_X51Y67         FDCE (Recov_fdce_C_CLR)     -0.405 10827.976    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/SyncDelayPipe_reg[5][4]
  -------------------------------------------------------------------
                         required time                      10827.976    
                         arrival time                       -10833.108    
  -------------------------------------------------------------------
                         slack                                 -5.134    

Slack (VIOLATED) :        -5.134ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/SyncDelayPipe_reg[5][5]/CLR
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.106ns  (vita_clk_1 rise@10828.272ns - clk_fpga_0 rise@10828.167ns)
  Data Path Delay:        1.915ns  (logic 0.456ns (23.806%)  route 1.459ns (76.194%))
  Logic Levels:           0  
  Clock Path Skew:        -2.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.406ns = ( 10828.679 - 10828.272 ) 
    Source Clock Delay      (SCD):    3.027ns = ( 10831.194 - 10828.167 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10828.167 10828.167 r  
    PS7_X0Y0             PS7                          0.000 10828.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10829.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 10829.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.733 10831.194    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y49         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.456 10831.650 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep/Q
                         net (fo=88, routed)          1.459 10833.110    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/slv_reg8_reg[0]_rep[0]
    SLICE_X51Y67         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/SyncDelayPipe_reg[5][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                  10828.272 10828.272 r  
    L18                                               0.000 10828.272 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 10828.272    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244 10829.517 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 10830.679    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 10823.179 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 10824.904    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091 10824.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818 10826.813    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918 10827.731 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.947 10828.679    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X51Y67         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/SyncDelayPipe_reg[5][5]/C
                         clock pessimism              0.000 10828.679    
                         clock uncertainty           -0.298 10828.381    
    SLICE_X51Y67         FDCE (Recov_fdce_C_CLR)     -0.405 10827.976    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/SyncDelayPipe_reg[5][5]
  -------------------------------------------------------------------
                         required time                      10827.976    
                         arrival time                       -10833.108    
  -------------------------------------------------------------------
                         slack                                 -5.134    

Slack (VIOLATED) :        -5.128ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/SyncDelayPipe_reg[3][5]/CLR
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.106ns  (vita_clk_1 rise@10828.272ns - clk_fpga_0 rise@10828.167ns)
  Data Path Delay:        1.946ns  (logic 0.456ns (23.428%)  route 1.490ns (76.572%))
  Logic Levels:           0  
  Clock Path Skew:        -2.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.357ns = ( 10828.630 - 10828.272 ) 
    Source Clock Delay      (SCD):    3.027ns = ( 10831.194 - 10828.167 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10828.167 10828.167 r  
    PS7_X0Y0             PS7                          0.000 10828.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10829.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 10829.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.733 10831.194    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y49         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.456 10831.650 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep/Q
                         net (fo=88, routed)          1.490 10833.141    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/slv_reg8_reg[0]_rep[0]
    SLICE_X54Y70         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/SyncDelayPipe_reg[3][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                  10828.272 10828.272 r  
    L18                                               0.000 10828.272 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 10828.272    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244 10829.517 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 10830.679    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 10823.179 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 10824.904    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091 10824.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818 10826.813    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918 10827.731 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.898 10828.630    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X54Y70         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/SyncDelayPipe_reg[3][5]/C
                         clock pessimism              0.000 10828.630    
                         clock uncertainty           -0.298 10828.332    
    SLICE_X54Y70         FDCE (Recov_fdce_C_CLR)     -0.319 10828.013    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/SyncDelayPipe_reg[3][5]
  -------------------------------------------------------------------
                         required time                      10828.012    
                         arrival time                       -10833.140    
  -------------------------------------------------------------------
                         slack                                 -5.128    

Slack (VIOLATED) :        -5.128ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/SyncDelayPipe_reg[3][7]/CLR
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.106ns  (vita_clk_1 rise@10828.272ns - clk_fpga_0 rise@10828.167ns)
  Data Path Delay:        1.946ns  (logic 0.456ns (23.428%)  route 1.490ns (76.572%))
  Logic Levels:           0  
  Clock Path Skew:        -2.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.357ns = ( 10828.630 - 10828.272 ) 
    Source Clock Delay      (SCD):    3.027ns = ( 10831.194 - 10828.167 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10828.167 10828.167 r  
    PS7_X0Y0             PS7                          0.000 10828.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10829.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 10829.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.733 10831.194    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y49         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.456 10831.650 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep/Q
                         net (fo=88, routed)          1.490 10833.141    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/slv_reg8_reg[0]_rep[0]
    SLICE_X54Y70         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/SyncDelayPipe_reg[3][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                  10828.272 10828.272 r  
    L18                                               0.000 10828.272 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 10828.272    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244 10829.517 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 10830.679    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 10823.179 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 10824.904    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091 10824.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818 10826.813    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918 10827.731 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.898 10828.630    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X54Y70         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/SyncDelayPipe_reg[3][7]/C
                         clock pessimism              0.000 10828.630    
                         clock uncertainty           -0.298 10828.332    
    SLICE_X54Y70         FDCE (Recov_fdce_C_CLR)     -0.319 10828.013    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/SyncDelayPipe_reg[3][7]
  -------------------------------------------------------------------
                         required time                      10828.012    
                         arrival time                       -10833.140    
  -------------------------------------------------------------------
                         slack                                 -5.128    

Slack (VIOLATED) :        -5.128ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/SyncDelayPipe_reg[4][8]/CLR
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.106ns  (vita_clk_1 rise@10828.272ns - clk_fpga_0 rise@10828.167ns)
  Data Path Delay:        1.946ns  (logic 0.456ns (23.428%)  route 1.490ns (76.572%))
  Logic Levels:           0  
  Clock Path Skew:        -2.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.357ns = ( 10828.630 - 10828.272 ) 
    Source Clock Delay      (SCD):    3.027ns = ( 10831.194 - 10828.167 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10828.167 10828.167 r  
    PS7_X0Y0             PS7                          0.000 10828.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10829.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 10829.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.733 10831.194    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y49         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.456 10831.650 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep/Q
                         net (fo=88, routed)          1.490 10833.141    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/slv_reg8_reg[0]_rep[0]
    SLICE_X54Y70         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/SyncDelayPipe_reg[4][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                  10828.272 10828.272 r  
    L18                                               0.000 10828.272 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 10828.272    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244 10829.517 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 10830.679    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 10823.179 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 10824.904    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091 10824.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818 10826.813    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918 10827.731 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.898 10828.630    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X54Y70         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/SyncDelayPipe_reg[4][8]/C
                         clock pessimism              0.000 10828.630    
                         clock uncertainty           -0.298 10828.332    
    SLICE_X54Y70         FDCE (Recov_fdce_C_CLR)     -0.319 10828.013    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/SyncDelayPipe_reg[4][8]
  -------------------------------------------------------------------
                         required time                      10828.012    
                         arrival time                       -10833.140    
  -------------------------------------------------------------------
                         slack                                 -5.128    

Slack (VIOLATED) :        -5.128ns  (required time - arrival time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/SyncDelayPipe_reg[5][8]/CLR
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.106ns  (vita_clk_1 rise@10828.272ns - clk_fpga_0 rise@10828.167ns)
  Data Path Delay:        1.946ns  (logic 0.456ns (23.428%)  route 1.490ns (76.572%))
  Logic Levels:           0  
  Clock Path Skew:        -2.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.357ns = ( 10828.630 - 10828.272 ) 
    Source Clock Delay      (SCD):    3.027ns = ( 10831.194 - 10828.167 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                  10828.167 10828.167 r  
    PS7_X0Y0             PS7                          0.000 10828.167 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 10829.360    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101 10829.461 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        1.733 10831.194    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y49         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.456 10831.650 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep/Q
                         net (fo=88, routed)          1.490 10833.141    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/slv_reg8_reg[0]_rep[0]
    SLICE_X54Y70         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/SyncDelayPipe_reg[5][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                  10828.272 10828.272 r  
    L18                                               0.000 10828.272 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000 10828.272    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244 10829.517 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 10830.679    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 10823.179 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 10824.904    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091 10824.995 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818 10826.813    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918 10827.731 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.898 10828.630    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X54Y70         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/SyncDelayPipe_reg[5][8]/C
                         clock pessimism              0.000 10828.630    
                         clock uncertainty           -0.298 10828.332    
    SLICE_X54Y70         FDCE (Recov_fdce_C_CLR)     -0.319 10828.013    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/SyncDelayPipe_reg[5][8]
  -------------------------------------------------------------------
                         required time                      10828.012    
                         arrival time                       -10833.140    
  -------------------------------------------------------------------
                         slack                                 -5.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/EndLineCntr_reg[28]/CLR
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.210%)  route 0.238ns (62.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.551ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.328ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.543     0.879    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y70         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDRE (Prop_fdre_C_Q)         0.141     1.020 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep__2/Q
                         net (fo=102, routed)         0.238     1.258    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/AR[1]
    SLICE_X52Y69         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/EndLineCntr_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.369     0.328    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X52Y69         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/EndLineCntr_reg[28]/C
                         clock pessimism              0.000     0.328    
                         clock uncertainty            0.298     0.626    
    SLICE_X52Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.534    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/EndLineCntr_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.534    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/EndLineCntr_reg[29]/CLR
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.210%)  route 0.238ns (62.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.551ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.328ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.543     0.879    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y70         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDRE (Prop_fdre_C_Q)         0.141     1.020 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep__2/Q
                         net (fo=102, routed)         0.238     1.258    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/AR[1]
    SLICE_X52Y69         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/EndLineCntr_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.369     0.328    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X52Y69         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/EndLineCntr_reg[29]/C
                         clock pessimism              0.000     0.328    
                         clock uncertainty            0.298     0.626    
    SLICE_X52Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.534    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/EndLineCntr_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.534    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/EndLineCntr_reg[30]/CLR
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.210%)  route 0.238ns (62.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.551ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.328ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.543     0.879    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y70         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDRE (Prop_fdre_C_Q)         0.141     1.020 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep__2/Q
                         net (fo=102, routed)         0.238     1.258    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/AR[1]
    SLICE_X52Y69         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/EndLineCntr_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.369     0.328    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X52Y69         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/EndLineCntr_reg[30]/C
                         clock pessimism              0.000     0.328    
                         clock uncertainty            0.298     0.626    
    SLICE_X52Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.534    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/EndLineCntr_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.534    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/EndLineCntr_reg[31]/CLR
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.210%)  route 0.238ns (62.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.551ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.328ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.543     0.879    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y70         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDRE (Prop_fdre_C_Q)         0.141     1.020 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep__2/Q
                         net (fo=102, routed)         0.238     1.258    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/AR[1]
    SLICE_X52Y69         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/EndLineCntr_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.369     0.328    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X52Y69         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/EndLineCntr_reg[31]/C
                         clock pessimism              0.000     0.328    
                         clock uncertainty            0.298     0.626    
    SLICE_X52Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.534    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/EndLineCntr_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.534    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/decode_reg/CLR
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.696%)  route 0.254ns (64.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.322ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.542     0.878    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y74         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.141     1.019 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep__3/Q
                         net (fo=102, routed)         0.254     1.273    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/AR[0]
    SLICE_X53Y74         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/decode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.363     0.322    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X53Y74         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/decode_reg/C
                         clock pessimism              0.000     0.322    
                         clock uncertainty            0.298     0.620    
    SLICE_X53Y74         FDCE (Remov_fdce_C_CLR)     -0.092     0.528    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/decode_reg
  -------------------------------------------------------------------
                         required time                         -0.528    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/rst_cntrs_reg_rep/CLR
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.696%)  route 0.254ns (64.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.322ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.542     0.878    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y74         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.141     1.019 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep__3/Q
                         net (fo=102, routed)         0.254     1.273    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/AR[0]
    SLICE_X53Y74         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/rst_cntrs_reg_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.363     0.322    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X53Y74         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/rst_cntrs_reg_rep/C
                         clock pessimism              0.000     0.322    
                         clock uncertainty            0.298     0.620    
    SLICE_X53Y74         FDCE (Remov_fdce_C_CLR)     -0.092     0.528    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/rst_cntrs_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.528    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/rst_cntrs_reg_rep__0/CLR
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.696%)  route 0.254ns (64.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.322ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.542     0.878    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y74         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.141     1.019 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg8_reg[0]_rep__3/Q
                         net (fo=102, routed)         0.254     1.273    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/AR[0]
    SLICE_X53Y74         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/rst_cntrs_reg_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.363     0.322    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/vita_clk
    SLICE_X53Y74         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/rst_cntrs_reg_rep__0/C
                         clock pessimism              0.000     0.322    
                         clock uncertainty            0.298     0.620    
    SLICE_X53Y74         FDCE (Remov_fdce_C_CLR)     -0.092     0.528    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/rst_cntrs_reg_rep__0
  -------------------------------------------------------------------
                         required time                         -0.528    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/Cntr_reg[1]/PRE
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.657%)  route 0.233ns (62.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.305ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.569     0.905    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y78         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep/Q
                         net (fo=50, routed)          0.233     1.279    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/slv_reg4_reg[0]_rep
    SLICE_X62Y77         FDPE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/Cntr_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.346     0.305    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/vita_clk
    SLICE_X62Y77         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/Cntr_reg[1]/C
                         clock pessimism              0.000     0.305    
                         clock uncertainty            0.298     0.603    
    SLICE_X62Y77         FDPE (Remov_fdpe_C_PRE)     -0.071     0.532    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/Cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/Cntr_reg[2]/PRE
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.657%)  route 0.233ns (62.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.305ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.569     0.905    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y78         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep/Q
                         net (fo=50, routed)          0.233     1.279    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/slv_reg4_reg[0]_rep
    SLICE_X62Y77         FDPE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/Cntr_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.346     0.305    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/vita_clk
    SLICE_X62Y77         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/Cntr_reg[2]/C
                         clock pessimism              0.000     0.305    
                         clock uncertainty            0.298     0.603    
    SLICE_X62Y77         FDPE (Remov_fdpe_C_PRE)     -0.071     0.532    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/Cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/Cntr_reg[3]/PRE
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.657%)  route 0.233ns (62.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.305ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.298ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.092ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4128, routed)        0.569     0.905    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y78         FDRE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg4_reg[0]_rep/Q
                         net (fo=50, routed)          0.233     1.279    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/slv_reg4_reg[0]_rep
    SLICE_X62Y77         FDPE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/Cntr_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.346     0.305    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/vita_clk
    SLICE_X62Y77         FDPE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/Cntr_reg[3]/C
                         clock pessimism              0.000     0.305    
                         clock uncertainty            0.298     0.603    
    SLICE_X62Y77         FDPE (Remov_fdpe_C_PRE)     -0.071     0.532    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/Cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.747    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  vita_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        3.443ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.529ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.443ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (vita_clk_1 rise@26.936ns - clk_out1_design_1_clk_wiz_0_0_1 rise@20.202ns)
  Data Path Delay:        4.722ns  (logic 0.456ns (9.658%)  route 4.266ns (90.342%))
  Logic Levels:           0  
  Clock Path Skew:        1.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.357ns = ( 27.293 - 26.936 ) 
    Source Clock Delay      (SCD):    -1.089ns = ( 19.113 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.202    20.202 r  
    L18                                               0.000    20.202 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    20.202    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.509 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.794    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    15.388 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.277    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.378 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.735    19.113    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X72Y49         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDRE (Prop_fdre_C_Q)         0.456    19.569 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=83, routed)          4.266    23.834    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X55Y79         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.898    27.293    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_clk
    SLICE_X55Y79         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[12]/C
                         clock pessimism              0.453    27.746    
                         clock uncertainty           -0.064    27.682    
    SLICE_X55Y79         FDCE (Recov_fdce_C_CLR)     -0.405    27.277    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         27.277    
                         arrival time                         -23.834    
  -------------------------------------------------------------------
                         slack                                  3.443    

Slack (MET) :             3.443ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (vita_clk_1 rise@26.936ns - clk_out1_design_1_clk_wiz_0_0_1 rise@20.202ns)
  Data Path Delay:        4.722ns  (logic 0.456ns (9.658%)  route 4.266ns (90.342%))
  Logic Levels:           0  
  Clock Path Skew:        1.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.357ns = ( 27.293 - 26.936 ) 
    Source Clock Delay      (SCD):    -1.089ns = ( 19.113 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.202    20.202 r  
    L18                                               0.000    20.202 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    20.202    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.509 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.794    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    15.388 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.277    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.378 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.735    19.113    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X72Y49         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDRE (Prop_fdre_C_Q)         0.456    19.569 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=83, routed)          4.266    23.834    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X55Y79         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.898    27.293    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_clk
    SLICE_X55Y79         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[13]/C
                         clock pessimism              0.453    27.746    
                         clock uncertainty           -0.064    27.682    
    SLICE_X55Y79         FDCE (Recov_fdce_C_CLR)     -0.405    27.277    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         27.277    
                         arrival time                         -23.834    
  -------------------------------------------------------------------
                         slack                                  3.443    

Slack (MET) :             3.443ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (vita_clk_1 rise@26.936ns - clk_out1_design_1_clk_wiz_0_0_1 rise@20.202ns)
  Data Path Delay:        4.722ns  (logic 0.456ns (9.658%)  route 4.266ns (90.342%))
  Logic Levels:           0  
  Clock Path Skew:        1.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.357ns = ( 27.293 - 26.936 ) 
    Source Clock Delay      (SCD):    -1.089ns = ( 19.113 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.202    20.202 r  
    L18                                               0.000    20.202 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    20.202    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.509 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.794    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    15.388 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.277    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.378 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.735    19.113    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X72Y49         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDRE (Prop_fdre_C_Q)         0.456    19.569 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=83, routed)          4.266    23.834    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X55Y79         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.898    27.293    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_clk
    SLICE_X55Y79         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[14]/C
                         clock pessimism              0.453    27.746    
                         clock uncertainty           -0.064    27.682    
    SLICE_X55Y79         FDCE (Recov_fdce_C_CLR)     -0.405    27.277    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         27.277    
                         arrival time                         -23.834    
  -------------------------------------------------------------------
                         slack                                  3.443    

Slack (MET) :             3.443ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[15]/CLR
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (vita_clk_1 rise@26.936ns - clk_out1_design_1_clk_wiz_0_0_1 rise@20.202ns)
  Data Path Delay:        4.722ns  (logic 0.456ns (9.658%)  route 4.266ns (90.342%))
  Logic Levels:           0  
  Clock Path Skew:        1.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.357ns = ( 27.293 - 26.936 ) 
    Source Clock Delay      (SCD):    -1.089ns = ( 19.113 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.202    20.202 r  
    L18                                               0.000    20.202 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    20.202    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.509 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.794    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    15.388 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.277    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.378 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.735    19.113    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X72Y49         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDRE (Prop_fdre_C_Q)         0.456    19.569 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=83, routed)          4.266    23.834    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X55Y79         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.898    27.293    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_clk
    SLICE_X55Y79         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[15]/C
                         clock pessimism              0.453    27.746    
                         clock uncertainty           -0.064    27.682    
    SLICE_X55Y79         FDCE (Recov_fdce_C_CLR)     -0.405    27.277    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         27.277    
                         arrival time                         -23.834    
  -------------------------------------------------------------------
                         slack                                  3.443    

Slack (MET) :             3.734ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg/CLR
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (vita_clk_1 rise@26.936ns - clk_out1_design_1_clk_wiz_0_0_1 rise@20.202ns)
  Data Path Delay:        4.430ns  (logic 0.456ns (10.293%)  route 3.974ns (89.707%))
  Logic Levels:           0  
  Clock Path Skew:        1.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.357ns = ( 27.293 - 26.936 ) 
    Source Clock Delay      (SCD):    -1.089ns = ( 19.113 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.202    20.202 r  
    L18                                               0.000    20.202 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    20.202    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.509 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.794    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    15.388 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.277    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.378 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.735    19.113    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X72Y49         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDRE (Prop_fdre_C_Q)         0.456    19.569 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=83, routed)          3.974    23.543    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X57Y78         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.898    27.293    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_clk
    SLICE_X57Y78         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg/C
                         clock pessimism              0.453    27.746    
                         clock uncertainty           -0.064    27.682    
    SLICE_X57Y78         FDCE (Recov_fdce_C_CLR)     -0.405    27.277    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_reg
  -------------------------------------------------------------------
                         required time                         27.277    
                         arrival time                         -23.543    
  -------------------------------------------------------------------
                         slack                                  3.734    

Slack (MET) :             3.970ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_active_reg/CLR
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (vita_clk_1 rise@26.936ns - clk_out1_design_1_clk_wiz_0_0_1 rise@20.202ns)
  Data Path Delay:        4.239ns  (logic 0.456ns (10.756%)  route 3.783ns (89.244%))
  Logic Levels:           0  
  Clock Path Skew:        1.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.358ns = ( 27.294 - 26.936 ) 
    Source Clock Delay      (SCD):    -1.089ns = ( 19.113 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.202    20.202 r  
    L18                                               0.000    20.202 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    20.202    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.509 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.794    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    15.388 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.277    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.378 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.735    19.113    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X72Y49         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDRE (Prop_fdre_C_Q)         0.456    19.569 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=83, routed)          3.783    23.352    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X58Y79         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_active_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.899    27.294    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_clk
    SLICE_X58Y79         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_active_reg/C
                         clock pessimism              0.453    27.747    
                         clock uncertainty           -0.064    27.683    
    SLICE_X58Y79         FDCE (Recov_fdce_C_CLR)     -0.361    27.322    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_active_reg
  -------------------------------------------------------------------
                         required time                         27.322    
                         arrival time                         -23.352    
  -------------------------------------------------------------------
                         slack                                  3.970    

Slack (MET) :             4.218ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (vita_clk_1 rise@26.936ns - clk_out1_design_1_clk_wiz_0_0_1 rise@20.202ns)
  Data Path Delay:        3.945ns  (logic 0.456ns (11.560%)  route 3.489ns (88.440%))
  Logic Levels:           0  
  Clock Path Skew:        1.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.356ns = ( 27.292 - 26.936 ) 
    Source Clock Delay      (SCD):    -1.089ns = ( 19.113 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.202    20.202 r  
    L18                                               0.000    20.202 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    20.202    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.509 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.794    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    15.388 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.277    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.378 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.735    19.113    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X72Y49         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDRE (Prop_fdre_C_Q)         0.456    19.569 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=83, routed)          3.489    23.058    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X55Y78         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.897    27.292    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_clk
    SLICE_X55Y78         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[10]/C
                         clock pessimism              0.453    27.745    
                         clock uncertainty           -0.064    27.681    
    SLICE_X55Y78         FDCE (Recov_fdce_C_CLR)     -0.405    27.276    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         27.276    
                         arrival time                         -23.058    
  -------------------------------------------------------------------
                         slack                                  4.218    

Slack (MET) :             4.218ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (vita_clk_1 rise@26.936ns - clk_out1_design_1_clk_wiz_0_0_1 rise@20.202ns)
  Data Path Delay:        3.945ns  (logic 0.456ns (11.560%)  route 3.489ns (88.440%))
  Logic Levels:           0  
  Clock Path Skew:        1.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.356ns = ( 27.292 - 26.936 ) 
    Source Clock Delay      (SCD):    -1.089ns = ( 19.113 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.202    20.202 r  
    L18                                               0.000    20.202 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    20.202    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.509 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.794    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    15.388 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.277    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.378 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.735    19.113    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X72Y49         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDRE (Prop_fdre_C_Q)         0.456    19.569 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=83, routed)          3.489    23.058    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X55Y78         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.897    27.292    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_clk
    SLICE_X55Y78         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[11]/C
                         clock pessimism              0.453    27.745    
                         clock uncertainty           -0.064    27.681    
    SLICE_X55Y78         FDCE (Recov_fdce_C_CLR)     -0.405    27.276    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         27.276    
                         arrival time                         -23.058    
  -------------------------------------------------------------------
                         slack                                  4.218    

Slack (MET) :             4.218ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (vita_clk_1 rise@26.936ns - clk_out1_design_1_clk_wiz_0_0_1 rise@20.202ns)
  Data Path Delay:        3.945ns  (logic 0.456ns (11.560%)  route 3.489ns (88.440%))
  Logic Levels:           0  
  Clock Path Skew:        1.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.356ns = ( 27.292 - 26.936 ) 
    Source Clock Delay      (SCD):    -1.089ns = ( 19.113 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.202    20.202 r  
    L18                                               0.000    20.202 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    20.202    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.509 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.794    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    15.388 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.277    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.378 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.735    19.113    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X72Y49         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDRE (Prop_fdre_C_Q)         0.456    19.569 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=83, routed)          3.489    23.058    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X55Y78         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.897    27.292    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_clk
    SLICE_X55Y78         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[8]/C
                         clock pessimism              0.453    27.745    
                         clock uncertainty           -0.064    27.681    
    SLICE_X55Y78         FDCE (Recov_fdce_C_CLR)     -0.405    27.276    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         27.276    
                         arrival time                         -23.058    
  -------------------------------------------------------------------
                         slack                                  4.218    

Slack (MET) :             4.218ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (vita_clk_1 rise@26.936ns - clk_out1_design_1_clk_wiz_0_0_1 rise@20.202ns)
  Data Path Delay:        3.945ns  (logic 0.456ns (11.560%)  route 3.489ns (88.440%))
  Logic Levels:           0  
  Clock Path Skew:        1.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.356ns = ( 27.292 - 26.936 ) 
    Source Clock Delay      (SCD):    -1.089ns = ( 19.113 - 20.202 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.202    20.202 r  
    L18                                               0.000    20.202 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    20.202    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.307    21.509 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.794    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    15.388 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    17.277    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.378 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.735    19.113    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X72Y49         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDRE (Prop_fdre_C_Q)         0.456    19.569 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=83, routed)          3.489    23.058    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X55Y78         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     26.936    26.936 r  
    L18                                               0.000    26.936 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000    26.936    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         1.244    28.180 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.342    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    21.843 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.568    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    23.659 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        1.818    25.477    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    26.395 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.897    27.292    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_clk
    SLICE_X55Y78         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[9]/C
                         clock pessimism              0.453    27.745    
                         clock uncertainty           -0.064    27.681    
    SLICE_X55Y78         FDCE (Recov_fdce_C_CLR)     -0.405    27.276    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         27.276    
                         arrival time                         -23.058    
  -------------------------------------------------------------------
                         slack                                  4.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[0]/CLR
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.141ns (8.878%)  route 1.447ns (91.122%))
  Logic Levels:           0  
  Clock Path Skew:        1.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.305ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.589    -0.476    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X72Y49         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.335 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=83, routed)          1.447     1.112    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X55Y76         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.346     0.305    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_clk
    SLICE_X55Y76         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[0]/C
                         clock pessimism              0.370     0.675    
    SLICE_X55Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.583    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.583    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[1]/CLR
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.141ns (8.878%)  route 1.447ns (91.122%))
  Logic Levels:           0  
  Clock Path Skew:        1.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.305ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.589    -0.476    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X72Y49         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.335 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=83, routed)          1.447     1.112    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X55Y76         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.346     0.305    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_clk
    SLICE_X55Y76         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[1]/C
                         clock pessimism              0.370     0.675    
    SLICE_X55Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.583    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.583    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[2]/CLR
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.141ns (8.878%)  route 1.447ns (91.122%))
  Logic Levels:           0  
  Clock Path Skew:        1.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.305ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.589    -0.476    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X72Y49         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.335 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=83, routed)          1.447     1.112    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X55Y76         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.346     0.305    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_clk
    SLICE_X55Y76         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[2]/C
                         clock pessimism              0.370     0.675    
    SLICE_X55Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.583    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.583    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[3]/CLR
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.141ns (8.878%)  route 1.447ns (91.122%))
  Logic Levels:           0  
  Clock Path Skew:        1.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.305ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.589    -0.476    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X72Y49         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.335 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=83, routed)          1.447     1.112    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X55Y76         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.346     0.305    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_clk
    SLICE_X55Y76         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[3]/C
                         clock pessimism              0.370     0.675    
    SLICE_X55Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.583    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.583    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[4]/CLR
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.141ns (8.538%)  route 1.510ns (91.462%))
  Logic Levels:           0  
  Clock Path Skew:        1.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.307ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.589    -0.476    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X72Y49         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.335 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=83, routed)          1.510     1.175    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X55Y77         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.348     0.307    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_clk
    SLICE_X55Y77         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[4]/C
                         clock pessimism              0.370     0.677    
    SLICE_X55Y77         FDCE (Remov_fdce_C_CLR)     -0.092     0.585    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.585    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[5]/CLR
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.141ns (8.538%)  route 1.510ns (91.462%))
  Logic Levels:           0  
  Clock Path Skew:        1.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.307ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.589    -0.476    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X72Y49         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.335 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=83, routed)          1.510     1.175    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X55Y77         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.348     0.307    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_clk
    SLICE_X55Y77         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[5]/C
                         clock pessimism              0.370     0.677    
    SLICE_X55Y77         FDCE (Remov_fdce_C_CLR)     -0.092     0.585    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.585    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[6]/CLR
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.141ns (8.538%)  route 1.510ns (91.462%))
  Logic Levels:           0  
  Clock Path Skew:        1.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.307ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.589    -0.476    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X72Y49         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.335 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=83, routed)          1.510     1.175    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X55Y77         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.348     0.307    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_clk
    SLICE_X55Y77         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[6]/C
                         clock pessimism              0.370     0.677    
    SLICE_X55Y77         FDCE (Remov_fdce_C_CLR)     -0.092     0.585    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.585    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[7]/CLR
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.141ns (8.538%)  route 1.510ns (91.462%))
  Logic Levels:           0  
  Clock Path Skew:        1.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.307ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.589    -0.476    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X72Y49         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.335 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=83, routed)          1.510     1.175    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X55Y77         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.348     0.307    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_clk
    SLICE_X55Y77         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[7]/C
                         clock pessimism              0.370     0.677    
    SLICE_X55Y77         FDCE (Remov_fdce_C_CLR)     -0.092     0.585    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.585    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[10]/CLR
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.141ns (8.223%)  route 1.574ns (91.777%))
  Logic Levels:           0  
  Clock Path Skew:        1.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.308ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.589    -0.476    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X72Y49         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.335 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=83, routed)          1.574     1.239    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X55Y78         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.349     0.308    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_clk
    SLICE_X55Y78         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[10]/C
                         clock pessimism              0.370     0.678    
    SLICE_X55Y78         FDCE (Remov_fdce_C_CLR)     -0.092     0.586    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.586    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[11]/CLR
                            (removal check against rising-edge clock vita_clk_1  {rise@0.000ns fall@13.468ns period=26.936ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.141ns (8.223%)  route 1.574ns (91.777%))
  Logic Levels:           0  
  Clock Path Skew:        1.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.308ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.384     0.384 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.824    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.620 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.091    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.065 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.589    -0.476    design_1_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X72Y49         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.335 f  design_1_i/rst_clk_wiz_0_148M/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=83, routed)          1.574     1.239    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/reset
    SLICE_X55Y78         FDCE                                         f  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    L18                                               0.000     0.000 r  fmc_imageon_vclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L18                  IBUF (Prop_ibuf_I_O)         0.711     0.711 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.191    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.040 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.464    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.435 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2849, routed)        0.963    -0.472    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431    -0.041 r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.349     0.308    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_clk
    SLICE_X55Y78         FDCE                                         r  design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[11]/C
                         clock pessimism              0.370     0.678    
    SLICE_X55Y78         FDCE (Remov_fdce_C_CLR)     -0.092     0.586    design_1_i/onsemi_vita_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.586    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.653    





