I 000046 55 731           1561915976215 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1561915976216 2019.06.30 14:32:56)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 3a3b3f3f6f6d6a2c3e3928606a3c3e3c3e3c3f3d38)
	(_ent
		(_time 1561881166463)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
V 000044 55 1986          1561915956192 ALU
(_unit VHDL(alu 0 26(alu 0 39))
	(_version vde)
	(_time 1561915956193 2019.06.30 14:32:36)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 0a0e0d0c085c5b1c080a49515e0c0b0c590d0f0c0b)
	(_ent
		(_time 1561915956190)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_port(_int Zero -2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 35(_array -2((_dto c 5 i 0)))))
		(_port(_int output 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 42(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 4 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 43(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 5 0 43(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_trgt(5))(_sens(0)(1)(2)))))
			(line__61(_arch 1 0 61(_assignment(_trgt(4))(_sens(5(_range 8))(5(_range 9))(5(_range 10))(5(_range 11))(5(_range 12))(5(_range 13))(5(_range 14))(5(_range 15))(2))(_read(5(_range 16))(5(_range 17))(5(_range 18))(5(_range 19))(5(_range 20))(5(_range 21))(5(_range 22))(5(_range 23))))))
			(line__71(_arch 2 0 71(_assignment(_trgt(3))(_sens(5(_range 24))(6))(_read(5(_range 25))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . ALU 26 -1)
)
I 000053 55 3559          1561911848313 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1561911848314 2019.06.30 13:24:08)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code a7a6a3f0f6f0a6b0a5a2b5fda0a1f4a2f1a0a2a1f2)
	(_ent
		(_time 1561910390540)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000051 55 1819          1561931555930 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 30))
	(_version vde)
	(_time 1561931555931 2019.06.30 18:52:35)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 8185d18e88d58397d68394db8484d7868387848786)
	(_ent
		(_time 1561931555926)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_in 2 0 12(_ent(_in))))
		(_port(_int RS_in 2 0 13(_ent(_in))))
		(_port(_int zero_in -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 15(_ent(_in))))
		(_port(_int next_instruction_address_bus 2 0 16(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 18(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 19(_ent(_out))))
		(_port(_int EX_jump_address 2 0 21(_ent(_out))))
		(_port(_int ULA_RES 2 0 22(_ent(_out))))
		(_port(_int zero -1 0 23(_ent(_out))))
		(_port(_int EX_rs 2 0 25(_ent(_out))))
		(_port(_int val 3 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(9)(10)(11)(12)(14)(15))(_sens(0)(1)(2)(3)(4)(5)(7)(8))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000050 55 8773          1561931831411 execution
(_unit VHDL(execution 0 26(execution 0 51))
	(_version vde)
	(_time 1561931831412 2019.06.30 18:57:11)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 9d9d9a93c1cacc8bcd9a88c6c89b949bcb9bc89b98)
	(_ent
		(_time 1561927763937)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 7 0 76(_ent (_in))))
				(_port(_int RS_in 8 0 77(_ent (_in))))
				(_port(_int ULA_in 8 0 78(_ent (_in))))
				(_port(_int WB_CONTROL 9 0 79(_ent (_in))))
				(_port(_int clk -1 0 80(_ent (_in))))
				(_port(_int next_instruction_address_bus 8 0 81(_ent (_in))))
				(_port(_int reset -1 0 82(_ent (_in))))
				(_port(_int val_res 10 0 83(_ent (_in))))
				(_port(_int zero_in -1 0 84(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 7 0 85(_ent (_out))))
				(_port(_int EX_WB_CONTROL 9 0 86(_ent (_out))))
				(_port(_int EX_jump_address 8 0 87(_ent (_out))))
				(_port(_int EX_rs 8 0 88(_ent (_out))))
				(_port(_int ULA_RES 8 0 89(_ent (_out))))
				(_port(_int val 10 0 90(_ent (_out))))
				(_port(_int zero -1 0 91(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 57(_ent (_in))))
				(_port(_int B 5 0 58(_ent (_in))))
				(_port(_int resultado 5 0 59(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 11 0 107(_ent (_in))))
				(_port(_int Out1 11 0 108(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 96(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 99(_array -1((_dto c 1 i 0)))))
				(_port(_int input0 15 0 99(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 100(_array -1((_dto c 2 i 0)))))
				(_port(_int input1 16 0 100(_ent (_in))))
				(_port(_int selection -1 0 101(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 102(_array -1((_dto c 3 i 0)))))
				(_port(_int output 17 0 102(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 67(_array -1((_dto c 4 i 0)))))
				(_port(_int A 15 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 68(_array -1((_dto c 5 i 0)))))
				(_port(_int B 16 0 68(_ent (_in))))
				(_port(_int selection 6 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 70(_array -1((_dto c 6 i 0)))))
				(_port(_int C 17 0 70(_ent (_out))))
				(_port(_int Zero -1 0 71(_ent (_out))))
			)
		)
	)
	(_inst U1 0 137(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL(5))(Dangling_Input_Signal))
			((MEM_CONTROL(4))(Dangling_Input_Signal))
			((MEM_CONTROL(3))(Dangling_Input_Signal))
			((MEM_CONTROL(2))(Dangling_Input_Signal))
			((MEM_CONTROL(1))(Dangling_Input_Signal))
			((MEM_CONTROL(0))(Dangling_Input_Signal))
			((RS_in)(signal_extended))
			((ULA_in)(BUS1830))
			((WB_CONTROL(1))(Dangling_Input_Signal))
			((WB_CONTROL(0))(Dangling_Input_Signal))
			((clk)(clk))
			((next_instruction_address_bus)(BUS2149))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL(5))(EX_MEM_CONTROL(1)))
			((EX_MEM_CONTROL(4))(EX_MEM_CONTROL(0)))
			((EX_MEM_CONTROL(3))(DANGLING_U1_EX_MEM_CONTROL_3))
			((EX_MEM_CONTROL(2))(DANGLING_U1_EX_MEM_CONTROL_2))
			((EX_MEM_CONTROL(1))(DANGLING_U1_EX_MEM_CONTROL_1))
			((EX_MEM_CONTROL(0))(DANGLING_U1_EX_MEM_CONTROL_0))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U4 0 168(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS2149))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 175(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 181(_comp multiplexador)
		(_port
			((input0)(rs(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(Dangling_Input_Signal))
			((output)(BUS908(d_7_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 189(_comp multiplexador)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(Dangling_Input_Signal))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 197(_comp ALU)
		(_port
			((A)(rt(d_31_0)))
			((B)(BUS908(d_7_0)))
			((selection(2))(Dangling_Input_Signal))
			((selection(1))(Dangling_Input_Signal))
			((selection(0))(Dangling_Input_Signal))
			((C)(BUS1830(d_31_0)))
			((Zero)(NET1834))
		)
		(_use(_implicit)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((C)(C))
				((Zero)(Zero))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 2 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_jump_address 3 0 44(_ent(_out))))
		(_port(_int EX_rs 3 0 45(_ent(_out))))
		(_port(_int ULA_RES 3 0 46(_ent(_out))))
		(_port(_int val 4 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 69(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 76(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 79(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 83(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 107(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 113(_arch((i 4)))))
		(_sig(_int NET1834 -1 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 118(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 12 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 119(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS1830 13 0 119(_arch(_uni))))
		(_sig(_int BUS2149 13 0 120(_arch(_uni))))
		(_sig(_int BUS544 13 0 121(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 122(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS908 14 0 122(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 125(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_3 -1 0 128(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_2 -1 0 129(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_1 -1 0 130(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_0 -1 0 131(_arch(_uni))))
		(_prcs
			(line__211(_arch 0 0 211(_assignment(_trgt(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 7 -1)
)
I 000050 55 2797          1561911848345 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561911848346 2019.06.30 13:24:08)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code c6c7c893c492c4d0c094de9fc1c1c4c0c3c0c1c0cf)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 1141          1561911848130 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561911848131 2019.06.30 13:24:08)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code ecede3bfb9b8eefae7eaf8b5ebebeeeae9eaebeae5)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 12003         1561924659487 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561924659488 2019.06.30 16:57:39)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 4b1b41494c1d1c5c1b1959101f4d484c4f4d424d1d)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000058 55 4704          1561911848040 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1561911848041 2019.06.30 13:24:08)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 8e8f81808ed8d9998d8e9cd5da888d898a888788d8)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Reset -1 0 52(_ent (_in))))
				(_port(_int instruction_bus 2 0 53(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 54(_ent (_in))))
				(_port(_int Instruction 2 0 55(_ent (_out))))
				(_port(_int next_instruction_address 2 0 56(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 69(_ent (_in))))
				(_port(_int address_bus 4 0 70(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_port(_int input0 5 0 78(_ent (_in))))
				(_port(_int input1 5 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_port(_int output 5 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst PC_IF 0 116(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 124(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 132(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 6 0 87(_arch(_uni))))
		(_sig(_int address_bus 6 0 88(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 89(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 90(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 91(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000059 55 955           1561911848284 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 35))
	(_version vde)
	(_time 1561911848285 2019.06.30 13:24:08)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 88898686d5dedf9f8e899ad3dc8e8b8f8c8e818ede)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000045 55 5367          1561911848026 mips
(_unit VHDL(mips 0 27(mips 0 50))
	(_version vde)
	(_time 1561911848027 2019.06.30 13:24:08)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 7e7f2c7f22282a697b2b3a2426797e797d782a7877)
	(_ent
		(_time 1561910390209)
	)
	(_comp
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 56(_ent (_in))))
				(_port(_int Instruction 5 0 57(_ent (_in))))
				(_port(_int RegWrite -1 0 58(_ent (_in))))
				(_port(_int Reset -1 0 59(_ent (_in))))
				(_port(_int next_instruction_address 5 0 60(_ent (_in))))
				(_port(_int write_data 5 0 61(_ent (_in))))
				(_port(_int write_register 6 0 62(_ent (_in))))
				(_port(_int EX_CONTROL 7 0 63(_ent (_out))))
				(_port(_int MEM_CONTROL 8 0 64(_ent (_out))))
				(_port(_int WB_CONTROL 9 0 65(_ent (_out))))
				(_port(_int jump_address 5 0 66(_ent (_out))))
				(_port(_int next_instruction_address_ID 5 0 67(_ent (_out))))
				(_port(_int rd_address 6 0 68(_ent (_out))))
				(_port(_int rs 5 0 69(_ent (_out))))
				(_port(_int rt 5 0 70(_ent (_out))))
				(_port(_int rt_address 6 0 71(_ent (_out))))
				(_port(_int shamt 6 0 72(_ent (_out))))
				(_port(_int signal_extended 5 0 73(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 78(_ent (_in))))
				(_port(_int PCSrc -1 0 79(_ent (_in))))
				(_port(_int Reset -1 0 80(_ent (_in))))
				(_port(_int branch_instruction_address 10 0 81(_ent (_in))))
				(_port(_int Instruction 10 0 82(_ent (_out))))
				(_port(_int next_instruction_address 10 0 83(_ent (_out))))
			)
		)
	)
	(_inst instruction_decode_01 0 96(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 118(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 36(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 38(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 38(_ent(_out))))
		(_port(_int jump_address 0 0 39(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 40(_ent(_out))))
		(_port(_int rd_address 1 0 41(_ent(_out))))
		(_port(_int rs 0 0 42(_ent(_out))))
		(_port(_int rt 0 0 43(_ent(_out))))
		(_port(_int rt_address 1 0 44(_ent(_out))))
		(_port(_int shamt 1 0 45(_ent(_out))))
		(_port(_int signal_extended 0 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 62(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 63(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 64(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 65(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 81(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 89(_array -1((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 89(_arch(_uni))))
		(_sig(_int next_instruction_address 11 0 90(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000054 55 1083          1561911848407 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1561911848408 2019.06.30 13:24:08)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code 050459020552021203021c5e5403560300020d0304)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
I 000043 55 901           1561911848257 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561911848258 2019.06.30 13:24:08)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 69696e69633f3d7f6b6679333b6e696f6a6e696f6a)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 4233          1561911848156 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1561911848157 2019.06.30 13:24:08)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 0b0b0e0d5c5c581d075d18505e0d0e0c090e5d0d0d)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
V 000051 55 691           1561918601411 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1561918601412 2019.06.30 15:16:41)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code ede2ecbeb1bab0fbeaebf9b7efebe8ebebeae9eeef)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
I 000054 55 871           1561911848233 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1561911848234 2019.06.30 13:24:08)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 59595d5a590e0a4f0c0a48035b5c0f5f5c5e515e5d)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000053 55 3511          1561911848017 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1561911848018 2019.06.30 13:24:08)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 7e7e7b7f222829697e716b247b787f7b28782a7877)
	(_ent
		(_time 1561866551832)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((jump_address)(_open))
				((next_instruction_address_ID)(_open))
				((rd_address)(_open))
				((rs)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((shamt)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 1487          1561911848196 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1561911848197 2019.06.30 13:24:08)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 2a2a292e7e7c7d3d2c7838707e2c7f2c292c222f7c)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000050 55 8750          1561931907084 execution
(_unit VHDL(execution 0 26(execution 0 51))
	(_version vde)
	(_time 1561931907085 2019.06.30 18:58:27)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 353b6131386264236532206e60333c336333603330)
	(_ent
		(_time 1561927763937)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 7 0 76(_ent (_in))))
				(_port(_int RS_in 8 0 77(_ent (_in))))
				(_port(_int ULA_in 8 0 78(_ent (_in))))
				(_port(_int WB_CONTROL 9 0 79(_ent (_in))))
				(_port(_int clk -1 0 80(_ent (_in))))
				(_port(_int next_instruction_address_bus 8 0 81(_ent (_in))))
				(_port(_int reset -1 0 82(_ent (_in))))
				(_port(_int val_res 10 0 83(_ent (_in))))
				(_port(_int zero_in -1 0 84(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 7 0 85(_ent (_out))))
				(_port(_int EX_WB_CONTROL 9 0 86(_ent (_out))))
				(_port(_int EX_jump_address 8 0 87(_ent (_out))))
				(_port(_int EX_rs 8 0 88(_ent (_out))))
				(_port(_int ULA_RES 8 0 89(_ent (_out))))
				(_port(_int val 10 0 90(_ent (_out))))
				(_port(_int zero -1 0 91(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 57(_ent (_in))))
				(_port(_int B 5 0 58(_ent (_in))))
				(_port(_int resultado 5 0 59(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 11 0 107(_ent (_in))))
				(_port(_int Out1 11 0 108(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 96(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 99(_array -1((_dto c 1 i 0)))))
				(_port(_int input0 15 0 99(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 100(_array -1((_dto c 2 i 0)))))
				(_port(_int input1 16 0 100(_ent (_in))))
				(_port(_int selection -1 0 101(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 102(_array -1((_dto c 3 i 0)))))
				(_port(_int output 17 0 102(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 67(_array -1((_dto c 4 i 0)))))
				(_port(_int A 15 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 68(_array -1((_dto c 5 i 0)))))
				(_port(_int B 16 0 68(_ent (_in))))
				(_port(_int selection 6 0 69(_ent (_in))))
				(_port(_int Zero -1 0 70(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 71(_array -1((_dto c 6 i 0)))))
				(_port(_int output 17 0 71(_ent (_out))))
			)
		)
	)
	(_inst U1 0 137(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL(5))(Dangling_Input_Signal))
			((MEM_CONTROL(4))(Dangling_Input_Signal))
			((MEM_CONTROL(3))(Dangling_Input_Signal))
			((MEM_CONTROL(2))(Dangling_Input_Signal))
			((MEM_CONTROL(1))(Dangling_Input_Signal))
			((MEM_CONTROL(0))(Dangling_Input_Signal))
			((RS_in)(signal_extended))
			((ULA_in)(BUS2593))
			((WB_CONTROL(1))(Dangling_Input_Signal))
			((WB_CONTROL(0))(Dangling_Input_Signal))
			((clk)(clk))
			((next_instruction_address_bus)(BUS2149))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL(5))(EX_MEM_CONTROL(1)))
			((EX_MEM_CONTROL(4))(EX_MEM_CONTROL(0)))
			((EX_MEM_CONTROL(3))(DANGLING_U1_EX_MEM_CONTROL_3))
			((EX_MEM_CONTROL(2))(DANGLING_U1_EX_MEM_CONTROL_2))
			((EX_MEM_CONTROL(1))(DANGLING_U1_EX_MEM_CONTROL_1))
			((EX_MEM_CONTROL(0))(DANGLING_U1_EX_MEM_CONTROL_0))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U4 0 168(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS2149))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 175(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 181(_comp multiplexador)
		(_port
			((input0)(rs(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(Dangling_Input_Signal))
			((output)(BUS908(d_7_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 189(_comp multiplexador)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(Dangling_Input_Signal))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 197(_comp ALU)
		(_port
			((A)(rt(d_31_0)))
			((B)(BUS908(d_7_0)))
			((selection(2))(Dangling_Input_Signal))
			((selection(1))(Dangling_Input_Signal))
			((selection(0))(Dangling_Input_Signal))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 2 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_jump_address 3 0 44(_ent(_out))))
		(_port(_int EX_rs 3 0 45(_ent(_out))))
		(_port(_int ULA_RES 3 0 46(_ent(_out))))
		(_port(_int val 4 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 69(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 76(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 79(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 83(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 107(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 113(_arch((i 4)))))
		(_sig(_int NET1834 -1 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 118(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 12 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 119(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2149 13 0 119(_arch(_uni))))
		(_sig(_int BUS2593 13 0 120(_arch(_uni))))
		(_sig(_int BUS544 13 0 121(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 122(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS908 14 0 122(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 125(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_3 -1 0 128(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_2 -1 0 129(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_1 -1 0 130(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_0 -1 0 131(_arch(_uni))))
		(_prcs
			(line__211(_arch 0 0 211(_assignment(_trgt(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 7 -1)
)
I 000050 55 8432          1561932392583 execution
(_unit VHDL(execution 0 26(execution 0 51))
	(_version vde)
	(_time 1561932392584 2019.06.30 19:06:32)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code b1e1b6e4b8e6e0a7e0e7a4eae4b7b8b7e7b7e4b7b4)
	(_ent
		(_time 1561927763937)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 7 0 76(_ent (_in))))
				(_port(_int RS_in 8 0 77(_ent (_in))))
				(_port(_int ULA_in 8 0 78(_ent (_in))))
				(_port(_int WB_CONTROL 9 0 79(_ent (_in))))
				(_port(_int clk -1 0 80(_ent (_in))))
				(_port(_int next_instruction_address_bus 8 0 81(_ent (_in))))
				(_port(_int reset -1 0 82(_ent (_in))))
				(_port(_int val_res 10 0 83(_ent (_in))))
				(_port(_int zero_in -1 0 84(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 7 0 85(_ent (_out))))
				(_port(_int EX_WB_CONTROL 9 0 86(_ent (_out))))
				(_port(_int EX_jump_address 8 0 87(_ent (_out))))
				(_port(_int EX_rs 8 0 88(_ent (_out))))
				(_port(_int ULA_RES 8 0 89(_ent (_out))))
				(_port(_int val 10 0 90(_ent (_out))))
				(_port(_int zero -1 0 91(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 57(_ent (_in))))
				(_port(_int B 5 0 58(_ent (_in))))
				(_port(_int resultado 5 0 59(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 11 0 107(_ent (_in))))
				(_port(_int Out1 11 0 108(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 96(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 99(_array -1((_dto c 1 i 0)))))
				(_port(_int input0 15 0 99(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 100(_array -1((_dto c 2 i 0)))))
				(_port(_int input1 16 0 100(_ent (_in))))
				(_port(_int selection -1 0 101(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 102(_array -1((_dto c 3 i 0)))))
				(_port(_int output 17 0 102(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 67(_array -1((_dto c 4 i 0)))))
				(_port(_int A 15 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 68(_array -1((_dto c 5 i 0)))))
				(_port(_int B 16 0 68(_ent (_in))))
				(_port(_int selection 6 0 69(_ent (_in))))
				(_port(_int Zero -1 0 70(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 71(_array -1((_dto c 6 i 0)))))
				(_port(_int output 17 0 71(_ent (_out))))
			)
		)
	)
	(_inst U1 0 137(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(signal_extended))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((clk)(clk))
			((next_instruction_address_bus)(BUS2149))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL(5))(EX_MEM_CONTROL(1)))
			((EX_MEM_CONTROL(4))(EX_MEM_CONTROL(0)))
			((EX_MEM_CONTROL(3))(DANGLING_U1_EX_MEM_CONTROL_3))
			((EX_MEM_CONTROL(2))(DANGLING_U1_EX_MEM_CONTROL_2))
			((EX_MEM_CONTROL(1))(DANGLING_U1_EX_MEM_CONTROL_1))
			((EX_MEM_CONTROL(0))(DANGLING_U1_EX_MEM_CONTROL_0))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U4 0 162(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS2149))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 169(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 175(_comp multiplexador)
		(_port
			((input0)(rs(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS908(d_7_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 183(_comp multiplexador)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 191(_comp ALU)
		(_port
			((A)(rt(d_31_0)))
			((B)(BUS908(d_7_0)))
			((selection(2))(Dangling_Input_Signal))
			((selection(1))(Dangling_Input_Signal))
			((selection(0))(Dangling_Input_Signal))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 2 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_jump_address 3 0 44(_ent(_out))))
		(_port(_int EX_rs 3 0 45(_ent(_out))))
		(_port(_int ULA_RES 3 0 46(_ent(_out))))
		(_port(_int val 4 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 69(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 76(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 79(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 83(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 107(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 113(_arch((i 4)))))
		(_sig(_int NET1834 -1 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 118(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 12 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 119(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2149 13 0 119(_arch(_uni))))
		(_sig(_int BUS2593 13 0 120(_arch(_uni))))
		(_sig(_int BUS544 13 0 121(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 122(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS908 14 0 122(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 125(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_3 -1 0 128(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_2 -1 0 129(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_1 -1 0 130(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_0 -1 0 131(_arch(_uni))))
		(_prcs
			(line__205(_arch 0 0 205(_assignment(_trgt(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 7 -1)
)
I 000053 55 3511          1561932497942 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1561932497943 2019.06.30 19:08:17)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 404f164249161757404f551a454641451646144649)
	(_ent
		(_time 1561866551832)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(_open))
				((MEM_CONTROL)(_open))
				((WB_CONTROL)(_open))
				((jump_address)(_open))
				((next_instruction_address_ID)(_open))
				((rd_address)(_open))
				((rs)(_open))
				((rt)(_open))
				((rt_address)(_open))
				((shamt)(_open))
				((signal_extended)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 8841          1561932497956 mips
(_unit VHDL(mips 0 27(mips 0 46))
	(_version vde)
	(_time 1561932497957 2019.06.30 19:08:17)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 505e5153590604470203140a085750575356045659)
	(_ent
		(_time 1561932497951)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 3 0 52(_ent (_in))))
				(_port(_int MEM_CONTROL 4 0 53(_ent (_in))))
				(_port(_int WB_CONTROL 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int jump_address 6 0 56(_ent (_in))))
				(_port(_int next_instruction_address_ID 6 0 57(_ent (_in))))
				(_port(_int rd_address 7 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int rs 6 0 60(_ent (_in))))
				(_port(_int rt 6 0 61(_ent (_in))))
				(_port(_int rt_address 7 0 62(_ent (_in))))
				(_port(_int shamt 7 0 63(_ent (_in))))
				(_port(_int signal_extended 6 0 64(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 5 0 65(_ent (_out))))
				(_port(_int EX_WB_CONTROL 5 0 66(_ent (_out))))
				(_port(_int EX_jump_address 6 0 67(_ent (_out))))
				(_port(_int EX_rs 6 0 68(_ent (_out))))
				(_port(_int ULA_RES 6 0 69(_ent (_out))))
				(_port(_int Zero -1 0 70(_ent (_out))))
				(_port(_int val 7 0 71(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 76(_ent (_in))))
				(_port(_int Instruction 8 0 77(_ent (_in))))
				(_port(_int RegWrite -1 0 78(_ent (_in))))
				(_port(_int Reset -1 0 79(_ent (_in))))
				(_port(_int next_instruction_address 8 0 80(_ent (_in))))
				(_port(_int write_data 8 0 81(_ent (_in))))
				(_port(_int write_register 9 0 82(_ent (_in))))
				(_port(_int EX_CONTROL 10 0 83(_ent (_out))))
				(_port(_int MEM_CONTROL 11 0 84(_ent (_out))))
				(_port(_int WB_CONTROL 12 0 85(_ent (_out))))
				(_port(_int jump_address 8 0 86(_ent (_out))))
				(_port(_int next_instruction_address_ID 8 0 87(_ent (_out))))
				(_port(_int rd_address 9 0 88(_ent (_out))))
				(_port(_int rs 8 0 89(_ent (_out))))
				(_port(_int rt 8 0 90(_ent (_out))))
				(_port(_int rt_address 9 0 91(_ent (_out))))
				(_port(_int shamt 9 0 92(_ent (_out))))
				(_port(_int signal_extended 8 0 93(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 98(_ent (_in))))
				(_port(_int PCSrc -1 0 99(_ent (_in))))
				(_port(_int Reset -1 0 100(_ent (_in))))
				(_port(_int branch_instruction_address 13 0 101(_ent (_in))))
				(_port(_int Instruction 13 0 102(_ent (_out))))
				(_port(_int next_instruction_address 13 0 103(_ent (_out))))
			)
		)
	)
	(_inst U1 0 129(_comp execution)
		(_port
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(Clk))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(reset))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rt))
			((ULA_RES)(ULA_RES))
			((Zero)(Zero))
			((val)(val))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 153(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 175(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(NET410))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_port(_int Zero -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 2 0 37(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 38(_ent(_out))))
		(_port(_int EX_jump_address 0 0 39(_ent(_out))))
		(_port(_int EX_rs 0 0 40(_ent(_out))))
		(_port(_int ULA_RES 0 0 41(_ent(_out))))
		(_port(_int val 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 82(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 84(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 85(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 101(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET410 -1 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 110(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1316 0 111(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 15 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 112(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 16 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 113(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS3297 17 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 114(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 18 0 114(_arch(_uni))))
		(_sig(_int BUS3355 18 0 115(_arch(_uni))))
		(_sig(_int BUS3363 17 0 116(_arch(_uni))))
		(_sig(_int BUS3389 17 0 117(_arch(_uni))))
		(_sig(_int BUS3517 17 0 118(_arch(_uni))))
		(_sig(_int BUS3532 18 0 119(_arch(_uni))))
		(_sig(_int BUS3540 17 0 120(_arch(_uni))))
		(_sig(_int EX_rt 17 0 121(_arch(_uni))))
		(_sig(_int Instruction 17 0 122(_arch(_uni))))
		(_sig(_int next_instruction_address 17 0 123(_arch(_uni))))
		(_prcs
			(line__189(_arch 0 0 189(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(14))(_sens(3)))))
			(line__192(_arch 1 0 192(_assignment(_alias((EX_rs)(EX_rt)))(_trgt(11))(_sens(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
I 000058 55 4704          1561932497994 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1561932497995 2019.06.30 19:08:17)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 6f61336f6c3938786c6f7d343b696c686b69666939)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Reset -1 0 52(_ent (_in))))
				(_port(_int instruction_bus 2 0 53(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 54(_ent (_in))))
				(_port(_int Instruction 2 0 55(_ent (_out))))
				(_port(_int next_instruction_address 2 0 56(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 69(_ent (_in))))
				(_port(_int address_bus 4 0 70(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_port(_int input0 5 0 78(_ent (_in))))
				(_port(_int input1 5 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_port(_int output 5 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst PC_IF 0 116(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 124(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 132(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 6 0 87(_arch(_uni))))
		(_sig(_int address_bus 6 0 88(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 89(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 90(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 91(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000050 55 1141          1561932498029 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561932498030 2019.06.30 19:08:18)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 9e90c291cdca9c8895988ac799999c989b98999897)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 12003         1561932498066 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561932498067 2019.06.30 19:08:18)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code bdb3e1e9bcebeaaaedefafe6e9bbbebab9bbb4bbeb)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000050 55 2797          1561932498101 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561932498102 2019.06.30 19:08:18)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code dcd2808e8b88decada8ec485dbdbdedad9dadbdad5)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 8432          1561932498141 execution
(_unit VHDL(execution 0 26(execution 0 51))
	(_version vde)
	(_time 1561932498142 2019.06.30 19:08:18)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 0b05580c515c5a1d5a5d1e505e0d020d5d0d5e0d0e)
	(_ent
		(_time 1561927763937)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 7 0 76(_ent (_in))))
				(_port(_int RS_in 8 0 77(_ent (_in))))
				(_port(_int ULA_in 8 0 78(_ent (_in))))
				(_port(_int WB_CONTROL 9 0 79(_ent (_in))))
				(_port(_int clk -1 0 80(_ent (_in))))
				(_port(_int next_instruction_address_bus 8 0 81(_ent (_in))))
				(_port(_int reset -1 0 82(_ent (_in))))
				(_port(_int val_res 10 0 83(_ent (_in))))
				(_port(_int zero_in -1 0 84(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 7 0 85(_ent (_out))))
				(_port(_int EX_WB_CONTROL 9 0 86(_ent (_out))))
				(_port(_int EX_jump_address 8 0 87(_ent (_out))))
				(_port(_int EX_rs 8 0 88(_ent (_out))))
				(_port(_int ULA_RES 8 0 89(_ent (_out))))
				(_port(_int val 10 0 90(_ent (_out))))
				(_port(_int zero -1 0 91(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 57(_ent (_in))))
				(_port(_int B 5 0 58(_ent (_in))))
				(_port(_int resultado 5 0 59(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 11 0 107(_ent (_in))))
				(_port(_int Out1 11 0 108(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 96(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 99(_array -1((_dto c 1 i 0)))))
				(_port(_int input0 15 0 99(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 100(_array -1((_dto c 2 i 0)))))
				(_port(_int input1 16 0 100(_ent (_in))))
				(_port(_int selection -1 0 101(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 102(_array -1((_dto c 3 i 0)))))
				(_port(_int output 17 0 102(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 67(_array -1((_dto c 4 i 0)))))
				(_port(_int A 15 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 68(_array -1((_dto c 5 i 0)))))
				(_port(_int B 16 0 68(_ent (_in))))
				(_port(_int selection 6 0 69(_ent (_in))))
				(_port(_int Zero -1 0 70(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 71(_array -1((_dto c 6 i 0)))))
				(_port(_int output 17 0 71(_ent (_out))))
			)
		)
	)
	(_inst U1 0 137(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(signal_extended))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((clk)(clk))
			((next_instruction_address_bus)(BUS2149))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL(5))(EX_MEM_CONTROL(1)))
			((EX_MEM_CONTROL(4))(EX_MEM_CONTROL(0)))
			((EX_MEM_CONTROL(3))(DANGLING_U1_EX_MEM_CONTROL_3))
			((EX_MEM_CONTROL(2))(DANGLING_U1_EX_MEM_CONTROL_2))
			((EX_MEM_CONTROL(1))(DANGLING_U1_EX_MEM_CONTROL_1))
			((EX_MEM_CONTROL(0))(DANGLING_U1_EX_MEM_CONTROL_0))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U4 0 162(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS2149))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 169(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 175(_comp multiplexador)
		(_port
			((input0)(rs(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS908(d_7_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 183(_comp multiplexador)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 191(_comp ALU)
		(_port
			((A)(rt(d_31_0)))
			((B)(BUS908(d_7_0)))
			((selection(2))(Dangling_Input_Signal))
			((selection(1))(Dangling_Input_Signal))
			((selection(0))(Dangling_Input_Signal))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 2 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_jump_address 3 0 44(_ent(_out))))
		(_port(_int EX_rs 3 0 45(_ent(_out))))
		(_port(_int ULA_RES 3 0 46(_ent(_out))))
		(_port(_int val 4 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 69(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 76(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 79(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 83(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 107(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 113(_arch((i 4)))))
		(_sig(_int NET1834 -1 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 118(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 12 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 119(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2149 13 0 119(_arch(_uni))))
		(_sig(_int BUS2593 13 0 120(_arch(_uni))))
		(_sig(_int BUS544 13 0 121(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 122(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS908 14 0 122(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 125(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_3 -1 0 128(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_2 -1 0 129(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_1 -1 0 130(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_0 -1 0 131(_arch(_uni))))
		(_prcs
			(line__205(_arch 0 0 205(_assignment(_trgt(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 7 -1)
)
I 000051 55 1819          1561932498164 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 30))
	(_version vde)
	(_time 1561932498165 2019.06.30 19:08:18)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 1b15481d414f190d4c190e411e1e4d1c191d1e1d1c)
	(_ent
		(_time 1561931555925)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_in 2 0 12(_ent(_in))))
		(_port(_int RS_in 2 0 13(_ent(_in))))
		(_port(_int zero_in -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 15(_ent(_in))))
		(_port(_int next_instruction_address_bus 2 0 16(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 18(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 19(_ent(_out))))
		(_port(_int EX_jump_address 2 0 21(_ent(_out))))
		(_port(_int ULA_RES 2 0 22(_ent(_out))))
		(_port(_int zero -1 0 23(_ent(_out))))
		(_port(_int EX_rs 2 0 25(_ent(_out))))
		(_port(_int val 3 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(9)(10)(11)(12)(14)(15))(_sens(0)(1)(2)(3)(4)(5)(7)(8))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000053 55 3559          1561932498198 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1561932498199 2019.06.30 19:08:18)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 3a346f3f3d6d3b2d383f28603d3c693f6c3d3f3c6f)
	(_ent
		(_time 1561910390540)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000054 55 4233          1561932498234 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1561932498235 2019.06.30 19:08:18)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 69663d69653e3a7f653f7a323c6f6c6e6b6c3f6f6f)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000055 55 1487          1561932498268 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1561932498269 2019.06.30 19:08:18)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 8887da8685dedf9f8eda9ad2dc8edd8e8b8e808dde)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 871           1561932498307 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1561932498308 2019.06.30 19:08:18)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code a8a7fdffa9fffbbefdfbb9f2aaadfeaeadafa0afac)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000059 55 955           1561932498338 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 35))
	(_version vde)
	(_time 1561932498339 2019.06.30 19:08:18)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code c7c99892959190d0c1c6d59c93c1c4c0c3c1cec191)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 901           1561932498368 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561932498369 2019.06.30 19:08:18)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code e6e9b0b5e3b0b2f0e4e9f6bcb4e1e6e0e5e1e6e0e5)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000046 55 731           1561932498401 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1561932498402 2019.06.30 19:08:18)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 050a0403045255130106175f550301030103000207)
	(_ent
		(_time 1561881166463)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000054 55 1083          1561932498433 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1561932498434 2019.06.30 19:08:18)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code 252a71202572223223223c7e7423762320222d2324)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000044 55 1986          1561932498468 ALU
(_unit VHDL(alu 0 26(alu 0 39))
	(_version vde)
	(_time 1561932498469 2019.06.30 19:08:18)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 535c52500305024551531008075552550054565552)
	(_ent
		(_time 1561915956189)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_port(_int Zero -2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 35(_array -2((_dto c 5 i 0)))))
		(_port(_int output 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 42(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 4 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 43(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 5 0 43(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_trgt(5))(_sens(0)(1)(2)))))
			(line__61(_arch 1 0 61(_assignment(_trgt(4))(_sens(2)(5(_range 8))(5(_range 9))(5(_range 10))(5(_range 11))(5(_range 12))(5(_range 13))(5(_range 14))(5(_range 15)))(_read(5(_range 16))(5(_range 17))(5(_range 18))(5(_range 19))(5(_range 20))(5(_range 21))(5(_range 22))(5(_range 23))))))
			(line__71(_arch 2 0 71(_assignment(_trgt(3))(_sens(5(_range 24))(6))(_read(5(_range 25))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . ALU 26 -1)
)
V 000051 55 691           1561932498507 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1561932498508 2019.06.30 19:08:18)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 737d707278242e6574756729717576757574777071)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
I 000053 55 3390          1561932591336 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1561932591337 2019.06.30 19:09:51)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 0f5e5e09505958180f001a550a090e0a59095b0906)
	(_ent
		(_time 1561866551832)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((Zero)(_open))
				((EX_MEM_CONTROL)(_open))
				((EX_WB_CONTROL)(_open))
				((EX_jump_address)(_open))
				((EX_rs)(_open))
				((ULA_RES)(_open))
				((val)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 8841          1561932591345 mips
(_unit VHDL(mips 0 27(mips 0 46))
	(_version vde)
	(_time 1561932591346 2019.06.30 19:09:51)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 1e4e181942484a094c4d5a4446191e191d184a1817)
	(_ent
		(_time 1561932497950)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 3 0 52(_ent (_in))))
				(_port(_int MEM_CONTROL 4 0 53(_ent (_in))))
				(_port(_int WB_CONTROL 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int jump_address 6 0 56(_ent (_in))))
				(_port(_int next_instruction_address_ID 6 0 57(_ent (_in))))
				(_port(_int rd_address 7 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int rs 6 0 60(_ent (_in))))
				(_port(_int rt 6 0 61(_ent (_in))))
				(_port(_int rt_address 7 0 62(_ent (_in))))
				(_port(_int shamt 7 0 63(_ent (_in))))
				(_port(_int signal_extended 6 0 64(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 5 0 65(_ent (_out))))
				(_port(_int EX_WB_CONTROL 5 0 66(_ent (_out))))
				(_port(_int EX_jump_address 6 0 67(_ent (_out))))
				(_port(_int EX_rs 6 0 68(_ent (_out))))
				(_port(_int ULA_RES 6 0 69(_ent (_out))))
				(_port(_int Zero -1 0 70(_ent (_out))))
				(_port(_int val 7 0 71(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 76(_ent (_in))))
				(_port(_int Instruction 8 0 77(_ent (_in))))
				(_port(_int RegWrite -1 0 78(_ent (_in))))
				(_port(_int Reset -1 0 79(_ent (_in))))
				(_port(_int next_instruction_address 8 0 80(_ent (_in))))
				(_port(_int write_data 8 0 81(_ent (_in))))
				(_port(_int write_register 9 0 82(_ent (_in))))
				(_port(_int EX_CONTROL 10 0 83(_ent (_out))))
				(_port(_int MEM_CONTROL 11 0 84(_ent (_out))))
				(_port(_int WB_CONTROL 12 0 85(_ent (_out))))
				(_port(_int jump_address 8 0 86(_ent (_out))))
				(_port(_int next_instruction_address_ID 8 0 87(_ent (_out))))
				(_port(_int rd_address 9 0 88(_ent (_out))))
				(_port(_int rs 8 0 89(_ent (_out))))
				(_port(_int rt 8 0 90(_ent (_out))))
				(_port(_int rt_address 9 0 91(_ent (_out))))
				(_port(_int shamt 9 0 92(_ent (_out))))
				(_port(_int signal_extended 8 0 93(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 98(_ent (_in))))
				(_port(_int PCSrc -1 0 99(_ent (_in))))
				(_port(_int Reset -1 0 100(_ent (_in))))
				(_port(_int branch_instruction_address 13 0 101(_ent (_in))))
				(_port(_int Instruction 13 0 102(_ent (_out))))
				(_port(_int next_instruction_address 13 0 103(_ent (_out))))
			)
		)
	)
	(_inst U1 0 129(_comp execution)
		(_port
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(Clk))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(reset))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rt))
			((ULA_RES)(ULA_RES))
			((Zero)(Zero))
			((val)(val))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 153(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 175(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(NET410))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_port(_int Zero -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 2 0 37(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 38(_ent(_out))))
		(_port(_int EX_jump_address 0 0 39(_ent(_out))))
		(_port(_int EX_rs 0 0 40(_ent(_out))))
		(_port(_int ULA_RES 0 0 41(_ent(_out))))
		(_port(_int val 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 82(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 84(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 85(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 101(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET410 -1 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 110(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1316 0 111(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 15 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 112(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 16 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 113(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS3297 17 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 114(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 18 0 114(_arch(_uni))))
		(_sig(_int BUS3355 18 0 115(_arch(_uni))))
		(_sig(_int BUS3363 17 0 116(_arch(_uni))))
		(_sig(_int BUS3389 17 0 117(_arch(_uni))))
		(_sig(_int BUS3517 17 0 118(_arch(_uni))))
		(_sig(_int BUS3532 18 0 119(_arch(_uni))))
		(_sig(_int BUS3540 17 0 120(_arch(_uni))))
		(_sig(_int EX_rt 17 0 121(_arch(_uni))))
		(_sig(_int Instruction 17 0 122(_arch(_uni))))
		(_sig(_int next_instruction_address 17 0 123(_arch(_uni))))
		(_prcs
			(line__189(_arch 0 0 189(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(14))(_sens(3)))))
			(line__192(_arch 1 0 192(_assignment(_alias((EX_rs)(EX_rt)))(_trgt(11))(_sens(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
I 000058 55 4704          1561932591374 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1561932591375 2019.06.30 19:09:51)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 3e6e653b3e6869293d3e2c656a383d393a38373868)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Reset -1 0 52(_ent (_in))))
				(_port(_int instruction_bus 2 0 53(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 54(_ent (_in))))
				(_port(_int Instruction 2 0 55(_ent (_out))))
				(_port(_int next_instruction_address 2 0 56(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 69(_ent (_in))))
				(_port(_int address_bus 4 0 70(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_port(_int input0 5 0 78(_ent (_in))))
				(_port(_int input1 5 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_port(_int output 5 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst PC_IF 0 116(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 124(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 132(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 6 0 87(_arch(_uni))))
		(_sig(_int address_bus 6 0 88(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 89(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 90(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 91(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000050 55 1141          1561932591396 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561932591397 2019.06.30 19:09:51)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 4d1d164f1f194f5b464b59144a4a4f4b484b4a4b44)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 12003         1561932591417 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561932591418 2019.06.30 19:09:51)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 5d0d065e5c0b0a4a0d0f4f06095b5e5a595b545b0b)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000050 55 2797          1561932591444 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561932591445 2019.06.30 19:09:51)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 7c2c277d2b287e6a7a2e64257b7b7e7a797a7b7a75)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 8432          1561932591471 execution
(_unit VHDL(execution 0 26(execution 0 51))
	(_version vde)
	(_time 1561932591472 2019.06.30 19:09:51)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 9bcbcc95c1ccca8dcacd8ec0ce9d929dcd9dce9d9e)
	(_ent
		(_time 1561927763937)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 7 0 76(_ent (_in))))
				(_port(_int RS_in 8 0 77(_ent (_in))))
				(_port(_int ULA_in 8 0 78(_ent (_in))))
				(_port(_int WB_CONTROL 9 0 79(_ent (_in))))
				(_port(_int clk -1 0 80(_ent (_in))))
				(_port(_int next_instruction_address_bus 8 0 81(_ent (_in))))
				(_port(_int reset -1 0 82(_ent (_in))))
				(_port(_int val_res 10 0 83(_ent (_in))))
				(_port(_int zero_in -1 0 84(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 7 0 85(_ent (_out))))
				(_port(_int EX_WB_CONTROL 9 0 86(_ent (_out))))
				(_port(_int EX_jump_address 8 0 87(_ent (_out))))
				(_port(_int EX_rs 8 0 88(_ent (_out))))
				(_port(_int ULA_RES 8 0 89(_ent (_out))))
				(_port(_int val 10 0 90(_ent (_out))))
				(_port(_int zero -1 0 91(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 57(_ent (_in))))
				(_port(_int B 5 0 58(_ent (_in))))
				(_port(_int resultado 5 0 59(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 11 0 107(_ent (_in))))
				(_port(_int Out1 11 0 108(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 96(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 99(_array -1((_dto c 1 i 0)))))
				(_port(_int input0 15 0 99(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 100(_array -1((_dto c 2 i 0)))))
				(_port(_int input1 16 0 100(_ent (_in))))
				(_port(_int selection -1 0 101(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 102(_array -1((_dto c 3 i 0)))))
				(_port(_int output 17 0 102(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 67(_array -1((_dto c 4 i 0)))))
				(_port(_int A 15 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 68(_array -1((_dto c 5 i 0)))))
				(_port(_int B 16 0 68(_ent (_in))))
				(_port(_int selection 6 0 69(_ent (_in))))
				(_port(_int Zero -1 0 70(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 71(_array -1((_dto c 6 i 0)))))
				(_port(_int output 17 0 71(_ent (_out))))
			)
		)
	)
	(_inst U1 0 137(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(signal_extended))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((clk)(clk))
			((next_instruction_address_bus)(BUS2149))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL(5))(EX_MEM_CONTROL(1)))
			((EX_MEM_CONTROL(4))(EX_MEM_CONTROL(0)))
			((EX_MEM_CONTROL(3))(DANGLING_U1_EX_MEM_CONTROL_3))
			((EX_MEM_CONTROL(2))(DANGLING_U1_EX_MEM_CONTROL_2))
			((EX_MEM_CONTROL(1))(DANGLING_U1_EX_MEM_CONTROL_1))
			((EX_MEM_CONTROL(0))(DANGLING_U1_EX_MEM_CONTROL_0))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U4 0 162(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS2149))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 169(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 175(_comp multiplexador)
		(_port
			((input0)(rs(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS908(d_7_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 183(_comp multiplexador)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 191(_comp ALU)
		(_port
			((A)(rt(d_31_0)))
			((B)(BUS908(d_7_0)))
			((selection(2))(Dangling_Input_Signal))
			((selection(1))(Dangling_Input_Signal))
			((selection(0))(Dangling_Input_Signal))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 2 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_jump_address 3 0 44(_ent(_out))))
		(_port(_int EX_rs 3 0 45(_ent(_out))))
		(_port(_int ULA_RES 3 0 46(_ent(_out))))
		(_port(_int val 4 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 69(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 76(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 79(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 83(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 107(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 113(_arch((i 4)))))
		(_sig(_int NET1834 -1 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 118(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 12 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 119(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2149 13 0 119(_arch(_uni))))
		(_sig(_int BUS2593 13 0 120(_arch(_uni))))
		(_sig(_int BUS544 13 0 121(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 122(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS908 14 0 122(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 125(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_3 -1 0 128(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_2 -1 0 129(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_1 -1 0 130(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_0 -1 0 131(_arch(_uni))))
		(_prcs
			(line__205(_arch 0 0 205(_assignment(_trgt(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 7 -1)
)
I 000051 55 1819          1561932591496 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 30))
	(_version vde)
	(_time 1561932591497 2019.06.30 19:09:51)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code abfbfcfdf1ffa9bdfca9bef1aeaefdaca9adaeadac)
	(_ent
		(_time 1561931555925)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_in 2 0 12(_ent(_in))))
		(_port(_int RS_in 2 0 13(_ent(_in))))
		(_port(_int zero_in -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 15(_ent(_in))))
		(_port(_int next_instruction_address_bus 2 0 16(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 18(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 19(_ent(_out))))
		(_port(_int EX_jump_address 2 0 21(_ent(_out))))
		(_port(_int ULA_RES 2 0 22(_ent(_out))))
		(_port(_int zero -1 0 23(_ent(_out))))
		(_port(_int EX_rs 2 0 25(_ent(_out))))
		(_port(_int val 3 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(9)(10)(11)(12)(14)(15))(_sens(0)(1)(2)(3)(4)(5)(7)(8))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000053 55 3559          1561932591519 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1561932591520 2019.06.30 19:09:51)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code ca9a9b9fcd9dcbddc8cfd890cdcc99cf9ccdcfcc9f)
	(_ent
		(_time 1561910390540)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000054 55 4233          1561932591547 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1561932591548 2019.06.30 19:09:51)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code eabbbab9bebdb9fce6bcf9b1bfecefede8efbcecec)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000055 55 1487          1561932591576 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1561932591577 2019.06.30 19:09:51)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code f9a8afa9f5afaeeeffabeba3adffacfffafff1fcaf)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 871           1561932591598 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1561932591599 2019.06.30 19:09:51)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 1849481f194f4b0e4d4b09421a1d4e1e1d1f101f1c)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000059 55 955           1561932591619 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 35))
	(_version vde)
	(_time 1561932591620 2019.06.30 19:09:51)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 2878722c757e7f3f2e293a737c2e2b2f2c2e212e7e)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 901           1561932591635 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561932591636 2019.06.30 19:09:51)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 38696b3d336e6c2e3a3728626a3f383e3b3f383e3b)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000046 55 731           1561932591654 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1561932591655 2019.06.30 19:09:51)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 47171545441017514344551d174143414341424045)
	(_ent
		(_time 1561881166463)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000054 55 1083          1561932591671 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1561932591672 2019.06.30 19:09:51)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code 673760666530607061607e3c3661346162606f6166)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000044 55 1986          1561932591689 ALU
(_unit VHDL(alu 0 26(alu 0 39))
	(_version vde)
	(_time 1561932591690 2019.06.30 19:09:51)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 76262477232027607476352d227077702571737077)
	(_ent
		(_time 1561915956189)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_port(_int Zero -2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 35(_array -2((_dto c 5 i 0)))))
		(_port(_int output 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 42(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 4 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 43(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 5 0 43(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_trgt(5))(_sens(0)(1)(2)))))
			(line__61(_arch 1 0 61(_assignment(_trgt(4))(_sens(5(_range 8))(5(_range 9))(5(_range 10))(5(_range 11))(5(_range 12))(5(_range 13))(5(_range 14))(5(_range 15))(2))(_read(5(_range 16))(5(_range 17))(5(_range 18))(5(_range 19))(5(_range 20))(5(_range 21))(5(_range 22))(5(_range 23))))))
			(line__71(_arch 2 0 71(_assignment(_trgt(3))(_sens(5(_range 24))(6))(_read(5(_range 25))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . ALU 26 -1)
)
V 000051 55 691           1561932591717 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1561932591718 2019.06.30 19:09:51)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 86d7d68888d1db90818092dc848083808081828584)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
I 000053 55 3390          1561932707848 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1561932707849 2019.06.30 19:11:47)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 3266333739646525323d276837343337643466343b)
	(_ent
		(_time 1561866551832)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((Zero)(_open))
				((EX_MEM_CONTROL)(_open))
				((EX_WB_CONTROL)(_open))
				((EX_jump_address)(_open))
				((EX_rs)(_open))
				((ULA_RES)(_open))
				((val)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 8841          1561932707857 mips
(_unit VHDL(mips 0 27(mips 0 46))
	(_version vde)
	(_time 1561932707858 2019.06.30 19:11:47)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 3267643739646625606176686a353235313466343b)
	(_ent
		(_time 1561932497950)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 3 0 52(_ent (_in))))
				(_port(_int MEM_CONTROL 4 0 53(_ent (_in))))
				(_port(_int WB_CONTROL 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int jump_address 6 0 56(_ent (_in))))
				(_port(_int next_instruction_address_ID 6 0 57(_ent (_in))))
				(_port(_int rd_address 7 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int rs 6 0 60(_ent (_in))))
				(_port(_int rt 6 0 61(_ent (_in))))
				(_port(_int rt_address 7 0 62(_ent (_in))))
				(_port(_int shamt 7 0 63(_ent (_in))))
				(_port(_int signal_extended 6 0 64(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 5 0 65(_ent (_out))))
				(_port(_int EX_WB_CONTROL 5 0 66(_ent (_out))))
				(_port(_int EX_jump_address 6 0 67(_ent (_out))))
				(_port(_int EX_rs 6 0 68(_ent (_out))))
				(_port(_int ULA_RES 6 0 69(_ent (_out))))
				(_port(_int Zero -1 0 70(_ent (_out))))
				(_port(_int val 7 0 71(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 76(_ent (_in))))
				(_port(_int Instruction 8 0 77(_ent (_in))))
				(_port(_int RegWrite -1 0 78(_ent (_in))))
				(_port(_int Reset -1 0 79(_ent (_in))))
				(_port(_int next_instruction_address 8 0 80(_ent (_in))))
				(_port(_int write_data 8 0 81(_ent (_in))))
				(_port(_int write_register 9 0 82(_ent (_in))))
				(_port(_int EX_CONTROL 10 0 83(_ent (_out))))
				(_port(_int MEM_CONTROL 11 0 84(_ent (_out))))
				(_port(_int WB_CONTROL 12 0 85(_ent (_out))))
				(_port(_int jump_address 8 0 86(_ent (_out))))
				(_port(_int next_instruction_address_ID 8 0 87(_ent (_out))))
				(_port(_int rd_address 9 0 88(_ent (_out))))
				(_port(_int rs 8 0 89(_ent (_out))))
				(_port(_int rt 8 0 90(_ent (_out))))
				(_port(_int rt_address 9 0 91(_ent (_out))))
				(_port(_int shamt 9 0 92(_ent (_out))))
				(_port(_int signal_extended 8 0 93(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 98(_ent (_in))))
				(_port(_int PCSrc -1 0 99(_ent (_in))))
				(_port(_int Reset -1 0 100(_ent (_in))))
				(_port(_int branch_instruction_address 13 0 101(_ent (_in))))
				(_port(_int Instruction 13 0 102(_ent (_out))))
				(_port(_int next_instruction_address 13 0 103(_ent (_out))))
			)
		)
	)
	(_inst U1 0 129(_comp execution)
		(_port
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(Clk))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(reset))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rt))
			((ULA_RES)(ULA_RES))
			((Zero)(Zero))
			((val)(val))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 153(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 175(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(NET410))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_port(_int Zero -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 2 0 37(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 38(_ent(_out))))
		(_port(_int EX_jump_address 0 0 39(_ent(_out))))
		(_port(_int EX_rs 0 0 40(_ent(_out))))
		(_port(_int ULA_RES 0 0 41(_ent(_out))))
		(_port(_int val 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 82(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 84(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 85(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 101(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET410 -1 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 110(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1316 0 111(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 15 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 112(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 16 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 113(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS3297 17 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 114(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 18 0 114(_arch(_uni))))
		(_sig(_int BUS3355 18 0 115(_arch(_uni))))
		(_sig(_int BUS3363 17 0 116(_arch(_uni))))
		(_sig(_int BUS3389 17 0 117(_arch(_uni))))
		(_sig(_int BUS3517 17 0 118(_arch(_uni))))
		(_sig(_int BUS3532 18 0 119(_arch(_uni))))
		(_sig(_int BUS3540 17 0 120(_arch(_uni))))
		(_sig(_int EX_rt 17 0 121(_arch(_uni))))
		(_sig(_int Instruction 17 0 122(_arch(_uni))))
		(_sig(_int next_instruction_address 17 0 123(_arch(_uni))))
		(_prcs
			(line__189(_arch 0 0 189(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(14))(_sens(3)))))
			(line__192(_arch 1 0 192(_assignment(_alias((EX_rs)(EX_rt)))(_trgt(11))(_sens(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
I 000058 55 4704          1561932707886 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1561932707887 2019.06.30 19:11:47)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 5207595105040545515240090654515556545b5404)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Reset -1 0 52(_ent (_in))))
				(_port(_int instruction_bus 2 0 53(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 54(_ent (_in))))
				(_port(_int Instruction 2 0 55(_ent (_out))))
				(_port(_int next_instruction_address 2 0 56(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 69(_ent (_in))))
				(_port(_int address_bus 4 0 70(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_port(_int input0 5 0 78(_ent (_in))))
				(_port(_int input1 5 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_port(_int output 5 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst PC_IF 0 116(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 124(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 132(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 6 0 87(_arch(_uni))))
		(_sig(_int address_bus 6 0 88(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 89(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 90(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 91(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000050 55 1141          1561932708198 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561932708199 2019.06.30 19:11:48)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 8adf8084ddde889c818c9ed38d8d888c8f8c8d8c83)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 12003         1561932708220 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561932708221 2019.06.30 19:11:48)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code a9fca3fef5fffebef9fbbbf2fdafaaaeadafa0afff)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000050 55 2797          1561932708247 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561932708248 2019.06.30 19:11:48)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code b9ecb3edb4edbbafbfeba1e0bebebbbfbcbfbebfb0)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 8432          1561932708275 execution
(_unit VHDL(execution 0 26(execution 0 51))
	(_version vde)
	(_time 1561932708276 2019.06.30 19:11:48)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code d88dde8bd88f89ce898ecd838dded1de8ede8ddedd)
	(_ent
		(_time 1561927763937)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 7 0 76(_ent (_in))))
				(_port(_int RS_in 8 0 77(_ent (_in))))
				(_port(_int ULA_in 8 0 78(_ent (_in))))
				(_port(_int WB_CONTROL 9 0 79(_ent (_in))))
				(_port(_int clk -1 0 80(_ent (_in))))
				(_port(_int next_instruction_address_bus 8 0 81(_ent (_in))))
				(_port(_int reset -1 0 82(_ent (_in))))
				(_port(_int val_res 10 0 83(_ent (_in))))
				(_port(_int zero_in -1 0 84(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 7 0 85(_ent (_out))))
				(_port(_int EX_WB_CONTROL 9 0 86(_ent (_out))))
				(_port(_int EX_jump_address 8 0 87(_ent (_out))))
				(_port(_int EX_rs 8 0 88(_ent (_out))))
				(_port(_int ULA_RES 8 0 89(_ent (_out))))
				(_port(_int val 10 0 90(_ent (_out))))
				(_port(_int zero -1 0 91(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 57(_ent (_in))))
				(_port(_int B 5 0 58(_ent (_in))))
				(_port(_int resultado 5 0 59(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 11 0 107(_ent (_in))))
				(_port(_int Out1 11 0 108(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 96(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 99(_array -1((_dto c 1 i 0)))))
				(_port(_int input0 15 0 99(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 100(_array -1((_dto c 2 i 0)))))
				(_port(_int input1 16 0 100(_ent (_in))))
				(_port(_int selection -1 0 101(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 102(_array -1((_dto c 3 i 0)))))
				(_port(_int output 17 0 102(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 67(_array -1((_dto c 4 i 0)))))
				(_port(_int A 15 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 68(_array -1((_dto c 5 i 0)))))
				(_port(_int B 16 0 68(_ent (_in))))
				(_port(_int selection 6 0 69(_ent (_in))))
				(_port(_int Zero -1 0 70(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 71(_array -1((_dto c 6 i 0)))))
				(_port(_int output 17 0 71(_ent (_out))))
			)
		)
	)
	(_inst U1 0 137(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(signal_extended))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((clk)(clk))
			((next_instruction_address_bus)(BUS2149))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL(5))(EX_MEM_CONTROL(1)))
			((EX_MEM_CONTROL(4))(EX_MEM_CONTROL(0)))
			((EX_MEM_CONTROL(3))(DANGLING_U1_EX_MEM_CONTROL_3))
			((EX_MEM_CONTROL(2))(DANGLING_U1_EX_MEM_CONTROL_2))
			((EX_MEM_CONTROL(1))(DANGLING_U1_EX_MEM_CONTROL_1))
			((EX_MEM_CONTROL(0))(DANGLING_U1_EX_MEM_CONTROL_0))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U4 0 162(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS2149))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 169(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 175(_comp multiplexador)
		(_port
			((input0)(rs(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS908(d_7_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 183(_comp multiplexador)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 191(_comp ALU)
		(_port
			((A)(rt(d_31_0)))
			((B)(BUS908(d_7_0)))
			((selection(2))(Dangling_Input_Signal))
			((selection(1))(Dangling_Input_Signal))
			((selection(0))(Dangling_Input_Signal))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 2 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_jump_address 3 0 44(_ent(_out))))
		(_port(_int EX_rs 3 0 45(_ent(_out))))
		(_port(_int ULA_RES 3 0 46(_ent(_out))))
		(_port(_int val 4 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 69(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 76(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 79(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 83(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 107(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 113(_arch((i 4)))))
		(_sig(_int NET1834 -1 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 118(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 12 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 119(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2149 13 0 119(_arch(_uni))))
		(_sig(_int BUS2593 13 0 120(_arch(_uni))))
		(_sig(_int BUS544 13 0 121(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 122(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS908 14 0 122(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 125(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_3 -1 0 128(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_2 -1 0 129(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_1 -1 0 130(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_0 -1 0 131(_arch(_uni))))
		(_prcs
			(line__205(_arch 0 0 205(_assignment(_trgt(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 7 -1)
)
I 000051 55 1819          1561932708293 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 30))
	(_version vde)
	(_time 1561932708294 2019.06.30 19:11:48)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code e8bdeebae8bceafebfeafdb2ededbeefeaeeedeeef)
	(_ent
		(_time 1561931555925)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_in 2 0 12(_ent(_in))))
		(_port(_int RS_in 2 0 13(_ent(_in))))
		(_port(_int zero_in -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 15(_ent(_in))))
		(_port(_int next_instruction_address_bus 2 0 16(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 18(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 19(_ent(_out))))
		(_port(_int EX_jump_address 2 0 21(_ent(_out))))
		(_port(_int ULA_RES 2 0 22(_ent(_out))))
		(_port(_int zero -1 0 23(_ent(_out))))
		(_port(_int EX_rs 2 0 25(_ent(_out))))
		(_port(_int val 3 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(9)(10)(11)(12)(14)(15))(_sens(0)(1)(2)(3)(4)(5)(7)(8))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000053 55 3559          1561932708317 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1561932708318 2019.06.30 19:11:48)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 07520001565006100502155d000154025100020152)
	(_ent
		(_time 1561910390540)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000054 55 4233          1561932708345 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1561932708346 2019.06.30 19:11:48)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 26722022257175302a70357d732023212423702020)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000055 55 1487          1561932708370 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1561932708371 2019.06.30 19:11:48)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 36623633356061213064246c6230633035303e3360)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 871           1561932708394 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1561932708395 2019.06.30 19:11:48)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 55015256590206430006440f5750035350525d5251)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000059 55 955           1561932708416 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 35))
	(_version vde)
	(_time 1561932708417 2019.06.30 19:11:48)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 65306865353332726364773e3163666261636c6333)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 901           1561932708432 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561932708433 2019.06.30 19:11:48)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 7521717473232163777a652f277275737672757376)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000046 55 731           1561932708450 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1561932708451 2019.06.30 19:11:48)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 84d1818a84d3d492808796ded48280828082818386)
	(_ent
		(_time 1561881166463)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000054 55 1083          1561932708468 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1561932708469 2019.06.30 19:11:48)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code a3f6f3f5a5f4a4b4a5a4baf8f2a5f0a5a6a4aba5a2)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000044 55 1986          1561932708489 ALU
(_unit VHDL(alu 0 26(alu 0 39))
	(_version vde)
	(_time 1561932708490 2019.06.30 19:11:48)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code b3e6b6e7e3e5e2a5b1b3f0e8e7b5b2b5e0b4b6b5b2)
	(_ent
		(_time 1561915956189)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_port(_int Zero -2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 35(_array -2((_dto c 5 i 0)))))
		(_port(_int output 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 42(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 4 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 43(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 5 0 43(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_trgt(5))(_sens(0)(1)(2)))))
			(line__61(_arch 1 0 61(_assignment(_trgt(4))(_sens(2)(5(_range 8))(5(_range 9))(5(_range 10))(5(_range 11))(5(_range 12))(5(_range 13))(5(_range 14))(5(_range 15)))(_read(5(_range 16))(5(_range 17))(5(_range 18))(5(_range 19))(5(_range 20))(5(_range 21))(5(_range 22))(5(_range 23))))))
			(line__71(_arch 2 0 71(_assignment(_trgt(3))(_sens(5(_range 24))(6))(_read(5(_range 25))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . ALU 26 -1)
)
V 000051 55 691           1561932708520 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1561932708521 2019.06.30 19:11:48)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code d286d580d8858fc4d5d4c688d0d4d7d4d4d5d6d1d0)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
V 000051 55 691           1561932724531 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1561932724532 2019.06.30 19:12:04)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 6265626268353f7465647638606467646465666160)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
V 000044 55 1986          1561932727407 ALU
(_unit VHDL(alu 0 26(alu 0 39))
	(_version vde)
	(_time 1561932727408 2019.06.30 19:12:07)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 9d9bc9929acbcc8b9f9ddec6c99b9c9bce9a989b9c)
	(_ent
		(_time 1561915956189)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_port(_int Zero -2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 35(_array -2((_dto c 5 i 0)))))
		(_port(_int output 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 42(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 4 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 43(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 5 0 43(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_trgt(5))(_sens(0)(1)(2)))))
			(line__61(_arch 1 0 61(_assignment(_trgt(4))(_sens(5(_range 8))(5(_range 9))(5(_range 10))(5(_range 11))(5(_range 12))(5(_range 13))(5(_range 14))(5(_range 15))(2))(_read(5(_range 16))(5(_range 17))(5(_range 18))(5(_range 19))(5(_range 20))(5(_range 21))(5(_range 22))(5(_range 23))))))
			(line__71(_arch 2 0 71(_assignment(_trgt(3))(_sens(5(_range 24))(6))(_read(5(_range 25))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . ALU 26 -1)
)
I 000054 55 1083          1561932729203 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1561932729204 2019.06.30 19:12:09)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code a2a5f3f4a5f5a5b5a4a5bbf9f3a4f1a4a7a5aaa4a3)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
I 000046 55 731           1561932731361 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1561932731362 2019.06.30 19:12:11)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 0e095a085f595e180a0d1c545e080a080a080b090c)
	(_ent
		(_time 1561881166463)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000053 55 3390          1561932763413 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1561932763414 2019.06.30 19:12:43)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 3d336c38606b6a2a3d322867383b3c386b3b693b34)
	(_ent
		(_time 1561866551832)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((Zero)(_open))
				((EX_MEM_CONTROL)(_open))
				((EX_WB_CONTROL)(_open))
				((EX_jump_address)(_open))
				((EX_rs)(_open))
				((ULA_RES)(_open))
				((val)(_open))
			)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 8841          1561932773300 mips
(_unit VHDL(mips 0 27(mips 0 46))
	(_version vde)
	(_time 1561932773301 2019.06.30 19:12:53)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code e0b5b5b3e9b6b4f7b2b3a4bab8e7e0e7e3e6b4e6e9)
	(_ent
		(_time 1561932497950)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 3 0 52(_ent (_in))))
				(_port(_int MEM_CONTROL 4 0 53(_ent (_in))))
				(_port(_int WB_CONTROL 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int jump_address 6 0 56(_ent (_in))))
				(_port(_int next_instruction_address_ID 6 0 57(_ent (_in))))
				(_port(_int rd_address 7 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int rs 6 0 60(_ent (_in))))
				(_port(_int rt 6 0 61(_ent (_in))))
				(_port(_int rt_address 7 0 62(_ent (_in))))
				(_port(_int shamt 7 0 63(_ent (_in))))
				(_port(_int signal_extended 6 0 64(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 5 0 65(_ent (_out))))
				(_port(_int EX_WB_CONTROL 5 0 66(_ent (_out))))
				(_port(_int EX_jump_address 6 0 67(_ent (_out))))
				(_port(_int EX_rs 6 0 68(_ent (_out))))
				(_port(_int ULA_RES 6 0 69(_ent (_out))))
				(_port(_int Zero -1 0 70(_ent (_out))))
				(_port(_int val 7 0 71(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 76(_ent (_in))))
				(_port(_int Instruction 8 0 77(_ent (_in))))
				(_port(_int RegWrite -1 0 78(_ent (_in))))
				(_port(_int Reset -1 0 79(_ent (_in))))
				(_port(_int next_instruction_address 8 0 80(_ent (_in))))
				(_port(_int write_data 8 0 81(_ent (_in))))
				(_port(_int write_register 9 0 82(_ent (_in))))
				(_port(_int EX_CONTROL 10 0 83(_ent (_out))))
				(_port(_int MEM_CONTROL 11 0 84(_ent (_out))))
				(_port(_int WB_CONTROL 12 0 85(_ent (_out))))
				(_port(_int jump_address 8 0 86(_ent (_out))))
				(_port(_int next_instruction_address_ID 8 0 87(_ent (_out))))
				(_port(_int rd_address 9 0 88(_ent (_out))))
				(_port(_int rs 8 0 89(_ent (_out))))
				(_port(_int rt 8 0 90(_ent (_out))))
				(_port(_int rt_address 9 0 91(_ent (_out))))
				(_port(_int shamt 9 0 92(_ent (_out))))
				(_port(_int signal_extended 8 0 93(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 98(_ent (_in))))
				(_port(_int PCSrc -1 0 99(_ent (_in))))
				(_port(_int Reset -1 0 100(_ent (_in))))
				(_port(_int branch_instruction_address 13 0 101(_ent (_in))))
				(_port(_int Instruction 13 0 102(_ent (_out))))
				(_port(_int next_instruction_address 13 0 103(_ent (_out))))
			)
		)
	)
	(_inst U1 0 129(_comp execution)
		(_port
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(Clk))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(reset))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rt))
			((ULA_RES)(ULA_RES))
			((Zero)(Zero))
			((val)(val))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 153(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 175(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(NET410))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_port(_int Zero -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 2 0 37(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 38(_ent(_out))))
		(_port(_int EX_jump_address 0 0 39(_ent(_out))))
		(_port(_int EX_rs 0 0 40(_ent(_out))))
		(_port(_int ULA_RES 0 0 41(_ent(_out))))
		(_port(_int val 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 82(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 84(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 85(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 101(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET410 -1 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 110(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1316 0 111(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 15 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 112(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 16 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 113(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS3297 17 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 114(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 18 0 114(_arch(_uni))))
		(_sig(_int BUS3355 18 0 115(_arch(_uni))))
		(_sig(_int BUS3363 17 0 116(_arch(_uni))))
		(_sig(_int BUS3389 17 0 117(_arch(_uni))))
		(_sig(_int BUS3517 17 0 118(_arch(_uni))))
		(_sig(_int BUS3532 18 0 119(_arch(_uni))))
		(_sig(_int BUS3540 17 0 120(_arch(_uni))))
		(_sig(_int EX_rt 17 0 121(_arch(_uni))))
		(_sig(_int Instruction 17 0 122(_arch(_uni))))
		(_sig(_int next_instruction_address 17 0 123(_arch(_uni))))
		(_prcs
			(line__189(_arch 0 0 189(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(14))(_sens(3)))))
			(line__192(_arch 1 0 192(_assignment(_alias((EX_rs)(EX_rt)))(_trgt(11))(_sens(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
I 000058 55 4704          1561932775433 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1561932775434 2019.06.30 19:12:55)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 2d7875292c7b7a3a2e2d3f76792b2e2a292b242b7b)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Reset -1 0 52(_ent (_in))))
				(_port(_int instruction_bus 2 0 53(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 54(_ent (_in))))
				(_port(_int Instruction 2 0 55(_ent (_out))))
				(_port(_int next_instruction_address 2 0 56(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 69(_ent (_in))))
				(_port(_int address_bus 4 0 70(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_port(_int input0 5 0 78(_ent (_in))))
				(_port(_int input1 5 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_port(_int output 5 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst PC_IF 0 116(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 124(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 132(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 6 0 87(_arch(_uni))))
		(_sig(_int address_bus 6 0 88(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 89(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 90(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 91(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000050 55 1141          1561932777163 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561932777164 2019.06.30 19:12:57)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code f3a1faa3f6a7f1e5f8f5e7aaf4f4f1f5f6f5f4f5fa)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 12003         1561932778937 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561932778938 2019.06.30 19:12:58)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code e8bae6bbb5bebfffb8bafab3bceeebefeceee1eebe)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000050 55 2797          1561932780540 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561932780541 2019.06.30 19:13:00)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 22707e262476203424703a7b25252024272425242b)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 8432          1561932782693 execution
(_unit VHDL(execution 0 26(execution 0 51))
	(_version vde)
	(_time 1561932782694 2019.06.30 19:13:02)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 8edd8d81d3d9df98dfd89bd5db888788d888db888b)
	(_ent
		(_time 1561927763937)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 7 0 76(_ent (_in))))
				(_port(_int RS_in 8 0 77(_ent (_in))))
				(_port(_int ULA_in 8 0 78(_ent (_in))))
				(_port(_int WB_CONTROL 9 0 79(_ent (_in))))
				(_port(_int clk -1 0 80(_ent (_in))))
				(_port(_int next_instruction_address_bus 8 0 81(_ent (_in))))
				(_port(_int reset -1 0 82(_ent (_in))))
				(_port(_int val_res 10 0 83(_ent (_in))))
				(_port(_int zero_in -1 0 84(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 7 0 85(_ent (_out))))
				(_port(_int EX_WB_CONTROL 9 0 86(_ent (_out))))
				(_port(_int EX_jump_address 8 0 87(_ent (_out))))
				(_port(_int EX_rs 8 0 88(_ent (_out))))
				(_port(_int ULA_RES 8 0 89(_ent (_out))))
				(_port(_int val 10 0 90(_ent (_out))))
				(_port(_int zero -1 0 91(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 57(_ent (_in))))
				(_port(_int B 5 0 58(_ent (_in))))
				(_port(_int resultado 5 0 59(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 11 0 107(_ent (_in))))
				(_port(_int Out1 11 0 108(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 96(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 99(_array -1((_dto c 1 i 0)))))
				(_port(_int input0 15 0 99(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 100(_array -1((_dto c 2 i 0)))))
				(_port(_int input1 16 0 100(_ent (_in))))
				(_port(_int selection -1 0 101(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 102(_array -1((_dto c 3 i 0)))))
				(_port(_int output 17 0 102(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 67(_array -1((_dto c 4 i 0)))))
				(_port(_int A 15 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 68(_array -1((_dto c 5 i 0)))))
				(_port(_int B 16 0 68(_ent (_in))))
				(_port(_int selection 6 0 69(_ent (_in))))
				(_port(_int Zero -1 0 70(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 71(_array -1((_dto c 6 i 0)))))
				(_port(_int output 17 0 71(_ent (_out))))
			)
		)
	)
	(_inst U1 0 137(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(signal_extended))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((clk)(clk))
			((next_instruction_address_bus)(BUS2149))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL(5))(EX_MEM_CONTROL(1)))
			((EX_MEM_CONTROL(4))(EX_MEM_CONTROL(0)))
			((EX_MEM_CONTROL(3))(DANGLING_U1_EX_MEM_CONTROL_3))
			((EX_MEM_CONTROL(2))(DANGLING_U1_EX_MEM_CONTROL_2))
			((EX_MEM_CONTROL(1))(DANGLING_U1_EX_MEM_CONTROL_1))
			((EX_MEM_CONTROL(0))(DANGLING_U1_EX_MEM_CONTROL_0))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U4 0 162(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS2149))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 169(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 175(_comp multiplexador)
		(_port
			((input0)(rs(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS908(d_7_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 183(_comp multiplexador)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 191(_comp ALU)
		(_port
			((A)(rt(d_31_0)))
			((B)(BUS908(d_7_0)))
			((selection(2))(Dangling_Input_Signal))
			((selection(1))(Dangling_Input_Signal))
			((selection(0))(Dangling_Input_Signal))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 2 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_jump_address 3 0 44(_ent(_out))))
		(_port(_int EX_rs 3 0 45(_ent(_out))))
		(_port(_int ULA_RES 3 0 46(_ent(_out))))
		(_port(_int val 4 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 69(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 76(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 79(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 83(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 107(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 113(_arch((i 4)))))
		(_sig(_int NET1834 -1 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 118(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 12 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 119(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2149 13 0 119(_arch(_uni))))
		(_sig(_int BUS2593 13 0 120(_arch(_uni))))
		(_sig(_int BUS544 13 0 121(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 122(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS908 14 0 122(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 125(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_3 -1 0 128(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_2 -1 0 129(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_1 -1 0 130(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_0 -1 0 131(_arch(_uni))))
		(_prcs
			(line__205(_arch 0 0 205(_assignment(_trgt(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 7 -1)
)
I 000051 55 1819          1561932784500 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 30))
	(_version vde)
	(_time 1561932784501 2019.06.30 19:13:04)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code a3f0f2f5a8f7a1b5f4a1b6f9a6a6f5a4a1a5a6a5a4)
	(_ent
		(_time 1561931555925)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_in 2 0 12(_ent(_in))))
		(_port(_int RS_in 2 0 13(_ent(_in))))
		(_port(_int zero_in -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 15(_ent(_in))))
		(_port(_int next_instruction_address_bus 2 0 16(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 18(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 19(_ent(_out))))
		(_port(_int EX_jump_address 2 0 21(_ent(_out))))
		(_port(_int ULA_RES 2 0 22(_ent(_out))))
		(_port(_int zero -1 0 23(_ent(_out))))
		(_port(_int EX_rs 2 0 25(_ent(_out))))
		(_port(_int val 3 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(9)(10)(11)(12)(14)(15))(_sens(0)(1)(2)(3)(4)(5)(7)(8))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000053 55 3559          1561932786361 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1561932786362 2019.06.30 19:13:06)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code e6b6e1b5b6b1e7f1e4e3f4bce1e0b5e3b0e1e3e0b3)
	(_ent
		(_time 1561910390540)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000054 55 4233          1561932788123 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1561932788124 2019.06.30 19:13:08)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code cc9d9c999a9b9fdac09adf9799cac9cbcec99acaca)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000055 55 1487          1561932789876 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1561932789877 2019.06.30 19:13:09)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code a2a5a4f5a5f4f5b5a4f0b0f8f6a4f7a4a1a4aaa7f4)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 871           1561932791604 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1561932791605 2019.06.30 19:13:11)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 585f525b590f0b4e0d0b49025a5d0e5e5d5f505f5c)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000059 55 955           1561932793817 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 35))
	(_version vde)
	(_time 1561932793818 2019.06.30 19:13:13)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 0304080555555414050211585705000407050a0555)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 901           1561932795512 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561932795513 2019.06.30 19:13:15)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 9b9d9394cacdcf8d99948bc1c99c9b9d989c9b9d98)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000050 55 8432          1561932907678 execution
(_unit VHDL(execution 0 26(execution 0 51))
	(_version vde)
	(_time 1561932907679 2019.06.30 19:15:07)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code c7929793c89096d19691d29c92c1cec191c192c1c2)
	(_ent
		(_time 1561927763937)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 7 0 76(_ent (_in))))
				(_port(_int RS_in 8 0 77(_ent (_in))))
				(_port(_int ULA_in 8 0 78(_ent (_in))))
				(_port(_int WB_CONTROL 9 0 79(_ent (_in))))
				(_port(_int clk -1 0 80(_ent (_in))))
				(_port(_int next_instruction_address_bus 8 0 81(_ent (_in))))
				(_port(_int reset -1 0 82(_ent (_in))))
				(_port(_int val_res 10 0 83(_ent (_in))))
				(_port(_int zero_in -1 0 84(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 7 0 85(_ent (_out))))
				(_port(_int EX_WB_CONTROL 9 0 86(_ent (_out))))
				(_port(_int EX_jump_address 8 0 87(_ent (_out))))
				(_port(_int EX_rs 8 0 88(_ent (_out))))
				(_port(_int ULA_RES 8 0 89(_ent (_out))))
				(_port(_int val 10 0 90(_ent (_out))))
				(_port(_int zero -1 0 91(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 57(_ent (_in))))
				(_port(_int B 5 0 58(_ent (_in))))
				(_port(_int resultado 5 0 59(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 11 0 107(_ent (_in))))
				(_port(_int Out1 11 0 108(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 96(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 99(_array -1((_dto c 1 i 0)))))
				(_port(_int input0 15 0 99(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 100(_array -1((_dto c 2 i 0)))))
				(_port(_int input1 16 0 100(_ent (_in))))
				(_port(_int selection -1 0 101(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 102(_array -1((_dto c 3 i 0)))))
				(_port(_int output 17 0 102(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 67(_array -1((_dto c 4 i 0)))))
				(_port(_int A 15 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 68(_array -1((_dto c 5 i 0)))))
				(_port(_int B 16 0 68(_ent (_in))))
				(_port(_int selection 6 0 69(_ent (_in))))
				(_port(_int Zero -1 0 70(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 71(_array -1((_dto c 6 i 0)))))
				(_port(_int output 17 0 71(_ent (_out))))
			)
		)
	)
	(_inst U1 0 137(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(signal_extended))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((clk)(clk))
			((next_instruction_address_bus)(BUS2149))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL(5))(EX_MEM_CONTROL(1)))
			((EX_MEM_CONTROL(4))(EX_MEM_CONTROL(0)))
			((EX_MEM_CONTROL(3))(DANGLING_U1_EX_MEM_CONTROL_3))
			((EX_MEM_CONTROL(2))(DANGLING_U1_EX_MEM_CONTROL_2))
			((EX_MEM_CONTROL(1))(DANGLING_U1_EX_MEM_CONTROL_1))
			((EX_MEM_CONTROL(0))(DANGLING_U1_EX_MEM_CONTROL_0))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U4 0 162(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS2149))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 169(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 175(_comp multiplexador)
		(_port
			((input0)(rs(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS908(d_7_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 183(_comp multiplexador)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 191(_comp ALU)
		(_port
			((A)(rt(d_31_0)))
			((B)(BUS908(d_7_0)))
			((selection(2))(Dangling_Input_Signal))
			((selection(1))(Dangling_Input_Signal))
			((selection(0))(Dangling_Input_Signal))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 2 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_jump_address 3 0 44(_ent(_out))))
		(_port(_int EX_rs 3 0 45(_ent(_out))))
		(_port(_int ULA_RES 3 0 46(_ent(_out))))
		(_port(_int val 4 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 69(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 76(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 79(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 83(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 107(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 113(_arch((i 4)))))
		(_sig(_int NET1834 -1 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 118(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 12 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 119(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2149 13 0 119(_arch(_uni))))
		(_sig(_int BUS2593 13 0 120(_arch(_uni))))
		(_sig(_int BUS544 13 0 121(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 122(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS908 14 0 122(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 125(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_3 -1 0 128(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_2 -1 0 129(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_1 -1 0 130(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_0 -1 0 131(_arch(_uni))))
		(_prcs
			(line__205(_arch 0 0 205(_assignment(_trgt(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 7 -1)
)
I 000050 55 8432          1561932924614 execution
(_unit VHDL(execution 0 26(execution 0 51))
	(_version vde)
	(_time 1561932924615 2019.06.30 19:15:24)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code f0f7f5a1f8a7a1e6a1a6e5aba5f6f9f6a6f6a5f6f5)
	(_ent
		(_time 1561927763937)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 7 0 76(_ent (_in))))
				(_port(_int RS_in 8 0 77(_ent (_in))))
				(_port(_int ULA_in 8 0 78(_ent (_in))))
				(_port(_int WB_CONTROL 9 0 79(_ent (_in))))
				(_port(_int clk -1 0 80(_ent (_in))))
				(_port(_int next_instruction_address_bus 8 0 81(_ent (_in))))
				(_port(_int reset -1 0 82(_ent (_in))))
				(_port(_int val_res 10 0 83(_ent (_in))))
				(_port(_int zero_in -1 0 84(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 7 0 85(_ent (_out))))
				(_port(_int EX_WB_CONTROL 9 0 86(_ent (_out))))
				(_port(_int EX_jump_address 8 0 87(_ent (_out))))
				(_port(_int EX_rs 8 0 88(_ent (_out))))
				(_port(_int ULA_RES 8 0 89(_ent (_out))))
				(_port(_int val 10 0 90(_ent (_out))))
				(_port(_int zero -1 0 91(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 57(_ent (_in))))
				(_port(_int B 5 0 58(_ent (_in))))
				(_port(_int resultado 5 0 59(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 11 0 107(_ent (_in))))
				(_port(_int Out1 11 0 108(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 96(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 99(_array -1((_dto c 1 i 0)))))
				(_port(_int input0 15 0 99(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 100(_array -1((_dto c 2 i 0)))))
				(_port(_int input1 16 0 100(_ent (_in))))
				(_port(_int selection -1 0 101(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 102(_array -1((_dto c 3 i 0)))))
				(_port(_int output 17 0 102(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 67(_array -1((_dto c 4 i 0)))))
				(_port(_int A 15 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 68(_array -1((_dto c 5 i 0)))))
				(_port(_int B 16 0 68(_ent (_in))))
				(_port(_int selection 6 0 69(_ent (_in))))
				(_port(_int Zero -1 0 70(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 71(_array -1((_dto c 6 i 0)))))
				(_port(_int output 17 0 71(_ent (_out))))
			)
		)
	)
	(_inst U1 0 137(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(signal_extended))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((clk)(clk))
			((next_instruction_address_bus)(BUS2149))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL(5))(EX_MEM_CONTROL(1)))
			((EX_MEM_CONTROL(4))(EX_MEM_CONTROL(0)))
			((EX_MEM_CONTROL(3))(DANGLING_U1_EX_MEM_CONTROL_3))
			((EX_MEM_CONTROL(2))(DANGLING_U1_EX_MEM_CONTROL_2))
			((EX_MEM_CONTROL(1))(DANGLING_U1_EX_MEM_CONTROL_1))
			((EX_MEM_CONTROL(0))(DANGLING_U1_EX_MEM_CONTROL_0))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U4 0 162(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS2149))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 169(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 175(_comp multiplexador)
		(_port
			((input0)(rs(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS908(d_7_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 183(_comp multiplexador)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 191(_comp ALU)
		(_port
			((A)(rt(d_31_0)))
			((B)(BUS908(d_7_0)))
			((selection(2))(Dangling_Input_Signal))
			((selection(1))(Dangling_Input_Signal))
			((selection(0))(Dangling_Input_Signal))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 2 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_jump_address 3 0 44(_ent(_out))))
		(_port(_int EX_rs 3 0 45(_ent(_out))))
		(_port(_int ULA_RES 3 0 46(_ent(_out))))
		(_port(_int val 4 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 69(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 76(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 79(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 83(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 107(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 113(_arch((i 4)))))
		(_sig(_int NET1834 -1 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 118(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 12 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 119(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2149 13 0 119(_arch(_uni))))
		(_sig(_int BUS2593 13 0 120(_arch(_uni))))
		(_sig(_int BUS544 13 0 121(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 122(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS908 14 0 122(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 125(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_3 -1 0 128(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_2 -1 0 129(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_1 -1 0 130(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_0 -1 0 131(_arch(_uni))))
		(_prcs
			(line__205(_arch 0 0 205(_assignment(_trgt(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 7 -1)
)
I 000050 55 8199          1561932970901 execution
(_unit VHDL(execution 0 26(execution 0 51))
	(_version vde)
	(_time 1561932970902 2019.06.30 19:16:10)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code b9ecb9ecb8eee8afe8beace2ecbfb0bfefbfecbfbc)
	(_ent
		(_time 1561927763937)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 7 0 76(_ent (_in))))
				(_port(_int RS_in 8 0 77(_ent (_in))))
				(_port(_int ULA_in 8 0 78(_ent (_in))))
				(_port(_int WB_CONTROL 9 0 79(_ent (_in))))
				(_port(_int clk -1 0 80(_ent (_in))))
				(_port(_int next_instruction_address_bus 8 0 81(_ent (_in))))
				(_port(_int reset -1 0 82(_ent (_in))))
				(_port(_int val_res 10 0 83(_ent (_in))))
				(_port(_int zero_in -1 0 84(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 7 0 85(_ent (_out))))
				(_port(_int EX_WB_CONTROL 9 0 86(_ent (_out))))
				(_port(_int EX_jump_address 8 0 87(_ent (_out))))
				(_port(_int EX_rs 8 0 88(_ent (_out))))
				(_port(_int ULA_RES 8 0 89(_ent (_out))))
				(_port(_int val 10 0 90(_ent (_out))))
				(_port(_int zero -1 0 91(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 57(_ent (_in))))
				(_port(_int B 5 0 58(_ent (_in))))
				(_port(_int resultado 5 0 59(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 11 0 107(_ent (_in))))
				(_port(_int Out1 11 0 108(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 96(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 99(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 15 0 99(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 100(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 16 0 100(_ent (_in))))
				(_port(_int selection -1 0 101(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 102(_array -1((_dto c 2 i 0)))))
				(_port(_int output 17 0 102(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 67(_array -1((_dto c 3 i 0)))))
				(_port(_int A 15 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 68(_array -1((_dto c 4 i 0)))))
				(_port(_int B 16 0 68(_ent (_in))))
				(_port(_int selection 6 0 69(_ent (_in))))
				(_port(_int Zero -1 0 70(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 71(_array -1((_dto c 5 i 0)))))
				(_port(_int output 17 0 71(_ent (_out))))
			)
		)
	)
	(_inst U1 0 131(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(signal_extended))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((clk)(clk))
			((next_instruction_address_bus)(BUS2149))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL(5))(EX_MEM_CONTROL(1)))
			((EX_MEM_CONTROL(4))(EX_MEM_CONTROL(0)))
			((EX_MEM_CONTROL(3))(DANGLING_U1_EX_MEM_CONTROL_3))
			((EX_MEM_CONTROL(2))(DANGLING_U1_EX_MEM_CONTROL_2))
			((EX_MEM_CONTROL(1))(DANGLING_U1_EX_MEM_CONTROL_1))
			((EX_MEM_CONTROL(0))(DANGLING_U1_EX_MEM_CONTROL_0))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U4 0 156(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS2149))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 163(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 169(_comp multiplexador)
		(_port
			((input0)(rs(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS908(d_7_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 177(_comp multiplexador)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 185(_comp ALU)
		(_port
			((A)(rt(d_31_0)))
			((B)(BUS908(d_7_0)))
			((selection(2))(shamt(3)))
			((selection(1))(shamt(2)))
			((selection(0))(shamt(1)))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 2 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_jump_address 3 0 44(_ent(_out))))
		(_port(_int EX_rs 3 0 45(_ent(_out))))
		(_port(_int ULA_RES 3 0 46(_ent(_out))))
		(_port(_int val 4 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 69(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 76(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 79(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 83(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 107(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 115(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 12 0 115(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 116(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2149 13 0 116(_arch(_uni))))
		(_sig(_int BUS2593 13 0 117(_arch(_uni))))
		(_sig(_int BUS544 13 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 119(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS908 14 0 119(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_3 -1 0 122(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_2 -1 0 123(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_1 -1 0 124(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_0 -1 0 125(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 6 -1)
)
I 000053 55 3840          1561933043689 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1561933043690 2019.06.30 19:17:23)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 16441711194041011710034c13101713401042101f)
	(_ent
		(_time 1561866551832)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 2 0 43(_ent (_out))))
				(_port(_int EX_WB_CONTROL 2 0 44(_ent (_out))))
				(_port(_int EX_jump_address 0 0 45(_ent (_out))))
				(_port(_int EX_rs 0 0 46(_ent (_out))))
				(_port(_int ULA_RES 0 0 47(_ent (_out))))
				(_port(_int Zero -1 0 48(_ent (_out))))
				(_port(_int val 1 0 49(_ent (_out))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 54(_ent (_out))))
				(_port(_int PCSrc -1 0 55(_ent (_out))))
				(_port(_int RegWrite -1 0 56(_ent (_out))))
				(_port(_int Reset -1 0 57(_ent (_out))))
				(_port(_int branch_instruction_address 3 0 58(_ent (_out))))
				(_port(_int write_data 3 0 59(_ent (_out))))
				(_port(_int write_register 4 0 60(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 78(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst testbench_mips_01 0 89(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 60(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 66(_arch(_uni))))
		(_sig(_int PCSrc -1 0 67(_arch(_uni))))
		(_sig(_int RegWrite -1 0 68(_arch(_uni))))
		(_sig(_int Reset -1 0 69(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 70(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 5 0 70(_arch(_uni))))
		(_sig(_int write_data 5 0 71(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 72(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 6 0 72(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 8841          1561933043700 mips
(_unit VHDL(mips 0 27(mips 0 46))
	(_version vde)
	(_time 1561933043701 2019.06.30 19:17:23)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 16454011194042014445524c4e111611151042101f)
	(_ent
		(_time 1561932497950)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 3 0 52(_ent (_in))))
				(_port(_int MEM_CONTROL 4 0 53(_ent (_in))))
				(_port(_int WB_CONTROL 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int jump_address 6 0 56(_ent (_in))))
				(_port(_int next_instruction_address_ID 6 0 57(_ent (_in))))
				(_port(_int rd_address 7 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int rs 6 0 60(_ent (_in))))
				(_port(_int rt 6 0 61(_ent (_in))))
				(_port(_int rt_address 7 0 62(_ent (_in))))
				(_port(_int shamt 7 0 63(_ent (_in))))
				(_port(_int signal_extended 6 0 64(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 5 0 65(_ent (_out))))
				(_port(_int EX_WB_CONTROL 5 0 66(_ent (_out))))
				(_port(_int EX_jump_address 6 0 67(_ent (_out))))
				(_port(_int EX_rs 6 0 68(_ent (_out))))
				(_port(_int ULA_RES 6 0 69(_ent (_out))))
				(_port(_int Zero -1 0 70(_ent (_out))))
				(_port(_int val 7 0 71(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 76(_ent (_in))))
				(_port(_int Instruction 8 0 77(_ent (_in))))
				(_port(_int RegWrite -1 0 78(_ent (_in))))
				(_port(_int Reset -1 0 79(_ent (_in))))
				(_port(_int next_instruction_address 8 0 80(_ent (_in))))
				(_port(_int write_data 8 0 81(_ent (_in))))
				(_port(_int write_register 9 0 82(_ent (_in))))
				(_port(_int EX_CONTROL 10 0 83(_ent (_out))))
				(_port(_int MEM_CONTROL 11 0 84(_ent (_out))))
				(_port(_int WB_CONTROL 12 0 85(_ent (_out))))
				(_port(_int jump_address 8 0 86(_ent (_out))))
				(_port(_int next_instruction_address_ID 8 0 87(_ent (_out))))
				(_port(_int rd_address 9 0 88(_ent (_out))))
				(_port(_int rs 8 0 89(_ent (_out))))
				(_port(_int rt 8 0 90(_ent (_out))))
				(_port(_int rt_address 9 0 91(_ent (_out))))
				(_port(_int shamt 9 0 92(_ent (_out))))
				(_port(_int signal_extended 8 0 93(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 98(_ent (_in))))
				(_port(_int PCSrc -1 0 99(_ent (_in))))
				(_port(_int Reset -1 0 100(_ent (_in))))
				(_port(_int branch_instruction_address 13 0 101(_ent (_in))))
				(_port(_int Instruction 13 0 102(_ent (_out))))
				(_port(_int next_instruction_address 13 0 103(_ent (_out))))
			)
		)
	)
	(_inst U1 0 129(_comp execution)
		(_port
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(Clk))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(reset))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rt))
			((ULA_RES)(ULA_RES))
			((Zero)(Zero))
			((val)(val))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 153(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 175(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(NET410))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_port(_int Zero -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 2 0 37(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 38(_ent(_out))))
		(_port(_int EX_jump_address 0 0 39(_ent(_out))))
		(_port(_int EX_rs 0 0 40(_ent(_out))))
		(_port(_int ULA_RES 0 0 41(_ent(_out))))
		(_port(_int val 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 82(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 84(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 85(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 101(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET410 -1 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 110(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1316 0 111(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 15 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 112(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 16 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 113(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS3297 17 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 114(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 18 0 114(_arch(_uni))))
		(_sig(_int BUS3355 18 0 115(_arch(_uni))))
		(_sig(_int BUS3363 17 0 116(_arch(_uni))))
		(_sig(_int BUS3389 17 0 117(_arch(_uni))))
		(_sig(_int BUS3517 17 0 118(_arch(_uni))))
		(_sig(_int BUS3532 18 0 119(_arch(_uni))))
		(_sig(_int BUS3540 17 0 120(_arch(_uni))))
		(_sig(_int EX_rt 17 0 121(_arch(_uni))))
		(_sig(_int Instruction 17 0 122(_arch(_uni))))
		(_sig(_int next_instruction_address 17 0 123(_arch(_uni))))
		(_prcs
			(line__189(_arch 0 0 189(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(14))(_sens(3)))))
			(line__192(_arch 1 0 192(_assignment(_alias((EX_rs)(EX_rt)))(_trgt(11))(_sens(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
I 000058 55 4704          1561933043729 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1561933043730 2019.06.30 19:17:23)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 35663e30656362223635276e6133363231333c3363)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Reset -1 0 52(_ent (_in))))
				(_port(_int instruction_bus 2 0 53(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 54(_ent (_in))))
				(_port(_int Instruction 2 0 55(_ent (_out))))
				(_port(_int next_instruction_address 2 0 56(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 69(_ent (_in))))
				(_port(_int address_bus 4 0 70(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_port(_int input0 5 0 78(_ent (_in))))
				(_port(_int input1 5 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_port(_int output 5 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst PC_IF 0 116(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 124(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 132(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 6 0 87(_arch(_uni))))
		(_sig(_int address_bus 6 0 88(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 89(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 90(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 91(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000050 55 1141          1561933043751 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561933043752 2019.06.30 19:17:23)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 55065e56560157435e53410c52525753505352535c)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 12003         1561933043771 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561933043772 2019.06.30 19:17:23)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 64376f64353233733436763f3062676360626d6232)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000050 55 2797          1561933043801 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561933043802 2019.06.30 19:17:23)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 84d78f8a84d0869282d69cdd83838682818283828d)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 8199          1561933043835 execution
(_unit VHDL(execution 0 26(execution 0 51))
	(_version vde)
	(_time 1561933043836 2019.06.30 19:17:23)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code a3f0a4f5a8f4f2b5f2a4b6f8f6a5aaa5f5a5f6a5a6)
	(_ent
		(_time 1561927763937)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 7 0 76(_ent (_in))))
				(_port(_int RS_in 8 0 77(_ent (_in))))
				(_port(_int ULA_in 8 0 78(_ent (_in))))
				(_port(_int WB_CONTROL 9 0 79(_ent (_in))))
				(_port(_int clk -1 0 80(_ent (_in))))
				(_port(_int next_instruction_address_bus 8 0 81(_ent (_in))))
				(_port(_int reset -1 0 82(_ent (_in))))
				(_port(_int val_res 10 0 83(_ent (_in))))
				(_port(_int zero_in -1 0 84(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 7 0 85(_ent (_out))))
				(_port(_int EX_WB_CONTROL 9 0 86(_ent (_out))))
				(_port(_int EX_jump_address 8 0 87(_ent (_out))))
				(_port(_int EX_rs 8 0 88(_ent (_out))))
				(_port(_int ULA_RES 8 0 89(_ent (_out))))
				(_port(_int val 10 0 90(_ent (_out))))
				(_port(_int zero -1 0 91(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 57(_ent (_in))))
				(_port(_int B 5 0 58(_ent (_in))))
				(_port(_int resultado 5 0 59(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 11 0 107(_ent (_in))))
				(_port(_int Out1 11 0 108(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 96(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 99(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 15 0 99(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 100(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 16 0 100(_ent (_in))))
				(_port(_int selection -1 0 101(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 102(_array -1((_dto c 2 i 0)))))
				(_port(_int output 17 0 102(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 67(_array -1((_dto c 3 i 0)))))
				(_port(_int A 15 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 68(_array -1((_dto c 4 i 0)))))
				(_port(_int B 16 0 68(_ent (_in))))
				(_port(_int selection 6 0 69(_ent (_in))))
				(_port(_int Zero -1 0 70(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 71(_array -1((_dto c 5 i 0)))))
				(_port(_int output 17 0 71(_ent (_out))))
			)
		)
	)
	(_inst U1 0 131(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(signal_extended))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((clk)(clk))
			((next_instruction_address_bus)(BUS2149))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL(5))(EX_MEM_CONTROL(1)))
			((EX_MEM_CONTROL(4))(EX_MEM_CONTROL(0)))
			((EX_MEM_CONTROL(3))(DANGLING_U1_EX_MEM_CONTROL_3))
			((EX_MEM_CONTROL(2))(DANGLING_U1_EX_MEM_CONTROL_2))
			((EX_MEM_CONTROL(1))(DANGLING_U1_EX_MEM_CONTROL_1))
			((EX_MEM_CONTROL(0))(DANGLING_U1_EX_MEM_CONTROL_0))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U4 0 156(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS2149))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 163(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 169(_comp multiplexador)
		(_port
			((input0)(rs(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS908(d_7_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 177(_comp multiplexador)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 185(_comp ALU)
		(_port
			((A)(rt(d_31_0)))
			((B)(BUS908(d_7_0)))
			((selection(2))(shamt(3)))
			((selection(1))(shamt(2)))
			((selection(0))(shamt(1)))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 2 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_jump_address 3 0 44(_ent(_out))))
		(_port(_int EX_rs 3 0 45(_ent(_out))))
		(_port(_int ULA_RES 3 0 46(_ent(_out))))
		(_port(_int val 4 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 69(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 76(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 79(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 83(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 107(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 115(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 12 0 115(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 116(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2149 13 0 116(_arch(_uni))))
		(_sig(_int BUS2593 13 0 117(_arch(_uni))))
		(_sig(_int BUS544 13 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 119(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS908 14 0 119(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_3 -1 0 122(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_2 -1 0 123(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_1 -1 0 124(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_0 -1 0 125(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 6 -1)
)
I 000051 55 1819          1561933043859 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 30))
	(_version vde)
	(_time 1561933043860 2019.06.30 19:17:23)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code c291c596c896c0d495c0d798c7c794c5c0c4c7c4c5)
	(_ent
		(_time 1561931555925)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_in 2 0 12(_ent(_in))))
		(_port(_int RS_in 2 0 13(_ent(_in))))
		(_port(_int zero_in -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 15(_ent(_in))))
		(_port(_int next_instruction_address_bus 2 0 16(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 18(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 19(_ent(_out))))
		(_port(_int EX_jump_address 2 0 21(_ent(_out))))
		(_port(_int ULA_RES 2 0 22(_ent(_out))))
		(_port(_int zero -1 0 23(_ent(_out))))
		(_port(_int EX_rs 2 0 25(_ent(_out))))
		(_port(_int val 3 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(9)(10)(11)(12)(14)(15))(_sens(0)(1)(2)(3)(4)(5)(7)(8))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000053 55 3559          1561933043890 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1561933043891 2019.06.30 19:17:23)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code e1b2e0b2b6b6e0f6e3e4f3bbe6e7b2e4b7e6e4e7b4)
	(_ent
		(_time 1561910390540)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000054 55 4233          1561933043920 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1561933043921 2019.06.30 19:17:23)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 01530007055652170d57125a540704060304570707)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000055 55 1487          1561933043950 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1561933043951 2019.06.30 19:17:23)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 10421717154647071642024a441645161316181546)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 871           1561933043975 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1561933043976 2019.06.30 19:17:23)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 2f7d2f2b70787c397a7c3e752d2a79292a2827282b)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000059 55 955           1561933043997 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 35))
	(_version vde)
	(_time 1561933043998 2019.06.30 19:17:23)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 3f6c353a3c696828393e2d646b393c383b39363969)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 901           1561933044017 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561933044018 2019.06.30 19:17:24)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 5e0c5d5d08080a485c514e040c595e585d595e585d)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000046 55 731           1561933044040 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1561933044041 2019.06.30 19:17:24)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 6e3d6c6e3f393e786a6d7c343e686a686a686b696c)
	(_ent
		(_time 1561881166463)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000054 55 1083          1561933044059 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1561933044060 2019.06.30 19:17:24)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code 7e2d297e2e297969787967252f782d787b7976787f)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000044 55 1986          1561933044079 ALU
(_unit VHDL(alu 0 26(alu 0 39))
	(_version vde)
	(_time 1561933044080 2019.06.30 19:17:24)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 9dce9f929acbcc8b9f9ddec6c99b9c9bce9a989b9c)
	(_ent
		(_time 1561915956189)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_port(_int Zero -2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 35(_array -2((_dto c 5 i 0)))))
		(_port(_int output 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 42(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 4 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 43(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 5 0 43(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_trgt(5))(_sens(0)(1)(2)))))
			(line__61(_arch 1 0 61(_assignment(_trgt(4))(_sens(2)(5(_range 8))(5(_range 9))(5(_range 10))(5(_range 11))(5(_range 12))(5(_range 13))(5(_range 14))(5(_range 15)))(_read(5(_range 16))(5(_range 17))(5(_range 18))(5(_range 19))(5(_range 20))(5(_range 21))(5(_range 22))(5(_range 23))))))
			(line__71(_arch 2 0 71(_assignment(_trgt(3))(_sens(5(_range 24))(6))(_read(5(_range 25))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . ALU 26 -1)
)
V 000051 55 691           1561933044112 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1561933044113 2019.06.30 19:17:24)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code bceebce8e7ebe1aabbbaa8e6bebab9bababbb8bfbe)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
I 000053 55 4609          1561933065273 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 39))
	(_version vde)
	(_time 1561933065274 2019.06.30 19:17:45)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 60646560693637776266753a656661653666346669)
	(_ent
		(_time 1561933065271)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 45(_ent (_in))))
				(_port(_int PCSrc -1 0 46(_ent (_in))))
				(_port(_int RegWrite -1 0 47(_ent (_in))))
				(_port(_int Reset -1 0 48(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 49(_ent (_in))))
				(_port(_int write_data 3 0 50(_ent (_in))))
				(_port(_int write_register 4 0 51(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 5 0 52(_ent (_out))))
				(_port(_int EX_WB_CONTROL 5 0 53(_ent (_out))))
				(_port(_int EX_jump_address 3 0 54(_ent (_out))))
				(_port(_int EX_rs 3 0 55(_ent (_out))))
				(_port(_int ULA_RES 3 0 56(_ent (_out))))
				(_port(_int Zero -1 0 57(_ent (_out))))
				(_port(_int val 4 0 58(_ent (_out))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 63(_ent (_out))))
				(_port(_int PCSrc -1 0 64(_ent (_out))))
				(_port(_int RegWrite -1 0 65(_ent (_out))))
				(_port(_int Reset -1 0 66(_ent (_out))))
				(_port(_int branch_instruction_address 6 0 67(_ent (_out))))
				(_port(_int write_data 6 0 68(_ent (_out))))
				(_port(_int write_register 7 0 69(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 87(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((Zero)(Zero))
			((val)(val))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst testbench_mips_01 0 105(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 30(_ent(_out))))
		(_port(_int EX_WB_CONTROL 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_jump_address 1 0 32(_ent(_out))))
		(_port(_int EX_rs 1 0 33(_ent(_out))))
		(_port(_int ULA_RES 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int val 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 75(_arch(_uni))))
		(_sig(_int PCSrc -1 0 76(_arch(_uni))))
		(_sig(_int RegWrite -1 0 77(_arch(_uni))))
		(_sig(_int Reset -1 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 8 0 79(_arch(_uni))))
		(_sig(_int write_data 8 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 81(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 9 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 8841          1561933065282 mips
(_unit VHDL(mips 0 27(mips 0 46))
	(_version vde)
	(_time 1561933065283 2019.06.30 19:17:45)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 70752271792624672223342a287770777376247679)
	(_ent
		(_time 1561932497950)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 3 0 52(_ent (_in))))
				(_port(_int MEM_CONTROL 4 0 53(_ent (_in))))
				(_port(_int WB_CONTROL 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int jump_address 6 0 56(_ent (_in))))
				(_port(_int next_instruction_address_ID 6 0 57(_ent (_in))))
				(_port(_int rd_address 7 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int rs 6 0 60(_ent (_in))))
				(_port(_int rt 6 0 61(_ent (_in))))
				(_port(_int rt_address 7 0 62(_ent (_in))))
				(_port(_int shamt 7 0 63(_ent (_in))))
				(_port(_int signal_extended 6 0 64(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 5 0 65(_ent (_out))))
				(_port(_int EX_WB_CONTROL 5 0 66(_ent (_out))))
				(_port(_int EX_jump_address 6 0 67(_ent (_out))))
				(_port(_int EX_rs 6 0 68(_ent (_out))))
				(_port(_int ULA_RES 6 0 69(_ent (_out))))
				(_port(_int Zero -1 0 70(_ent (_out))))
				(_port(_int val 7 0 71(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 76(_ent (_in))))
				(_port(_int Instruction 8 0 77(_ent (_in))))
				(_port(_int RegWrite -1 0 78(_ent (_in))))
				(_port(_int Reset -1 0 79(_ent (_in))))
				(_port(_int next_instruction_address 8 0 80(_ent (_in))))
				(_port(_int write_data 8 0 81(_ent (_in))))
				(_port(_int write_register 9 0 82(_ent (_in))))
				(_port(_int EX_CONTROL 10 0 83(_ent (_out))))
				(_port(_int MEM_CONTROL 11 0 84(_ent (_out))))
				(_port(_int WB_CONTROL 12 0 85(_ent (_out))))
				(_port(_int jump_address 8 0 86(_ent (_out))))
				(_port(_int next_instruction_address_ID 8 0 87(_ent (_out))))
				(_port(_int rd_address 9 0 88(_ent (_out))))
				(_port(_int rs 8 0 89(_ent (_out))))
				(_port(_int rt 8 0 90(_ent (_out))))
				(_port(_int rt_address 9 0 91(_ent (_out))))
				(_port(_int shamt 9 0 92(_ent (_out))))
				(_port(_int signal_extended 8 0 93(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 98(_ent (_in))))
				(_port(_int PCSrc -1 0 99(_ent (_in))))
				(_port(_int Reset -1 0 100(_ent (_in))))
				(_port(_int branch_instruction_address 13 0 101(_ent (_in))))
				(_port(_int Instruction 13 0 102(_ent (_out))))
				(_port(_int next_instruction_address 13 0 103(_ent (_out))))
			)
		)
	)
	(_inst U1 0 129(_comp execution)
		(_port
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(Clk))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(reset))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rt))
			((ULA_RES)(ULA_RES))
			((Zero)(Zero))
			((val)(val))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 153(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 175(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(NET410))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_port(_int Zero -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 2 0 37(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 38(_ent(_out))))
		(_port(_int EX_jump_address 0 0 39(_ent(_out))))
		(_port(_int EX_rs 0 0 40(_ent(_out))))
		(_port(_int ULA_RES 0 0 41(_ent(_out))))
		(_port(_int val 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 82(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 84(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 85(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 101(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET410 -1 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 110(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1316 0 111(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 15 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 112(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 16 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 113(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS3297 17 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 114(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 18 0 114(_arch(_uni))))
		(_sig(_int BUS3355 18 0 115(_arch(_uni))))
		(_sig(_int BUS3363 17 0 116(_arch(_uni))))
		(_sig(_int BUS3389 17 0 117(_arch(_uni))))
		(_sig(_int BUS3517 17 0 118(_arch(_uni))))
		(_sig(_int BUS3532 18 0 119(_arch(_uni))))
		(_sig(_int BUS3540 17 0 120(_arch(_uni))))
		(_sig(_int EX_rt 17 0 121(_arch(_uni))))
		(_sig(_int Instruction 17 0 122(_arch(_uni))))
		(_sig(_int next_instruction_address 17 0 123(_arch(_uni))))
		(_prcs
			(line__189(_arch 0 0 189(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(14))(_sens(3)))))
			(line__192(_arch 1 0 192(_assignment(_alias((EX_rs)(EX_rt)))(_trgt(11))(_sens(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
I 000058 55 4704          1561933065306 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1561933065307 2019.06.30 19:17:45)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 80858f8ed5d6d797838092dbd486838784868986d6)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Reset -1 0 52(_ent (_in))))
				(_port(_int instruction_bus 2 0 53(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 54(_ent (_in))))
				(_port(_int Instruction 2 0 55(_ent (_out))))
				(_port(_int next_instruction_address 2 0 56(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 69(_ent (_in))))
				(_port(_int address_bus 4 0 70(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_port(_int input0 5 0 78(_ent (_in))))
				(_port(_int input1 5 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_port(_int output 5 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst PC_IF 0 116(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 124(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 132(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 6 0 87(_arch(_uni))))
		(_sig(_int address_bus 6 0 88(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 89(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 90(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 91(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000050 55 1141          1561933065327 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561933065328 2019.06.30 19:17:45)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 9f9a9090cfcb9d8994998bc698989d999a99989996)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 12003         1561933065348 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561933065349 2019.06.30 19:17:45)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code aeaba1f9aef8f9b9fefcbcf5faa8ada9aaa8a7a8f8)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000050 55 2797          1561933065370 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561933065371 2019.06.30 19:17:45)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code bebbb1eaefeabca8b8eca6e7b9b9bcb8bbb8b9b8b7)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 8199          1561933065401 execution
(_unit VHDL(execution 0 26(execution 0 51))
	(_version vde)
	(_time 1561933065402 2019.06.30 19:17:45)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code ddd8de8e818a8ccb8cdac88688dbd4db8bdb88dbd8)
	(_ent
		(_time 1561927763937)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 7 0 76(_ent (_in))))
				(_port(_int RS_in 8 0 77(_ent (_in))))
				(_port(_int ULA_in 8 0 78(_ent (_in))))
				(_port(_int WB_CONTROL 9 0 79(_ent (_in))))
				(_port(_int clk -1 0 80(_ent (_in))))
				(_port(_int next_instruction_address_bus 8 0 81(_ent (_in))))
				(_port(_int reset -1 0 82(_ent (_in))))
				(_port(_int val_res 10 0 83(_ent (_in))))
				(_port(_int zero_in -1 0 84(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 7 0 85(_ent (_out))))
				(_port(_int EX_WB_CONTROL 9 0 86(_ent (_out))))
				(_port(_int EX_jump_address 8 0 87(_ent (_out))))
				(_port(_int EX_rs 8 0 88(_ent (_out))))
				(_port(_int ULA_RES 8 0 89(_ent (_out))))
				(_port(_int val 10 0 90(_ent (_out))))
				(_port(_int zero -1 0 91(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 57(_ent (_in))))
				(_port(_int B 5 0 58(_ent (_in))))
				(_port(_int resultado 5 0 59(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 11 0 107(_ent (_in))))
				(_port(_int Out1 11 0 108(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 96(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 99(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 15 0 99(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 100(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 16 0 100(_ent (_in))))
				(_port(_int selection -1 0 101(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 102(_array -1((_dto c 2 i 0)))))
				(_port(_int output 17 0 102(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 67(_array -1((_dto c 3 i 0)))))
				(_port(_int A 15 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 68(_array -1((_dto c 4 i 0)))))
				(_port(_int B 16 0 68(_ent (_in))))
				(_port(_int selection 6 0 69(_ent (_in))))
				(_port(_int Zero -1 0 70(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 71(_array -1((_dto c 5 i 0)))))
				(_port(_int output 17 0 71(_ent (_out))))
			)
		)
	)
	(_inst U1 0 131(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(signal_extended))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((clk)(clk))
			((next_instruction_address_bus)(BUS2149))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL(5))(EX_MEM_CONTROL(1)))
			((EX_MEM_CONTROL(4))(EX_MEM_CONTROL(0)))
			((EX_MEM_CONTROL(3))(DANGLING_U1_EX_MEM_CONTROL_3))
			((EX_MEM_CONTROL(2))(DANGLING_U1_EX_MEM_CONTROL_2))
			((EX_MEM_CONTROL(1))(DANGLING_U1_EX_MEM_CONTROL_1))
			((EX_MEM_CONTROL(0))(DANGLING_U1_EX_MEM_CONTROL_0))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U4 0 156(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS2149))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 163(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 169(_comp multiplexador)
		(_port
			((input0)(rs(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS908(d_7_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 177(_comp multiplexador)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 185(_comp ALU)
		(_port
			((A)(rt(d_31_0)))
			((B)(BUS908(d_7_0)))
			((selection(2))(shamt(3)))
			((selection(1))(shamt(2)))
			((selection(0))(shamt(1)))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 2 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_jump_address 3 0 44(_ent(_out))))
		(_port(_int EX_rs 3 0 45(_ent(_out))))
		(_port(_int ULA_RES 3 0 46(_ent(_out))))
		(_port(_int val 4 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 69(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 76(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 79(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 83(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 107(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 115(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 12 0 115(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 116(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2149 13 0 116(_arch(_uni))))
		(_sig(_int BUS2593 13 0 117(_arch(_uni))))
		(_sig(_int BUS544 13 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 119(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS908 14 0 119(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_3 -1 0 122(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_2 -1 0 123(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_1 -1 0 124(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_0 -1 0 125(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 6 -1)
)
I 000051 55 1819          1561933065424 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 30))
	(_version vde)
	(_time 1561933065425 2019.06.30 19:17:45)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code fdf8feaca1a9ffebaaffe8a7f8f8abfafffbf8fbfa)
	(_ent
		(_time 1561931555925)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_in 2 0 12(_ent(_in))))
		(_port(_int RS_in 2 0 13(_ent(_in))))
		(_port(_int zero_in -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 15(_ent(_in))))
		(_port(_int next_instruction_address_bus 2 0 16(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 18(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 19(_ent(_out))))
		(_port(_int EX_jump_address 2 0 21(_ent(_out))))
		(_port(_int ULA_RES 2 0 22(_ent(_out))))
		(_port(_int zero -1 0 23(_ent(_out))))
		(_port(_int EX_rs 2 0 25(_ent(_out))))
		(_port(_int val 3 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(9)(10)(11)(12)(14)(15))(_sens(0)(1)(2)(3)(4)(5)(7)(8))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000053 55 3559          1561933065447 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1561933065448 2019.06.30 19:17:45)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 0c09080a095b0d1b0e091e560b0a5f095a0b090a59)
	(_ent
		(_time 1561910390540)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000054 55 4233          1561933065476 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1561933065477 2019.06.30 19:17:45)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 2b2f2e2f7c7c783d277d38707e2d2e2c292e7d2d2d)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000055 55 1487          1561933065505 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1561933065506 2019.06.30 19:17:45)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 4b4f48491c1d1c5c4d1959111f4d1e4d484d434e1d)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 871           1561933065530 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1561933065531 2019.06.30 19:17:45)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 6a6e6e6a323d397c3f397b30686f3c6c6f6d626d6e)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000059 55 955           1561933065551 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 35))
	(_version vde)
	(_time 1561933065552 2019.06.30 19:17:45)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 7a7f747b7e2c2d6d7c7b68212e7c797d7e7c737c2c)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 901           1561933065567 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561933065568 2019.06.30 19:17:45)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 898d8e8783dfdd9f8b8699d3db8e898f8a8e898f8a)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000046 55 731           1561933065586 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1561933065587 2019.06.30 19:17:45)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 999c9f9694cec98f9d9a8bc3c99f9d9f9d9f9c9e9b)
	(_ent
		(_time 1561881166463)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000054 55 1083          1561933065603 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1561933065604 2019.06.30 19:17:45)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code a8adfbfea5ffafbfaeafb1f3f9aefbaeadafa0aea9)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000044 55 1986          1561933065621 ALU
(_unit VHDL(alu 0 26(alu 0 39))
	(_version vde)
	(_time 1561933065622 2019.06.30 19:17:45)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code b8bdbeece3eee9aebab8fbe3ecbeb9beebbfbdbeb9)
	(_ent
		(_time 1561915956189)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_port(_int Zero -2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 35(_array -2((_dto c 5 i 0)))))
		(_port(_int output 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 42(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 4 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 43(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 5 0 43(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_trgt(5))(_sens(0)(1)(2)))))
			(line__61(_arch 1 0 61(_assignment(_trgt(4))(_sens(2)(5(_range 8))(5(_range 9))(5(_range 10))(5(_range 11))(5(_range 12))(5(_range 13))(5(_range 14))(5(_range 15)))(_read(5(_range 16))(5(_range 17))(5(_range 18))(5(_range 19))(5(_range 20))(5(_range 21))(5(_range 22))(5(_range 23))))))
			(line__71(_arch 2 0 71(_assignment(_trgt(3))(_sens(5(_range 24))(6))(_read(5(_range 25))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . ALU 26 -1)
)
V 000051 55 691           1561933065650 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1561933065651 2019.06.30 19:17:45)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code d7d3d385d8808ac1d0d1c38dd5d1d2d1d1d0d3d4d5)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
I 000053 55 4609          1561933156524 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 39))
	(_version vde)
	(_time 1561933156525 2019.06.30 19:19:16)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code d2dc8080d98485c5d0d4c788d7d4d3d784d486d4db)
	(_ent
		(_time 1561933065270)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 45(_ent (_in))))
				(_port(_int PCSrc -1 0 46(_ent (_in))))
				(_port(_int RegWrite -1 0 47(_ent (_in))))
				(_port(_int Reset -1 0 48(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 49(_ent (_in))))
				(_port(_int write_data 3 0 50(_ent (_in))))
				(_port(_int write_register 4 0 51(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 5 0 52(_ent (_out))))
				(_port(_int EX_WB_CONTROL 5 0 53(_ent (_out))))
				(_port(_int EX_jump_address 3 0 54(_ent (_out))))
				(_port(_int EX_rs 3 0 55(_ent (_out))))
				(_port(_int ULA_RES 3 0 56(_ent (_out))))
				(_port(_int Zero -1 0 57(_ent (_out))))
				(_port(_int val 4 0 58(_ent (_out))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 63(_ent (_out))))
				(_port(_int PCSrc -1 0 64(_ent (_out))))
				(_port(_int RegWrite -1 0 65(_ent (_out))))
				(_port(_int Reset -1 0 66(_ent (_out))))
				(_port(_int branch_instruction_address 6 0 67(_ent (_out))))
				(_port(_int write_data 6 0 68(_ent (_out))))
				(_port(_int write_register 7 0 69(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 87(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((Zero)(Zero))
			((val)(val))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst testbench_mips_01 0 105(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 30(_ent(_out))))
		(_port(_int EX_WB_CONTROL 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_jump_address 1 0 32(_ent(_out))))
		(_port(_int EX_rs 1 0 33(_ent(_out))))
		(_port(_int ULA_RES 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int val 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 75(_arch(_uni))))
		(_sig(_int PCSrc -1 0 76(_arch(_uni))))
		(_sig(_int RegWrite -1 0 77(_arch(_uni))))
		(_sig(_int Reset -1 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 8 0 79(_arch(_uni))))
		(_sig(_int write_data 8 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 81(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 9 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 8841          1561933156533 mips
(_unit VHDL(mips 0 27(mips 0 46))
	(_version vde)
	(_time 1561933156534 2019.06.30 19:19:16)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code e2ede7b1e9b4b6f5b0b1a6b8bae5e2e5e1e4b6e4eb)
	(_ent
		(_time 1561932497950)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 3 0 52(_ent (_in))))
				(_port(_int MEM_CONTROL 4 0 53(_ent (_in))))
				(_port(_int WB_CONTROL 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int jump_address 6 0 56(_ent (_in))))
				(_port(_int next_instruction_address_ID 6 0 57(_ent (_in))))
				(_port(_int rd_address 7 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int rs 6 0 60(_ent (_in))))
				(_port(_int rt 6 0 61(_ent (_in))))
				(_port(_int rt_address 7 0 62(_ent (_in))))
				(_port(_int shamt 7 0 63(_ent (_in))))
				(_port(_int signal_extended 6 0 64(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 5 0 65(_ent (_out))))
				(_port(_int EX_WB_CONTROL 5 0 66(_ent (_out))))
				(_port(_int EX_jump_address 6 0 67(_ent (_out))))
				(_port(_int EX_rs 6 0 68(_ent (_out))))
				(_port(_int ULA_RES 6 0 69(_ent (_out))))
				(_port(_int Zero -1 0 70(_ent (_out))))
				(_port(_int val 7 0 71(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 76(_ent (_in))))
				(_port(_int Instruction 8 0 77(_ent (_in))))
				(_port(_int RegWrite -1 0 78(_ent (_in))))
				(_port(_int Reset -1 0 79(_ent (_in))))
				(_port(_int next_instruction_address 8 0 80(_ent (_in))))
				(_port(_int write_data 8 0 81(_ent (_in))))
				(_port(_int write_register 9 0 82(_ent (_in))))
				(_port(_int EX_CONTROL 10 0 83(_ent (_out))))
				(_port(_int MEM_CONTROL 11 0 84(_ent (_out))))
				(_port(_int WB_CONTROL 12 0 85(_ent (_out))))
				(_port(_int jump_address 8 0 86(_ent (_out))))
				(_port(_int next_instruction_address_ID 8 0 87(_ent (_out))))
				(_port(_int rd_address 9 0 88(_ent (_out))))
				(_port(_int rs 8 0 89(_ent (_out))))
				(_port(_int rt 8 0 90(_ent (_out))))
				(_port(_int rt_address 9 0 91(_ent (_out))))
				(_port(_int shamt 9 0 92(_ent (_out))))
				(_port(_int signal_extended 8 0 93(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 98(_ent (_in))))
				(_port(_int PCSrc -1 0 99(_ent (_in))))
				(_port(_int Reset -1 0 100(_ent (_in))))
				(_port(_int branch_instruction_address 13 0 101(_ent (_in))))
				(_port(_int Instruction 13 0 102(_ent (_out))))
				(_port(_int next_instruction_address 13 0 103(_ent (_out))))
			)
		)
	)
	(_inst U1 0 129(_comp execution)
		(_port
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(Clk))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(reset))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rt))
			((ULA_RES)(ULA_RES))
			((Zero)(Zero))
			((val)(val))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 153(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 175(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(NET410))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_port(_int Zero -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 2 0 37(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 38(_ent(_out))))
		(_port(_int EX_jump_address 0 0 39(_ent(_out))))
		(_port(_int EX_rs 0 0 40(_ent(_out))))
		(_port(_int ULA_RES 0 0 41(_ent(_out))))
		(_port(_int val 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 82(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 84(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 85(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 101(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET410 -1 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 110(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1316 0 111(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 15 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 112(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 16 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 113(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS3297 17 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 114(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 18 0 114(_arch(_uni))))
		(_sig(_int BUS3355 18 0 115(_arch(_uni))))
		(_sig(_int BUS3363 17 0 116(_arch(_uni))))
		(_sig(_int BUS3389 17 0 117(_arch(_uni))))
		(_sig(_int BUS3517 17 0 118(_arch(_uni))))
		(_sig(_int BUS3532 18 0 119(_arch(_uni))))
		(_sig(_int BUS3540 17 0 120(_arch(_uni))))
		(_sig(_int EX_rt 17 0 121(_arch(_uni))))
		(_sig(_int Instruction 17 0 122(_arch(_uni))))
		(_sig(_int next_instruction_address 17 0 123(_arch(_uni))))
		(_prcs
			(line__189(_arch 0 0 189(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(14))(_sens(3)))))
			(line__192(_arch 1 0 192(_assignment(_alias((EX_rs)(EX_rt)))(_trgt(11))(_sens(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
I 000058 55 4704          1561933156556 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1561933156557 2019.06.30 19:19:16)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code f2fdaaa2a5a4a5e5f1f2e0a9a6f4f1f5f6f4fbf4a4)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Reset -1 0 52(_ent (_in))))
				(_port(_int instruction_bus 2 0 53(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 54(_ent (_in))))
				(_port(_int Instruction 2 0 55(_ent (_out))))
				(_port(_int next_instruction_address 2 0 56(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 69(_ent (_in))))
				(_port(_int address_bus 4 0 70(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_port(_int input0 5 0 78(_ent (_in))))
				(_port(_int input1 5 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_port(_int output 5 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst PC_IF 0 116(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 124(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 132(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 6 0 87(_arch(_uni))))
		(_sig(_int address_bus 6 0 88(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 89(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 90(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 91(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000050 55 1141          1561933156578 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561933156579 2019.06.30 19:19:16)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 111e4a16164513071a170548161613171417161718)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 12003         1561933156598 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561933156599 2019.06.30 19:19:16)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 202f7b24757677377072327b742623272426292676)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000050 55 2797          1561933156620 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561933156621 2019.06.30 19:19:16)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 303f6b353464322636622869373732363536373639)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 8199          1561933156652 execution
(_unit VHDL(execution 0 26(execution 0 51))
	(_version vde)
	(_time 1561933156653 2019.06.30 19:19:16)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 4f40184c11181e591e485a141a49464919491a494a)
	(_ent
		(_time 1561927763937)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 7 0 76(_ent (_in))))
				(_port(_int RS_in 8 0 77(_ent (_in))))
				(_port(_int ULA_in 8 0 78(_ent (_in))))
				(_port(_int WB_CONTROL 9 0 79(_ent (_in))))
				(_port(_int clk -1 0 80(_ent (_in))))
				(_port(_int next_instruction_address_bus 8 0 81(_ent (_in))))
				(_port(_int reset -1 0 82(_ent (_in))))
				(_port(_int val_res 10 0 83(_ent (_in))))
				(_port(_int zero_in -1 0 84(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 7 0 85(_ent (_out))))
				(_port(_int EX_WB_CONTROL 9 0 86(_ent (_out))))
				(_port(_int EX_jump_address 8 0 87(_ent (_out))))
				(_port(_int EX_rs 8 0 88(_ent (_out))))
				(_port(_int ULA_RES 8 0 89(_ent (_out))))
				(_port(_int val 10 0 90(_ent (_out))))
				(_port(_int zero -1 0 91(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 57(_ent (_in))))
				(_port(_int B 5 0 58(_ent (_in))))
				(_port(_int resultado 5 0 59(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 11 0 107(_ent (_in))))
				(_port(_int Out1 11 0 108(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 96(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 99(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 15 0 99(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 100(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 16 0 100(_ent (_in))))
				(_port(_int selection -1 0 101(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 102(_array -1((_dto c 2 i 0)))))
				(_port(_int output 17 0 102(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 67(_array -1((_dto c 3 i 0)))))
				(_port(_int A 15 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 68(_array -1((_dto c 4 i 0)))))
				(_port(_int B 16 0 68(_ent (_in))))
				(_port(_int selection 6 0 69(_ent (_in))))
				(_port(_int Zero -1 0 70(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 71(_array -1((_dto c 5 i 0)))))
				(_port(_int output 17 0 71(_ent (_out))))
			)
		)
	)
	(_inst U1 0 131(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(signal_extended))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((clk)(clk))
			((next_instruction_address_bus)(BUS2149))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL(5))(EX_MEM_CONTROL(1)))
			((EX_MEM_CONTROL(4))(EX_MEM_CONTROL(0)))
			((EX_MEM_CONTROL(3))(DANGLING_U1_EX_MEM_CONTROL_3))
			((EX_MEM_CONTROL(2))(DANGLING_U1_EX_MEM_CONTROL_2))
			((EX_MEM_CONTROL(1))(DANGLING_U1_EX_MEM_CONTROL_1))
			((EX_MEM_CONTROL(0))(DANGLING_U1_EX_MEM_CONTROL_0))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U4 0 156(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS2149))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 163(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 169(_comp multiplexador)
		(_port
			((input0)(rs(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS908(d_7_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 177(_comp multiplexador)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 185(_comp ALU)
		(_port
			((A)(rt(d_31_0)))
			((B)(BUS908(d_7_0)))
			((selection(2))(shamt(3)))
			((selection(1))(shamt(2)))
			((selection(0))(shamt(1)))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 2 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_jump_address 3 0 44(_ent(_out))))
		(_port(_int EX_rs 3 0 45(_ent(_out))))
		(_port(_int ULA_RES 3 0 46(_ent(_out))))
		(_port(_int val 4 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 69(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 76(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 79(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 83(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 107(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 115(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 12 0 115(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 116(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2149 13 0 116(_arch(_uni))))
		(_sig(_int BUS2593 13 0 117(_arch(_uni))))
		(_sig(_int BUS544 13 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 119(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS908 14 0 119(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_3 -1 0 122(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_2 -1 0 123(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_1 -1 0 124(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_0 -1 0 125(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 6 -1)
)
I 000051 55 1819          1561933156681 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 30))
	(_version vde)
	(_time 1561933156682 2019.06.30 19:19:16)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 6f60386e313b6d79386d7a356a6a39686d696a6968)
	(_ent
		(_time 1561931555925)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_in 2 0 12(_ent(_in))))
		(_port(_int RS_in 2 0 13(_ent(_in))))
		(_port(_int zero_in -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 15(_ent(_in))))
		(_port(_int next_instruction_address_bus 2 0 16(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 18(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 19(_ent(_out))))
		(_port(_int EX_jump_address 2 0 21(_ent(_out))))
		(_port(_int ULA_RES 2 0 22(_ent(_out))))
		(_port(_int zero -1 0 23(_ent(_out))))
		(_port(_int EX_rs 2 0 25(_ent(_out))))
		(_port(_int val 3 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(9)(10)(11)(12)(14)(15))(_sens(0)(1)(2)(3)(4)(5)(7)(8))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000053 55 3559          1561933156703 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1561933156704 2019.06.30 19:19:16)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 8e81df808dd98f998c8b9cd48988dd8bd8898b88db)
	(_ent
		(_time 1561910390540)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000054 55 4233          1561933156731 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1561933156732 2019.06.30 19:19:16)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 9d93cd92cccace8b91cb8ec6c89b989a9f98cb9b9b)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000055 55 1487          1561933156756 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1561933156757 2019.06.30 19:19:16)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code bdb3ebe9ecebeaaabbefafe7e9bbe8bbbebbb5b8eb)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 871           1561933156779 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1561933156780 2019.06.30 19:19:16)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code dcd28d8e868b8fca898fcd86ded98adad9dbd4dbd8)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000059 55 955           1561933156804 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 35))
	(_version vde)
	(_time 1561933156805 2019.06.30 19:19:16)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code ece3b7bfeababbfbeaedfeb7b8eaefebe8eae5eaba)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 901           1561933156820 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561933156821 2019.06.30 19:19:16)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code fbf5a9abaaadafedf9f4eba1a9fcfbfdf8fcfbfdf8)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000046 55 731           1561933156837 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1561933156838 2019.06.30 19:19:16)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 0b04590d5d5c5b1d0f0819515b0d0f0d0f0d0e0c09)
	(_ent
		(_time 1561881166463)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000054 55 1083          1561933156853 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1561933156854 2019.06.30 19:19:16)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code 1a151d1c4e4d1d0d1c1d03414b1c491c1f1d121c1b)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000044 55 1986          1561933156879 ALU
(_unit VHDL(alu 0 26(alu 0 39))
	(_version vde)
	(_time 1561933156880 2019.06.30 19:19:16)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 3a35683f386c6b2c383a79616e3c3b3c693d3f3c3b)
	(_ent
		(_time 1561915956189)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_port(_int Zero -2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 35(_array -2((_dto c 5 i 0)))))
		(_port(_int output 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 42(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 4 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 43(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 5 0 43(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_trgt(5))(_sens(0)(1)(2)))))
			(line__61(_arch 1 0 61(_assignment(_trgt(4))(_sens(2)(5(_range 8))(5(_range 9))(5(_range 10))(5(_range 11))(5(_range 12))(5(_range 13))(5(_range 14))(5(_range 15)))(_read(5(_range 16))(5(_range 17))(5(_range 18))(5(_range 19))(5(_range 20))(5(_range 21))(5(_range 22))(5(_range 23))))))
			(line__71(_arch 2 0 71(_assignment(_trgt(3))(_sens(5(_range 24))(6))(_read(5(_range 25))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . ALU 26 -1)
)
V 000051 55 691           1561933156911 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1561933156912 2019.06.30 19:19:16)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 5957095a580e044f5e5f4d035b5f5c5f5f5e5d5a5b)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
I 000050 55 8277          1561933272118 execution
(_unit VHDL(execution 0 26(execution 0 50))
	(_version vde)
	(_time 1561933272119 2019.06.30 19:21:12)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 5c5f0c5e070b0d4a0d524907095a555a0a5a095a59)
	(_ent
		(_time 1561933272115)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 6 0 75(_ent (_in))))
				(_port(_int RS_in 7 0 76(_ent (_in))))
				(_port(_int ULA_in 7 0 77(_ent (_in))))
				(_port(_int WB_CONTROL 8 0 78(_ent (_in))))
				(_port(_int clk -1 0 79(_ent (_in))))
				(_port(_int next_instruction_address_bus 7 0 80(_ent (_in))))
				(_port(_int reset -1 0 81(_ent (_in))))
				(_port(_int val_res 9 0 82(_ent (_in))))
				(_port(_int zero_in -1 0 83(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 6 0 84(_ent (_out))))
				(_port(_int EX_WB_CONTROL 8 0 85(_ent (_out))))
				(_port(_int EX_jump_address 7 0 86(_ent (_out))))
				(_port(_int EX_rs 7 0 87(_ent (_out))))
				(_port(_int ULA_RES 7 0 88(_ent (_out))))
				(_port(_int val 9 0 89(_ent (_out))))
				(_port(_int zero -1 0 90(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 4 0 56(_ent (_in))))
				(_port(_int B 4 0 57(_ent (_in))))
				(_port(_int resultado 4 0 58(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 10 0 106(_ent (_in))))
				(_port(_int Out1 10 0 107(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 95(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 98(_array -1((_dto c 1 i 0)))))
				(_port(_int input0 14 0 98(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 99(_array -1((_dto c 2 i 0)))))
				(_port(_int input1 15 0 99(_ent (_in))))
				(_port(_int selection -1 0 100(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 101(_array -1((_dto c 3 i 0)))))
				(_port(_int output 16 0 101(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 63(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 66(_array -1((_dto c 4 i 0)))))
				(_port(_int A 14 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 67(_array -1((_dto c 5 i 0)))))
				(_port(_int B 15 0 67(_ent (_in))))
				(_port(_int selection 5 0 68(_ent (_in))))
				(_port(_int Zero -1 0 69(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 70(_array -1((_dto c 6 i 0)))))
				(_port(_int output 16 0 70(_ent (_out))))
			)
		)
	)
	(_inst U1 0 136(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(signal_extended))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((clk)(clk))
			((next_instruction_address_bus)(BUS2149))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL(5))(EX_MEM_CONTROL(1)))
			((EX_MEM_CONTROL(4))(EX_MEM_CONTROL(0)))
			((EX_MEM_CONTROL(3))(DANGLING_U1_EX_MEM_CONTROL_3))
			((EX_MEM_CONTROL(2))(DANGLING_U1_EX_MEM_CONTROL_2))
			((EX_MEM_CONTROL(1))(DANGLING_U1_EX_MEM_CONTROL_1))
			((EX_MEM_CONTROL(0))(DANGLING_U1_EX_MEM_CONTROL_0))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U4 0 161(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS2149))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 168(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 174(_comp multiplexador)
		(_port
			((input0)(rs(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(Dangling_Input_Signal))
			((output)(BUS908(d_7_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 182(_comp multiplexador)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(Dangling_Input_Signal))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 190(_comp ALU)
		(_port
			((A)(rt(d_31_0)))
			((B)(BUS908(d_7_0)))
			((selection(2))(shamt(3)))
			((selection(1))(shamt(2)))
			((selection(0))(shamt(1)))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 30(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 2 0 32(_ent(_in))))
		(_port(_int next_instruction_address_ID 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 3 0 34(_ent(_in))))
		(_port(_int rs 2 0 35(_ent(_in))))
		(_port(_int rt 2 0 36(_ent(_in))))
		(_port(_int rt_address 3 0 37(_ent(_in))))
		(_port(_int shamt 3 0 38(_ent(_in))))
		(_port(_int signal_extended 2 0 39(_ent(_in))))
		(_port(_int Zero -1 0 40(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 41(_ent(_out))))
		(_port(_int EX_WB_CONTROL 1 0 42(_ent(_out))))
		(_port(_int EX_jump_address 2 0 43(_ent(_out))))
		(_port(_int EX_rs 2 0 44(_ent(_out))))
		(_port(_int ULA_RES 2 0 45(_ent(_out))))
		(_port(_int val 3 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 68(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 75(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 76(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 82(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 106(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 112(_arch((i 4)))))
		(_sig(_int NET1834 -1 0 116(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 117(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 11 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 118(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2149 12 0 118(_arch(_uni))))
		(_sig(_int BUS2593 12 0 119(_arch(_uni))))
		(_sig(_int BUS544 12 0 120(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 121(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS908 13 0 121(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 124(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_3 -1 0 127(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_2 -1 0 128(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_1 -1 0 129(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_0 -1 0 130(_arch(_uni))))
		(_prcs
			(line__204(_arch 0 0 204(_assignment(_trgt(25)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 7 -1)
)
I 000053 55 4609          1561933353802 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 39))
	(_version vde)
	(_time 1561933353803 2019.06.30 19:22:33)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 747a2375792223637672612e71727571227220727d)
	(_ent
		(_time 1561933065270)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 45(_ent (_in))))
				(_port(_int PCSrc -1 0 46(_ent (_in))))
				(_port(_int RegWrite -1 0 47(_ent (_in))))
				(_port(_int Reset -1 0 48(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 49(_ent (_in))))
				(_port(_int write_data 3 0 50(_ent (_in))))
				(_port(_int write_register 4 0 51(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 5 0 52(_ent (_out))))
				(_port(_int EX_WB_CONTROL 5 0 53(_ent (_out))))
				(_port(_int EX_jump_address 3 0 54(_ent (_out))))
				(_port(_int EX_rs 3 0 55(_ent (_out))))
				(_port(_int ULA_RES 3 0 56(_ent (_out))))
				(_port(_int Zero -1 0 57(_ent (_out))))
				(_port(_int val 4 0 58(_ent (_out))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 63(_ent (_out))))
				(_port(_int PCSrc -1 0 64(_ent (_out))))
				(_port(_int RegWrite -1 0 65(_ent (_out))))
				(_port(_int Reset -1 0 66(_ent (_out))))
				(_port(_int branch_instruction_address 6 0 67(_ent (_out))))
				(_port(_int write_data 6 0 68(_ent (_out))))
				(_port(_int write_register 7 0 69(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 87(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((Zero)(Zero))
			((val)(val))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst testbench_mips_01 0 105(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 30(_ent(_out))))
		(_port(_int EX_WB_CONTROL 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_jump_address 1 0 32(_ent(_out))))
		(_port(_int EX_rs 1 0 33(_ent(_out))))
		(_port(_int ULA_RES 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int val 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 75(_arch(_uni))))
		(_sig(_int PCSrc -1 0 76(_arch(_uni))))
		(_sig(_int RegWrite -1 0 77(_arch(_uni))))
		(_sig(_int Reset -1 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 8 0 79(_arch(_uni))))
		(_sig(_int write_data 8 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 81(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 9 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 8834          1561933353812 mips
(_unit VHDL(mips 0 27(mips 0 46))
	(_version vde)
	(_time 1561933353813 2019.06.30 19:22:33)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 838c838d89d5d794d1d0c7d9db8483848085d7858a)
	(_ent
		(_time 1561932497950)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 3 0 52(_ent (_in))))
				(_port(_int MEM_CONTROL 4 0 53(_ent (_in))))
				(_port(_int WB_CONTROL 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int jump_address 6 0 56(_ent (_in))))
				(_port(_int next_instruction_address_ID 6 0 57(_ent (_in))))
				(_port(_int rd_address 7 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int rs 6 0 60(_ent (_in))))
				(_port(_int rt 6 0 61(_ent (_in))))
				(_port(_int rt_address 7 0 62(_ent (_in))))
				(_port(_int shamt 7 0 63(_ent (_in))))
				(_port(_int signal_extended 6 0 64(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 5 0 65(_ent (_out))))
				(_port(_int EX_WB_CONTROL 5 0 66(_ent (_out))))
				(_port(_int EX_jump_address 6 0 67(_ent (_out))))
				(_port(_int EX_rs 6 0 68(_ent (_out))))
				(_port(_int ULA_RES 6 0 69(_ent (_out))))
				(_port(_int Zero -1 0 70(_ent (_out))))
				(_port(_int val 7 0 71(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 76(_ent (_in))))
				(_port(_int Instruction 8 0 77(_ent (_in))))
				(_port(_int RegWrite -1 0 78(_ent (_in))))
				(_port(_int Reset -1 0 79(_ent (_in))))
				(_port(_int next_instruction_address 8 0 80(_ent (_in))))
				(_port(_int write_data 8 0 81(_ent (_in))))
				(_port(_int write_register 9 0 82(_ent (_in))))
				(_port(_int EX_CONTROL 10 0 83(_ent (_out))))
				(_port(_int MEM_CONTROL 11 0 84(_ent (_out))))
				(_port(_int WB_CONTROL 12 0 85(_ent (_out))))
				(_port(_int jump_address 8 0 86(_ent (_out))))
				(_port(_int next_instruction_address_ID 8 0 87(_ent (_out))))
				(_port(_int rd_address 9 0 88(_ent (_out))))
				(_port(_int rs 8 0 89(_ent (_out))))
				(_port(_int rt 8 0 90(_ent (_out))))
				(_port(_int rt_address 9 0 91(_ent (_out))))
				(_port(_int shamt 9 0 92(_ent (_out))))
				(_port(_int signal_extended 8 0 93(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 98(_ent (_in))))
				(_port(_int PCSrc -1 0 99(_ent (_in))))
				(_port(_int Reset -1 0 100(_ent (_in))))
				(_port(_int branch_instruction_address 13 0 101(_ent (_in))))
				(_port(_int Instruction 13 0 102(_ent (_out))))
				(_port(_int next_instruction_address 13 0 103(_ent (_out))))
			)
		)
	)
	(_inst U1 0 129(_comp execution)
		(_port
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(Clk))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(reset))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rt))
			((ULA_RES)(ULA_RES))
			((Zero)(Zero))
			((val)(val))
		)
		(_use(_implicit)
			(_port
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((clk)(clk))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((reset)(reset))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((Zero)(Zero))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 153(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 175(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(NET410))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_port(_int Zero -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 2 0 37(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 38(_ent(_out))))
		(_port(_int EX_jump_address 0 0 39(_ent(_out))))
		(_port(_int EX_rs 0 0 40(_ent(_out))))
		(_port(_int ULA_RES 0 0 41(_ent(_out))))
		(_port(_int val 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 82(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 84(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 85(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 101(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET410 -1 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 110(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1316 0 111(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 15 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 112(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 16 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 113(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS3297 17 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 114(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 18 0 114(_arch(_uni))))
		(_sig(_int BUS3355 18 0 115(_arch(_uni))))
		(_sig(_int BUS3363 17 0 116(_arch(_uni))))
		(_sig(_int BUS3389 17 0 117(_arch(_uni))))
		(_sig(_int BUS3517 17 0 118(_arch(_uni))))
		(_sig(_int BUS3532 18 0 119(_arch(_uni))))
		(_sig(_int BUS3540 17 0 120(_arch(_uni))))
		(_sig(_int EX_rt 17 0 121(_arch(_uni))))
		(_sig(_int Instruction 17 0 122(_arch(_uni))))
		(_sig(_int next_instruction_address 17 0 123(_arch(_uni))))
		(_prcs
			(line__189(_arch 0 0 189(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(14))(_sens(3)))))
			(line__192(_arch 1 0 192(_assignment(_alias((EX_rs)(EX_rt)))(_trgt(11))(_sens(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
I 000058 55 4704          1561933353843 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1561933353844 2019.06.30 19:22:33)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code a2adfff5f5f4f5b5a1a2b0f9f6a4a1a5a6a4aba4f4)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Reset -1 0 52(_ent (_in))))
				(_port(_int instruction_bus 2 0 53(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 54(_ent (_in))))
				(_port(_int Instruction 2 0 55(_ent (_out))))
				(_port(_int next_instruction_address 2 0 56(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 69(_ent (_in))))
				(_port(_int address_bus 4 0 70(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_port(_int input0 5 0 78(_ent (_in))))
				(_port(_int input1 5 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_port(_int output 5 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst PC_IF 0 116(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 124(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 132(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 6 0 87(_arch(_uni))))
		(_sig(_int address_bus 6 0 88(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 89(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 90(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 91(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000050 55 1141          1561933353870 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561933353871 2019.06.30 19:22:33)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code b2bdefe6b6e6b0a4b9b4a6ebb5b5b0b4b7b4b5b4bb)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 12003         1561933353901 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561933353902 2019.06.30 19:22:33)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code d1de8c83858786c68183c38a85d7d2d6d5d7d8d787)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000050 55 2797          1561933353931 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561933353932 2019.06.30 19:22:33)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code f1feaca1f4a5f3e7f7a3e9a8f6f6f3f7f4f7f6f7f8)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 8277          1561933353973 execution
(_unit VHDL(execution 0 26(execution 0 50))
	(_version vde)
	(_time 1561933353974 2019.06.30 19:22:33)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 1f104f1941484e094e110a444a19161949194a191a)
	(_ent
		(_time 1561933272114)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 6 0 75(_ent (_in))))
				(_port(_int RS_in 7 0 76(_ent (_in))))
				(_port(_int ULA_in 7 0 77(_ent (_in))))
				(_port(_int WB_CONTROL 8 0 78(_ent (_in))))
				(_port(_int clk -1 0 79(_ent (_in))))
				(_port(_int next_instruction_address_bus 7 0 80(_ent (_in))))
				(_port(_int reset -1 0 81(_ent (_in))))
				(_port(_int val_res 9 0 82(_ent (_in))))
				(_port(_int zero_in -1 0 83(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 6 0 84(_ent (_out))))
				(_port(_int EX_WB_CONTROL 8 0 85(_ent (_out))))
				(_port(_int EX_jump_address 7 0 86(_ent (_out))))
				(_port(_int EX_rs 7 0 87(_ent (_out))))
				(_port(_int ULA_RES 7 0 88(_ent (_out))))
				(_port(_int val 9 0 89(_ent (_out))))
				(_port(_int zero -1 0 90(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 4 0 56(_ent (_in))))
				(_port(_int B 4 0 57(_ent (_in))))
				(_port(_int resultado 4 0 58(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 10 0 106(_ent (_in))))
				(_port(_int Out1 10 0 107(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 95(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 98(_array -1((_dto c 1 i 0)))))
				(_port(_int input0 14 0 98(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 99(_array -1((_dto c 2 i 0)))))
				(_port(_int input1 15 0 99(_ent (_in))))
				(_port(_int selection -1 0 100(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 101(_array -1((_dto c 3 i 0)))))
				(_port(_int output 16 0 101(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 63(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 66(_array -1((_dto c 4 i 0)))))
				(_port(_int A 14 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 67(_array -1((_dto c 5 i 0)))))
				(_port(_int B 15 0 67(_ent (_in))))
				(_port(_int selection 5 0 68(_ent (_in))))
				(_port(_int Zero -1 0 69(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 70(_array -1((_dto c 6 i 0)))))
				(_port(_int output 16 0 70(_ent (_out))))
			)
		)
	)
	(_inst U1 0 136(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(signal_extended))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((clk)(clk))
			((next_instruction_address_bus)(BUS2149))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL(5))(EX_MEM_CONTROL(1)))
			((EX_MEM_CONTROL(4))(EX_MEM_CONTROL(0)))
			((EX_MEM_CONTROL(3))(DANGLING_U1_EX_MEM_CONTROL_3))
			((EX_MEM_CONTROL(2))(DANGLING_U1_EX_MEM_CONTROL_2))
			((EX_MEM_CONTROL(1))(DANGLING_U1_EX_MEM_CONTROL_1))
			((EX_MEM_CONTROL(0))(DANGLING_U1_EX_MEM_CONTROL_0))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U4 0 161(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS2149))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 168(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 174(_comp multiplexador)
		(_port
			((input0)(rs(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(Dangling_Input_Signal))
			((output)(BUS908(d_7_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 182(_comp multiplexador)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(Dangling_Input_Signal))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 190(_comp ALU)
		(_port
			((A)(rt(d_31_0)))
			((B)(BUS908(d_7_0)))
			((selection(2))(shamt(3)))
			((selection(1))(shamt(2)))
			((selection(0))(shamt(1)))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 30(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 2 0 32(_ent(_in))))
		(_port(_int next_instruction_address_ID 2 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 3 0 34(_ent(_in))))
		(_port(_int rs 2 0 35(_ent(_in))))
		(_port(_int rt 2 0 36(_ent(_in))))
		(_port(_int rt_address 3 0 37(_ent(_in))))
		(_port(_int shamt 3 0 38(_ent(_in))))
		(_port(_int signal_extended 2 0 39(_ent(_in))))
		(_port(_int Zero -1 0 40(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 41(_ent(_out))))
		(_port(_int EX_WB_CONTROL 1 0 42(_ent(_out))))
		(_port(_int EX_jump_address 2 0 43(_ent(_out))))
		(_port(_int EX_rs 2 0 44(_ent(_out))))
		(_port(_int ULA_RES 2 0 45(_ent(_out))))
		(_port(_int val 3 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 68(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 75(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 76(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 82(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 106(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 112(_arch((i 4)))))
		(_sig(_int NET1834 -1 0 116(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 117(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 11 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 118(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2149 12 0 118(_arch(_uni))))
		(_sig(_int BUS2593 12 0 119(_arch(_uni))))
		(_sig(_int BUS544 12 0 120(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 121(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS908 13 0 121(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 124(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_3 -1 0 127(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_2 -1 0 128(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_1 -1 0 129(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_0 -1 0 130(_arch(_uni))))
		(_prcs
			(line__204(_arch 0 0 204(_assignment(_trgt(25)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 7 -1)
)
I 000051 55 1819          1561933354001 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 30))
	(_version vde)
	(_time 1561933354002 2019.06.30 19:22:34)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 3f306f3b616b3d29683d2a653a3a69383d393a3938)
	(_ent
		(_time 1561931555925)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_in 2 0 12(_ent(_in))))
		(_port(_int RS_in 2 0 13(_ent(_in))))
		(_port(_int zero_in -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 15(_ent(_in))))
		(_port(_int next_instruction_address_bus 2 0 16(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 18(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 19(_ent(_out))))
		(_port(_int EX_jump_address 2 0 21(_ent(_out))))
		(_port(_int ULA_RES 2 0 22(_ent(_out))))
		(_port(_int zero -1 0 23(_ent(_out))))
		(_port(_int EX_rs 2 0 25(_ent(_out))))
		(_port(_int val 3 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(9)(10)(11)(12)(14)(15))(_sens(0)(1)(2)(3)(4)(5)(7)(8))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000053 55 3559          1561933354038 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1561933354039 2019.06.30 19:22:34)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 5e51085d5d095f495c5b4c0459580d5b08595b580b)
	(_ent
		(_time 1561910390540)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000054 55 4233          1561933354072 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1561933354073 2019.06.30 19:22:34)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 7d732a7c2c2a2e6b712b6e26287b787a7f782b7b7b)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000055 55 1487          1561933354104 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1561933354105 2019.06.30 19:22:34)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 9c92cd93cacacb8b9ace8ec6c89ac99a9f9a9499ca)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 871           1561933354149 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1561933354150 2019.06.30 19:22:34)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code cbc59d9e909c98dd9e98da91c9ce9dcdceccc3cccf)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000059 55 955           1561933354174 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 35))
	(_version vde)
	(_time 1561933354175 2019.06.30 19:22:34)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code ebe4b7b8ecbdbcfcedeaf9b0bfede8ecefede2edbd)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 901           1561933354203 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561933354204 2019.06.30 19:22:34)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 0a045c0c585c5e1c08051a50580d0a0c090d0a0c09)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000046 55 731           1561933354229 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1561933354230 2019.06.30 19:22:34)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 19164e1e144e490f1d1a0b43491f1d1f1d1f1c1e1b)
	(_ent
		(_time 1561881166463)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000054 55 1083          1561933354258 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1561933354259 2019.06.30 19:22:34)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code 39363b3d356e3e2e3f3e2062683f6a3f3c3e313f38)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000044 55 1986          1561933354285 ALU
(_unit VHDL(alu 0 26(alu 0 39))
	(_version vde)
	(_time 1561933354286 2019.06.30 19:22:34)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 58570f5b030e094e5a581b030c5e595e0b5f5d5e59)
	(_ent
		(_time 1561915956189)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_port(_int Zero -2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 35(_array -2((_dto c 5 i 0)))))
		(_port(_int output 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 42(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 4 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 43(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 5 0 43(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_trgt(5))(_sens(0)(1)(2)))))
			(line__61(_arch 1 0 61(_assignment(_trgt(4))(_sens(2)(5(_range 8))(5(_range 9))(5(_range 10))(5(_range 11))(5(_range 12))(5(_range 13))(5(_range 14))(5(_range 15)))(_read(5(_range 16))(5(_range 17))(5(_range 18))(5(_range 19))(5(_range 20))(5(_range 21))(5(_range 22))(5(_range 23))))))
			(line__71(_arch 2 0 71(_assignment(_trgt(3))(_sens(5(_range 24))(6))(_read(5(_range 25))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . ALU 26 -1)
)
V 000051 55 691           1561933354324 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1561933354325 2019.06.30 19:22:34)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 7779227678202a617071632d757172717170737475)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
I 000050 55 8409          1561933469356 execution
(_unit VHDL(execution 0 26(execution 0 51))
	(_version vde)
	(_time 1561933469357 2019.06.30 19:24:29)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code cececb9a93999fd89f98db959bc8c7c898c89bc8cb)
	(_ent
		(_time 1561933469354)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 7 0 76(_ent (_in))))
				(_port(_int RS_in 8 0 77(_ent (_in))))
				(_port(_int ULA_in 8 0 78(_ent (_in))))
				(_port(_int WB_CONTROL 9 0 79(_ent (_in))))
				(_port(_int clk -1 0 80(_ent (_in))))
				(_port(_int next_instruction_address_bus 8 0 81(_ent (_in))))
				(_port(_int reset -1 0 82(_ent (_in))))
				(_port(_int val_res 10 0 83(_ent (_in))))
				(_port(_int zero_in -1 0 84(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 7 0 85(_ent (_out))))
				(_port(_int EX_WB_CONTROL 9 0 86(_ent (_out))))
				(_port(_int EX_jump_address 8 0 87(_ent (_out))))
				(_port(_int EX_rs 8 0 88(_ent (_out))))
				(_port(_int ULA_RES 8 0 89(_ent (_out))))
				(_port(_int val 10 0 90(_ent (_out))))
				(_port(_int zero -1 0 91(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 57(_ent (_in))))
				(_port(_int B 5 0 58(_ent (_in))))
				(_port(_int resultado 5 0 59(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 11 0 107(_ent (_in))))
				(_port(_int Out1 11 0 108(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 96(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 99(_array -1((_dto c 1 i 0)))))
				(_port(_int input0 15 0 99(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 100(_array -1((_dto c 2 i 0)))))
				(_port(_int input1 16 0 100(_ent (_in))))
				(_port(_int selection -1 0 101(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 102(_array -1((_dto c 3 i 0)))))
				(_port(_int output 17 0 102(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 67(_array -1((_dto c 4 i 0)))))
				(_port(_int A 15 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 68(_array -1((_dto c 5 i 0)))))
				(_port(_int B 16 0 68(_ent (_in))))
				(_port(_int selection 6 0 69(_ent (_in))))
				(_port(_int Zero -1 0 70(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 71(_array -1((_dto c 6 i 0)))))
				(_port(_int output 17 0 71(_ent (_out))))
			)
		)
	)
	(_inst U1 0 137(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(signal_extended))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((clk)(clk))
			((next_instruction_address_bus)(BUS2149))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL(5))(EX_MEM_CONTROL(1)))
			((EX_MEM_CONTROL(4))(EX_MEM_CONTROL(0)))
			((EX_MEM_CONTROL(3))(DANGLING_U1_EX_MEM_CONTROL_3))
			((EX_MEM_CONTROL(2))(DANGLING_U1_EX_MEM_CONTROL_2))
			((EX_MEM_CONTROL(1))(DANGLING_U1_EX_MEM_CONTROL_1))
			((EX_MEM_CONTROL(0))(DANGLING_U1_EX_MEM_CONTROL_0))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U4 0 162(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS2149))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 169(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 175(_comp multiplexador)
		(_port
			((input0)(rs(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(Dangling_Input_Signal))
			((output)(BUS908(d_7_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 183(_comp multiplexador)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(Dangling_Input_Signal))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 191(_comp ALU)
		(_port
			((A)(rt(d_31_0)))
			((B)(BUS908(d_7_0)))
			((selection(2))(shamt(3)))
			((selection(1))(shamt(2)))
			((selection(0))(shamt(1)))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 2 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_jump_address 3 0 44(_ent(_out))))
		(_port(_int EX_rs 3 0 45(_ent(_out))))
		(_port(_int ULA_RES 3 0 46(_ent(_out))))
		(_port(_int val 4 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 69(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 76(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 79(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 83(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 107(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 113(_arch((i 4)))))
		(_sig(_int NET1834 -1 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 118(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 12 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 119(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2149 13 0 119(_arch(_uni))))
		(_sig(_int BUS2593 13 0 120(_arch(_uni))))
		(_sig(_int BUS544 13 0 121(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 122(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS908 14 0 122(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 125(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_3 -1 0 128(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_2 -1 0 129(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_1 -1 0 130(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_0 -1 0 131(_arch(_uni))))
		(_prcs
			(line__205(_arch 0 0 205(_assignment(_trgt(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 7 -1)
)
I 000045 55 8913          1561933475269 mips
(_unit VHDL(mips 0 27(mips 0 46))
	(_version vde)
	(_time 1561933475270 2019.06.30 19:24:35)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code f0f1a3a0f9a6a4e7a1f6b4aaa8f7f0f7f3f6a4f6f9)
	(_ent
		(_time 1561932497950)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 3 0 52(_ent (_in))))
				(_port(_int MEM_CONTROL 4 0 53(_ent (_in))))
				(_port(_int WB_CONTROL 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int jump_address 6 0 56(_ent (_in))))
				(_port(_int next_instruction_address_ID 6 0 57(_ent (_in))))
				(_port(_int rd_address 7 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int rs 6 0 60(_ent (_in))))
				(_port(_int rt 6 0 61(_ent (_in))))
				(_port(_int rt_address 7 0 62(_ent (_in))))
				(_port(_int shamt 7 0 63(_ent (_in))))
				(_port(_int signal_extended 6 0 64(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 5 0 65(_ent (_out))))
				(_port(_int EX_WB_CONTROL 5 0 66(_ent (_out))))
				(_port(_int EX_jump_address 6 0 67(_ent (_out))))
				(_port(_int EX_rs 6 0 68(_ent (_out))))
				(_port(_int ULA_RES 6 0 69(_ent (_out))))
				(_port(_int Zero -1 0 70(_ent (_out))))
				(_port(_int val 7 0 71(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 76(_ent (_in))))
				(_port(_int Instruction 8 0 77(_ent (_in))))
				(_port(_int RegWrite -1 0 78(_ent (_in))))
				(_port(_int Reset -1 0 79(_ent (_in))))
				(_port(_int next_instruction_address 8 0 80(_ent (_in))))
				(_port(_int write_data 8 0 81(_ent (_in))))
				(_port(_int write_register 9 0 82(_ent (_in))))
				(_port(_int EX_CONTROL 10 0 83(_ent (_out))))
				(_port(_int MEM_CONTROL 11 0 84(_ent (_out))))
				(_port(_int WB_CONTROL 12 0 85(_ent (_out))))
				(_port(_int jump_address 8 0 86(_ent (_out))))
				(_port(_int next_instruction_address_ID 8 0 87(_ent (_out))))
				(_port(_int rd_address 9 0 88(_ent (_out))))
				(_port(_int rs 8 0 89(_ent (_out))))
				(_port(_int rt 8 0 90(_ent (_out))))
				(_port(_int rt_address 9 0 91(_ent (_out))))
				(_port(_int shamt 9 0 92(_ent (_out))))
				(_port(_int signal_extended 8 0 93(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 98(_ent (_in))))
				(_port(_int PCSrc -1 0 99(_ent (_in))))
				(_port(_int Reset -1 0 100(_ent (_in))))
				(_port(_int branch_instruction_address 13 0 101(_ent (_in))))
				(_port(_int Instruction 13 0 102(_ent (_out))))
				(_port(_int next_instruction_address 13 0 103(_ent (_out))))
			)
		)
	)
	(_inst U1 0 129(_comp execution)
		(_port
			((EX_CONTROL(2))(BUS3293(3)))
			((EX_CONTROL(1))(BUS3293(2)))
			((EX_CONTROL(0))(BUS3293(1)))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(Clk))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(reset))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rt))
			((ULA_RES)(ULA_RES))
			((Zero)(Zero))
			((val)(val))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 155(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 177(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(NET410))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_port(_int Zero -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 2 0 37(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 38(_ent(_out))))
		(_port(_int EX_jump_address 0 0 39(_ent(_out))))
		(_port(_int EX_rs 0 0 40(_ent(_out))))
		(_port(_int ULA_RES 0 0 41(_ent(_out))))
		(_port(_int val 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 52(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 82(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 84(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 85(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 101(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET410 -1 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 110(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 111(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 15 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 112(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 16 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 113(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS3297 17 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 114(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 18 0 114(_arch(_uni))))
		(_sig(_int BUS3355 18 0 115(_arch(_uni))))
		(_sig(_int BUS3363 17 0 116(_arch(_uni))))
		(_sig(_int BUS3389 17 0 117(_arch(_uni))))
		(_sig(_int BUS3517 17 0 118(_arch(_uni))))
		(_sig(_int BUS3532 18 0 119(_arch(_uni))))
		(_sig(_int BUS3540 17 0 120(_arch(_uni))))
		(_sig(_int EX_rt 17 0 121(_arch(_uni))))
		(_sig(_int Instruction 17 0 122(_arch(_uni))))
		(_sig(_int next_instruction_address 17 0 123(_arch(_uni))))
		(_prcs
			(line__191(_arch 0 0 191(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(14))(_sens(3)))))
			(line__194(_arch 1 0 194(_assignment(_alias((EX_rs)(EX_rt)))(_trgt(11))(_sens(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
I 000053 55 4609          1561933478707 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 39))
	(_version vde)
	(_time 1561933478708 2019.06.30 19:24:38)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 5e51585d020809495c584b045b585f5b08580a5857)
	(_ent
		(_time 1561933065270)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 45(_ent (_in))))
				(_port(_int PCSrc -1 0 46(_ent (_in))))
				(_port(_int RegWrite -1 0 47(_ent (_in))))
				(_port(_int Reset -1 0 48(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 49(_ent (_in))))
				(_port(_int write_data 3 0 50(_ent (_in))))
				(_port(_int write_register 4 0 51(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 5 0 52(_ent (_out))))
				(_port(_int EX_WB_CONTROL 5 0 53(_ent (_out))))
				(_port(_int EX_jump_address 3 0 54(_ent (_out))))
				(_port(_int EX_rs 3 0 55(_ent (_out))))
				(_port(_int ULA_RES 3 0 56(_ent (_out))))
				(_port(_int Zero -1 0 57(_ent (_out))))
				(_port(_int val 4 0 58(_ent (_out))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 63(_ent (_out))))
				(_port(_int PCSrc -1 0 64(_ent (_out))))
				(_port(_int RegWrite -1 0 65(_ent (_out))))
				(_port(_int Reset -1 0 66(_ent (_out))))
				(_port(_int branch_instruction_address 6 0 67(_ent (_out))))
				(_port(_int write_data 6 0 68(_ent (_out))))
				(_port(_int write_register 7 0 69(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 87(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((Zero)(Zero))
			((val)(val))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst testbench_mips_01 0 105(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 30(_ent(_out))))
		(_port(_int EX_WB_CONTROL 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_jump_address 1 0 32(_ent(_out))))
		(_port(_int EX_rs 1 0 33(_ent(_out))))
		(_port(_int ULA_RES 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int val 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 75(_arch(_uni))))
		(_sig(_int PCSrc -1 0 76(_arch(_uni))))
		(_sig(_int RegWrite -1 0 77(_arch(_uni))))
		(_sig(_int Reset -1 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 8 0 79(_arch(_uni))))
		(_sig(_int write_data 8 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 81(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 9 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 8913          1561933478719 mips
(_unit VHDL(mips 0 27(mips 0 46))
	(_version vde)
	(_time 1561933478720 2019.06.30 19:24:38)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 6d633c6d303b397a3c6b2937356a6d6a6e6b396b64)
	(_ent
		(_time 1561932497950)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 3 0 52(_ent (_in))))
				(_port(_int MEM_CONTROL 4 0 53(_ent (_in))))
				(_port(_int WB_CONTROL 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int jump_address 6 0 56(_ent (_in))))
				(_port(_int next_instruction_address_ID 6 0 57(_ent (_in))))
				(_port(_int rd_address 7 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int rs 6 0 60(_ent (_in))))
				(_port(_int rt 6 0 61(_ent (_in))))
				(_port(_int rt_address 7 0 62(_ent (_in))))
				(_port(_int shamt 7 0 63(_ent (_in))))
				(_port(_int signal_extended 6 0 64(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 5 0 65(_ent (_out))))
				(_port(_int EX_WB_CONTROL 5 0 66(_ent (_out))))
				(_port(_int EX_jump_address 6 0 67(_ent (_out))))
				(_port(_int EX_rs 6 0 68(_ent (_out))))
				(_port(_int ULA_RES 6 0 69(_ent (_out))))
				(_port(_int Zero -1 0 70(_ent (_out))))
				(_port(_int val 7 0 71(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 76(_ent (_in))))
				(_port(_int Instruction 8 0 77(_ent (_in))))
				(_port(_int RegWrite -1 0 78(_ent (_in))))
				(_port(_int Reset -1 0 79(_ent (_in))))
				(_port(_int next_instruction_address 8 0 80(_ent (_in))))
				(_port(_int write_data 8 0 81(_ent (_in))))
				(_port(_int write_register 9 0 82(_ent (_in))))
				(_port(_int EX_CONTROL 10 0 83(_ent (_out))))
				(_port(_int MEM_CONTROL 11 0 84(_ent (_out))))
				(_port(_int WB_CONTROL 12 0 85(_ent (_out))))
				(_port(_int jump_address 8 0 86(_ent (_out))))
				(_port(_int next_instruction_address_ID 8 0 87(_ent (_out))))
				(_port(_int rd_address 9 0 88(_ent (_out))))
				(_port(_int rs 8 0 89(_ent (_out))))
				(_port(_int rt 8 0 90(_ent (_out))))
				(_port(_int rt_address 9 0 91(_ent (_out))))
				(_port(_int shamt 9 0 92(_ent (_out))))
				(_port(_int signal_extended 8 0 93(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 98(_ent (_in))))
				(_port(_int PCSrc -1 0 99(_ent (_in))))
				(_port(_int Reset -1 0 100(_ent (_in))))
				(_port(_int branch_instruction_address 13 0 101(_ent (_in))))
				(_port(_int Instruction 13 0 102(_ent (_out))))
				(_port(_int next_instruction_address 13 0 103(_ent (_out))))
			)
		)
	)
	(_inst U1 0 129(_comp execution)
		(_port
			((EX_CONTROL(2))(BUS3293(3)))
			((EX_CONTROL(1))(BUS3293(2)))
			((EX_CONTROL(0))(BUS3293(1)))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(Clk))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(reset))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rt))
			((ULA_RES)(ULA_RES))
			((Zero)(Zero))
			((val)(val))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 155(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 177(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(NET410))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_port(_int Zero -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 2 0 37(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 38(_ent(_out))))
		(_port(_int EX_jump_address 0 0 39(_ent(_out))))
		(_port(_int EX_rs 0 0 40(_ent(_out))))
		(_port(_int ULA_RES 0 0 41(_ent(_out))))
		(_port(_int val 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 52(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 82(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 84(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 85(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 101(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET410 -1 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 110(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 111(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 15 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 112(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 16 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 113(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS3297 17 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 114(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 18 0 114(_arch(_uni))))
		(_sig(_int BUS3355 18 0 115(_arch(_uni))))
		(_sig(_int BUS3363 17 0 116(_arch(_uni))))
		(_sig(_int BUS3389 17 0 117(_arch(_uni))))
		(_sig(_int BUS3517 17 0 118(_arch(_uni))))
		(_sig(_int BUS3532 18 0 119(_arch(_uni))))
		(_sig(_int BUS3540 17 0 120(_arch(_uni))))
		(_sig(_int EX_rt 17 0 121(_arch(_uni))))
		(_sig(_int Instruction 17 0 122(_arch(_uni))))
		(_sig(_int next_instruction_address 17 0 123(_arch(_uni))))
		(_prcs
			(line__191(_arch 0 0 191(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(14))(_sens(3)))))
			(line__194(_arch 1 0 194(_assignment(_alias((EX_rs)(EX_rt)))(_trgt(11))(_sens(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
I 000058 55 4704          1561933478745 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1561933478746 2019.06.30 19:24:38)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 7d73717c7c2b2a6a7e7d6f26297b7e7a797b747b2b)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Reset -1 0 52(_ent (_in))))
				(_port(_int instruction_bus 2 0 53(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 54(_ent (_in))))
				(_port(_int Instruction 2 0 55(_ent (_out))))
				(_port(_int next_instruction_address 2 0 56(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 69(_ent (_in))))
				(_port(_int address_bus 4 0 70(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_port(_int input0 5 0 78(_ent (_in))))
				(_port(_int input1 5 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_port(_int output 5 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst PC_IF 0 116(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 124(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 132(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 6 0 87(_arch(_uni))))
		(_sig(_int address_bus 6 0 88(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 89(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 90(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 91(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000050 55 1141          1561933478775 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561933478776 2019.06.30 19:24:38)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 9c929093c9c89e8a979a88c59b9b9e9a999a9b9a95)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 12003         1561933478803 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561933478804 2019.06.30 19:24:38)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code bcb2b0e8baeaebabeceeaee7e8babfbbb8bab5baea)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000050 55 2797          1561933478825 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561933478826 2019.06.30 19:24:38)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code cbc5c79e9d9fc9ddcd99d392ccccc9cdcecdcccdc2)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 8409          1561933478854 execution
(_unit VHDL(execution 0 26(execution 0 51))
	(_version vde)
	(_time 1561933478855 2019.06.30 19:24:38)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code eae4eab8b3bdbbfcbbbcffb1bfece3ecbcecbfecef)
	(_ent
		(_time 1561933469353)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 7 0 76(_ent (_in))))
				(_port(_int RS_in 8 0 77(_ent (_in))))
				(_port(_int ULA_in 8 0 78(_ent (_in))))
				(_port(_int WB_CONTROL 9 0 79(_ent (_in))))
				(_port(_int clk -1 0 80(_ent (_in))))
				(_port(_int next_instruction_address_bus 8 0 81(_ent (_in))))
				(_port(_int reset -1 0 82(_ent (_in))))
				(_port(_int val_res 10 0 83(_ent (_in))))
				(_port(_int zero_in -1 0 84(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 7 0 85(_ent (_out))))
				(_port(_int EX_WB_CONTROL 9 0 86(_ent (_out))))
				(_port(_int EX_jump_address 8 0 87(_ent (_out))))
				(_port(_int EX_rs 8 0 88(_ent (_out))))
				(_port(_int ULA_RES 8 0 89(_ent (_out))))
				(_port(_int val 10 0 90(_ent (_out))))
				(_port(_int zero -1 0 91(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 57(_ent (_in))))
				(_port(_int B 5 0 58(_ent (_in))))
				(_port(_int resultado 5 0 59(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 11 0 107(_ent (_in))))
				(_port(_int Out1 11 0 108(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 96(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 99(_array -1((_dto c 1 i 0)))))
				(_port(_int input0 15 0 99(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 100(_array -1((_dto c 2 i 0)))))
				(_port(_int input1 16 0 100(_ent (_in))))
				(_port(_int selection -1 0 101(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 102(_array -1((_dto c 3 i 0)))))
				(_port(_int output 17 0 102(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 67(_array -1((_dto c 4 i 0)))))
				(_port(_int A 15 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 68(_array -1((_dto c 5 i 0)))))
				(_port(_int B 16 0 68(_ent (_in))))
				(_port(_int selection 6 0 69(_ent (_in))))
				(_port(_int Zero -1 0 70(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 71(_array -1((_dto c 6 i 0)))))
				(_port(_int output 17 0 71(_ent (_out))))
			)
		)
	)
	(_inst U1 0 137(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(signal_extended))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((clk)(clk))
			((next_instruction_address_bus)(BUS2149))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL(5))(EX_MEM_CONTROL(1)))
			((EX_MEM_CONTROL(4))(EX_MEM_CONTROL(0)))
			((EX_MEM_CONTROL(3))(DANGLING_U1_EX_MEM_CONTROL_3))
			((EX_MEM_CONTROL(2))(DANGLING_U1_EX_MEM_CONTROL_2))
			((EX_MEM_CONTROL(1))(DANGLING_U1_EX_MEM_CONTROL_1))
			((EX_MEM_CONTROL(0))(DANGLING_U1_EX_MEM_CONTROL_0))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U4 0 162(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS2149))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 169(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 175(_comp multiplexador)
		(_port
			((input0)(rs(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(Dangling_Input_Signal))
			((output)(BUS908(d_7_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 183(_comp multiplexador)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(Dangling_Input_Signal))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 191(_comp ALU)
		(_port
			((A)(rt(d_31_0)))
			((B)(BUS908(d_7_0)))
			((selection(2))(shamt(3)))
			((selection(1))(shamt(2)))
			((selection(0))(shamt(1)))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 2 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_jump_address 3 0 44(_ent(_out))))
		(_port(_int EX_rs 3 0 45(_ent(_out))))
		(_port(_int ULA_RES 3 0 46(_ent(_out))))
		(_port(_int val 4 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 69(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 76(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 79(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 83(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 107(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 113(_arch((i 4)))))
		(_sig(_int NET1834 -1 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 118(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 12 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 119(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2149 13 0 119(_arch(_uni))))
		(_sig(_int BUS2593 13 0 120(_arch(_uni))))
		(_sig(_int BUS544 13 0 121(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 122(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS908 14 0 122(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 125(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_3 -1 0 128(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_2 -1 0 129(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_1 -1 0 130(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_0 -1 0 131(_arch(_uni))))
		(_prcs
			(line__205(_arch 0 0 205(_assignment(_trgt(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 7 -1)
)
I 000051 55 1819          1561933478876 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 30))
	(_version vde)
	(_time 1561933478877 2019.06.30 19:24:38)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 0a04090d535e081c5d081f500f0f5c0d080c0f0c0d)
	(_ent
		(_time 1561931555925)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_in 2 0 12(_ent(_in))))
		(_port(_int RS_in 2 0 13(_ent(_in))))
		(_port(_int zero_in -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 15(_ent(_in))))
		(_port(_int next_instruction_address_bus 2 0 16(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 18(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 19(_ent(_out))))
		(_port(_int EX_jump_address 2 0 21(_ent(_out))))
		(_port(_int ULA_RES 2 0 22(_ent(_out))))
		(_port(_int zero -1 0 23(_ent(_out))))
		(_port(_int EX_rs 2 0 25(_ent(_out))))
		(_port(_int val 3 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(9)(10)(11)(12)(14)(15))(_sens(0)(1)(2)(3)(4)(5)(7)(8))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000053 55 3559          1561933478903 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1561933478904 2019.06.30 19:24:38)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 19171c1e464e180e1b1c0b431e1f4a1c4f1e1c1f4c)
	(_ent
		(_time 1561910390540)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000054 55 4233          1561933478934 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1561933478935 2019.06.30 19:24:38)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 39363d3c356e6a2f356f2a626c3f3c3e3b3c6f3f3f)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000055 55 1487          1561933478966 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1561933478967 2019.06.30 19:24:38)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 58575a5b550e0f4f5e0a4a020c5e0d5e5b5e505d0e)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 871           1561933478986 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1561933478987 2019.06.30 19:24:38)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 77787276792024612224662d7572217172707f7073)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000059 55 955           1561933479011 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 35))
	(_version vde)
	(_time 1561933479012 2019.06.30 19:24:39)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 87898889d5d1d090818695dcd381848083818e81d1)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 901           1561933479032 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561933479033 2019.06.30 19:24:39)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code a6a9a0f1a3f0f2b0a4a9b6fcf4a1a6a0a5a1a6a0a5)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000046 55 731           1561933479054 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1561933479055 2019.06.30 19:24:39)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code b6b8b1e2b4e1e6a0b2b5a4ece6b0b2b0b2b0b3b1b4)
	(_ent
		(_time 1561881166463)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000054 55 1083          1561933479071 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1561933479072 2019.06.30 19:24:39)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code c5cb9791c592c2d2c3c2dc9e94c396c3c0c2cdc3c4)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000044 55 1986          1561933479092 ALU
(_unit VHDL(alu 0 26(alu 0 39))
	(_version vde)
	(_time 1561933479093 2019.06.30 19:24:39)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code e4eae3b7b3b2b5f2e6e4a7bfb0e2e5e2b7e3e1e2e5)
	(_ent
		(_time 1561915956189)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_port(_int Zero -2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 35(_array -2((_dto c 5 i 0)))))
		(_port(_int output 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 42(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 4 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 43(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 5 0 43(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_trgt(5))(_sens(0)(1)(2)))))
			(line__61(_arch 1 0 61(_assignment(_trgt(4))(_sens(2)(5(_range 8))(5(_range 9))(5(_range 10))(5(_range 11))(5(_range 12))(5(_range 13))(5(_range 14))(5(_range 15)))(_read(5(_range 16))(5(_range 17))(5(_range 18))(5(_range 19))(5(_range 20))(5(_range 21))(5(_range 22))(5(_range 23))))))
			(line__71(_arch 2 0 71(_assignment(_trgt(3))(_sens(5(_range 24))(6))(_read(5(_range 25))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . ALU 26 -1)
)
V 000051 55 691           1561933479123 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1561933479124 2019.06.30 19:24:39)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code f4fbf1a4f8a3a9e2f3f2e0aef6f2f1f2f2f3f0f7f6)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
I 000050 55 8331          1561933848664 execution
(_unit VHDL(execution 0 26(execution 0 51))
	(_version vde)
	(_time 1561933848665 2019.06.30 19:30:48)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 7f7b2b7f21282e692e296a242a79767929792a797a)
	(_ent
		(_time 1561933469353)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 7 0 76(_ent (_in))))
				(_port(_int RS_in 8 0 77(_ent (_in))))
				(_port(_int ULA_in 8 0 78(_ent (_in))))
				(_port(_int WB_CONTROL 9 0 79(_ent (_in))))
				(_port(_int clk -1 0 80(_ent (_in))))
				(_port(_int next_instruction_address_bus 8 0 81(_ent (_in))))
				(_port(_int reset -1 0 82(_ent (_in))))
				(_port(_int val_res 10 0 83(_ent (_in))))
				(_port(_int zero_in -1 0 84(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 7 0 85(_ent (_out))))
				(_port(_int EX_WB_CONTROL 9 0 86(_ent (_out))))
				(_port(_int EX_jump_address 8 0 87(_ent (_out))))
				(_port(_int EX_rs 8 0 88(_ent (_out))))
				(_port(_int ULA_RES 8 0 89(_ent (_out))))
				(_port(_int val 10 0 90(_ent (_out))))
				(_port(_int zero -1 0 91(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 57(_ent (_in))))
				(_port(_int B 5 0 58(_ent (_in))))
				(_port(_int resultado 5 0 59(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 11 0 107(_ent (_in))))
				(_port(_int Out1 11 0 108(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 96(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 99(_array -1((_dto c 1 i 0)))))
				(_port(_int input0 14 0 99(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 100(_array -1((_dto c 2 i 0)))))
				(_port(_int input1 15 0 100(_ent (_in))))
				(_port(_int selection -1 0 101(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 102(_array -1((_dto c 3 i 0)))))
				(_port(_int output 16 0 102(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 67(_array -1((_dto c 4 i 0)))))
				(_port(_int A 14 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 68(_array -1((_dto c 5 i 0)))))
				(_port(_int B 15 0 68(_ent (_in))))
				(_port(_int selection 6 0 69(_ent (_in))))
				(_port(_int Zero -1 0 70(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 71(_array -1((_dto c 6 i 0)))))
				(_port(_int output 16 0 71(_ent (_out))))
			)
		)
	)
	(_inst U1 0 137(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(signal_extended))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((clk)(clk))
			((next_instruction_address_bus)(BUS2149))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL(5))(EX_MEM_CONTROL(1)))
			((EX_MEM_CONTROL(4))(EX_MEM_CONTROL(0)))
			((EX_MEM_CONTROL(3))(DANGLING_U1_EX_MEM_CONTROL_3))
			((EX_MEM_CONTROL(2))(DANGLING_U1_EX_MEM_CONTROL_2))
			((EX_MEM_CONTROL(1))(DANGLING_U1_EX_MEM_CONTROL_1))
			((EX_MEM_CONTROL(0))(DANGLING_U1_EX_MEM_CONTROL_0))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U4 0 162(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS2149))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 169(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 175(_comp multiplexador)
		(_port
			((input0)(rs(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(Dangling_Input_Signal))
			((output)(BUS3030(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 183(_comp multiplexador)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(Dangling_Input_Signal))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 191(_comp ALU)
		(_port
			((A)(rt(d_31_0)))
			((B)(BUS3030(d_31_0)))
			((selection(2))(shamt(3)))
			((selection(1))(shamt(2)))
			((selection(0))(shamt(1)))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 2 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_jump_address 3 0 44(_ent(_out))))
		(_port(_int EX_rs 3 0 45(_ent(_out))))
		(_port(_int ULA_RES 3 0 46(_ent(_out))))
		(_port(_int val 4 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 69(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 76(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 79(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 83(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 107(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 113(_arch((i 4)))))
		(_sig(_int NET1834 -1 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 118(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 12 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 119(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2149 13 0 119(_arch(_uni))))
		(_sig(_int BUS2593 13 0 120(_arch(_uni))))
		(_sig(_int BUS3030 13 0 121(_arch(_uni))))
		(_sig(_int BUS544 13 0 122(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 125(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_3 -1 0 128(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_2 -1 0 129(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_1 -1 0 130(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_0 -1 0 131(_arch(_uni))))
		(_prcs
			(line__205(_arch 0 0 205(_assignment(_trgt(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 7 -1)
)
I 000053 55 4609          1561933853921 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 39))
	(_version vde)
	(_time 1561933853922 2019.06.30 19:30:53)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 11154416194746061317044b141710144717451718)
	(_ent
		(_time 1561933065270)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 45(_ent (_in))))
				(_port(_int PCSrc -1 0 46(_ent (_in))))
				(_port(_int RegWrite -1 0 47(_ent (_in))))
				(_port(_int Reset -1 0 48(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 49(_ent (_in))))
				(_port(_int write_data 3 0 50(_ent (_in))))
				(_port(_int write_register 4 0 51(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 5 0 52(_ent (_out))))
				(_port(_int EX_WB_CONTROL 5 0 53(_ent (_out))))
				(_port(_int EX_jump_address 3 0 54(_ent (_out))))
				(_port(_int EX_rs 3 0 55(_ent (_out))))
				(_port(_int ULA_RES 3 0 56(_ent (_out))))
				(_port(_int Zero -1 0 57(_ent (_out))))
				(_port(_int val 4 0 58(_ent (_out))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 63(_ent (_out))))
				(_port(_int PCSrc -1 0 64(_ent (_out))))
				(_port(_int RegWrite -1 0 65(_ent (_out))))
				(_port(_int Reset -1 0 66(_ent (_out))))
				(_port(_int branch_instruction_address 6 0 67(_ent (_out))))
				(_port(_int write_data 6 0 68(_ent (_out))))
				(_port(_int write_register 7 0 69(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 87(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((Zero)(Zero))
			((val)(val))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst testbench_mips_01 0 105(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 30(_ent(_out))))
		(_port(_int EX_WB_CONTROL 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_jump_address 1 0 32(_ent(_out))))
		(_port(_int EX_rs 1 0 33(_ent(_out))))
		(_port(_int ULA_RES 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int val 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 75(_arch(_uni))))
		(_sig(_int PCSrc -1 0 76(_arch(_uni))))
		(_sig(_int RegWrite -1 0 77(_arch(_uni))))
		(_sig(_int Reset -1 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 8 0 79(_arch(_uni))))
		(_sig(_int write_data 8 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 81(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 9 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 8913          1561933853933 mips
(_unit VHDL(mips 0 27(mips 0 46))
	(_version vde)
	(_time 1561933853934 2019.06.30 19:30:53)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 11141316194745064017554b491611161217451718)
	(_ent
		(_time 1561932497950)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 3 0 52(_ent (_in))))
				(_port(_int MEM_CONTROL 4 0 53(_ent (_in))))
				(_port(_int WB_CONTROL 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int jump_address 6 0 56(_ent (_in))))
				(_port(_int next_instruction_address_ID 6 0 57(_ent (_in))))
				(_port(_int rd_address 7 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int rs 6 0 60(_ent (_in))))
				(_port(_int rt 6 0 61(_ent (_in))))
				(_port(_int rt_address 7 0 62(_ent (_in))))
				(_port(_int shamt 7 0 63(_ent (_in))))
				(_port(_int signal_extended 6 0 64(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 5 0 65(_ent (_out))))
				(_port(_int EX_WB_CONTROL 5 0 66(_ent (_out))))
				(_port(_int EX_jump_address 6 0 67(_ent (_out))))
				(_port(_int EX_rs 6 0 68(_ent (_out))))
				(_port(_int ULA_RES 6 0 69(_ent (_out))))
				(_port(_int Zero -1 0 70(_ent (_out))))
				(_port(_int val 7 0 71(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 76(_ent (_in))))
				(_port(_int Instruction 8 0 77(_ent (_in))))
				(_port(_int RegWrite -1 0 78(_ent (_in))))
				(_port(_int Reset -1 0 79(_ent (_in))))
				(_port(_int next_instruction_address 8 0 80(_ent (_in))))
				(_port(_int write_data 8 0 81(_ent (_in))))
				(_port(_int write_register 9 0 82(_ent (_in))))
				(_port(_int EX_CONTROL 10 0 83(_ent (_out))))
				(_port(_int MEM_CONTROL 11 0 84(_ent (_out))))
				(_port(_int WB_CONTROL 12 0 85(_ent (_out))))
				(_port(_int jump_address 8 0 86(_ent (_out))))
				(_port(_int next_instruction_address_ID 8 0 87(_ent (_out))))
				(_port(_int rd_address 9 0 88(_ent (_out))))
				(_port(_int rs 8 0 89(_ent (_out))))
				(_port(_int rt 8 0 90(_ent (_out))))
				(_port(_int rt_address 9 0 91(_ent (_out))))
				(_port(_int shamt 9 0 92(_ent (_out))))
				(_port(_int signal_extended 8 0 93(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 98(_ent (_in))))
				(_port(_int PCSrc -1 0 99(_ent (_in))))
				(_port(_int Reset -1 0 100(_ent (_in))))
				(_port(_int branch_instruction_address 13 0 101(_ent (_in))))
				(_port(_int Instruction 13 0 102(_ent (_out))))
				(_port(_int next_instruction_address 13 0 103(_ent (_out))))
			)
		)
	)
	(_inst U1 0 129(_comp execution)
		(_port
			((EX_CONTROL(2))(BUS3293(3)))
			((EX_CONTROL(1))(BUS3293(2)))
			((EX_CONTROL(0))(BUS3293(1)))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(Clk))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(reset))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rt))
			((ULA_RES)(ULA_RES))
			((Zero)(Zero))
			((val)(val))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 155(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 177(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(NET410))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_port(_int Zero -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 2 0 37(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 38(_ent(_out))))
		(_port(_int EX_jump_address 0 0 39(_ent(_out))))
		(_port(_int EX_rs 0 0 40(_ent(_out))))
		(_port(_int ULA_RES 0 0 41(_ent(_out))))
		(_port(_int val 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 52(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 82(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 84(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 85(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 101(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET410 -1 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 110(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 111(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 15 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 112(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 16 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 113(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS3297 17 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 114(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 18 0 114(_arch(_uni))))
		(_sig(_int BUS3355 18 0 115(_arch(_uni))))
		(_sig(_int BUS3363 17 0 116(_arch(_uni))))
		(_sig(_int BUS3389 17 0 117(_arch(_uni))))
		(_sig(_int BUS3517 17 0 118(_arch(_uni))))
		(_sig(_int BUS3532 18 0 119(_arch(_uni))))
		(_sig(_int BUS3540 17 0 120(_arch(_uni))))
		(_sig(_int EX_rt 17 0 121(_arch(_uni))))
		(_sig(_int Instruction 17 0 122(_arch(_uni))))
		(_sig(_int next_instruction_address 17 0 123(_arch(_uni))))
		(_prcs
			(line__191(_arch 0 0 191(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(14))(_sens(3)))))
			(line__194(_arch 1 0 194(_assignment(_alias((EX_rs)(EX_rt)))(_trgt(11))(_sens(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
I 000058 55 4704          1561933853959 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1561933853960 2019.06.30 19:30:53)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 30356f35656667273330226b643633373436393666)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Reset -1 0 52(_ent (_in))))
				(_port(_int instruction_bus 2 0 53(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 54(_ent (_in))))
				(_port(_int Instruction 2 0 55(_ent (_out))))
				(_port(_int next_instruction_address 2 0 56(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 69(_ent (_in))))
				(_port(_int address_bus 4 0 70(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_port(_int input0 5 0 78(_ent (_in))))
				(_port(_int input1 5 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_port(_int output 5 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst PC_IF 0 116(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 124(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 132(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 6 0 87(_arch(_uni))))
		(_sig(_int address_bus 6 0 88(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 89(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 90(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 91(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000050 55 1141          1561933853980 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561933853981 2019.06.30 19:30:53)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 3f3a603a6f6b3d2934392b6638383d393a39383936)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 12003         1561933854000 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561933854001 2019.06.30 19:30:54)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 5f5a005c5c0908480f0d4d040b595c585b59565909)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000050 55 2797          1561933854022 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561933854023 2019.06.30 19:30:54)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 6e6b316e3f3a6c78683c763769696c686b68696867)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 8331          1561933854050 execution
(_unit VHDL(execution 0 26(execution 0 51))
	(_version vde)
	(_time 1561933854051 2019.06.30 19:30:54)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 8e8bdd81d3d9df98dfd89bd5db888788d888db888b)
	(_ent
		(_time 1561933469353)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 7 0 76(_ent (_in))))
				(_port(_int RS_in 8 0 77(_ent (_in))))
				(_port(_int ULA_in 8 0 78(_ent (_in))))
				(_port(_int WB_CONTROL 9 0 79(_ent (_in))))
				(_port(_int clk -1 0 80(_ent (_in))))
				(_port(_int next_instruction_address_bus 8 0 81(_ent (_in))))
				(_port(_int reset -1 0 82(_ent (_in))))
				(_port(_int val_res 10 0 83(_ent (_in))))
				(_port(_int zero_in -1 0 84(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 7 0 85(_ent (_out))))
				(_port(_int EX_WB_CONTROL 9 0 86(_ent (_out))))
				(_port(_int EX_jump_address 8 0 87(_ent (_out))))
				(_port(_int EX_rs 8 0 88(_ent (_out))))
				(_port(_int ULA_RES 8 0 89(_ent (_out))))
				(_port(_int val 10 0 90(_ent (_out))))
				(_port(_int zero -1 0 91(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 57(_ent (_in))))
				(_port(_int B 5 0 58(_ent (_in))))
				(_port(_int resultado 5 0 59(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 11 0 107(_ent (_in))))
				(_port(_int Out1 11 0 108(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 96(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 99(_array -1((_dto c 1 i 0)))))
				(_port(_int input0 14 0 99(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 100(_array -1((_dto c 2 i 0)))))
				(_port(_int input1 15 0 100(_ent (_in))))
				(_port(_int selection -1 0 101(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 102(_array -1((_dto c 3 i 0)))))
				(_port(_int output 16 0 102(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 67(_array -1((_dto c 4 i 0)))))
				(_port(_int A 14 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 68(_array -1((_dto c 5 i 0)))))
				(_port(_int B 15 0 68(_ent (_in))))
				(_port(_int selection 6 0 69(_ent (_in))))
				(_port(_int Zero -1 0 70(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 71(_array -1((_dto c 6 i 0)))))
				(_port(_int output 16 0 71(_ent (_out))))
			)
		)
	)
	(_inst U1 0 137(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(signal_extended))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((clk)(clk))
			((next_instruction_address_bus)(BUS2149))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL(5))(EX_MEM_CONTROL(1)))
			((EX_MEM_CONTROL(4))(EX_MEM_CONTROL(0)))
			((EX_MEM_CONTROL(3))(DANGLING_U1_EX_MEM_CONTROL_3))
			((EX_MEM_CONTROL(2))(DANGLING_U1_EX_MEM_CONTROL_2))
			((EX_MEM_CONTROL(1))(DANGLING_U1_EX_MEM_CONTROL_1))
			((EX_MEM_CONTROL(0))(DANGLING_U1_EX_MEM_CONTROL_0))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U4 0 162(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS2149))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 169(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 175(_comp multiplexador)
		(_port
			((input0)(rs(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(Dangling_Input_Signal))
			((output)(BUS3030(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 183(_comp multiplexador)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(Dangling_Input_Signal))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 191(_comp ALU)
		(_port
			((A)(rt(d_31_0)))
			((B)(BUS3030(d_31_0)))
			((selection(2))(shamt(3)))
			((selection(1))(shamt(2)))
			((selection(0))(shamt(1)))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 2 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_jump_address 3 0 44(_ent(_out))))
		(_port(_int EX_rs 3 0 45(_ent(_out))))
		(_port(_int ULA_RES 3 0 46(_ent(_out))))
		(_port(_int val 4 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 69(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 76(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 79(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 83(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 107(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 113(_arch((i 4)))))
		(_sig(_int NET1834 -1 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 118(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 12 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 119(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2149 13 0 119(_arch(_uni))))
		(_sig(_int BUS2593 13 0 120(_arch(_uni))))
		(_sig(_int BUS3030 13 0 121(_arch(_uni))))
		(_sig(_int BUS544 13 0 122(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 125(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_3 -1 0 128(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_2 -1 0 129(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_1 -1 0 130(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_0 -1 0 131(_arch(_uni))))
		(_prcs
			(line__205(_arch 0 0 205(_assignment(_trgt(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 7 -1)
)
I 000051 55 1819          1561933854068 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 30))
	(_version vde)
	(_time 1561933854069 2019.06.30 19:30:54)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 9d98ce93c1c99f8bca9f88c79898cb9a9f9b989b9a)
	(_ent
		(_time 1561931555925)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int ULA_in 2 0 12(_ent(_in))))
		(_port(_int RS_in 2 0 13(_ent(_in))))
		(_port(_int zero_in -1 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 15(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 15(_ent(_in))))
		(_port(_int next_instruction_address_bus 2 0 16(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 18(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 19(_ent(_out))))
		(_port(_int EX_jump_address 2 0 21(_ent(_out))))
		(_port(_int ULA_RES 2 0 22(_ent(_out))))
		(_port(_int zero -1 0 23(_ent(_out))))
		(_port(_int EX_rs 2 0 25(_ent(_out))))
		(_port(_int val 3 0 26(_ent(_out))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_trgt(9)(10)(11)(12)(14)(15))(_sens(0)(1)(2)(3)(4)(5)(7)(8))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000053 55 3559          1561933854092 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1561933854093 2019.06.30 19:30:54)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code bcb9e9e8b9ebbdabbeb9aee6bbbaefb9eabbb9bae9)
	(_ent
		(_time 1561910390540)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000054 55 4233          1561933854126 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1561933854127 2019.06.30 19:30:54)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code dcd8888e8a8b8fcad08acf8789dad9dbded98adada)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000055 55 1487          1561933854152 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1561933854153 2019.06.30 19:30:54)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code ebefb9b8bcbdbcfcedb9f9b1bfedbeede8ede3eebd)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 871           1561933854176 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1561933854177 2019.06.30 19:30:54)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 0b08080d505c581d5e581a51090e5d0d0e0c030c0f)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000059 55 955           1561933854197 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 35))
	(_version vde)
	(_time 1561933854198 2019.06.30 19:30:54)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 1a18131d1e4c4d0d1c1b08414e1c191d1e1c131c4c)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 901           1561933854213 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561933854214 2019.06.30 19:30:54)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 2a292a2e787c7e3c28253a70782d2a2c292d2a2c29)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000046 55 731           1561933854231 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1561933854232 2019.06.30 19:30:54)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 393b383c346e692f3d3a2b63693f3d3f3d3f3c3e3b)
	(_ent
		(_time 1561881166463)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000054 55 1083          1561933854247 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1561933854248 2019.06.30 19:30:54)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code 494b1d4a451e4e5e4f4e5012184f1a4f4c4e414f48)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000044 55 1986          1561933854265 ALU
(_unit VHDL(alu 0 26(alu 0 39))
	(_version vde)
	(_time 1561933854266 2019.06.30 19:30:54)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 686a6968333e397e6a682b333c6e696e3b6f6d6e69)
	(_ent
		(_time 1561915956189)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_port(_int Zero -2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 35(_array -2((_dto c 5 i 0)))))
		(_port(_int output 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 42(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 4 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 43(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 5 0 43(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_trgt(5))(_sens(0)(1)(2)))))
			(line__61(_arch 1 0 61(_assignment(_trgt(4))(_sens(2)(5(_range 8))(5(_range 9))(5(_range 10))(5(_range 11))(5(_range 12))(5(_range 13))(5(_range 14))(5(_range 15)))(_read(5(_range 16))(5(_range 17))(5(_range 18))(5(_range 19))(5(_range 20))(5(_range 21))(5(_range 22))(5(_range 23))))))
			(line__71(_arch 2 0 71(_assignment(_trgt(3))(_sens(5(_range 24))(6))(_read(5(_range 25))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . ALU 26 -1)
)
V 000051 55 691           1561933854293 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1561933854294 2019.06.30 19:30:54)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 787b7b79782f256e7f7e6c227a7e7d7e7e7f7c7b7a)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
I 000050 55 8414          1561933903371 execution
(_unit VHDL(execution 0 26(execution 0 51))
	(_version vde)
	(_time 1561933903372 2019.06.30 19:31:43)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 2e282b2b73797f387f7d3b757b28272878287b282b)
	(_ent
		(_time 1561933469353)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 7 0 76(_ent (_in))))
				(_port(_int RS_in 8 0 77(_ent (_in))))
				(_port(_int ULA_in 8 0 78(_ent (_in))))
				(_port(_int WB_CONTROL 9 0 79(_ent (_in))))
				(_port(_int clk -1 0 80(_ent (_in))))
				(_port(_int next_instruction_address_bus 8 0 81(_ent (_in))))
				(_port(_int reset -1 0 82(_ent (_in))))
				(_port(_int val_res 10 0 83(_ent (_in))))
				(_port(_int zero_in -1 0 84(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 7 0 85(_ent (_out))))
				(_port(_int EX_WB_CONTROL 9 0 86(_ent (_out))))
				(_port(_int EX_jump_address 8 0 87(_ent (_out))))
				(_port(_int EX_rs 8 0 88(_ent (_out))))
				(_port(_int ULA_RES 8 0 89(_ent (_out))))
				(_port(_int val 10 0 90(_ent (_out))))
				(_port(_int zero -1 0 91(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 57(_ent (_in))))
				(_port(_int B 5 0 58(_ent (_in))))
				(_port(_int resultado 5 0 59(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 11 0 107(_ent (_in))))
				(_port(_int Out1 11 0 108(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 96(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 99(_array -1((_dto c 1 i 0)))))
				(_port(_int input0 14 0 99(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 100(_array -1((_dto c 2 i 0)))))
				(_port(_int input1 15 0 100(_ent (_in))))
				(_port(_int selection -1 0 101(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 102(_array -1((_dto c 3 i 0)))))
				(_port(_int output 16 0 102(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 67(_array -1((_dto c 4 i 0)))))
				(_port(_int A 14 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 68(_array -1((_dto c 5 i 0)))))
				(_port(_int B 15 0 68(_ent (_in))))
				(_port(_int selection 6 0 69(_ent (_in))))
				(_port(_int Zero -1 0 70(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 71(_array -1((_dto c 6 i 0)))))
				(_port(_int output 16 0 71(_ent (_out))))
			)
		)
	)
	(_inst U1 0 137(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(signal_extended))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((clk)(clk))
			((next_instruction_address_bus)(BUS2149))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL(5))(EX_MEM_CONTROL(1)))
			((EX_MEM_CONTROL(4))(EX_MEM_CONTROL(0)))
			((EX_MEM_CONTROL(3))(DANGLING_U1_EX_MEM_CONTROL_3))
			((EX_MEM_CONTROL(2))(DANGLING_U1_EX_MEM_CONTROL_2))
			((EX_MEM_CONTROL(1))(DANGLING_U1_EX_MEM_CONTROL_1))
			((EX_MEM_CONTROL(0))(DANGLING_U1_EX_MEM_CONTROL_0))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U4 0 162(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS2149))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 169(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 175(_comp multiplexador)
		(_port
			((input0)(rs(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(Dangling_Input_Signal))
			((output)(BUS3030(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 183(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(Dangling_Input_Signal))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 194(_comp ALU)
		(_port
			((A)(rt(d_31_0)))
			((B)(BUS3030(d_31_0)))
			((selection(2))(shamt(3)))
			((selection(1))(shamt(2)))
			((selection(0))(shamt(1)))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30(_array -1((_dto i 2 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 2 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_jump_address 3 0 44(_ent(_out))))
		(_port(_int EX_rs 3 0 45(_ent(_out))))
		(_port(_int ULA_RES 3 0 46(_ent(_out))))
		(_port(_int val 4 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 69(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 76(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 79(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 83(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 107(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 113(_arch((i 4)))))
		(_sig(_int NET1834 -1 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 118(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 12 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 119(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2149 13 0 119(_arch(_uni))))
		(_sig(_int BUS2593 13 0 120(_arch(_uni))))
		(_sig(_int BUS3030 13 0 121(_arch(_uni))))
		(_sig(_int BUS544 13 0 122(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 125(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_3 -1 0 128(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_2 -1 0 129(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_1 -1 0 130(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_0 -1 0 131(_arch(_uni))))
		(_prcs
			(line__208(_arch 0 0 208(_assignment(_trgt(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 7 -1)
)
I 000050 55 8414          1561934892363 execution
(_unit VHDL(execution 0 26(execution 0 51))
	(_version vde)
	(_time 1561934892364 2019.06.30 19:48:12)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 76717476782127602725632d23707f702070237073)
	(_ent
		(_time 1561934892360)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 7 0 76(_ent (_in))))
				(_port(_int RS_in 8 0 77(_ent (_in))))
				(_port(_int ULA_in 8 0 78(_ent (_in))))
				(_port(_int WB_CONTROL 9 0 79(_ent (_in))))
				(_port(_int clk -1 0 80(_ent (_in))))
				(_port(_int next_instruction_address_bus 8 0 81(_ent (_in))))
				(_port(_int reset -1 0 82(_ent (_in))))
				(_port(_int val_res 10 0 83(_ent (_in))))
				(_port(_int zero_in -1 0 84(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 7 0 85(_ent (_out))))
				(_port(_int EX_WB_CONTROL 9 0 86(_ent (_out))))
				(_port(_int EX_jump_address 8 0 87(_ent (_out))))
				(_port(_int EX_rs 8 0 88(_ent (_out))))
				(_port(_int ULA_RES 8 0 89(_ent (_out))))
				(_port(_int val 10 0 90(_ent (_out))))
				(_port(_int zero -1 0 91(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 57(_ent (_in))))
				(_port(_int B 5 0 58(_ent (_in))))
				(_port(_int resultado 5 0 59(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 11 0 107(_ent (_in))))
				(_port(_int Out1 11 0 108(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 96(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 99(_array -1((_dto c 1 i 0)))))
				(_port(_int input0 14 0 99(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 100(_array -1((_dto c 2 i 0)))))
				(_port(_int input1 15 0 100(_ent (_in))))
				(_port(_int selection -1 0 101(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 102(_array -1((_dto c 3 i 0)))))
				(_port(_int output 16 0 102(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 67(_array -1((_dto c 4 i 0)))))
				(_port(_int A 14 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 68(_array -1((_dto c 5 i 0)))))
				(_port(_int B 15 0 68(_ent (_in))))
				(_port(_int selection 6 0 69(_ent (_in))))
				(_port(_int Zero -1 0 70(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 71(_array -1((_dto c 6 i 0)))))
				(_port(_int output 16 0 71(_ent (_out))))
			)
		)
	)
	(_inst U1 0 137(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(signal_extended))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((clk)(clk))
			((next_instruction_address_bus)(BUS2149))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL(5))(EX_MEM_CONTROL(1)))
			((EX_MEM_CONTROL(4))(EX_MEM_CONTROL(0)))
			((EX_MEM_CONTROL(3))(DANGLING_U1_EX_MEM_CONTROL_3))
			((EX_MEM_CONTROL(2))(DANGLING_U1_EX_MEM_CONTROL_2))
			((EX_MEM_CONTROL(1))(DANGLING_U1_EX_MEM_CONTROL_1))
			((EX_MEM_CONTROL(0))(DANGLING_U1_EX_MEM_CONTROL_0))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U4 0 162(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS2149))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 169(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 175(_comp multiplexador)
		(_port
			((input0)(rs(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(Dangling_Input_Signal))
			((output)(BUS3030(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 183(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(Dangling_Input_Signal))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 194(_comp ALU)
		(_port
			((A)(rt(d_31_0)))
			((B)(BUS3030(d_31_0)))
			((selection(2))(shamt(3)))
			((selection(1))(shamt(2)))
			((selection(0))(shamt(1)))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 2 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_jump_address 3 0 44(_ent(_out))))
		(_port(_int EX_rs 3 0 45(_ent(_out))))
		(_port(_int ULA_RES 3 0 46(_ent(_out))))
		(_port(_int val 4 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 69(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 76(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 79(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 83(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 107(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 113(_arch((i 4)))))
		(_sig(_int NET1834 -1 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 118(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 12 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 119(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2149 13 0 119(_arch(_uni))))
		(_sig(_int BUS2593 13 0 120(_arch(_uni))))
		(_sig(_int BUS3030 13 0 121(_arch(_uni))))
		(_sig(_int BUS544 13 0 122(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 125(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_3 -1 0 128(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_2 -1 0 129(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_1 -1 0 130(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_0 -1 0 131(_arch(_uni))))
		(_prcs
			(line__208(_arch 0 0 208(_assignment(_trgt(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 7 -1)
)
I 000050 55 8414          1561934994457 execution
(_unit VHDL(execution 0 26(execution 0 51))
	(_version vde)
	(_time 1561934994458 2019.06.30 19:49:54)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 44134747481315521517511f11424d421242114241)
	(_ent
		(_time 1561934892359)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 7 0 76(_ent (_in))))
				(_port(_int RS_in 8 0 77(_ent (_in))))
				(_port(_int ULA_in 8 0 78(_ent (_in))))
				(_port(_int WB_CONTROL 9 0 79(_ent (_in))))
				(_port(_int clk -1 0 80(_ent (_in))))
				(_port(_int next_instruction_address_bus 8 0 81(_ent (_in))))
				(_port(_int reset -1 0 82(_ent (_in))))
				(_port(_int val_res 10 0 83(_ent (_in))))
				(_port(_int zero_in -1 0 84(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 7 0 85(_ent (_out))))
				(_port(_int EX_WB_CONTROL 9 0 86(_ent (_out))))
				(_port(_int EX_jump_address 8 0 87(_ent (_out))))
				(_port(_int EX_rs 8 0 88(_ent (_out))))
				(_port(_int ULA_RES 8 0 89(_ent (_out))))
				(_port(_int val 10 0 90(_ent (_out))))
				(_port(_int zero -1 0 91(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 57(_ent (_in))))
				(_port(_int B 5 0 58(_ent (_in))))
				(_port(_int resultado 5 0 59(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 11 0 107(_ent (_in))))
				(_port(_int Out1 11 0 108(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 96(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 99(_array -1((_dto c 1 i 0)))))
				(_port(_int input0 14 0 99(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 100(_array -1((_dto c 2 i 0)))))
				(_port(_int input1 15 0 100(_ent (_in))))
				(_port(_int selection -1 0 101(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 102(_array -1((_dto c 3 i 0)))))
				(_port(_int output 16 0 102(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 67(_array -1((_dto c 4 i 0)))))
				(_port(_int A 14 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 68(_array -1((_dto c 5 i 0)))))
				(_port(_int B 15 0 68(_ent (_in))))
				(_port(_int selection 6 0 69(_ent (_in))))
				(_port(_int Zero -1 0 70(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 71(_array -1((_dto c 6 i 0)))))
				(_port(_int output 16 0 71(_ent (_out))))
			)
		)
	)
	(_inst U1 0 137(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(signal_extended))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((clk)(clk))
			((next_instruction_address_bus)(BUS2149))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL(5))(EX_MEM_CONTROL(1)))
			((EX_MEM_CONTROL(4))(EX_MEM_CONTROL(0)))
			((EX_MEM_CONTROL(3))(DANGLING_U1_EX_MEM_CONTROL_3))
			((EX_MEM_CONTROL(2))(DANGLING_U1_EX_MEM_CONTROL_2))
			((EX_MEM_CONTROL(1))(DANGLING_U1_EX_MEM_CONTROL_1))
			((EX_MEM_CONTROL(0))(DANGLING_U1_EX_MEM_CONTROL_0))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U4 0 162(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS2149))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 169(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 175(_comp multiplexador)
		(_port
			((input0)(rs(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(Dangling_Input_Signal))
			((output)(BUS3030(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 183(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(Dangling_Input_Signal))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 194(_comp ALU)
		(_port
			((A)(rt(d_31_0)))
			((B)(BUS3030(d_31_0)))
			((selection(2))(shamt(3)))
			((selection(1))(shamt(2)))
			((selection(0))(shamt(1)))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 2 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_jump_address 3 0 44(_ent(_out))))
		(_port(_int EX_rs 3 0 45(_ent(_out))))
		(_port(_int ULA_RES 3 0 46(_ent(_out))))
		(_port(_int val 4 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 69(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 76(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 79(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 83(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 107(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 113(_arch((i 4)))))
		(_sig(_int NET1834 -1 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 118(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 12 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 119(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2149 13 0 119(_arch(_uni))))
		(_sig(_int BUS2593 13 0 120(_arch(_uni))))
		(_sig(_int BUS3030 13 0 121(_arch(_uni))))
		(_sig(_int BUS544 13 0 122(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 125(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_3 -1 0 128(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_2 -1 0 129(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_1 -1 0 130(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_0 -1 0 131(_arch(_uni))))
		(_prcs
			(line__208(_arch 0 0 208(_assignment(_trgt(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 7 -1)
)
I 000045 55 8841          1561935005479 mips
(_unit VHDL(mips 0 27(mips 0 46))
	(_version vde)
	(_time 1561935005480 2019.06.30 19:50:05)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 4b191e49101d1f5c19180f11134c4b4c484d1f4d42)
	(_ent
		(_time 1561932497950)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 3 0 52(_ent (_in))))
				(_port(_int MEM_CONTROL 4 0 53(_ent (_in))))
				(_port(_int WB_CONTROL 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int jump_address 6 0 56(_ent (_in))))
				(_port(_int next_instruction_address_ID 6 0 57(_ent (_in))))
				(_port(_int rd_address 7 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int rs 6 0 60(_ent (_in))))
				(_port(_int rt 6 0 61(_ent (_in))))
				(_port(_int rt_address 7 0 62(_ent (_in))))
				(_port(_int shamt 7 0 63(_ent (_in))))
				(_port(_int signal_extended 6 0 64(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 5 0 65(_ent (_out))))
				(_port(_int EX_WB_CONTROL 5 0 66(_ent (_out))))
				(_port(_int EX_jump_address 6 0 67(_ent (_out))))
				(_port(_int EX_rs 6 0 68(_ent (_out))))
				(_port(_int ULA_RES 6 0 69(_ent (_out))))
				(_port(_int Zero -1 0 70(_ent (_out))))
				(_port(_int val 7 0 71(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 76(_ent (_in))))
				(_port(_int Instruction 8 0 77(_ent (_in))))
				(_port(_int RegWrite -1 0 78(_ent (_in))))
				(_port(_int Reset -1 0 79(_ent (_in))))
				(_port(_int next_instruction_address 8 0 80(_ent (_in))))
				(_port(_int write_data 8 0 81(_ent (_in))))
				(_port(_int write_register 9 0 82(_ent (_in))))
				(_port(_int EX_CONTROL 10 0 83(_ent (_out))))
				(_port(_int MEM_CONTROL 11 0 84(_ent (_out))))
				(_port(_int WB_CONTROL 12 0 85(_ent (_out))))
				(_port(_int jump_address 8 0 86(_ent (_out))))
				(_port(_int next_instruction_address_ID 8 0 87(_ent (_out))))
				(_port(_int rd_address 9 0 88(_ent (_out))))
				(_port(_int rs 8 0 89(_ent (_out))))
				(_port(_int rt 8 0 90(_ent (_out))))
				(_port(_int rt_address 9 0 91(_ent (_out))))
				(_port(_int shamt 9 0 92(_ent (_out))))
				(_port(_int signal_extended 8 0 93(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 98(_ent (_in))))
				(_port(_int PCSrc -1 0 99(_ent (_in))))
				(_port(_int Reset -1 0 100(_ent (_in))))
				(_port(_int branch_instruction_address 13 0 101(_ent (_in))))
				(_port(_int Instruction 13 0 102(_ent (_out))))
				(_port(_int next_instruction_address 13 0 103(_ent (_out))))
			)
		)
	)
	(_inst U1 0 129(_comp execution)
		(_port
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(Clk))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(reset))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rt))
			((ULA_RES)(ULA_RES))
			((Zero)(Zero))
			((val)(val))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 153(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 175(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(NET410))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_port(_int Zero -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 2 0 37(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 38(_ent(_out))))
		(_port(_int EX_jump_address 0 0 39(_ent(_out))))
		(_port(_int EX_rs 0 0 40(_ent(_out))))
		(_port(_int ULA_RES 0 0 41(_ent(_out))))
		(_port(_int val 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 82(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 84(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 85(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 101(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET410 -1 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 110(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1316 0 111(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 15 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 112(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 16 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 113(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS3297 17 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 114(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 18 0 114(_arch(_uni))))
		(_sig(_int BUS3355 18 0 115(_arch(_uni))))
		(_sig(_int BUS3363 17 0 116(_arch(_uni))))
		(_sig(_int BUS3389 17 0 117(_arch(_uni))))
		(_sig(_int BUS3517 17 0 118(_arch(_uni))))
		(_sig(_int BUS3532 18 0 119(_arch(_uni))))
		(_sig(_int BUS3540 17 0 120(_arch(_uni))))
		(_sig(_int EX_rt 17 0 121(_arch(_uni))))
		(_sig(_int Instruction 17 0 122(_arch(_uni))))
		(_sig(_int next_instruction_address 17 0 123(_arch(_uni))))
		(_prcs
			(line__189(_arch 0 0 189(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(14))(_sens(3)))))
			(line__192(_arch 1 0 192(_assignment(_alias((EX_rs)(EX_rt)))(_trgt(11))(_sens(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
I 000050 55 8204          1561935088140 execution
(_unit VHDL(execution 0 26(execution 0 51))
	(_version vde)
	(_time 1561935088141 2019.06.30 19:51:28)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 3b3c3a3f616c6a2d6a3f2e606e3d323d6d3d6e3d3e)
	(_ent
		(_time 1561934892359)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 7 0 76(_ent (_in))))
				(_port(_int RS_in 8 0 77(_ent (_in))))
				(_port(_int ULA_in 8 0 78(_ent (_in))))
				(_port(_int WB_CONTROL 9 0 79(_ent (_in))))
				(_port(_int clk -1 0 80(_ent (_in))))
				(_port(_int next_instruction_address_bus 8 0 81(_ent (_in))))
				(_port(_int reset -1 0 82(_ent (_in))))
				(_port(_int val_res 10 0 83(_ent (_in))))
				(_port(_int zero_in -1 0 84(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 7 0 85(_ent (_out))))
				(_port(_int EX_WB_CONTROL 9 0 86(_ent (_out))))
				(_port(_int EX_jump_address 8 0 87(_ent (_out))))
				(_port(_int EX_rs 8 0 88(_ent (_out))))
				(_port(_int ULA_RES 8 0 89(_ent (_out))))
				(_port(_int val 10 0 90(_ent (_out))))
				(_port(_int zero -1 0 91(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 57(_ent (_in))))
				(_port(_int B 5 0 58(_ent (_in))))
				(_port(_int resultado 5 0 59(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 11 0 107(_ent (_in))))
				(_port(_int Out1 11 0 108(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 96(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 99(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 14 0 99(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 100(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 15 0 100(_ent (_in))))
				(_port(_int selection -1 0 101(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 102(_array -1((_dto c 2 i 0)))))
				(_port(_int output 16 0 102(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 67(_array -1((_dto c 3 i 0)))))
				(_port(_int A 14 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 68(_array -1((_dto c 4 i 0)))))
				(_port(_int B 15 0 68(_ent (_in))))
				(_port(_int selection 6 0 69(_ent (_in))))
				(_port(_int Zero -1 0 70(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 71(_array -1((_dto c 5 i 0)))))
				(_port(_int output 16 0 71(_ent (_out))))
			)
		)
	)
	(_inst U1 0 131(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(signal_extended))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((clk)(clk))
			((next_instruction_address_bus)(BUS2149))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL(5))(EX_MEM_CONTROL(1)))
			((EX_MEM_CONTROL(4))(EX_MEM_CONTROL(0)))
			((EX_MEM_CONTROL(3))(DANGLING_U1_EX_MEM_CONTROL_3))
			((EX_MEM_CONTROL(2))(DANGLING_U1_EX_MEM_CONTROL_2))
			((EX_MEM_CONTROL(1))(DANGLING_U1_EX_MEM_CONTROL_1))
			((EX_MEM_CONTROL(0))(DANGLING_U1_EX_MEM_CONTROL_0))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U4 0 156(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS2149))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 163(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 169(_comp multiplexador)
		(_port
			((input0)(rs(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS3030(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 177(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 188(_comp ALU)
		(_port
			((A)(rt(d_31_0)))
			((B)(BUS3030(d_31_0)))
			((selection(2))(shamt(3)))
			((selection(1))(shamt(2)))
			((selection(0))(shamt(1)))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 2 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_jump_address 3 0 44(_ent(_out))))
		(_port(_int EX_rs 3 0 45(_ent(_out))))
		(_port(_int ULA_RES 3 0 46(_ent(_out))))
		(_port(_int val 4 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 69(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 76(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 79(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 83(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 107(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 115(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 12 0 115(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 116(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2149 13 0 116(_arch(_uni))))
		(_sig(_int BUS2593 13 0 117(_arch(_uni))))
		(_sig(_int BUS3030 13 0 118(_arch(_uni))))
		(_sig(_int BUS544 13 0 119(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_3 -1 0 122(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_2 -1 0 123(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_1 -1 0 124(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_0 -1 0 125(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 6 -1)
)
I 000051 55 1925          1561936016514 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 32))
	(_version vde)
	(_time 1561936016515 2019.06.30 20:06:56)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code b2b7e2e7b8e6b0a4e5b2a7e8b7b7e4b5b0b4b7b4b5)
	(_ent
		(_time 1561936016510)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int ULA_in 2 0 13(_ent(_in))))
		(_port(_int RS_in 2 0 14(_ent(_in))))
		(_port(_int zero_in -1 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 16(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 16(_ent(_in))))
		(_port(_int next_instruction_address_bus 2 0 17(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 19(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 20(_ent(_out))))
		(_port(_int EX_branch_address 2 0 22(_ent(_out))))
		(_port(_int EX_jump_address 2 0 23(_ent(_out))))
		(_port(_int ULA_RES 2 0 24(_ent(_out))))
		(_port(_int zero -1 0 25(_ent(_out))))
		(_port(_int EX_rs 2 0 27(_ent(_out))))
		(_port(_int val 3 0 28(_ent(_out))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(10)(11)(13)(14)(16)(17))(_sens(0)(1)(2)(3)(5)(6)(8)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000051 55 1921          1561936272095 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 33))
	(_version vde)
	(_time 1561936272096 2019.06.30 20:11:12)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 0c080c0b57580e1a5b03195609095a0b0e0a090a0b)
	(_ent
		(_time 1561936272091)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int zero_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 18(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 20(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 21(_ent(_out))))
		(_port(_int EX_branch_address 2 0 23(_ent(_out))))
		(_port(_int EX_jump_address 2 0 24(_ent(_out))))
		(_port(_int ULA_RES 2 0 25(_ent(_out))))
		(_port(_int zero -1 0 26(_ent(_out))))
		(_port(_int EX_rs 2 0 28(_ent(_out))))
		(_port(_int val 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(10)(11)(12)(13)(14)(16)(17))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000051 55 1921          1561936273639 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 33))
	(_version vde)
	(_time 1561936273640 2019.06.30 20:11:13)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 17134011184315014018024d121241101511121110)
	(_ent
		(_time 1561936272090)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int zero_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 18(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 20(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 21(_ent(_out))))
		(_port(_int EX_branch_address 2 0 23(_ent(_out))))
		(_port(_int EX_jump_address 2 0 24(_ent(_out))))
		(_port(_int ULA_RES 2 0 25(_ent(_out))))
		(_port(_int zero -1 0 26(_ent(_out))))
		(_port(_int EX_rs 2 0 28(_ent(_out))))
		(_port(_int val 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(10)(11)(12)(13)(14)(16)(17))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000051 55 1921          1561936274092 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 33))
	(_version vde)
	(_time 1561936274093 2019.06.30 20:11:14)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code dcd88a8f8788deca8bd3c986d9d98adbdedad9dadb)
	(_ent
		(_time 1561936272090)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int zero_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 18(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 20(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 21(_ent(_out))))
		(_port(_int EX_branch_address 2 0 23(_ent(_out))))
		(_port(_int EX_jump_address 2 0 24(_ent(_out))))
		(_port(_int ULA_RES 2 0 25(_ent(_out))))
		(_port(_int zero -1 0 26(_ent(_out))))
		(_port(_int EX_rs 2 0 28(_ent(_out))))
		(_port(_int val 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(10)(11)(12)(13)(14)(16)(17))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000053 55 4609          1561936366375 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 39))
	(_version vde)
	(_time 1561936366376 2019.06.30 20:12:46)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 56585055590001415450430c53505753005002505f)
	(_ent
		(_time 1561933065270)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 45(_ent (_in))))
				(_port(_int PCSrc -1 0 46(_ent (_in))))
				(_port(_int RegWrite -1 0 47(_ent (_in))))
				(_port(_int Reset -1 0 48(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 49(_ent (_in))))
				(_port(_int write_data 3 0 50(_ent (_in))))
				(_port(_int write_register 4 0 51(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 5 0 52(_ent (_out))))
				(_port(_int EX_WB_CONTROL 5 0 53(_ent (_out))))
				(_port(_int EX_jump_address 3 0 54(_ent (_out))))
				(_port(_int EX_rs 3 0 55(_ent (_out))))
				(_port(_int ULA_RES 3 0 56(_ent (_out))))
				(_port(_int Zero -1 0 57(_ent (_out))))
				(_port(_int val 4 0 58(_ent (_out))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 63(_ent (_out))))
				(_port(_int PCSrc -1 0 64(_ent (_out))))
				(_port(_int RegWrite -1 0 65(_ent (_out))))
				(_port(_int Reset -1 0 66(_ent (_out))))
				(_port(_int branch_instruction_address 6 0 67(_ent (_out))))
				(_port(_int write_data 6 0 68(_ent (_out))))
				(_port(_int write_register 7 0 69(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 87(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((Zero)(Zero))
			((val)(val))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst testbench_mips_01 0 105(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 30(_ent(_out))))
		(_port(_int EX_WB_CONTROL 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_jump_address 1 0 32(_ent(_out))))
		(_port(_int EX_rs 1 0 33(_ent(_out))))
		(_port(_int ULA_RES 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int val 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 75(_arch(_uni))))
		(_sig(_int PCSrc -1 0 76(_arch(_uni))))
		(_sig(_int RegWrite -1 0 77(_arch(_uni))))
		(_sig(_int Reset -1 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 8 0 79(_arch(_uni))))
		(_sig(_int write_data 8 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 81(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 9 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 8841          1561936366388 mips
(_unit VHDL(mips 0 27(mips 0 46))
	(_version vde)
	(_time 1561936366389 2019.06.30 20:12:46)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 56590755590002410405120c0e515651555002505f)
	(_ent
		(_time 1561932497950)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 3 0 52(_ent (_in))))
				(_port(_int MEM_CONTROL 4 0 53(_ent (_in))))
				(_port(_int WB_CONTROL 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int jump_address 6 0 56(_ent (_in))))
				(_port(_int next_instruction_address_ID 6 0 57(_ent (_in))))
				(_port(_int rd_address 7 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int rs 6 0 60(_ent (_in))))
				(_port(_int rt 6 0 61(_ent (_in))))
				(_port(_int rt_address 7 0 62(_ent (_in))))
				(_port(_int shamt 7 0 63(_ent (_in))))
				(_port(_int signal_extended 6 0 64(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 5 0 65(_ent (_out))))
				(_port(_int EX_WB_CONTROL 5 0 66(_ent (_out))))
				(_port(_int EX_jump_address 6 0 67(_ent (_out))))
				(_port(_int EX_rs 6 0 68(_ent (_out))))
				(_port(_int ULA_RES 6 0 69(_ent (_out))))
				(_port(_int Zero -1 0 70(_ent (_out))))
				(_port(_int val 7 0 71(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 76(_ent (_in))))
				(_port(_int Instruction 8 0 77(_ent (_in))))
				(_port(_int RegWrite -1 0 78(_ent (_in))))
				(_port(_int Reset -1 0 79(_ent (_in))))
				(_port(_int next_instruction_address 8 0 80(_ent (_in))))
				(_port(_int write_data 8 0 81(_ent (_in))))
				(_port(_int write_register 9 0 82(_ent (_in))))
				(_port(_int EX_CONTROL 10 0 83(_ent (_out))))
				(_port(_int MEM_CONTROL 11 0 84(_ent (_out))))
				(_port(_int WB_CONTROL 12 0 85(_ent (_out))))
				(_port(_int jump_address 8 0 86(_ent (_out))))
				(_port(_int next_instruction_address_ID 8 0 87(_ent (_out))))
				(_port(_int rd_address 9 0 88(_ent (_out))))
				(_port(_int rs 8 0 89(_ent (_out))))
				(_port(_int rt 8 0 90(_ent (_out))))
				(_port(_int rt_address 9 0 91(_ent (_out))))
				(_port(_int shamt 9 0 92(_ent (_out))))
				(_port(_int signal_extended 8 0 93(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 98(_ent (_in))))
				(_port(_int PCSrc -1 0 99(_ent (_in))))
				(_port(_int Reset -1 0 100(_ent (_in))))
				(_port(_int branch_instruction_address 13 0 101(_ent (_in))))
				(_port(_int Instruction 13 0 102(_ent (_out))))
				(_port(_int next_instruction_address 13 0 103(_ent (_out))))
			)
		)
	)
	(_inst U1 0 129(_comp execution)
		(_port
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(Clk))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(reset))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rt))
			((ULA_RES)(ULA_RES))
			((Zero)(Zero))
			((val)(val))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 153(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 175(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(NET410))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_port(_int Zero -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 2 0 37(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 38(_ent(_out))))
		(_port(_int EX_jump_address 0 0 39(_ent(_out))))
		(_port(_int EX_rs 0 0 40(_ent(_out))))
		(_port(_int ULA_RES 0 0 41(_ent(_out))))
		(_port(_int val 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 82(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 84(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 85(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 101(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET410 -1 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 110(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1316 0 111(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 15 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 112(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 16 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 113(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS3297 17 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 114(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 18 0 114(_arch(_uni))))
		(_sig(_int BUS3355 18 0 115(_arch(_uni))))
		(_sig(_int BUS3363 17 0 116(_arch(_uni))))
		(_sig(_int BUS3389 17 0 117(_arch(_uni))))
		(_sig(_int BUS3517 17 0 118(_arch(_uni))))
		(_sig(_int BUS3532 18 0 119(_arch(_uni))))
		(_sig(_int BUS3540 17 0 120(_arch(_uni))))
		(_sig(_int EX_rt 17 0 121(_arch(_uni))))
		(_sig(_int Instruction 17 0 122(_arch(_uni))))
		(_sig(_int next_instruction_address 17 0 123(_arch(_uni))))
		(_prcs
			(line__189(_arch 0 0 189(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(14))(_sens(3)))))
			(line__192(_arch 1 0 192(_assignment(_alias((EX_rs)(EX_rt)))(_trgt(11))(_sens(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
I 000058 55 4704          1561936366414 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1561936366415 2019.06.30 20:12:46)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 757a7974252322627675672e2173767271737c7323)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Reset -1 0 52(_ent (_in))))
				(_port(_int instruction_bus 2 0 53(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 54(_ent (_in))))
				(_port(_int Instruction 2 0 55(_ent (_out))))
				(_port(_int next_instruction_address 2 0 56(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 69(_ent (_in))))
				(_port(_int address_bus 4 0 70(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_port(_int input0 5 0 78(_ent (_in))))
				(_port(_int input1 5 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_port(_int output 5 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst PC_IF 0 116(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 124(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 132(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 6 0 87(_arch(_uni))))
		(_sig(_int address_bus 6 0 88(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 89(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 90(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 91(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000050 55 1141          1561936366437 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561936366438 2019.06.30 20:12:46)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 949b989b96c096829f9280cd93939692919293929d)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 12003         1561936366461 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561936366462 2019.06.30 20:12:46)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code a4aba8f3f5f2f3b3f4f6b6fff0a2a7a3a0a2ada2f2)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000050 55 2797          1561936366485 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561936366486 2019.06.30 20:12:46)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code c3cccf96c497c1d5c591db9ac4c4c1c5c6c5c4c5ca)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 8731          1561936366522 execution
(_unit VHDL(execution 0 26(execution 0 52))
	(_version vde)
	(_time 1561936366523 2019.06.30 20:12:46)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code e2ede2b0e8b5b3f4b2e7f7b9b7e4ebe4b4e4b7e4e7)
	(_ent
		(_time 1561936366517)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 7 0 77(_ent (_in))))
				(_port(_int RS_in 8 0 78(_ent (_in))))
				(_port(_int ULA_in 8 0 79(_ent (_in))))
				(_port(_int WB_CONTROL 9 0 80(_ent (_in))))
				(_port(_int branch_address_in 8 0 81(_ent (_in))))
				(_port(_int clk -1 0 82(_ent (_in))))
				(_port(_int jump_address_in 8 0 83(_ent (_in))))
				(_port(_int reset -1 0 84(_ent (_in))))
				(_port(_int val_res 10 0 85(_ent (_in))))
				(_port(_int zero_in -1 0 86(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 7 0 87(_ent (_out))))
				(_port(_int EX_WB_CONTROL 9 0 88(_ent (_out))))
				(_port(_int EX_branch_address 8 0 89(_ent (_out))))
				(_port(_int EX_jump_address 8 0 90(_ent (_out))))
				(_port(_int EX_rs 8 0 91(_ent (_out))))
				(_port(_int ULA_RES 8 0 92(_ent (_out))))
				(_port(_int val 10 0 93(_ent (_out))))
				(_port(_int zero -1 0 94(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 58(_ent (_in))))
				(_port(_int B 5 0 59(_ent (_in))))
				(_port(_int resultado 5 0 60(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 11 0 110(_ent (_in))))
				(_port(_int Out1 11 0 111(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 99(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 102(_array -1((_dto c 1 i 0)))))
				(_port(_int input0 14 0 102(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 103(_array -1((_dto c 2 i 0)))))
				(_port(_int input1 15 0 103(_ent (_in))))
				(_port(_int selection -1 0 104(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 105(_array -1((_dto c 3 i 0)))))
				(_port(_int output 16 0 105(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 68(_array -1((_dto c 4 i 0)))))
				(_port(_int A 14 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 69(_array -1((_dto c 5 i 0)))))
				(_port(_int B 15 0 69(_ent (_in))))
				(_port(_int selection 6 0 70(_ent (_in))))
				(_port(_int Zero -1 0 71(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 72(_array -1((_dto c 6 i 0)))))
				(_port(_int output 16 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 140(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(signal_extended))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(BUS3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL(5))(EX_MEM_CONTROL(1)))
			((EX_MEM_CONTROL(4))(EX_MEM_CONTROL(0)))
			((EX_MEM_CONTROL(3))(DANGLING_U1_EX_MEM_CONTROL_3))
			((EX_MEM_CONTROL(2))(DANGLING_U1_EX_MEM_CONTROL_2))
			((EX_MEM_CONTROL(1))(DANGLING_U1_EX_MEM_CONTROL_1))
			((EX_MEM_CONTROL(0))(DANGLING_U1_EX_MEM_CONTROL_0))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U4 0 167(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 174(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 180(_comp multiplexador)
		(_port
			((input0)(rs(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS3030(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 188(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 199(_comp ALU)
		(_port
			((A)(rt(d_31_0)))
			((B)(BUS3030(d_31_0)))
			((selection(2))(Dangling_Input_Signal))
			((selection(1))(Dangling_Input_Signal))
			((selection(0))(Dangling_Input_Signal))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 2 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_branch_address 3 0 44(_ent(_out))))
		(_port(_int EX_jump_address 3 0 45(_ent(_out))))
		(_port(_int EX_rs 3 0 46(_ent(_out))))
		(_port(_int ULA_RES 3 0 47(_ent(_out))))
		(_port(_int val 4 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 77(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 80(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 85(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 110(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 116(_arch((i 4)))))
		(_sig(_int NET1834 -1 0 120(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 121(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 12 0 121(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 122(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2593 13 0 122(_arch(_uni))))
		(_sig(_int BUS3030 13 0 123(_arch(_uni))))
		(_sig(_int BUS3590 13 0 124(_arch(_uni))))
		(_sig(_int BUS544 13 0 125(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 128(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_3 -1 0 131(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_2 -1 0 132(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_1 -1 0 133(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_0 -1 0 134(_arch(_uni))))
		(_prcs
			(line__213(_arch 0 0 213(_assignment(_trgt(27)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 7 -1)
)
I 000051 55 1921          1561936366554 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 33))
	(_version vde)
	(_time 1561936366555 2019.06.30 20:12:46)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 020d010508560014550d1758070754050004070405)
	(_ent
		(_time 1561936272090)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int zero_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 18(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 20(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 21(_ent(_out))))
		(_port(_int EX_branch_address 2 0 23(_ent(_out))))
		(_port(_int EX_jump_address 2 0 24(_ent(_out))))
		(_port(_int ULA_RES 2 0 25(_ent(_out))))
		(_port(_int zero -1 0 26(_ent(_out))))
		(_port(_int EX_rs 2 0 28(_ent(_out))))
		(_port(_int val 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(10)(11)(12)(13)(14)(16)(17))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000053 55 3559          1561936366583 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1561936366584 2019.06.30 20:12:46)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 212e2425767620362324337b262772247726242774)
	(_ent
		(_time 1561910390540)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000054 55 4233          1561936366616 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1561936366617 2019.06.30 20:12:46)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 404e4442451713564c16531b154645474245164646)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000055 55 1487          1561936366643 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1561936366644 2019.06.30 20:12:46)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 5f515d5c0c090848590d4d050b590a595c59575a09)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 871           1561936366669 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1561936366670 2019.06.30 20:12:46)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 6f616a6f30383c793a3c7e356d6a39696a6867686b)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000059 55 955           1561936366694 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 35))
	(_version vde)
	(_time 1561936366695 2019.06.30 20:12:46)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 8e8181808ed8d999888f9cd5da888d898a888788d8)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 901           1561936366711 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561936366712 2019.06.30 20:12:46)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 9e909891c8c8ca889c918ec4cc999e989d999e989d)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000046 55 731           1561936366731 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1561936366732 2019.06.30 20:12:46)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code ada2aafafdfafdbba9aebff7fdaba9aba9aba8aaaf)
	(_ent
		(_time 1561881166463)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000054 55 1083          1561936366752 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1561936366753 2019.06.30 20:12:46)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code cdc29f999c9acadacbcad4969ccb9ecbc8cac5cbcc)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000044 55 1986          1561936366774 ALU
(_unit VHDL(alu 0 26(alu 0 39))
	(_version vde)
	(_time 1561936366775 2019.06.30 20:12:46)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code dcd3db8edc8a8dcadedc9f8788daddda8fdbd9dadd)
	(_ent
		(_time 1561915956189)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_port(_int Zero -2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 35(_array -2((_dto c 5 i 0)))))
		(_port(_int output 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 42(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 4 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 43(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 5 0 43(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_trgt(5))(_sens(0)(1)(2)))))
			(line__61(_arch 1 0 61(_assignment(_trgt(4))(_sens(5(_range 8))(5(_range 9))(5(_range 10))(5(_range 11))(5(_range 12))(5(_range 13))(5(_range 14))(5(_range 15))(2))(_read(5(_range 16))(5(_range 17))(5(_range 18))(5(_range 19))(5(_range 20))(5(_range 21))(5(_range 22))(5(_range 23))))))
			(line__71(_arch 2 0 71(_assignment(_trgt(3))(_sens(5(_range 24))(6))(_read(5(_range 25))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . ALU 26 -1)
)
V 000051 55 691           1561936366803 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1561936366804 2019.06.30 20:12:46)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code fcf2f9aca7aba1eafbfae8a6fefaf9fafafbf8fffe)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
I 000053 55 4609          1561936433981 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 39))
	(_version vde)
	(_time 1561936433982 2019.06.30 20:13:53)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 5f51085c000908485d594a055a595e5a09590b5956)
	(_ent
		(_time 1561933065270)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 45(_ent (_in))))
				(_port(_int PCSrc -1 0 46(_ent (_in))))
				(_port(_int RegWrite -1 0 47(_ent (_in))))
				(_port(_int Reset -1 0 48(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 49(_ent (_in))))
				(_port(_int write_data 3 0 50(_ent (_in))))
				(_port(_int write_register 4 0 51(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 5 0 52(_ent (_out))))
				(_port(_int EX_WB_CONTROL 5 0 53(_ent (_out))))
				(_port(_int EX_jump_address 3 0 54(_ent (_out))))
				(_port(_int EX_rs 3 0 55(_ent (_out))))
				(_port(_int ULA_RES 3 0 56(_ent (_out))))
				(_port(_int Zero -1 0 57(_ent (_out))))
				(_port(_int val 4 0 58(_ent (_out))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 63(_ent (_out))))
				(_port(_int PCSrc -1 0 64(_ent (_out))))
				(_port(_int RegWrite -1 0 65(_ent (_out))))
				(_port(_int Reset -1 0 66(_ent (_out))))
				(_port(_int branch_instruction_address 6 0 67(_ent (_out))))
				(_port(_int write_data 6 0 68(_ent (_out))))
				(_port(_int write_register 7 0 69(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 87(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((Zero)(Zero))
			((val)(val))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst testbench_mips_01 0 105(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 30(_ent(_out))))
		(_port(_int EX_WB_CONTROL 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_jump_address 1 0 32(_ent(_out))))
		(_port(_int EX_rs 1 0 33(_ent(_out))))
		(_port(_int ULA_RES 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int val 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 75(_arch(_uni))))
		(_sig(_int PCSrc -1 0 76(_arch(_uni))))
		(_sig(_int RegWrite -1 0 77(_arch(_uni))))
		(_sig(_int Reset -1 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 8 0 79(_arch(_uni))))
		(_sig(_int write_data 8 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 81(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 9 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 8875          1561936433993 mips
(_unit VHDL(mips 0 27(mips 0 46))
	(_version vde)
	(_time 1561936433994 2019.06.30 20:13:53)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 6f606f6f30393b783d3c2b3537686f686c693b6966)
	(_ent
		(_time 1561932497950)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 3 0 52(_ent (_in))))
				(_port(_int MEM_CONTROL 4 0 53(_ent (_in))))
				(_port(_int WB_CONTROL 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int jump_address 6 0 56(_ent (_in))))
				(_port(_int next_instruction_address_ID 6 0 57(_ent (_in))))
				(_port(_int rd_address 7 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int rs 6 0 60(_ent (_in))))
				(_port(_int rt 6 0 61(_ent (_in))))
				(_port(_int rt_address 7 0 62(_ent (_in))))
				(_port(_int shamt 7 0 63(_ent (_in))))
				(_port(_int signal_extended 6 0 64(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 5 0 65(_ent (_out))))
				(_port(_int EX_WB_CONTROL 5 0 66(_ent (_out))))
				(_port(_int EX_jump_address 6 0 67(_ent (_out))))
				(_port(_int EX_rs 6 0 68(_ent (_out))))
				(_port(_int ULA_RES 6 0 69(_ent (_out))))
				(_port(_int Zero -1 0 70(_ent (_out))))
				(_port(_int val 7 0 71(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 76(_ent (_in))))
				(_port(_int Instruction 8 0 77(_ent (_in))))
				(_port(_int RegWrite -1 0 78(_ent (_in))))
				(_port(_int Reset -1 0 79(_ent (_in))))
				(_port(_int next_instruction_address 8 0 80(_ent (_in))))
				(_port(_int write_data 8 0 81(_ent (_in))))
				(_port(_int write_register 9 0 82(_ent (_in))))
				(_port(_int EX_CONTROL 10 0 83(_ent (_out))))
				(_port(_int MEM_CONTROL 11 0 84(_ent (_out))))
				(_port(_int WB_CONTROL 12 0 85(_ent (_out))))
				(_port(_int jump_address 8 0 86(_ent (_out))))
				(_port(_int next_instruction_address_ID 8 0 87(_ent (_out))))
				(_port(_int rd_address 9 0 88(_ent (_out))))
				(_port(_int rs 8 0 89(_ent (_out))))
				(_port(_int rt 8 0 90(_ent (_out))))
				(_port(_int rt_address 9 0 91(_ent (_out))))
				(_port(_int shamt 9 0 92(_ent (_out))))
				(_port(_int signal_extended 8 0 93(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 98(_ent (_in))))
				(_port(_int PCSrc -1 0 99(_ent (_in))))
				(_port(_int Reset -1 0 100(_ent (_in))))
				(_port(_int branch_instruction_address 13 0 101(_ent (_in))))
				(_port(_int Instruction 13 0 102(_ent (_out))))
				(_port(_int next_instruction_address 13 0 103(_ent (_out))))
			)
		)
	)
	(_inst U1 0 129(_comp execution)
		(_port
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(Clk))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(reset))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rt))
			((ULA_RES)(ULA_RES))
			((Zero)(Zero))
			((val)(val))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(_open))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 153(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 175(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(NET410))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_port(_int Zero -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 2 0 37(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 38(_ent(_out))))
		(_port(_int EX_jump_address 0 0 39(_ent(_out))))
		(_port(_int EX_rs 0 0 40(_ent(_out))))
		(_port(_int ULA_RES 0 0 41(_ent(_out))))
		(_port(_int val 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 82(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 84(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 85(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 101(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET410 -1 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 110(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1316 0 111(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 15 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 112(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 16 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 113(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS3297 17 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 114(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 18 0 114(_arch(_uni))))
		(_sig(_int BUS3355 18 0 115(_arch(_uni))))
		(_sig(_int BUS3363 17 0 116(_arch(_uni))))
		(_sig(_int BUS3389 17 0 117(_arch(_uni))))
		(_sig(_int BUS3517 17 0 118(_arch(_uni))))
		(_sig(_int BUS3532 18 0 119(_arch(_uni))))
		(_sig(_int BUS3540 17 0 120(_arch(_uni))))
		(_sig(_int EX_rt 17 0 121(_arch(_uni))))
		(_sig(_int Instruction 17 0 122(_arch(_uni))))
		(_sig(_int next_instruction_address 17 0 123(_arch(_uni))))
		(_prcs
			(line__189(_arch 0 0 189(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(14))(_sens(3)))))
			(line__192(_arch 1 0 192(_assignment(_alias((EX_rs)(EX_rt)))(_trgt(11))(_sens(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
I 000058 55 4704          1561936434018 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1561936434019 2019.06.30 20:13:54)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 8e81d3808ed8d9998d8e9cd5da888d898a888788d8)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Reset -1 0 52(_ent (_in))))
				(_port(_int instruction_bus 2 0 53(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 54(_ent (_in))))
				(_port(_int Instruction 2 0 55(_ent (_out))))
				(_port(_int next_instruction_address 2 0 56(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 69(_ent (_in))))
				(_port(_int address_bus 4 0 70(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_port(_int input0 5 0 78(_ent (_in))))
				(_port(_int input1 5 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_port(_int output 5 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst PC_IF 0 116(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 124(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 132(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 6 0 87(_arch(_uni))))
		(_sig(_int address_bus 6 0 88(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 89(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 90(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 91(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000050 55 1141          1561936434040 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561936434041 2019.06.30 20:13:54)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 9e91c391cdca9c8895988ac799999c989b98999897)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 12003         1561936434066 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561936434067 2019.06.30 20:13:54)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code bdb2e0e9bcebeaaaedefafe6e9bbbebab9bbb4bbeb)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000050 55 2797          1561936434101 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561936434102 2019.06.30 20:13:54)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code dcd3818e8b88decada8ec485dbdbdedad9dadbdad5)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 8731          1561936434137 execution
(_unit VHDL(execution 0 26(execution 0 52))
	(_version vde)
	(_time 1561936434138 2019.06.30 20:13:54)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code fcf3adada7abadeaacf9e9a7a9faf5faaafaa9faf9)
	(_ent
		(_time 1561936366516)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 7 0 77(_ent (_in))))
				(_port(_int RS_in 8 0 78(_ent (_in))))
				(_port(_int ULA_in 8 0 79(_ent (_in))))
				(_port(_int WB_CONTROL 9 0 80(_ent (_in))))
				(_port(_int branch_address_in 8 0 81(_ent (_in))))
				(_port(_int clk -1 0 82(_ent (_in))))
				(_port(_int jump_address_in 8 0 83(_ent (_in))))
				(_port(_int reset -1 0 84(_ent (_in))))
				(_port(_int val_res 10 0 85(_ent (_in))))
				(_port(_int zero_in -1 0 86(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 7 0 87(_ent (_out))))
				(_port(_int EX_WB_CONTROL 9 0 88(_ent (_out))))
				(_port(_int EX_branch_address 8 0 89(_ent (_out))))
				(_port(_int EX_jump_address 8 0 90(_ent (_out))))
				(_port(_int EX_rs 8 0 91(_ent (_out))))
				(_port(_int ULA_RES 8 0 92(_ent (_out))))
				(_port(_int val 10 0 93(_ent (_out))))
				(_port(_int zero -1 0 94(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 58(_ent (_in))))
				(_port(_int B 5 0 59(_ent (_in))))
				(_port(_int resultado 5 0 60(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 11 0 110(_ent (_in))))
				(_port(_int Out1 11 0 111(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 99(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 102(_array -1((_dto c 1 i 0)))))
				(_port(_int input0 14 0 102(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 103(_array -1((_dto c 2 i 0)))))
				(_port(_int input1 15 0 103(_ent (_in))))
				(_port(_int selection -1 0 104(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 105(_array -1((_dto c 3 i 0)))))
				(_port(_int output 16 0 105(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 68(_array -1((_dto c 4 i 0)))))
				(_port(_int A 14 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 69(_array -1((_dto c 5 i 0)))))
				(_port(_int B 15 0 69(_ent (_in))))
				(_port(_int selection 6 0 70(_ent (_in))))
				(_port(_int Zero -1 0 71(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 72(_array -1((_dto c 6 i 0)))))
				(_port(_int output 16 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 140(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(signal_extended))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(BUS3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL(5))(EX_MEM_CONTROL(1)))
			((EX_MEM_CONTROL(4))(EX_MEM_CONTROL(0)))
			((EX_MEM_CONTROL(3))(DANGLING_U1_EX_MEM_CONTROL_3))
			((EX_MEM_CONTROL(2))(DANGLING_U1_EX_MEM_CONTROL_2))
			((EX_MEM_CONTROL(1))(DANGLING_U1_EX_MEM_CONTROL_1))
			((EX_MEM_CONTROL(0))(DANGLING_U1_EX_MEM_CONTROL_0))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U4 0 167(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 174(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 180(_comp multiplexador)
		(_port
			((input0)(rs(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS3030(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 188(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 199(_comp ALU)
		(_port
			((A)(rt(d_31_0)))
			((B)(BUS3030(d_31_0)))
			((selection(2))(Dangling_Input_Signal))
			((selection(1))(Dangling_Input_Signal))
			((selection(0))(Dangling_Input_Signal))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 2 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_branch_address 3 0 44(_ent(_out))))
		(_port(_int EX_jump_address 3 0 45(_ent(_out))))
		(_port(_int EX_rs 3 0 46(_ent(_out))))
		(_port(_int ULA_RES 3 0 47(_ent(_out))))
		(_port(_int val 4 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 77(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 80(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 85(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 110(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 116(_arch((i 4)))))
		(_sig(_int NET1834 -1 0 120(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 121(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 12 0 121(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 122(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2593 13 0 122(_arch(_uni))))
		(_sig(_int BUS3030 13 0 123(_arch(_uni))))
		(_sig(_int BUS3590 13 0 124(_arch(_uni))))
		(_sig(_int BUS544 13 0 125(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 128(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_3 -1 0 131(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_2 -1 0 132(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_1 -1 0 133(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_0 -1 0 134(_arch(_uni))))
		(_prcs
			(line__213(_arch 0 0 213(_assignment(_trgt(27)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 7 -1)
)
I 000051 55 1921          1561936434157 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 33))
	(_version vde)
	(_time 1561936434158 2019.06.30 20:13:54)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 1b144b1d414f190d4c140e411e1e4d1c191d1e1d1c)
	(_ent
		(_time 1561936272090)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int zero_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 18(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 20(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 21(_ent(_out))))
		(_port(_int EX_branch_address 2 0 23(_ent(_out))))
		(_port(_int EX_jump_address 2 0 24(_ent(_out))))
		(_port(_int ULA_RES 2 0 25(_ent(_out))))
		(_port(_int zero -1 0 26(_ent(_out))))
		(_port(_int EX_rs 2 0 28(_ent(_out))))
		(_port(_int val 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(10)(11)(12)(13)(14)(16)(17))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000053 55 3559          1561936434176 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1561936434177 2019.06.30 20:13:54)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 2b247d2f2f7c2a3c292e39712c2d782e7d2c2e2d7e)
	(_ent
		(_time 1561910390540)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000054 55 4233          1561936434214 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1561936434215 2019.06.30 20:13:54)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 4a441d481e1d195c461c59111f4c4f4d484f1c4c4c)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000055 55 1487          1561936434239 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1561936434240 2019.06.30 20:13:54)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 69673869653f3e7e6f3b7b333d6f3c6f6a6f616c3f)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 871           1561936434257 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1561936434258 2019.06.30 20:13:54)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 79772f78792e2a6f2c2a68237b7c2f7f7c7e717e7d)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000059 55 955           1561936434280 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 35))
	(_version vde)
	(_time 1561936434281 2019.06.30 20:13:54)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 9897c497c5cecf8f9e998ac3cc9e9b9f9c9e919ece)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 901           1561936434296 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561936434297 2019.06.30 20:13:54)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code a8a6fdffa3fefcbeaaa7b8f2faafa8aeabafa8aeab)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000046 55 731           1561936434318 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1561936434319 2019.06.30 20:13:54)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code b7b8e3e3b4e0e7a1b3b4a5ede7b1b3b1b3b1b2b0b5)
	(_ent
		(_time 1561881166463)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000054 55 1083          1561936434337 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1561936434338 2019.06.30 20:13:54)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code c7c8c693c590c0d0c1c0de9c96c194c1c2c0cfc1c6)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000044 55 1986          1561936434357 ALU
(_unit VHDL(alu 0 26(alu 0 39))
	(_version vde)
	(_time 1561936434358 2019.06.30 20:13:54)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code e6e9b2b5b3b0b7f0e4e6a5bdb2e0e7e0b5e1e3e0e7)
	(_ent
		(_time 1561915956189)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_port(_int Zero -2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 35(_array -2((_dto c 5 i 0)))))
		(_port(_int output 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 42(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 4 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 43(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 5 0 43(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_trgt(5))(_sens(0)(1)(2)))))
			(line__61(_arch 1 0 61(_assignment(_trgt(4))(_sens(2)(5(_range 8))(5(_range 9))(5(_range 10))(5(_range 11))(5(_range 12))(5(_range 13))(5(_range 14))(5(_range 15)))(_read(5(_range 16))(5(_range 17))(5(_range 18))(5(_range 19))(5(_range 20))(5(_range 21))(5(_range 22))(5(_range 23))))))
			(line__71(_arch 2 0 71(_assignment(_trgt(3))(_sens(5(_range 24))(6))(_read(5(_range 25))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . ALU 26 -1)
)
V 000051 55 691           1561936434390 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1561936434391 2019.06.30 20:13:54)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 050b5003085258130203115f070300030302010607)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
I 000052 55 1048          1561937954605 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1561937954606 2019.06.30 20:39:14)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code 50025053030601450704430a575605575457525606)
	(_ent
		(_time 1561937937811)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_sig(_int R_TYPE -1 0 17(_arch(_uni))))
		(_sig(_int LW -1 0 18(_arch(_uni))))
		(_sig(_int RegWrite -1 0 20(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
	)
	(_model . ALU_Control 1 -1)
)
I 000052 55 1048          1561937964394 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1561937964395 2019.06.30 20:39:24)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code 95c5939ac3c3c480c29a86cf9293c09291929793c3)
	(_ent
		(_time 1561937937811)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_sig(_int R_TYPE -1 0 17(_arch(_uni))))
		(_sig(_int LW -1 0 18(_arch(_uni))))
		(_sig(_int RegWrite -1 0 20(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
	)
	(_model . ALU_Control 1 -1)
)
I 000052 55 1048          1561937965184 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1561937965185 2019.06.30 20:39:25)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code a3f3f3f4f3f5f2b6f4acb0f9a4a5f6a4a7a4a1a5f5)
	(_ent
		(_time 1561937937811)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_sig(_int R_TYPE -1 0 17(_arch(_uni))))
		(_sig(_int LW -1 0 18(_arch(_uni))))
		(_sig(_int RegWrite -1 0 20(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(131586)
	)
	(_model . ALU_Control 1 -1)
)
I 000058 55 4704          1561946708795 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1561946708796 2019.06.30 23:05:08)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 6c6c606c6a3a3b7b6f6c7e37386a6f6b686a656a3a)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Reset -1 0 52(_ent (_in))))
				(_port(_int instruction_bus 2 0 53(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 54(_ent (_in))))
				(_port(_int Instruction 2 0 55(_ent (_out))))
				(_port(_int next_instruction_address 2 0 56(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 69(_ent (_in))))
				(_port(_int address_bus 4 0 70(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_port(_int input0 5 0 78(_ent (_in))))
				(_port(_int input1 5 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_port(_int output 5 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst PC_IF 0 116(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 124(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 132(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 6 0 87(_arch(_uni))))
		(_sig(_int address_bus 6 0 88(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 89(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 90(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 91(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000052 55 1071          1561948572768 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1561948572769 2019.06.30 23:36:12)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code 8cde8b828cdadd99db839fd68b8ad98b888b8e8ada)
	(_ent
		(_time 1561948540250)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_sig(_int R_TYPE -1 0 17(_arch(_uni))))
		(_sig(_int LW -1 0 18(_arch(_uni))))
		(_sig(_int RegWrite -1 0 20(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(3))(_sens(0)(1)(2(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . ALU_Control 1 -1)
)
I 000052 55 1071          1561948574445 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1561948574446 2019.06.30 23:36:14)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code 1446411343424501431b074e131241131013161242)
	(_ent
		(_time 1561948540250)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_sig(_int R_TYPE -1 0 17(_arch(_uni))))
		(_sig(_int LW -1 0 18(_arch(_uni))))
		(_sig(_int RegWrite -1 0 20(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(3))(_sens(0)(1)(2(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . ALU_Control 1 -1)
)
I 000052 55 1071          1561948576733 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1561948576734 2019.06.30 23:36:16)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code 0d5e0a0b0a5b5c185a5a1e570a0b580a090a0f0b5b)
	(_ent
		(_time 1561948540250)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_sig(_int R_TYPE -1 0 17(_arch(_uni))))
		(_sig(_int LW -1 0 18(_arch(_uni))))
		(_sig(_int RegWrite -1 0 20(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(3))(_sens(0)(1)(2(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . ALU_Control 1 -1)
)
I 000052 55 1071          1561948577496 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1561948577497 2019.06.30 23:36:17)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code fba8f2abfaadaaeeacace8a1fcfdaefcfffcf9fdad)
	(_ent
		(_time 1561948540250)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_sig(_int R_TYPE -1 0 17(_arch(_uni))))
		(_sig(_int LW -1 0 18(_arch(_uni))))
		(_sig(_int RegWrite -1 0 20(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(3))(_sens(0)(1)(2(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . ALU_Control 1 -1)
)
I 000052 55 1071          1561948578054 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1561948578055 2019.06.30 23:36:18)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code 2e7d7d2a28787f3b79793d7429287b292a292c2878)
	(_ent
		(_time 1561948540250)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_sig(_int R_TYPE -1 0 17(_arch(_uni))))
		(_sig(_int LW -1 0 18(_arch(_uni))))
		(_sig(_int RegWrite -1 0 20(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(3))(_sens(0)(1)(2(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . ALU_Control 1 -1)
)
I 000052 55 1071          1561948578357 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1561948578358 2019.06.30 23:36:18)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code 56050455030007430101450c515003515251545000)
	(_ent
		(_time 1561948540250)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_sig(_int R_TYPE -1 0 17(_arch(_uni))))
		(_sig(_int LW -1 0 18(_arch(_uni))))
		(_sig(_int RegWrite -1 0 20(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(3))(_sens(0)(1)(2(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . ALU_Control 1 -1)
)
I 000052 55 1071          1561948578672 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1561948578673 2019.06.30 23:36:18)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code 9fccca909ac9ce8ac8c88cc59899ca989b989d99c9)
	(_ent
		(_time 1561948540250)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_sig(_int R_TYPE -1 0 17(_arch(_uni))))
		(_sig(_int LW -1 0 18(_arch(_uni))))
		(_sig(_int RegWrite -1 0 20(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 21(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(3))(_sens(0)(1)(2(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . ALU_Control 1 -1)
)
I 000053 55 4609          1561951970990 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 39))
	(_version vde)
	(_time 1561951970991 2019.07.01 00:32:50)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code d782d485d98180c0d5d1c28dd2d1d6d281d183d1de)
	(_ent
		(_time 1561933065270)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 45(_ent (_in))))
				(_port(_int PCSrc -1 0 46(_ent (_in))))
				(_port(_int RegWrite -1 0 47(_ent (_in))))
				(_port(_int Reset -1 0 48(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 49(_ent (_in))))
				(_port(_int write_data 3 0 50(_ent (_in))))
				(_port(_int write_register 4 0 51(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 5 0 52(_ent (_out))))
				(_port(_int EX_WB_CONTROL 5 0 53(_ent (_out))))
				(_port(_int EX_jump_address 3 0 54(_ent (_out))))
				(_port(_int EX_rs 3 0 55(_ent (_out))))
				(_port(_int ULA_RES 3 0 56(_ent (_out))))
				(_port(_int Zero -1 0 57(_ent (_out))))
				(_port(_int val 4 0 58(_ent (_out))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 63(_ent (_out))))
				(_port(_int PCSrc -1 0 64(_ent (_out))))
				(_port(_int RegWrite -1 0 65(_ent (_out))))
				(_port(_int Reset -1 0 66(_ent (_out))))
				(_port(_int branch_instruction_address 6 0 67(_ent (_out))))
				(_port(_int write_data 6 0 68(_ent (_out))))
				(_port(_int write_register 7 0 69(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 87(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((Zero)(Zero))
			((val)(val))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst testbench_mips_01 0 105(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 30(_ent(_out))))
		(_port(_int EX_WB_CONTROL 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_jump_address 1 0 32(_ent(_out))))
		(_port(_int EX_rs 1 0 33(_ent(_out))))
		(_port(_int ULA_RES 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int val 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 75(_arch(_uni))))
		(_sig(_int PCSrc -1 0 76(_arch(_uni))))
		(_sig(_int RegWrite -1 0 77(_arch(_uni))))
		(_sig(_int Reset -1 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 8 0 79(_arch(_uni))))
		(_sig(_int write_data 8 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 81(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 9 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 8875          1561951971007 mips
(_unit VHDL(mips 0 27(mips 0 46))
	(_version vde)
	(_time 1561951971008 2019.07.01 00:32:51)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code e7b3b3b4e9b1b3f0b5b4a3bdbfe0e7e0e4e1b3e1ee)
	(_ent
		(_time 1561932497950)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 3 0 52(_ent (_in))))
				(_port(_int MEM_CONTROL 4 0 53(_ent (_in))))
				(_port(_int WB_CONTROL 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int jump_address 6 0 56(_ent (_in))))
				(_port(_int next_instruction_address_ID 6 0 57(_ent (_in))))
				(_port(_int rd_address 7 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int rs 6 0 60(_ent (_in))))
				(_port(_int rt 6 0 61(_ent (_in))))
				(_port(_int rt_address 7 0 62(_ent (_in))))
				(_port(_int shamt 7 0 63(_ent (_in))))
				(_port(_int signal_extended 6 0 64(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 5 0 65(_ent (_out))))
				(_port(_int EX_WB_CONTROL 5 0 66(_ent (_out))))
				(_port(_int EX_jump_address 6 0 67(_ent (_out))))
				(_port(_int EX_rs 6 0 68(_ent (_out))))
				(_port(_int ULA_RES 6 0 69(_ent (_out))))
				(_port(_int Zero -1 0 70(_ent (_out))))
				(_port(_int val 7 0 71(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 76(_ent (_in))))
				(_port(_int Instruction 8 0 77(_ent (_in))))
				(_port(_int RegWrite -1 0 78(_ent (_in))))
				(_port(_int Reset -1 0 79(_ent (_in))))
				(_port(_int next_instruction_address 8 0 80(_ent (_in))))
				(_port(_int write_data 8 0 81(_ent (_in))))
				(_port(_int write_register 9 0 82(_ent (_in))))
				(_port(_int EX_CONTROL 10 0 83(_ent (_out))))
				(_port(_int MEM_CONTROL 11 0 84(_ent (_out))))
				(_port(_int WB_CONTROL 12 0 85(_ent (_out))))
				(_port(_int jump_address 8 0 86(_ent (_out))))
				(_port(_int next_instruction_address_ID 8 0 87(_ent (_out))))
				(_port(_int rd_address 9 0 88(_ent (_out))))
				(_port(_int rs 8 0 89(_ent (_out))))
				(_port(_int rt 8 0 90(_ent (_out))))
				(_port(_int rt_address 9 0 91(_ent (_out))))
				(_port(_int shamt 9 0 92(_ent (_out))))
				(_port(_int signal_extended 8 0 93(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 98(_ent (_in))))
				(_port(_int PCSrc -1 0 99(_ent (_in))))
				(_port(_int Reset -1 0 100(_ent (_in))))
				(_port(_int branch_instruction_address 13 0 101(_ent (_in))))
				(_port(_int Instruction 13 0 102(_ent (_out))))
				(_port(_int next_instruction_address 13 0 103(_ent (_out))))
			)
		)
	)
	(_inst U1 0 129(_comp execution)
		(_port
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(Clk))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(reset))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rt))
			((ULA_RES)(ULA_RES))
			((Zero)(Zero))
			((val)(val))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(_open))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 153(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 175(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(NET410))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_port(_int Zero -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 2 0 37(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 38(_ent(_out))))
		(_port(_int EX_jump_address 0 0 39(_ent(_out))))
		(_port(_int EX_rs 0 0 40(_ent(_out))))
		(_port(_int ULA_RES 0 0 41(_ent(_out))))
		(_port(_int val 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 82(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 84(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 85(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 101(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET410 -1 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 110(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1316 0 111(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 15 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 112(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 16 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 113(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS3297 17 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 114(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 18 0 114(_arch(_uni))))
		(_sig(_int BUS3355 18 0 115(_arch(_uni))))
		(_sig(_int BUS3363 17 0 116(_arch(_uni))))
		(_sig(_int BUS3389 17 0 117(_arch(_uni))))
		(_sig(_int BUS3517 17 0 118(_arch(_uni))))
		(_sig(_int BUS3532 18 0 119(_arch(_uni))))
		(_sig(_int BUS3540 17 0 120(_arch(_uni))))
		(_sig(_int EX_rt 17 0 121(_arch(_uni))))
		(_sig(_int Instruction 17 0 122(_arch(_uni))))
		(_sig(_int next_instruction_address 17 0 123(_arch(_uni))))
		(_prcs
			(line__189(_arch 0 0 189(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(14))(_sens(3)))))
			(line__192(_arch 1 0 192(_assignment(_alias((EX_rs)(EX_rt)))(_trgt(11))(_sens(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
I 000058 55 4704          1561951971044 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1561951971045 2019.07.01 00:32:51)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 06520e00555051110506145d5200050102000f0050)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Reset -1 0 52(_ent (_in))))
				(_port(_int instruction_bus 2 0 53(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 54(_ent (_in))))
				(_port(_int Instruction 2 0 55(_ent (_out))))
				(_port(_int next_instruction_address 2 0 56(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 69(_ent (_in))))
				(_port(_int address_bus 4 0 70(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_port(_int input0 5 0 78(_ent (_in))))
				(_port(_int input1 5 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_port(_int output 5 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst PC_IF 0 116(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 124(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 132(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 6 0 87(_arch(_uni))))
		(_sig(_int address_bus 6 0 88(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 89(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 90(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 91(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000050 55 1141          1561951971082 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561951971083 2019.07.01 00:32:51)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 35613d30366137233e33216c32323733303332333c)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 12003         1561951971124 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561951971125 2019.07.01 00:32:51)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 64306c64353233733436763f3062676360626d6232)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000050 55 2797          1561951971161 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561951971162 2019.07.01 00:32:51)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 83d78b8d84d7819585d19bda84848185868584858a)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000051 55 1921          1561951971204 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 33))
	(_version vde)
	(_time 1561951971205 2019.07.01 00:32:51)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code b2e6b6e7b8e6b0a4e5bda7e8b7b7e4b5b0b4b7b4b5)
	(_ent
		(_time 1561936272090)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int zero_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 18(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 20(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 21(_ent(_out))))
		(_port(_int EX_branch_address 2 0 23(_ent(_out))))
		(_port(_int EX_jump_address 2 0 24(_ent(_out))))
		(_port(_int ULA_RES 2 0 25(_ent(_out))))
		(_port(_int zero -1 0 26(_ent(_out))))
		(_port(_int EX_rs 2 0 28(_ent(_out))))
		(_port(_int val 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(10)(11)(12)(13)(14)(16)(17))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000053 55 3559          1561951971244 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1561951971245 2019.07.01 00:32:51)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code d185d3838686d0c6d3d4c38bd6d782d487d6d4d784)
	(_ent
		(_time 1561910390540)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000054 55 4233          1561951971287 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1561951971288 2019.07.01 00:32:51)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 00550006055753160c56135b550605070205560606)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000055 55 1487          1561951971328 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1561951971329 2019.07.01 00:32:51)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 2f7a292b7c797838297d3d757b297a292c29272a79)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 871           1561951971376 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1561951971377 2019.07.01 00:32:51)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 5e0b5f5d02090d480b0d4f045c5b08585b5956595a)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000059 55 955           1561951971411 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 35))
	(_version vde)
	(_time 1561951971412 2019.07.01 00:32:51)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 7d29767c7c2b2a6a7b7c6f26297b7e7a797b747b2b)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 901           1561951971445 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561951971446 2019.07.01 00:32:51)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 9cc99e93cccac88a9e938cc6ce9b9c9a9f9b9c9a9f)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000046 55 731           1561951971500 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1561951971501 2019.07.01 00:32:51)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code db8fd8898d8c8bcddfd8c9818bdddfdddfdddedcd9)
	(_ent
		(_time 1561881166463)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000054 55 1083          1561951971535 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1561951971536 2019.07.01 00:32:51)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code faaeacabaeadfdedfcfde3a1abfca9fcfffdf2fcfb)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000044 55 2035          1561951971571 ALU
(_unit VHDL(alu 0 26(alu 0 39))
	(_version vde)
	(_time 1561951971572 2019.07.01 00:32:51)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 194d1b1e434f480f1b195a424d1f181f4a1e1c1f18)
	(_ent
		(_time 1561915956189)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_port(_int Zero -2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 35(_array -2((_dto c 5 i 0)))))
		(_port(_int output 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 42(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 4 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 43(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 5 0 43(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_trgt(5))(_sens(0)(1)(2)))))
			(line__61(_arch 1 0 61(_assignment(_trgt(4))(_sens(2)(5(_range 8))(5(_range 9))(5(_range 10))(5(_range 11))(5(_range 12))(5(_range 13))(5(_range 14)))(_read(5(_range 15))(5(_range 16))(5(_range 17))(5(_range 18))(5(_range 19))(5(_range 20))(5(_range 21))))))
			(line__71(_arch 2 0 71(_assignment(_trgt(3))(_sens(5(_range 22))(6))(_read(5(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . ALU 24 -1)
)
V 000051 55 691           1561951971613 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1561951971614 2019.07.01 00:32:51)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 481d484a481f155e4f4e5c124a4e4d4e4e4f4c4b4a)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
I 000052 55 889           1561952019470 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1561952019471 2019.07.01 00:33:39)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code 3b3b6f3e3a6d6a2e6c3828613c3d6e3c3f3c393d6d)
	(_ent
		(_time 1561948540250)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(2))(2(5))(2(4))(2(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000052 55 889           1561952034765 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1561952034766 2019.07.01 00:33:54)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code fcabf4acfcaaade9abfdefa6fbfaa9fbf8fbfefaaa)
	(_ent
		(_time 1561948540250)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(2))(2(5))(2(4))(2(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000052 55 889           1561952037841 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1561952037842 2019.07.01 00:33:57)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code f3a7f7a3a3a5a2e6a4f2e0a9f4f5a6f4f7f4f1f5a5)
	(_ent
		(_time 1561948540250)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(2))(2(5))(2(4))(2(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000052 55 889           1561952038219 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1561952038220 2019.07.01 00:33:58)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code 792d7f78232f286c2e786a237e7f2c7e7d7e7b7f2f)
	(_ent
		(_time 1561948540250)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(2))(2(5))(2(4))(2(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000052 55 889           1561952039108 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1561952039109 2019.07.01 00:33:59)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code f4a0a4a4a3a2a5e1a3f5e7aef3f2a1f3f0f3f6f2a2)
	(_ent
		(_time 1561948540250)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(2))(2(5))(2(4))(2(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000050 55 8731          1561952341407 execution
(_unit VHDL(execution 0 26(execution 0 52))
	(_version vde)
	(_time 1561952341408 2019.07.01 00:39:01)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code cdcecf99919a9cdb9dc8d89698cbc4cb9bcb98cbc8)
	(_ent
		(_time 1561936366516)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 7 0 77(_ent (_in))))
				(_port(_int RS_in 8 0 78(_ent (_in))))
				(_port(_int ULA_in 8 0 79(_ent (_in))))
				(_port(_int WB_CONTROL 9 0 80(_ent (_in))))
				(_port(_int branch_address_in 8 0 81(_ent (_in))))
				(_port(_int clk -1 0 82(_ent (_in))))
				(_port(_int jump_address_in 8 0 83(_ent (_in))))
				(_port(_int reset -1 0 84(_ent (_in))))
				(_port(_int val_res 10 0 85(_ent (_in))))
				(_port(_int zero_in -1 0 86(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 7 0 87(_ent (_out))))
				(_port(_int EX_WB_CONTROL 9 0 88(_ent (_out))))
				(_port(_int EX_branch_address 8 0 89(_ent (_out))))
				(_port(_int EX_jump_address 8 0 90(_ent (_out))))
				(_port(_int EX_rs 8 0 91(_ent (_out))))
				(_port(_int ULA_RES 8 0 92(_ent (_out))))
				(_port(_int val 10 0 93(_ent (_out))))
				(_port(_int zero -1 0 94(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 58(_ent (_in))))
				(_port(_int B 5 0 59(_ent (_in))))
				(_port(_int resultado 5 0 60(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 11 0 110(_ent (_in))))
				(_port(_int Out1 11 0 111(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 99(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~138 0 102(_array -1((_dto c 1 i 0)))))
				(_port(_int input0 14 0 102(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1310 0 103(_array -1((_dto c 2 i 0)))))
				(_port(_int input1 15 0 103(_ent (_in))))
				(_port(_int selection -1 0 104(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 105(_array -1((_dto c 3 i 0)))))
				(_port(_int output 16 0 105(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 68(_array -1((_dto c 4 i 0)))))
				(_port(_int A 14 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 69(_array -1((_dto c 5 i 0)))))
				(_port(_int B 15 0 69(_ent (_in))))
				(_port(_int selection 6 0 70(_ent (_in))))
				(_port(_int Zero -1 0 71(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 72(_array -1((_dto c 6 i 0)))))
				(_port(_int output 16 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 140(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(signal_extended))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(BUS3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL(5))(EX_MEM_CONTROL(1)))
			((EX_MEM_CONTROL(4))(EX_MEM_CONTROL(0)))
			((EX_MEM_CONTROL(3))(DANGLING_U1_EX_MEM_CONTROL_3))
			((EX_MEM_CONTROL(2))(DANGLING_U1_EX_MEM_CONTROL_2))
			((EX_MEM_CONTROL(1))(DANGLING_U1_EX_MEM_CONTROL_1))
			((EX_MEM_CONTROL(0))(DANGLING_U1_EX_MEM_CONTROL_0))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U4 0 167(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 174(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 180(_comp multiplexador)
		(_port
			((input0)(rs(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS3030(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 188(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 199(_comp ALU)
		(_port
			((A)(rt(d_31_0)))
			((B)(BUS3030(d_31_0)))
			((selection(2))(Dangling_Input_Signal))
			((selection(1))(Dangling_Input_Signal))
			((selection(0))(Dangling_Input_Signal))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 2 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_branch_address 3 0 44(_ent(_out))))
		(_port(_int EX_jump_address 3 0 45(_ent(_out))))
		(_port(_int EX_rs 3 0 46(_ent(_out))))
		(_port(_int ULA_RES 3 0 47(_ent(_out))))
		(_port(_int val 4 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 77(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 80(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 85(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 110(_array -1((_dto i 31 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 116(_arch((i 4)))))
		(_sig(_int NET1834 -1 0 120(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 121(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 12 0 121(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 122(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2593 13 0 122(_arch(_uni))))
		(_sig(_int BUS3030 13 0 123(_arch(_uni))))
		(_sig(_int BUS3590 13 0 124(_arch(_uni))))
		(_sig(_int BUS544 13 0 125(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 128(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_3 -1 0 131(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_2 -1 0 132(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_1 -1 0 133(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_0 -1 0 134(_arch(_uni))))
		(_prcs
			(line__213(_arch 0 0 213(_assignment(_trgt(27)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 7 -1)
)
V 000044 55 2059          1561952821037 ALU
(_unit VHDL(alu 0 26(alu 0 39))
	(_version vde)
	(_time 1561952821038 2019.07.01 00:47:01)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 56015e55030007405456150d025057500551535057)
	(_ent
		(_time 1561952821033)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_port(_int Zero -2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 35(_array -2((_dto c 5 i 0)))))
		(_port(_int output 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 42(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 4 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 43(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 5 0 43(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_trgt(5))(_sens(0)(1)(2)))))
			(line__61(_arch 1 0 61(_assignment(_trgt(4))(_sens(5(_range 8))(5(_range 9))(5(_range 10))(5(_range 11))(5(_range 12))(5(_object 0))(5(_range 13))(5(_range 14))(2))(_read(5(_range 15))(5(_range 16))(5(_range 17))(5(_range 18))(5(_range 19))(5(_object 0))(5(_range 20))(5(_range 21))))))
			(line__71(_arch 2 0 71(_assignment(_trgt(3))(_sens(5(_range 22))(6))(_read(5(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . ALU 24 -1)
)
I 000050 55 9626          1561952905323 execution
(_unit VHDL(execution 0 26(execution 0 52))
	(_version vde)
	(_time 1561952905324 2019.07.01 00:48:25)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 8fdf8880d1d8de99dfdb9ad4da898689d989da898a)
	(_ent
		(_time 1561936366516)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 9 0 85(_ent (_in))))
				(_port(_int RS_in 10 0 86(_ent (_in))))
				(_port(_int ULA_in 10 0 87(_ent (_in))))
				(_port(_int WB_CONTROL 11 0 88(_ent (_in))))
				(_port(_int branch_address_in 10 0 89(_ent (_in))))
				(_port(_int clk -1 0 90(_ent (_in))))
				(_port(_int jump_address_in 10 0 91(_ent (_in))))
				(_port(_int reset -1 0 92(_ent (_in))))
				(_port(_int val_res 12 0 93(_ent (_in))))
				(_port(_int zero_in -1 0 94(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 9 0 95(_ent (_out))))
				(_port(_int EX_WB_CONTROL 11 0 96(_ent (_out))))
				(_port(_int EX_branch_address 10 0 97(_ent (_out))))
				(_port(_int EX_jump_address 10 0 98(_ent (_out))))
				(_port(_int EX_rs 10 0 99(_ent (_out))))
				(_port(_int ULA_RES 10 0 100(_ent (_out))))
				(_port(_int val 12 0 101(_ent (_out))))
				(_port(_int zero -1 0 102(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 77(_ent (_in))))
				(_port(_int ULAop2 -1 0 78(_ent (_in))))
				(_port(_int instruction 7 0 79(_ent (_in))))
				(_port(_int ulaSelection 8 0 80(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 58(_ent (_in))))
				(_port(_int B 5 0 59(_ent (_in))))
				(_port(_int resultado 5 0 60(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 13 0 118(_ent (_in))))
				(_port(_int Out1 13 0 119(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 107(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 110(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 110(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 111(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 111(_ent (_in))))
				(_port(_int selection -1 0 112(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 113(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 113(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 68(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 69(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 69(_ent (_in))))
				(_port(_int selection 6 0 70(_ent (_in))))
				(_port(_int Zero -1 0 71(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 72(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 143(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(BUS3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL(5))(EX_MEM_CONTROL(1)))
			((EX_MEM_CONTROL(4))(EX_MEM_CONTROL(0)))
			((EX_MEM_CONTROL(3))(DANGLING_U1_EX_MEM_CONTROL_3))
			((EX_MEM_CONTROL(2))(DANGLING_U1_EX_MEM_CONTROL_2))
			((EX_MEM_CONTROL(1))(DANGLING_U1_EX_MEM_CONTROL_1))
			((EX_MEM_CONTROL(0))(DANGLING_U1_EX_MEM_CONTROL_0))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U2 0 170(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(31)))
			((instruction(4))(signal_extended(30)))
			((instruction(3))(signal_extended(29)))
			((instruction(2))(signal_extended(28)))
			((instruction(1))(signal_extended(27)))
			((instruction(0))(signal_extended(26)))
			((ulaSelection)(BUS3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 183(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 190(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 196(_comp multiplexador)
		(_port
			((input0)(rs(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS3036(d_7_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 204(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 215(_comp ALU)
		(_port
			((A)(rt(d_31_0)))
			((B)(BUS3036(d_7_0)))
			((selection)(BUS3665))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 2 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_branch_address 3 0 44(_ent(_out))))
		(_port(_int EX_jump_address 3 0 45(_ent(_out))))
		(_port(_int EX_rs 3 0 46(_ent(_out))))
		(_port(_int ULA_RES 3 0 47(_ent(_out))))
		(_port(_int val 4 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 79(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 86(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 118(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 125(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 126(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 14 0 126(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 127(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2593 15 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 128(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS3036 16 0 128(_arch(_uni))))
		(_sig(_int BUS3590 15 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 130(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3665 17 0 130(_arch(_uni))))
		(_sig(_int BUS544 15 0 131(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_3 -1 0 134(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_2 -1 0 135(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_1 -1 0 136(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_0 -1 0 137(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 6 -1)
)
I 000052 55 889           1561952914846 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1561952914847 2019.07.01 00:48:34)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code cacdcc9fc89c9bdf9dcbd990cdcc9fcdcecdc8cc9c)
	(_ent
		(_time 1561948540250)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(2))(2(5))(2(4))(2(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000052 55 889           1561952946422 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1561952946423 2019.07.01 00:49:06)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code 252a2721737374307224367f222370222122272373)
	(_ent
		(_time 1561948540250)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(2))(2(5))(2(4))(2(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000050 55 9626          1561952961823 execution
(_unit VHDL(execution 0 26(execution 0 52))
	(_version vde)
	(_time 1561952961824 2019.07.01 00:49:21)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 43161040481412551317561816454a451545164546)
	(_ent
		(_time 1561936366516)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 9 0 85(_ent (_in))))
				(_port(_int RS_in 10 0 86(_ent (_in))))
				(_port(_int ULA_in 10 0 87(_ent (_in))))
				(_port(_int WB_CONTROL 11 0 88(_ent (_in))))
				(_port(_int branch_address_in 10 0 89(_ent (_in))))
				(_port(_int clk -1 0 90(_ent (_in))))
				(_port(_int jump_address_in 10 0 91(_ent (_in))))
				(_port(_int reset -1 0 92(_ent (_in))))
				(_port(_int val_res 12 0 93(_ent (_in))))
				(_port(_int zero_in -1 0 94(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 9 0 95(_ent (_out))))
				(_port(_int EX_WB_CONTROL 11 0 96(_ent (_out))))
				(_port(_int EX_branch_address 10 0 97(_ent (_out))))
				(_port(_int EX_jump_address 10 0 98(_ent (_out))))
				(_port(_int EX_rs 10 0 99(_ent (_out))))
				(_port(_int ULA_RES 10 0 100(_ent (_out))))
				(_port(_int val 12 0 101(_ent (_out))))
				(_port(_int zero -1 0 102(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 77(_ent (_in))))
				(_port(_int ULAop2 -1 0 78(_ent (_in))))
				(_port(_int instruction 7 0 79(_ent (_in))))
				(_port(_int ulaSelection 8 0 80(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 58(_ent (_in))))
				(_port(_int B 5 0 59(_ent (_in))))
				(_port(_int resultado 5 0 60(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 13 0 118(_ent (_in))))
				(_port(_int Out1 13 0 119(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 107(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 110(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 110(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 111(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 111(_ent (_in))))
				(_port(_int selection -1 0 112(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 113(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 113(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 68(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 69(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 69(_ent (_in))))
				(_port(_int selection 6 0 70(_ent (_in))))
				(_port(_int Zero -1 0 71(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 72(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 143(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(BUS3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL(5))(EX_MEM_CONTROL(1)))
			((EX_MEM_CONTROL(4))(EX_MEM_CONTROL(0)))
			((EX_MEM_CONTROL(3))(DANGLING_U1_EX_MEM_CONTROL_3))
			((EX_MEM_CONTROL(2))(DANGLING_U1_EX_MEM_CONTROL_2))
			((EX_MEM_CONTROL(1))(DANGLING_U1_EX_MEM_CONTROL_1))
			((EX_MEM_CONTROL(0))(DANGLING_U1_EX_MEM_CONTROL_0))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U2 0 170(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(31)))
			((instruction(4))(signal_extended(30)))
			((instruction(3))(signal_extended(29)))
			((instruction(2))(signal_extended(28)))
			((instruction(1))(signal_extended(27)))
			((instruction(0))(signal_extended(26)))
			((ulaSelection)(BUS3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 183(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 190(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 196(_comp multiplexador)
		(_port
			((input0)(rs(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS3036(d_7_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 204(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 215(_comp ALU)
		(_port
			((A)(rt(d_31_0)))
			((B)(BUS3036(d_7_0)))
			((selection)(BUS3665))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 2 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_branch_address 3 0 44(_ent(_out))))
		(_port(_int EX_jump_address 3 0 45(_ent(_out))))
		(_port(_int EX_rs 3 0 46(_ent(_out))))
		(_port(_int ULA_RES 3 0 47(_ent(_out))))
		(_port(_int val 4 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 79(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 86(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 118(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 125(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 126(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 14 0 126(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 127(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2593 15 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 128(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS3036 16 0 128(_arch(_uni))))
		(_sig(_int BUS3590 15 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 130(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3665 17 0 130(_arch(_uni))))
		(_sig(_int BUS544 15 0 131(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_3 -1 0 134(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_2 -1 0 135(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_1 -1 0 136(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_0 -1 0 137(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 6 -1)
)
I 000052 55 889           1561952970960 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1561952970961 2019.07.01 00:49:30)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code f8a8fba8a3aea9edaff9eba2fffeadfffcfffafeae)
	(_ent
		(_time 1561948540250)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(2))(2(5))(2(4))(2(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000053 55 4609          1561953031726 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 39))
	(_version vde)
	(_time 1561953031727 2019.07.01 00:50:31)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 55075656590302425753400f50535450035301535c)
	(_ent
		(_time 1561933065270)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 45(_ent (_in))))
				(_port(_int PCSrc -1 0 46(_ent (_in))))
				(_port(_int RegWrite -1 0 47(_ent (_in))))
				(_port(_int Reset -1 0 48(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 49(_ent (_in))))
				(_port(_int write_data 3 0 50(_ent (_in))))
				(_port(_int write_register 4 0 51(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 5 0 52(_ent (_out))))
				(_port(_int EX_WB_CONTROL 5 0 53(_ent (_out))))
				(_port(_int EX_jump_address 3 0 54(_ent (_out))))
				(_port(_int EX_rs 3 0 55(_ent (_out))))
				(_port(_int ULA_RES 3 0 56(_ent (_out))))
				(_port(_int Zero -1 0 57(_ent (_out))))
				(_port(_int val 4 0 58(_ent (_out))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 63(_ent (_out))))
				(_port(_int PCSrc -1 0 64(_ent (_out))))
				(_port(_int RegWrite -1 0 65(_ent (_out))))
				(_port(_int Reset -1 0 66(_ent (_out))))
				(_port(_int branch_instruction_address 6 0 67(_ent (_out))))
				(_port(_int write_data 6 0 68(_ent (_out))))
				(_port(_int write_register 7 0 69(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 87(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((Zero)(Zero))
			((val)(val))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst testbench_mips_01 0 105(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 30(_ent(_out))))
		(_port(_int EX_WB_CONTROL 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_jump_address 1 0 32(_ent(_out))))
		(_port(_int EX_rs 1 0 33(_ent(_out))))
		(_port(_int ULA_RES 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int val 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 75(_arch(_uni))))
		(_sig(_int PCSrc -1 0 76(_arch(_uni))))
		(_sig(_int RegWrite -1 0 77(_arch(_uni))))
		(_sig(_int Reset -1 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 8 0 79(_arch(_uni))))
		(_sig(_int write_data 8 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 81(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 9 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 8875          1561953031737 mips
(_unit VHDL(mips 0 27(mips 0 46))
	(_version vde)
	(_time 1561953031738 2019.07.01 00:50:31)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 65363165693331723736213f3d626562666331636c)
	(_ent
		(_time 1561932497950)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 3 0 52(_ent (_in))))
				(_port(_int MEM_CONTROL 4 0 53(_ent (_in))))
				(_port(_int WB_CONTROL 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int jump_address 6 0 56(_ent (_in))))
				(_port(_int next_instruction_address_ID 6 0 57(_ent (_in))))
				(_port(_int rd_address 7 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int rs 6 0 60(_ent (_in))))
				(_port(_int rt 6 0 61(_ent (_in))))
				(_port(_int rt_address 7 0 62(_ent (_in))))
				(_port(_int shamt 7 0 63(_ent (_in))))
				(_port(_int signal_extended 6 0 64(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 5 0 65(_ent (_out))))
				(_port(_int EX_WB_CONTROL 5 0 66(_ent (_out))))
				(_port(_int EX_jump_address 6 0 67(_ent (_out))))
				(_port(_int EX_rs 6 0 68(_ent (_out))))
				(_port(_int ULA_RES 6 0 69(_ent (_out))))
				(_port(_int Zero -1 0 70(_ent (_out))))
				(_port(_int val 7 0 71(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 76(_ent (_in))))
				(_port(_int Instruction 8 0 77(_ent (_in))))
				(_port(_int RegWrite -1 0 78(_ent (_in))))
				(_port(_int Reset -1 0 79(_ent (_in))))
				(_port(_int next_instruction_address 8 0 80(_ent (_in))))
				(_port(_int write_data 8 0 81(_ent (_in))))
				(_port(_int write_register 9 0 82(_ent (_in))))
				(_port(_int EX_CONTROL 10 0 83(_ent (_out))))
				(_port(_int MEM_CONTROL 11 0 84(_ent (_out))))
				(_port(_int WB_CONTROL 12 0 85(_ent (_out))))
				(_port(_int jump_address 8 0 86(_ent (_out))))
				(_port(_int next_instruction_address_ID 8 0 87(_ent (_out))))
				(_port(_int rd_address 9 0 88(_ent (_out))))
				(_port(_int rs 8 0 89(_ent (_out))))
				(_port(_int rt 8 0 90(_ent (_out))))
				(_port(_int rt_address 9 0 91(_ent (_out))))
				(_port(_int shamt 9 0 92(_ent (_out))))
				(_port(_int signal_extended 8 0 93(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 98(_ent (_in))))
				(_port(_int PCSrc -1 0 99(_ent (_in))))
				(_port(_int Reset -1 0 100(_ent (_in))))
				(_port(_int branch_instruction_address 13 0 101(_ent (_in))))
				(_port(_int Instruction 13 0 102(_ent (_out))))
				(_port(_int next_instruction_address 13 0 103(_ent (_out))))
			)
		)
	)
	(_inst U1 0 129(_comp execution)
		(_port
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(Clk))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(reset))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rt))
			((ULA_RES)(ULA_RES))
			((Zero)(Zero))
			((val)(val))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(_open))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 153(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 175(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(NET410))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_port(_int Zero -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 2 0 37(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 38(_ent(_out))))
		(_port(_int EX_jump_address 0 0 39(_ent(_out))))
		(_port(_int EX_rs 0 0 40(_ent(_out))))
		(_port(_int ULA_RES 0 0 41(_ent(_out))))
		(_port(_int val 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 82(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 84(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 85(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 101(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET410 -1 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 110(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1316 0 111(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 15 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 112(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 16 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 113(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS3297 17 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 114(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 18 0 114(_arch(_uni))))
		(_sig(_int BUS3355 18 0 115(_arch(_uni))))
		(_sig(_int BUS3363 17 0 116(_arch(_uni))))
		(_sig(_int BUS3389 17 0 117(_arch(_uni))))
		(_sig(_int BUS3517 17 0 118(_arch(_uni))))
		(_sig(_int BUS3532 18 0 119(_arch(_uni))))
		(_sig(_int BUS3540 17 0 120(_arch(_uni))))
		(_sig(_int EX_rt 17 0 121(_arch(_uni))))
		(_sig(_int Instruction 17 0 122(_arch(_uni))))
		(_sig(_int next_instruction_address 17 0 123(_arch(_uni))))
		(_prcs
			(line__189(_arch 0 0 189(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(14))(_sens(3)))))
			(line__192(_arch 1 0 192(_assignment(_alias((EX_rs)(EX_rt)))(_trgt(11))(_sens(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
I 000058 55 4704          1561953031769 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1561953031770 2019.07.01 00:50:31)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 84d78d8ad5d2d393878496dfd082878380828d82d2)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Reset -1 0 52(_ent (_in))))
				(_port(_int instruction_bus 2 0 53(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 54(_ent (_in))))
				(_port(_int Instruction 2 0 55(_ent (_out))))
				(_port(_int next_instruction_address 2 0 56(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 69(_ent (_in))))
				(_port(_int address_bus 4 0 70(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_port(_int input0 5 0 78(_ent (_in))))
				(_port(_int input1 5 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_port(_int output 5 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst PC_IF 0 116(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 124(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 132(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 6 0 87(_arch(_uni))))
		(_sig(_int address_bus 6 0 88(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 89(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 90(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 91(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000050 55 1141          1561953031802 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561953031803 2019.07.01 00:50:31)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code a4f7adf3a6f0a6b2afa2b0fda3a3a6a2a1a2a3a2ad)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 12003         1561953031833 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561953031834 2019.07.01 00:50:31)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code c390ca96959594d49391d19897c5c0c4c7c5cac595)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000050 55 2797          1561953031866 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561953031867 2019.07.01 00:50:31)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code e2b1ebb1e4b6e0f4e4b0fabbe5e5e0e4e7e4e5e4eb)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 9626          1561953031908 execution
(_unit VHDL(execution 0 26(execution 0 52))
	(_version vde)
	(_time 1561953031909 2019.07.01 00:50:31)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 11421517184640074145044a441718174717441714)
	(_ent
		(_time 1561936366516)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 9 0 85(_ent (_in))))
				(_port(_int RS_in 10 0 86(_ent (_in))))
				(_port(_int ULA_in 10 0 87(_ent (_in))))
				(_port(_int WB_CONTROL 11 0 88(_ent (_in))))
				(_port(_int branch_address_in 10 0 89(_ent (_in))))
				(_port(_int clk -1 0 90(_ent (_in))))
				(_port(_int jump_address_in 10 0 91(_ent (_in))))
				(_port(_int reset -1 0 92(_ent (_in))))
				(_port(_int val_res 12 0 93(_ent (_in))))
				(_port(_int zero_in -1 0 94(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 9 0 95(_ent (_out))))
				(_port(_int EX_WB_CONTROL 11 0 96(_ent (_out))))
				(_port(_int EX_branch_address 10 0 97(_ent (_out))))
				(_port(_int EX_jump_address 10 0 98(_ent (_out))))
				(_port(_int EX_rs 10 0 99(_ent (_out))))
				(_port(_int ULA_RES 10 0 100(_ent (_out))))
				(_port(_int val 12 0 101(_ent (_out))))
				(_port(_int zero -1 0 102(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 77(_ent (_in))))
				(_port(_int ULAop2 -1 0 78(_ent (_in))))
				(_port(_int instruction 7 0 79(_ent (_in))))
				(_port(_int ulaSelection 8 0 80(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 58(_ent (_in))))
				(_port(_int B 5 0 59(_ent (_in))))
				(_port(_int resultado 5 0 60(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 13 0 118(_ent (_in))))
				(_port(_int Out1 13 0 119(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 107(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 110(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 18 0 110(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 111(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 19 0 111(_ent (_in))))
				(_port(_int selection -1 0 112(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 113(_array -1((_dto c 2 i 0)))))
				(_port(_int output 20 0 113(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 68(_array -1((_dto c 3 i 0)))))
				(_port(_int A 18 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 69(_array -1((_dto c 4 i 0)))))
				(_port(_int B 19 0 69(_ent (_in))))
				(_port(_int selection 6 0 70(_ent (_in))))
				(_port(_int Zero -1 0 71(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 72(_array -1((_dto c 5 i 0)))))
				(_port(_int output 20 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 143(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(BUS3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL(5))(EX_MEM_CONTROL(1)))
			((EX_MEM_CONTROL(4))(EX_MEM_CONTROL(0)))
			((EX_MEM_CONTROL(3))(DANGLING_U1_EX_MEM_CONTROL_3))
			((EX_MEM_CONTROL(2))(DANGLING_U1_EX_MEM_CONTROL_2))
			((EX_MEM_CONTROL(1))(DANGLING_U1_EX_MEM_CONTROL_1))
			((EX_MEM_CONTROL(0))(DANGLING_U1_EX_MEM_CONTROL_0))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U2 0 170(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(31)))
			((instruction(4))(signal_extended(30)))
			((instruction(3))(signal_extended(29)))
			((instruction(2))(signal_extended(28)))
			((instruction(1))(signal_extended(27)))
			((instruction(0))(signal_extended(26)))
			((ulaSelection)(BUS3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 183(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 190(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 196(_comp multiplexador)
		(_port
			((input0)(rs(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4005(d_7_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 204(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 215(_comp ALU)
		(_port
			((A)(rt(d_31_0)))
			((B)(BUS4005(d_7_0)))
			((selection)(BUS3665))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 2 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_branch_address 3 0 44(_ent(_out))))
		(_port(_int EX_jump_address 3 0 45(_ent(_out))))
		(_port(_int EX_rs 3 0 46(_ent(_out))))
		(_port(_int ULA_RES 3 0 47(_ent(_out))))
		(_port(_int val 4 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 79(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 86(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 118(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 125(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 126(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 14 0 126(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 127(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2593 15 0 127(_arch(_uni))))
		(_sig(_int BUS3590 15 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 129(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3665 16 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 130(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS4005 17 0 130(_arch(_uni))))
		(_sig(_int BUS544 15 0 131(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_3 -1 0 134(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_2 -1 0 135(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_1 -1 0 136(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_0 -1 0 137(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 6 -1)
)
I 000051 55 1921          1561953031940 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 33))
	(_version vde)
	(_time 1561953031941 2019.07.01 00:50:31)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 3063343438643226673f256a353566373236353637)
	(_ent
		(_time 1561936272090)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int zero_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 18(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 20(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 21(_ent(_out))))
		(_port(_int EX_branch_address 2 0 23(_ent(_out))))
		(_port(_int EX_jump_address 2 0 24(_ent(_out))))
		(_port(_int ULA_RES 2 0 25(_ent(_out))))
		(_port(_int zero -1 0 26(_ent(_out))))
		(_port(_int EX_rs 2 0 28(_ent(_out))))
		(_port(_int val 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(10)(11)(12)(13)(14)(16)(17))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000053 55 3559          1561953031973 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1561953031974 2019.07.01 00:50:31)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 4f1c4d4d4f184e584d4a5d1548491c4a19484a491a)
	(_ent
		(_time 1561910390540)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000054 55 4233          1561953032006 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1561953032007 2019.07.01 00:50:32)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 6f3d6c6f3c383c7963397c343a696a686d6a396969)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(9)(3)(5)(6))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(9)(4)(5)(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000055 55 1487          1561953032043 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1561953032044 2019.07.01 00:50:32)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 8edc8b80ded8d99988dc9cd4da88db888d88868bd8)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 871           1561953032081 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1561953032082 2019.07.01 00:50:32)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code bdefbfe9e0eaeeabe8eeace7bfb8ebbbb8bab5bab9)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000059 55 955           1561953032110 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 35))
	(_version vde)
	(_time 1561953032111 2019.07.01 00:50:32)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code dc8fd48eda8a8bcbdaddce8788dadfdbd8dad5da8a)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 901           1561953032136 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561953032137 2019.07.01 00:50:32)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code ecbeedbfbcbab8faeee3fcb6beebeceaefebeceaef)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000052 55 889           1561953032168 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1561953032169 2019.07.01 00:50:32)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code 0b58080d0a5d5a1e5c0a18510c0d5e0c0f0c090d5d)
	(_ent
		(_time 1561948540250)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(2))(2(5))(2(4))(2(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000046 55 731           1561953032194 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1561953032195 2019.07.01 00:50:32)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 2a79292e7f7d7a3c2e2938707a2c2e2c2e2c2f2d28)
	(_ent
		(_time 1561881166463)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000054 55 1083          1561953032229 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1561953032230 2019.07.01 00:50:32)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code 491a1f4a451e4e5e4f4e5012184f1a4f4c4e414f48)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000044 55 2059          1561953032263 ALU
(_unit VHDL(alu 0 26(alu 0 39))
	(_version vde)
	(_time 1561953032264 2019.07.01 00:50:32)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 782b7b79232e296e7a783b232c7e797e2b7f7d7e79)
	(_ent
		(_time 1561952821032)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_port(_int Zero -2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 35(_array -2((_dto c 5 i 0)))))
		(_port(_int output 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 42(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 4 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 43(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 5 0 43(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_trgt(5))(_sens(0)(1)(2)))))
			(line__61(_arch 1 0 61(_assignment(_trgt(4))(_sens(2)(5(_range 8))(5(_range 9))(5(_range 10))(5(_range 11))(5(_range 12))(5(_object 0))(5(_range 13))(5(_range 14)))(_read(5(_range 15))(5(_range 16))(5(_range 17))(5(_range 18))(5(_range 19))(5(_object 0))(5(_range 20))(5(_range 21))))))
			(line__71(_arch 2 0 71(_assignment(_trgt(3))(_sens(5(_range 22))(6))(_read(5(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . ALU 24 -1)
)
V 000051 55 691           1561953032302 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1561953032303 2019.07.01 00:50:32)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 98ca999798cfc58e9f9e8cc29a9e9d9e9e9f9c9b9a)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
I 000053 55 4609          1561953093972 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 39))
	(_version vde)
	(_time 1561953093973 2019.07.01 00:51:33)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 7f2c7f7e202928687d796a257a797e7a29792b7976)
	(_ent
		(_time 1561933065270)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 45(_ent (_in))))
				(_port(_int PCSrc -1 0 46(_ent (_in))))
				(_port(_int RegWrite -1 0 47(_ent (_in))))
				(_port(_int Reset -1 0 48(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 49(_ent (_in))))
				(_port(_int write_data 3 0 50(_ent (_in))))
				(_port(_int write_register 4 0 51(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 5 0 52(_ent (_out))))
				(_port(_int EX_WB_CONTROL 5 0 53(_ent (_out))))
				(_port(_int EX_jump_address 3 0 54(_ent (_out))))
				(_port(_int EX_rs 3 0 55(_ent (_out))))
				(_port(_int ULA_RES 3 0 56(_ent (_out))))
				(_port(_int Zero -1 0 57(_ent (_out))))
				(_port(_int val 4 0 58(_ent (_out))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 63(_ent (_out))))
				(_port(_int PCSrc -1 0 64(_ent (_out))))
				(_port(_int RegWrite -1 0 65(_ent (_out))))
				(_port(_int Reset -1 0 66(_ent (_out))))
				(_port(_int branch_instruction_address 6 0 67(_ent (_out))))
				(_port(_int write_data 6 0 68(_ent (_out))))
				(_port(_int write_register 7 0 69(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 87(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((Zero)(Zero))
			((val)(val))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst testbench_mips_01 0 105(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 30(_ent(_out))))
		(_port(_int EX_WB_CONTROL 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_jump_address 1 0 32(_ent(_out))))
		(_port(_int EX_rs 1 0 33(_ent(_out))))
		(_port(_int ULA_RES 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int val 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 75(_arch(_uni))))
		(_sig(_int PCSrc -1 0 76(_arch(_uni))))
		(_sig(_int RegWrite -1 0 77(_arch(_uni))))
		(_sig(_int Reset -1 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 8 0 79(_arch(_uni))))
		(_sig(_int write_data 8 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 81(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 9 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 8875          1561953093985 mips
(_unit VHDL(mips 0 27(mips 0 46))
	(_version vde)
	(_time 1561953093986 2019.07.01 00:51:33)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 8fddd881d0d9db98dddccbd5d7888f888c89db8986)
	(_ent
		(_time 1561932497950)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 3 0 52(_ent (_in))))
				(_port(_int MEM_CONTROL 4 0 53(_ent (_in))))
				(_port(_int WB_CONTROL 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int jump_address 6 0 56(_ent (_in))))
				(_port(_int next_instruction_address_ID 6 0 57(_ent (_in))))
				(_port(_int rd_address 7 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int rs 6 0 60(_ent (_in))))
				(_port(_int rt 6 0 61(_ent (_in))))
				(_port(_int rt_address 7 0 62(_ent (_in))))
				(_port(_int shamt 7 0 63(_ent (_in))))
				(_port(_int signal_extended 6 0 64(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 5 0 65(_ent (_out))))
				(_port(_int EX_WB_CONTROL 5 0 66(_ent (_out))))
				(_port(_int EX_jump_address 6 0 67(_ent (_out))))
				(_port(_int EX_rs 6 0 68(_ent (_out))))
				(_port(_int ULA_RES 6 0 69(_ent (_out))))
				(_port(_int Zero -1 0 70(_ent (_out))))
				(_port(_int val 7 0 71(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 76(_ent (_in))))
				(_port(_int Instruction 8 0 77(_ent (_in))))
				(_port(_int RegWrite -1 0 78(_ent (_in))))
				(_port(_int Reset -1 0 79(_ent (_in))))
				(_port(_int next_instruction_address 8 0 80(_ent (_in))))
				(_port(_int write_data 8 0 81(_ent (_in))))
				(_port(_int write_register 9 0 82(_ent (_in))))
				(_port(_int EX_CONTROL 10 0 83(_ent (_out))))
				(_port(_int MEM_CONTROL 11 0 84(_ent (_out))))
				(_port(_int WB_CONTROL 12 0 85(_ent (_out))))
				(_port(_int jump_address 8 0 86(_ent (_out))))
				(_port(_int next_instruction_address_ID 8 0 87(_ent (_out))))
				(_port(_int rd_address 9 0 88(_ent (_out))))
				(_port(_int rs 8 0 89(_ent (_out))))
				(_port(_int rt 8 0 90(_ent (_out))))
				(_port(_int rt_address 9 0 91(_ent (_out))))
				(_port(_int shamt 9 0 92(_ent (_out))))
				(_port(_int signal_extended 8 0 93(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 98(_ent (_in))))
				(_port(_int PCSrc -1 0 99(_ent (_in))))
				(_port(_int Reset -1 0 100(_ent (_in))))
				(_port(_int branch_instruction_address 13 0 101(_ent (_in))))
				(_port(_int Instruction 13 0 102(_ent (_out))))
				(_port(_int next_instruction_address 13 0 103(_ent (_out))))
			)
		)
	)
	(_inst U1 0 129(_comp execution)
		(_port
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(Clk))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(reset))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rt))
			((ULA_RES)(ULA_RES))
			((Zero)(Zero))
			((val)(val))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(_open))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 153(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 175(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(NET410))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_port(_int Zero -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 2 0 37(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 38(_ent(_out))))
		(_port(_int EX_jump_address 0 0 39(_ent(_out))))
		(_port(_int EX_rs 0 0 40(_ent(_out))))
		(_port(_int ULA_RES 0 0 41(_ent(_out))))
		(_port(_int val 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 82(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 84(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 85(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 101(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET410 -1 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 110(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1316 0 111(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 15 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 112(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 16 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 113(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS3297 17 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 114(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 18 0 114(_arch(_uni))))
		(_sig(_int BUS3355 18 0 115(_arch(_uni))))
		(_sig(_int BUS3363 17 0 116(_arch(_uni))))
		(_sig(_int BUS3389 17 0 117(_arch(_uni))))
		(_sig(_int BUS3517 17 0 118(_arch(_uni))))
		(_sig(_int BUS3532 18 0 119(_arch(_uni))))
		(_sig(_int BUS3540 17 0 120(_arch(_uni))))
		(_sig(_int EX_rt 17 0 121(_arch(_uni))))
		(_sig(_int Instruction 17 0 122(_arch(_uni))))
		(_sig(_int next_instruction_address 17 0 123(_arch(_uni))))
		(_prcs
			(line__189(_arch 0 0 189(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(14))(_sens(3)))))
			(line__192(_arch 1 0 192(_assignment(_alias((EX_rs)(EX_rt)))(_trgt(11))(_sens(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
I 000058 55 4704          1561953094008 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1561953094009 2019.07.01 00:51:34)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 9fcd95909cc9c8889c9f8dc4cb999c989b999699c9)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Reset -1 0 52(_ent (_in))))
				(_port(_int instruction_bus 2 0 53(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 54(_ent (_in))))
				(_port(_int Instruction 2 0 55(_ent (_out))))
				(_port(_int next_instruction_address 2 0 56(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 69(_ent (_in))))
				(_port(_int address_bus 4 0 70(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_port(_int input0 5 0 78(_ent (_in))))
				(_port(_int input1 5 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_port(_int output 5 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst PC_IF 0 116(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 124(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 132(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 6 0 87(_arch(_uni))))
		(_sig(_int address_bus 6 0 88(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 89(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 90(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 91(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000050 55 1141          1561953094032 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561953094033 2019.07.01 00:51:34)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code beecb4eaedeabca8b5b8aae7b9b9bcb8bbb8b9b8b7)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 12003         1561953094052 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561953094053 2019.07.01 00:51:34)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code ce9cc49bce9899d99e9cdc959ac8cdc9cac8c7c898)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000050 55 2797          1561953094075 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561953094076 2019.07.01 00:51:34)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code dd8fd78f8d89dfcbdb8fc584dadadfdbd8dbdadbd4)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 9630          1561953094108 execution
(_unit VHDL(execution 0 26(execution 0 52))
	(_version vde)
	(_time 1561953094109 2019.07.01 00:51:34)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 0c5e0d0b575b5d1a5c5d1957590a050a5a0a590a09)
	(_ent
		(_time 1561936366516)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 9 0 85(_ent (_in))))
				(_port(_int RS_in 10 0 86(_ent (_in))))
				(_port(_int ULA_in 10 0 87(_ent (_in))))
				(_port(_int WB_CONTROL 11 0 88(_ent (_in))))
				(_port(_int branch_address_in 10 0 89(_ent (_in))))
				(_port(_int clk -1 0 90(_ent (_in))))
				(_port(_int jump_address_in 10 0 91(_ent (_in))))
				(_port(_int reset -1 0 92(_ent (_in))))
				(_port(_int val_res 12 0 93(_ent (_in))))
				(_port(_int zero_in -1 0 94(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 9 0 95(_ent (_out))))
				(_port(_int EX_WB_CONTROL 11 0 96(_ent (_out))))
				(_port(_int EX_branch_address 10 0 97(_ent (_out))))
				(_port(_int EX_jump_address 10 0 98(_ent (_out))))
				(_port(_int EX_rs 10 0 99(_ent (_out))))
				(_port(_int ULA_RES 10 0 100(_ent (_out))))
				(_port(_int val 12 0 101(_ent (_out))))
				(_port(_int zero -1 0 102(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 77(_ent (_in))))
				(_port(_int ULAop2 -1 0 78(_ent (_in))))
				(_port(_int instruction 7 0 79(_ent (_in))))
				(_port(_int ulaSelection 8 0 80(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 58(_ent (_in))))
				(_port(_int B 5 0 59(_ent (_in))))
				(_port(_int resultado 5 0 60(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 13 0 118(_ent (_in))))
				(_port(_int Out1 13 0 119(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 107(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 110(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 17 0 110(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 111(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 18 0 111(_ent (_in))))
				(_port(_int selection -1 0 112(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 113(_array -1((_dto c 2 i 0)))))
				(_port(_int output 19 0 113(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 68(_array -1((_dto c 3 i 0)))))
				(_port(_int A 17 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 69(_array -1((_dto c 4 i 0)))))
				(_port(_int B 18 0 69(_ent (_in))))
				(_port(_int selection 6 0 70(_ent (_in))))
				(_port(_int Zero -1 0 71(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 72(_array -1((_dto c 5 i 0)))))
				(_port(_int output 19 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 143(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(BUS3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL(5))(EX_MEM_CONTROL(1)))
			((EX_MEM_CONTROL(4))(EX_MEM_CONTROL(0)))
			((EX_MEM_CONTROL(3))(DANGLING_U1_EX_MEM_CONTROL_3))
			((EX_MEM_CONTROL(2))(DANGLING_U1_EX_MEM_CONTROL_2))
			((EX_MEM_CONTROL(1))(DANGLING_U1_EX_MEM_CONTROL_1))
			((EX_MEM_CONTROL(0))(DANGLING_U1_EX_MEM_CONTROL_0))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U2 0 170(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(31)))
			((instruction(4))(signal_extended(30)))
			((instruction(3))(signal_extended(29)))
			((instruction(2))(signal_extended(28)))
			((instruction(1))(signal_extended(27)))
			((instruction(0))(signal_extended(26)))
			((ulaSelection)(BUS3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 183(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 190(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 196(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rs(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 207(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 218(_comp ALU)
		(_port
			((A)(rt(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(BUS3665))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 2 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_branch_address 3 0 44(_ent(_out))))
		(_port(_int EX_jump_address 3 0 45(_ent(_out))))
		(_port(_int EX_rs 3 0 46(_ent(_out))))
		(_port(_int ULA_RES 3 0 47(_ent(_out))))
		(_port(_int val 4 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 79(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 86(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 118(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 125(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 126(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 14 0 126(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 127(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2593 15 0 127(_arch(_uni))))
		(_sig(_int BUS3590 15 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 129(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3665 16 0 129(_arch(_uni))))
		(_sig(_int BUS4096 15 0 130(_arch(_uni))))
		(_sig(_int BUS544 15 0 131(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_3 -1 0 134(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_2 -1 0 135(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_1 -1 0 136(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_0 -1 0 137(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 6 -1)
)
I 000051 55 1921          1561953094128 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 33))
	(_version vde)
	(_time 1561953094129 2019.07.01 00:51:34)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 1c4e1d1a47481e0a4b13094619194a1b1e1a191a1b)
	(_ent
		(_time 1561936272090)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int zero_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 18(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 20(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 21(_ent(_out))))
		(_port(_int EX_branch_address 2 0 23(_ent(_out))))
		(_port(_int EX_jump_address 2 0 24(_ent(_out))))
		(_port(_int ULA_RES 2 0 25(_ent(_out))))
		(_port(_int zero -1 0 26(_ent(_out))))
		(_port(_int EX_rs 2 0 28(_ent(_out))))
		(_port(_int val 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(10)(11)(12)(13)(14)(16)(17))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000053 55 3559          1561953094146 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1561953094147 2019.07.01 00:51:34)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 2b792c2f2f7c2a3c292e39712c2d782e7d2c2e2d7e)
	(_ent
		(_time 1561910390540)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000054 55 4233          1561953094175 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1561953094176 2019.07.01 00:51:34)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 4b184d491c1c185d471d58101e4d4e4c494e1d4d4d)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000055 55 1487          1561953094208 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1561953094209 2019.07.01 00:51:34)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 6a396a6a3e3c3d7d6c3878303e6c3f6c696c626f3c)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 871           1561953094229 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1561953094230 2019.07.01 00:51:34)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 792a7e78792e2a6f2c2a68237b7c2f7f7c7e717e7d)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000059 55 955           1561953094247 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 35))
	(_version vde)
	(_time 1561953094248 2019.07.01 00:51:34)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 89db8487d5dfde9e8f889bd2dd8f8a8e8d8f808fdf)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 901           1561953094271 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561953094272 2019.07.01 00:51:34)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code a8fbacffa3fefcbeaaa7b8f2faafa8aeabafa8aeab)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000052 55 889           1561953094292 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1561953094293 2019.07.01 00:51:34)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code b8eabdece3eee9adefb9abe2bfbeedbfbcbfbabeee)
	(_ent
		(_time 1561948540250)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(2))(2(5))(2(4))(2(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000046 55 731           1561953094324 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1561953094325 2019.07.01 00:51:34)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code d785d285d48087c1d3d4c58d87d1d3d1d3d1d2d0d5)
	(_ent
		(_time 1561881166463)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000054 55 1083          1561953094346 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1561953094347 2019.07.01 00:51:34)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code f6a4a6a7f5a1f1e1f0f1efada7f0a5f0f3f1fef0f7)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000044 55 2059          1561953094367 ALU
(_unit VHDL(alu 0 26(alu 0 39))
	(_version vde)
	(_time 1561953094368 2019.07.01 00:51:34)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 06540200535057100406455d520007005501030007)
	(_ent
		(_time 1561952821032)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_port(_int Zero -2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 35(_array -2((_dto c 5 i 0)))))
		(_port(_int output 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 42(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 4 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 43(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 5 0 43(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_trgt(5))(_sens(0)(1)(2)))))
			(line__61(_arch 1 0 61(_assignment(_trgt(4))(_sens(2)(5(_range 8))(5(_range 9))(5(_range 10))(5(_range 11))(5(_range 12))(5(_object 0))(5(_range 13))(5(_range 14)))(_read(5(_range 15))(5(_range 16))(5(_range 17))(5(_range 18))(5(_range 19))(5(_object 0))(5(_range 20))(5(_range 21))))))
			(line__71(_arch 2 0 71(_assignment(_trgt(3))(_sens(5(_range 22))(6))(_read(5(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . ALU 24 -1)
)
V 000051 55 691           1561953094399 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1561953094400 2019.07.01 00:51:34)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 25762321287278332223317f272320232322212627)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
I 000053 55 4609          1561953399338 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 39))
	(_version vde)
	(_time 1561953399339 2019.07.01 00:56:39)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 4f4f1f4d101918584d495a154a494e4a19491b4946)
	(_ent
		(_time 1561933065270)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 45(_ent (_in))))
				(_port(_int PCSrc -1 0 46(_ent (_in))))
				(_port(_int RegWrite -1 0 47(_ent (_in))))
				(_port(_int Reset -1 0 48(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 49(_ent (_in))))
				(_port(_int write_data 3 0 50(_ent (_in))))
				(_port(_int write_register 4 0 51(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 5 0 52(_ent (_out))))
				(_port(_int EX_WB_CONTROL 5 0 53(_ent (_out))))
				(_port(_int EX_jump_address 3 0 54(_ent (_out))))
				(_port(_int EX_rs 3 0 55(_ent (_out))))
				(_port(_int ULA_RES 3 0 56(_ent (_out))))
				(_port(_int Zero -1 0 57(_ent (_out))))
				(_port(_int val 4 0 58(_ent (_out))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 63(_ent (_out))))
				(_port(_int PCSrc -1 0 64(_ent (_out))))
				(_port(_int RegWrite -1 0 65(_ent (_out))))
				(_port(_int Reset -1 0 66(_ent (_out))))
				(_port(_int branch_instruction_address 6 0 67(_ent (_out))))
				(_port(_int write_data 6 0 68(_ent (_out))))
				(_port(_int write_register 7 0 69(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 87(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((Zero)(Zero))
			((val)(val))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst testbench_mips_01 0 105(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 30(_ent(_out))))
		(_port(_int EX_WB_CONTROL 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_jump_address 1 0 32(_ent(_out))))
		(_port(_int EX_rs 1 0 33(_ent(_out))))
		(_port(_int ULA_RES 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int val 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 75(_arch(_uni))))
		(_sig(_int PCSrc -1 0 76(_arch(_uni))))
		(_sig(_int RegWrite -1 0 77(_arch(_uni))))
		(_sig(_int Reset -1 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 8 0 79(_arch(_uni))))
		(_sig(_int write_data 8 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 81(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 9 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 8875          1561953399349 mips
(_unit VHDL(mips 0 27(mips 0 46))
	(_version vde)
	(_time 1561953399350 2019.07.01 00:56:39)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 5e5f595d02080a490c0d1a0406595e595d580a5857)
	(_ent
		(_time 1561932497950)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 3 0 52(_ent (_in))))
				(_port(_int MEM_CONTROL 4 0 53(_ent (_in))))
				(_port(_int WB_CONTROL 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int jump_address 6 0 56(_ent (_in))))
				(_port(_int next_instruction_address_ID 6 0 57(_ent (_in))))
				(_port(_int rd_address 7 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int rs 6 0 60(_ent (_in))))
				(_port(_int rt 6 0 61(_ent (_in))))
				(_port(_int rt_address 7 0 62(_ent (_in))))
				(_port(_int shamt 7 0 63(_ent (_in))))
				(_port(_int signal_extended 6 0 64(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 5 0 65(_ent (_out))))
				(_port(_int EX_WB_CONTROL 5 0 66(_ent (_out))))
				(_port(_int EX_jump_address 6 0 67(_ent (_out))))
				(_port(_int EX_rs 6 0 68(_ent (_out))))
				(_port(_int ULA_RES 6 0 69(_ent (_out))))
				(_port(_int Zero -1 0 70(_ent (_out))))
				(_port(_int val 7 0 71(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 76(_ent (_in))))
				(_port(_int Instruction 8 0 77(_ent (_in))))
				(_port(_int RegWrite -1 0 78(_ent (_in))))
				(_port(_int Reset -1 0 79(_ent (_in))))
				(_port(_int next_instruction_address 8 0 80(_ent (_in))))
				(_port(_int write_data 8 0 81(_ent (_in))))
				(_port(_int write_register 9 0 82(_ent (_in))))
				(_port(_int EX_CONTROL 10 0 83(_ent (_out))))
				(_port(_int MEM_CONTROL 11 0 84(_ent (_out))))
				(_port(_int WB_CONTROL 12 0 85(_ent (_out))))
				(_port(_int jump_address 8 0 86(_ent (_out))))
				(_port(_int next_instruction_address_ID 8 0 87(_ent (_out))))
				(_port(_int rd_address 9 0 88(_ent (_out))))
				(_port(_int rs 8 0 89(_ent (_out))))
				(_port(_int rt 8 0 90(_ent (_out))))
				(_port(_int rt_address 9 0 91(_ent (_out))))
				(_port(_int shamt 9 0 92(_ent (_out))))
				(_port(_int signal_extended 8 0 93(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 98(_ent (_in))))
				(_port(_int PCSrc -1 0 99(_ent (_in))))
				(_port(_int Reset -1 0 100(_ent (_in))))
				(_port(_int branch_instruction_address 13 0 101(_ent (_in))))
				(_port(_int Instruction 13 0 102(_ent (_out))))
				(_port(_int next_instruction_address 13 0 103(_ent (_out))))
			)
		)
	)
	(_inst U1 0 129(_comp execution)
		(_port
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(Clk))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(reset))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rt))
			((ULA_RES)(ULA_RES))
			((Zero)(Zero))
			((val)(val))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(_open))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 153(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 175(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(NET410))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_port(_int Zero -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 2 0 37(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 38(_ent(_out))))
		(_port(_int EX_jump_address 0 0 39(_ent(_out))))
		(_port(_int EX_rs 0 0 40(_ent(_out))))
		(_port(_int ULA_RES 0 0 41(_ent(_out))))
		(_port(_int val 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 82(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 84(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 85(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 101(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET410 -1 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 110(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1316 0 111(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 15 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 112(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 16 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 113(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS3297 17 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 114(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 18 0 114(_arch(_uni))))
		(_sig(_int BUS3355 18 0 115(_arch(_uni))))
		(_sig(_int BUS3363 17 0 116(_arch(_uni))))
		(_sig(_int BUS3389 17 0 117(_arch(_uni))))
		(_sig(_int BUS3517 17 0 118(_arch(_uni))))
		(_sig(_int BUS3532 18 0 119(_arch(_uni))))
		(_sig(_int BUS3540 17 0 120(_arch(_uni))))
		(_sig(_int EX_rt 17 0 121(_arch(_uni))))
		(_sig(_int Instruction 17 0 122(_arch(_uni))))
		(_sig(_int next_instruction_address 17 0 123(_arch(_uni))))
		(_prcs
			(line__189(_arch 0 0 189(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(14))(_sens(3)))))
			(line__192(_arch 1 0 192(_assignment(_alias((EX_rs)(EX_rt)))(_trgt(11))(_sens(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
I 000058 55 4704          1561953399372 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1561953399373 2019.07.01 00:56:39)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 6e6f346e6e3839796d6e7c353a686d696a68676838)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Reset -1 0 52(_ent (_in))))
				(_port(_int instruction_bus 2 0 53(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 54(_ent (_in))))
				(_port(_int Instruction 2 0 55(_ent (_out))))
				(_port(_int next_instruction_address 2 0 56(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 69(_ent (_in))))
				(_port(_int address_bus 4 0 70(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_port(_int input0 5 0 78(_ent (_in))))
				(_port(_int input1 5 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_port(_int output 5 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst PC_IF 0 116(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 124(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 132(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 6 0 87(_arch(_uni))))
		(_sig(_int address_bus 6 0 88(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 89(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 90(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 91(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000050 55 1141          1561953399397 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561953399398 2019.07.01 00:56:39)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 8d8cd783dfd98f9b868b99d48a8a8f8b888b8a8b84)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 12003         1561953399418 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561953399419 2019.07.01 00:56:39)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 9d9cc7929ccbca8acdcf8fc6c99b9e9a999b949bcb)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000050 55 2797          1561953399435 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561953399436 2019.07.01 00:56:39)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code bcbde6e8ebe8beaabaeea4e5bbbbbebab9babbbab5)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 9630          1561953399468 execution
(_unit VHDL(execution 0 26(execution 0 52))
	(_version vde)
	(_time 1561953399469 2019.07.01 00:56:39)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code dbda8d88818c8acd8b8ace808eddd2dd8ddd8eddde)
	(_ent
		(_time 1561936366516)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 9 0 85(_ent (_in))))
				(_port(_int RS_in 10 0 86(_ent (_in))))
				(_port(_int ULA_in 10 0 87(_ent (_in))))
				(_port(_int WB_CONTROL 11 0 88(_ent (_in))))
				(_port(_int branch_address_in 10 0 89(_ent (_in))))
				(_port(_int clk -1 0 90(_ent (_in))))
				(_port(_int jump_address_in 10 0 91(_ent (_in))))
				(_port(_int reset -1 0 92(_ent (_in))))
				(_port(_int val_res 12 0 93(_ent (_in))))
				(_port(_int zero_in -1 0 94(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 9 0 95(_ent (_out))))
				(_port(_int EX_WB_CONTROL 11 0 96(_ent (_out))))
				(_port(_int EX_branch_address 10 0 97(_ent (_out))))
				(_port(_int EX_jump_address 10 0 98(_ent (_out))))
				(_port(_int EX_rs 10 0 99(_ent (_out))))
				(_port(_int ULA_RES 10 0 100(_ent (_out))))
				(_port(_int val 12 0 101(_ent (_out))))
				(_port(_int zero -1 0 102(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 77(_ent (_in))))
				(_port(_int ULAop2 -1 0 78(_ent (_in))))
				(_port(_int instruction 7 0 79(_ent (_in))))
				(_port(_int ulaSelection 8 0 80(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 58(_ent (_in))))
				(_port(_int B 5 0 59(_ent (_in))))
				(_port(_int resultado 5 0 60(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 13 0 118(_ent (_in))))
				(_port(_int Out1 13 0 119(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 107(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 110(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 17 0 110(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 111(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 18 0 111(_ent (_in))))
				(_port(_int selection -1 0 112(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 113(_array -1((_dto c 2 i 0)))))
				(_port(_int output 19 0 113(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 68(_array -1((_dto c 3 i 0)))))
				(_port(_int A 17 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 69(_array -1((_dto c 4 i 0)))))
				(_port(_int B 18 0 69(_ent (_in))))
				(_port(_int selection 6 0 70(_ent (_in))))
				(_port(_int Zero -1 0 71(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 72(_array -1((_dto c 5 i 0)))))
				(_port(_int output 19 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 143(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(BUS3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL(5))(EX_MEM_CONTROL(1)))
			((EX_MEM_CONTROL(4))(EX_MEM_CONTROL(0)))
			((EX_MEM_CONTROL(3))(DANGLING_U1_EX_MEM_CONTROL_3))
			((EX_MEM_CONTROL(2))(DANGLING_U1_EX_MEM_CONTROL_2))
			((EX_MEM_CONTROL(1))(DANGLING_U1_EX_MEM_CONTROL_1))
			((EX_MEM_CONTROL(0))(DANGLING_U1_EX_MEM_CONTROL_0))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U2 0 170(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(31)))
			((instruction(4))(signal_extended(30)))
			((instruction(3))(signal_extended(29)))
			((instruction(2))(signal_extended(28)))
			((instruction(1))(signal_extended(27)))
			((instruction(0))(signal_extended(26)))
			((ulaSelection)(BUS3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 183(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 190(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 196(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rs(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 207(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 218(_comp ALU)
		(_port
			((A)(rt(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(BUS3665))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 2 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_branch_address 3 0 44(_ent(_out))))
		(_port(_int EX_jump_address 3 0 45(_ent(_out))))
		(_port(_int EX_rs 3 0 46(_ent(_out))))
		(_port(_int ULA_RES 3 0 47(_ent(_out))))
		(_port(_int val 4 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 79(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 86(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 118(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 125(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 126(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 14 0 126(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 127(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2593 15 0 127(_arch(_uni))))
		(_sig(_int BUS3590 15 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 129(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3665 16 0 129(_arch(_uni))))
		(_sig(_int BUS4096 15 0 130(_arch(_uni))))
		(_sig(_int BUS544 15 0 131(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_3 -1 0 134(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_2 -1 0 135(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_1 -1 0 136(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_0 -1 0 137(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 6 -1)
)
I 000053 55 3559          1561953399505 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1561953399506 2019.07.01 00:56:39)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code fbfaababffacfaecf9fee9a1fcfda8feadfcfefdae)
	(_ent
		(_time 1561910390540)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000054 55 4233          1561953399540 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1561953399541 2019.07.01 00:56:39)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 1a1a4c1d4e4d490c164c09414f1c1f1d181f4c1c1c)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000055 55 1487          1561953399572 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1561953399573 2019.07.01 00:56:39)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 3939693c356f6e2e3f6b2b636d3f6c3f3a3f313c6f)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 871           1561953399598 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1561953399599 2019.07.01 00:56:39)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 58580f5b590f0b4e0d0b49025a5d0e5e5d5f505f5c)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000059 55 955           1561953399629 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 35))
	(_version vde)
	(_time 1561953399630 2019.07.01 00:56:39)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 78792579252e2f6f7e796a232c7e7b7f7c7e717e2e)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 901           1561953399654 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561953399655 2019.07.01 00:56:39)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 8787d38983d1d391858897ddd58087818480878184)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000052 55 889           1561953399685 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1561953399686 2019.07.01 00:56:39)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code a7a6f2f0f3f1f6b2f0a6b4fda0a1f2a0a3a0a5a1f1)
	(_ent
		(_time 1561948540250)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(2))(2(5))(2(4))(2(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000046 55 731           1561953399715 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1561953399716 2019.07.01 00:56:39)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code c6c79393c49196d0c2c5d49c96c0c2c0c2c0c3c1c4)
	(_ent
		(_time 1561881166463)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000054 55 1083          1561953399745 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1561953399746 2019.07.01 00:56:39)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code e5e4e5b7e5b2e2f2e3e2fcbeb4e3b6e3e0e2ede3e4)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000044 55 2059          1561953399771 ALU
(_unit VHDL(alu 0 26(alu 0 39))
	(_version vde)
	(_time 1561953399772 2019.07.01 00:56:39)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 04055002535255120604475f500205025703010205)
	(_ent
		(_time 1561952821032)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_port(_int Zero -2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 35(_array -2((_dto c 5 i 0)))))
		(_port(_int output 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 42(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 4 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 43(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 5 0 43(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_trgt(5))(_sens(0)(1)(2)))))
			(line__61(_arch 1 0 61(_assignment(_trgt(4))(_sens(2)(5(_range 8))(5(_range 9))(5(_range 10))(5(_range 11))(5(_range 12))(5(_object 0))(5(_range 13))(5(_range 14)))(_read(5(_range 15))(5(_range 16))(5(_range 17))(5(_range 18))(5(_range 19))(5(_object 0))(5(_range 20))(5(_range 21))))))
			(line__71(_arch 2 0 71(_assignment(_trgt(3))(_sens(5(_range 22))(6))(_read(5(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . ALU 24 -1)
)
V 000051 55 691           1561953399811 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1561953399812 2019.07.01 00:56:39)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 3333653638646e2534352769313536353534373031)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
I 000051 55 1928          1561953405468 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 33))
	(_version vde)
	(_time 1561953405469 2019.07.01 00:56:45)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 4b444a48111f495d1c1f5e114e4e1d4c494d4e4d4c)
	(_ent
		(_time 1561936272090)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int zero_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 18(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 20(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 21(_ent(_out))))
		(_port(_int EX_branch_address 2 0 23(_ent(_out))))
		(_port(_int EX_jump_address 2 0 24(_ent(_out))))
		(_port(_int ULA_RES 2 0 25(_ent(_out))))
		(_port(_int zero -1 0 26(_ent(_out))))
		(_port(_int EX_rs 2 0 28(_ent(_out))))
		(_port(_int val 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(10)(11)(12)(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000053 55 4609          1561953411384 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 39))
	(_version vde)
	(_time 1561953411385 2019.07.01 00:56:51)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 5e080f5d020809495c584b045b585f5b08580a5857)
	(_ent
		(_time 1561933065270)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 45(_ent (_in))))
				(_port(_int PCSrc -1 0 46(_ent (_in))))
				(_port(_int RegWrite -1 0 47(_ent (_in))))
				(_port(_int Reset -1 0 48(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 49(_ent (_in))))
				(_port(_int write_data 3 0 50(_ent (_in))))
				(_port(_int write_register 4 0 51(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 5 0 52(_ent (_out))))
				(_port(_int EX_WB_CONTROL 5 0 53(_ent (_out))))
				(_port(_int EX_jump_address 3 0 54(_ent (_out))))
				(_port(_int EX_rs 3 0 55(_ent (_out))))
				(_port(_int ULA_RES 3 0 56(_ent (_out))))
				(_port(_int Zero -1 0 57(_ent (_out))))
				(_port(_int val 4 0 58(_ent (_out))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 63(_ent (_out))))
				(_port(_int PCSrc -1 0 64(_ent (_out))))
				(_port(_int RegWrite -1 0 65(_ent (_out))))
				(_port(_int Reset -1 0 66(_ent (_out))))
				(_port(_int branch_instruction_address 6 0 67(_ent (_out))))
				(_port(_int write_data 6 0 68(_ent (_out))))
				(_port(_int write_register 7 0 69(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 87(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((Zero)(Zero))
			((val)(val))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst testbench_mips_01 0 105(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 30(_ent(_out))))
		(_port(_int EX_WB_CONTROL 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_jump_address 1 0 32(_ent(_out))))
		(_port(_int EX_rs 1 0 33(_ent(_out))))
		(_port(_int ULA_RES 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int val 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 75(_arch(_uni))))
		(_sig(_int PCSrc -1 0 76(_arch(_uni))))
		(_sig(_int RegWrite -1 0 77(_arch(_uni))))
		(_sig(_int Reset -1 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 8 0 79(_arch(_uni))))
		(_sig(_int write_data 8 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 81(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 9 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 8875          1561953411392 mips
(_unit VHDL(mips 0 27(mips 0 46))
	(_version vde)
	(_time 1561953411393 2019.07.01 00:56:51)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 6d3a6b6d303b397a3f3e2937356a6d6a6e6b396b64)
	(_ent
		(_time 1561932497950)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 3 0 52(_ent (_in))))
				(_port(_int MEM_CONTROL 4 0 53(_ent (_in))))
				(_port(_int WB_CONTROL 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int jump_address 6 0 56(_ent (_in))))
				(_port(_int next_instruction_address_ID 6 0 57(_ent (_in))))
				(_port(_int rd_address 7 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int rs 6 0 60(_ent (_in))))
				(_port(_int rt 6 0 61(_ent (_in))))
				(_port(_int rt_address 7 0 62(_ent (_in))))
				(_port(_int shamt 7 0 63(_ent (_in))))
				(_port(_int signal_extended 6 0 64(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 5 0 65(_ent (_out))))
				(_port(_int EX_WB_CONTROL 5 0 66(_ent (_out))))
				(_port(_int EX_jump_address 6 0 67(_ent (_out))))
				(_port(_int EX_rs 6 0 68(_ent (_out))))
				(_port(_int ULA_RES 6 0 69(_ent (_out))))
				(_port(_int Zero -1 0 70(_ent (_out))))
				(_port(_int val 7 0 71(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 76(_ent (_in))))
				(_port(_int Instruction 8 0 77(_ent (_in))))
				(_port(_int RegWrite -1 0 78(_ent (_in))))
				(_port(_int Reset -1 0 79(_ent (_in))))
				(_port(_int next_instruction_address 8 0 80(_ent (_in))))
				(_port(_int write_data 8 0 81(_ent (_in))))
				(_port(_int write_register 9 0 82(_ent (_in))))
				(_port(_int EX_CONTROL 10 0 83(_ent (_out))))
				(_port(_int MEM_CONTROL 11 0 84(_ent (_out))))
				(_port(_int WB_CONTROL 12 0 85(_ent (_out))))
				(_port(_int jump_address 8 0 86(_ent (_out))))
				(_port(_int next_instruction_address_ID 8 0 87(_ent (_out))))
				(_port(_int rd_address 9 0 88(_ent (_out))))
				(_port(_int rs 8 0 89(_ent (_out))))
				(_port(_int rt 8 0 90(_ent (_out))))
				(_port(_int rt_address 9 0 91(_ent (_out))))
				(_port(_int shamt 9 0 92(_ent (_out))))
				(_port(_int signal_extended 8 0 93(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 98(_ent (_in))))
				(_port(_int PCSrc -1 0 99(_ent (_in))))
				(_port(_int Reset -1 0 100(_ent (_in))))
				(_port(_int branch_instruction_address 13 0 101(_ent (_in))))
				(_port(_int Instruction 13 0 102(_ent (_out))))
				(_port(_int next_instruction_address 13 0 103(_ent (_out))))
			)
		)
	)
	(_inst U1 0 129(_comp execution)
		(_port
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(Clk))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(reset))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rt))
			((ULA_RES)(ULA_RES))
			((Zero)(Zero))
			((val)(val))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(_open))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 153(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 175(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(NET410))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_port(_int Zero -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 2 0 37(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 38(_ent(_out))))
		(_port(_int EX_jump_address 0 0 39(_ent(_out))))
		(_port(_int EX_rs 0 0 40(_ent(_out))))
		(_port(_int ULA_RES 0 0 41(_ent(_out))))
		(_port(_int val 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 82(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 84(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 85(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 101(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET410 -1 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 110(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1316 0 111(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 15 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 112(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 16 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 113(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS3297 17 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 114(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 18 0 114(_arch(_uni))))
		(_sig(_int BUS3355 18 0 115(_arch(_uni))))
		(_sig(_int BUS3363 17 0 116(_arch(_uni))))
		(_sig(_int BUS3389 17 0 117(_arch(_uni))))
		(_sig(_int BUS3517 17 0 118(_arch(_uni))))
		(_sig(_int BUS3532 18 0 119(_arch(_uni))))
		(_sig(_int BUS3540 17 0 120(_arch(_uni))))
		(_sig(_int EX_rt 17 0 121(_arch(_uni))))
		(_sig(_int Instruction 17 0 122(_arch(_uni))))
		(_sig(_int next_instruction_address 17 0 123(_arch(_uni))))
		(_prcs
			(line__189(_arch 0 0 189(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(14))(_sens(3)))))
			(line__192(_arch 1 0 192(_assignment(_alias((EX_rs)(EX_rt)))(_trgt(11))(_sens(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
I 000058 55 4704          1561953411415 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1561953411416 2019.07.01 00:56:51)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 7d2a267c7c2b2a6a7e7d6f26297b7e7a797b747b2b)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Reset -1 0 52(_ent (_in))))
				(_port(_int instruction_bus 2 0 53(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 54(_ent (_in))))
				(_port(_int Instruction 2 0 55(_ent (_out))))
				(_port(_int next_instruction_address 2 0 56(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 69(_ent (_in))))
				(_port(_int address_bus 4 0 70(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_port(_int input0 5 0 78(_ent (_in))))
				(_port(_int input1 5 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_port(_int output 5 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst PC_IF 0 116(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 124(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 132(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 6 0 87(_arch(_uni))))
		(_sig(_int address_bus 6 0 88(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 89(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 90(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 91(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000050 55 1141          1561953411442 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561953411443 2019.07.01 00:56:51)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 9ccbc793c9c89e8a979a88c59b9b9e9a999a9b9a95)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 12003         1561953411461 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561953411462 2019.07.01 00:56:51)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code acfbf7fbaafafbbbfcfebef7f8aaafaba8aaa5aafa)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000050 55 2797          1561953411479 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561953411480 2019.07.01 00:56:51)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code bbece0efedefb9adbde9a3e2bcbcb9bdbebdbcbdb2)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 9630          1561953411507 execution
(_unit VHDL(execution 0 26(execution 0 52))
	(_version vde)
	(_time 1561953411508 2019.07.01 00:56:51)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code db8c8c88818c8acd8b8ace808eddd2dd8ddd8eddde)
	(_ent
		(_time 1561936366516)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 9 0 85(_ent (_in))))
				(_port(_int RS_in 10 0 86(_ent (_in))))
				(_port(_int ULA_in 10 0 87(_ent (_in))))
				(_port(_int WB_CONTROL 11 0 88(_ent (_in))))
				(_port(_int branch_address_in 10 0 89(_ent (_in))))
				(_port(_int clk -1 0 90(_ent (_in))))
				(_port(_int jump_address_in 10 0 91(_ent (_in))))
				(_port(_int reset -1 0 92(_ent (_in))))
				(_port(_int val_res 12 0 93(_ent (_in))))
				(_port(_int zero_in -1 0 94(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 9 0 95(_ent (_out))))
				(_port(_int EX_WB_CONTROL 11 0 96(_ent (_out))))
				(_port(_int EX_branch_address 10 0 97(_ent (_out))))
				(_port(_int EX_jump_address 10 0 98(_ent (_out))))
				(_port(_int EX_rs 10 0 99(_ent (_out))))
				(_port(_int ULA_RES 10 0 100(_ent (_out))))
				(_port(_int val 12 0 101(_ent (_out))))
				(_port(_int zero -1 0 102(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 77(_ent (_in))))
				(_port(_int ULAop2 -1 0 78(_ent (_in))))
				(_port(_int instruction 7 0 79(_ent (_in))))
				(_port(_int ulaSelection 8 0 80(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 58(_ent (_in))))
				(_port(_int B 5 0 59(_ent (_in))))
				(_port(_int resultado 5 0 60(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 13 0 118(_ent (_in))))
				(_port(_int Out1 13 0 119(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 107(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 110(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 17 0 110(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 111(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 18 0 111(_ent (_in))))
				(_port(_int selection -1 0 112(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 113(_array -1((_dto c 2 i 0)))))
				(_port(_int output 19 0 113(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 68(_array -1((_dto c 3 i 0)))))
				(_port(_int A 17 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 69(_array -1((_dto c 4 i 0)))))
				(_port(_int B 18 0 69(_ent (_in))))
				(_port(_int selection 6 0 70(_ent (_in))))
				(_port(_int Zero -1 0 71(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 72(_array -1((_dto c 5 i 0)))))
				(_port(_int output 19 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 143(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(BUS3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL(5))(EX_MEM_CONTROL(1)))
			((EX_MEM_CONTROL(4))(EX_MEM_CONTROL(0)))
			((EX_MEM_CONTROL(3))(DANGLING_U1_EX_MEM_CONTROL_3))
			((EX_MEM_CONTROL(2))(DANGLING_U1_EX_MEM_CONTROL_2))
			((EX_MEM_CONTROL(1))(DANGLING_U1_EX_MEM_CONTROL_1))
			((EX_MEM_CONTROL(0))(DANGLING_U1_EX_MEM_CONTROL_0))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U2 0 170(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(31)))
			((instruction(4))(signal_extended(30)))
			((instruction(3))(signal_extended(29)))
			((instruction(2))(signal_extended(28)))
			((instruction(1))(signal_extended(27)))
			((instruction(0))(signal_extended(26)))
			((ulaSelection)(BUS3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 183(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 190(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 196(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rs(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 207(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 218(_comp ALU)
		(_port
			((A)(rt(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(BUS3665))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 2 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_branch_address 3 0 44(_ent(_out))))
		(_port(_int EX_jump_address 3 0 45(_ent(_out))))
		(_port(_int EX_rs 3 0 46(_ent(_out))))
		(_port(_int ULA_RES 3 0 47(_ent(_out))))
		(_port(_int val 4 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 79(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 86(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 118(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 125(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 126(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 14 0 126(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 127(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2593 15 0 127(_arch(_uni))))
		(_sig(_int BUS3590 15 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 129(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3665 16 0 129(_arch(_uni))))
		(_sig(_int BUS4096 15 0 130(_arch(_uni))))
		(_sig(_int BUS544 15 0 131(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_3 -1 0 134(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_2 -1 0 135(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_1 -1 0 136(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_0 -1 0 137(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 6 -1)
)
I 000051 55 1928          1561953411527 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 33))
	(_version vde)
	(_time 1561953411528 2019.07.01 00:56:51)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code eabdbdb8b3bee8fcbdbeffb0efefbcede8ecefeced)
	(_ent
		(_time 1561936272090)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int zero_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 18(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 20(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 21(_ent(_out))))
		(_port(_int EX_branch_address 2 0 23(_ent(_out))))
		(_port(_int EX_jump_address 2 0 24(_ent(_out))))
		(_port(_int ULA_RES 2 0 25(_ent(_out))))
		(_port(_int zero -1 0 26(_ent(_out))))
		(_port(_int EX_rs 2 0 28(_ent(_out))))
		(_port(_int val 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(10)(11)(12)(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000053 55 3559          1561953411554 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1561953411555 2019.07.01 00:56:51)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 0a5d5a0c0d5d0b1d080f18500d0c590f5c0d0f0c5f)
	(_ent
		(_time 1561910390540)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000054 55 4233          1561953411585 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1561953411586 2019.07.01 00:56:51)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 297f782d257e7a3f257f3a727c2f2c2e2b2c7f2f2f)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000055 55 1487          1561953411613 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1561953411614 2019.07.01 00:56:51)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 481e1f4a451e1f5f4e1a5a121c4e1d4e4b4e404d1e)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000054 55 871           1561953411637 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1561953411638 2019.07.01 00:56:51)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 580e085b590f0b4e0d0b49025a5d0e5e5d5f505f5c)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000059 55 955           1561953411654 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 35))
	(_version vde)
	(_time 1561953411655 2019.07.01 00:56:51)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 67303d67353130706166753c3361646063616e6131)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000043 55 901           1561953411673 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561953411674 2019.07.01 00:56:51)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 87d1d48983d1d391858897ddd58087818480878184)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000052 55 889           1561953411696 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1561953411697 2019.07.01 00:56:51)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code 96c1c499c3c0c783c19785cc9190c39192919490c0)
	(_ent
		(_time 1561948540250)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(2))(2(5))(2(4))(2(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000046 55 731           1561953411719 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1561953411720 2019.07.01 00:56:51)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code b5e2e7e1b4e2e5a3b1b6a7efe5b3b1b3b1b3b0b2b7)
	(_ent
		(_time 1561881166463)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000054 55 1083          1561953411741 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1561953411742 2019.07.01 00:56:51)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code c592c291c592c2d2c3c2dc9e94c396c3c0c2cdc3c4)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000044 55 2059          1561953411760 ALU
(_unit VHDL(alu 0 26(alu 0 39))
	(_version vde)
	(_time 1561953411761 2019.07.01 00:56:51)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code d5828787838384c3d7d5968e81d3d4d386d2d0d3d4)
	(_ent
		(_time 1561952821032)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_port(_int Zero -2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 35(_array -2((_dto c 5 i 0)))))
		(_port(_int output 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 42(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 4 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 43(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 5 0 43(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_trgt(5))(_sens(0)(1)(2)))))
			(line__61(_arch 1 0 61(_assignment(_trgt(4))(_sens(2)(5(_range 8))(5(_range 9))(5(_range 10))(5(_range 11))(5(_range 12))(5(_object 0))(5(_range 13))(5(_range 14)))(_read(5(_range 15))(5(_range 16))(5(_range 17))(5(_range 18))(5(_range 19))(5(_object 0))(5(_range 20))(5(_range 21))))))
			(line__71(_arch 2 0 71(_assignment(_trgt(3))(_sens(5(_range 22))(6))(_read(5(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . ALU 24 -1)
)
V 000051 55 691           1561953411797 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1561953411798 2019.07.01 00:56:51)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 04525302085359120302105e060201020203000706)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
I 000045 55 8885          1561953901037 mips
(_unit VHDL(mips 0 27(mips 0 46))
	(_version vde)
	(_time 1561953901038 2019.07.01 01:05:01)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 16124611194042014445524c4e111611151042101f)
	(_ent
		(_time 1561932497950)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 3 0 52(_ent (_in))))
				(_port(_int MEM_CONTROL 4 0 53(_ent (_in))))
				(_port(_int WB_CONTROL 5 0 54(_ent (_in))))
				(_port(_int clk -1 0 55(_ent (_in))))
				(_port(_int jump_address 6 0 56(_ent (_in))))
				(_port(_int next_instruction_address_ID 6 0 57(_ent (_in))))
				(_port(_int rd_address 7 0 58(_ent (_in))))
				(_port(_int reset -1 0 59(_ent (_in))))
				(_port(_int rs 6 0 60(_ent (_in))))
				(_port(_int rt 6 0 61(_ent (_in))))
				(_port(_int rt_address 7 0 62(_ent (_in))))
				(_port(_int shamt 7 0 63(_ent (_in))))
				(_port(_int signal_extended 6 0 64(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 5 0 65(_ent (_out))))
				(_port(_int EX_WB_CONTROL 5 0 66(_ent (_out))))
				(_port(_int EX_jump_address 6 0 67(_ent (_out))))
				(_port(_int EX_rs 6 0 68(_ent (_out))))
				(_port(_int ULA_RES 6 0 69(_ent (_out))))
				(_port(_int Zero -1 0 70(_ent (_out))))
				(_port(_int val 7 0 71(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 76(_ent (_in))))
				(_port(_int Instruction 8 0 77(_ent (_in))))
				(_port(_int RegWrite -1 0 78(_ent (_in))))
				(_port(_int Reset -1 0 79(_ent (_in))))
				(_port(_int next_instruction_address 8 0 80(_ent (_in))))
				(_port(_int write_data 8 0 81(_ent (_in))))
				(_port(_int write_register 9 0 82(_ent (_in))))
				(_port(_int EX_CONTROL 10 0 83(_ent (_out))))
				(_port(_int MEM_CONTROL 11 0 84(_ent (_out))))
				(_port(_int WB_CONTROL 12 0 85(_ent (_out))))
				(_port(_int jump_address 8 0 86(_ent (_out))))
				(_port(_int next_instruction_address_ID 8 0 87(_ent (_out))))
				(_port(_int rd_address 9 0 88(_ent (_out))))
				(_port(_int rs 8 0 89(_ent (_out))))
				(_port(_int rt 8 0 90(_ent (_out))))
				(_port(_int rt_address 9 0 91(_ent (_out))))
				(_port(_int shamt 9 0 92(_ent (_out))))
				(_port(_int signal_extended 8 0 93(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 98(_ent (_in))))
				(_port(_int PCSrc -1 0 99(_ent (_in))))
				(_port(_int Reset -1 0 100(_ent (_in))))
				(_port(_int branch_instruction_address 13 0 101(_ent (_in))))
				(_port(_int Instruction 13 0 102(_ent (_out))))
				(_port(_int next_instruction_address 13 0 103(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 129(_comp execution)
		(_port
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(Clk))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(reset))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rt))
			((ULA_RES)(ULA_RES))
			((Zero)(Zero))
			((val)(val))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(_open))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 153(_comp instruction_decode)
		(_port
			((Clk)(Clk))
			((Instruction)(Instruction))
			((RegWrite)(RegWrite))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 175(_comp instruction_fetch)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((Reset)(NET410))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_port(_int Zero -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 2 0 37(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 38(_ent(_out))))
		(_port(_int EX_jump_address 0 0 39(_ent(_out))))
		(_port(_int EX_rs 0 0 40(_ent(_out))))
		(_port(_int ULA_RES 0 0 41(_ent(_out))))
		(_port(_int val 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 53(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 77(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 82(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 83(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 84(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 85(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 101(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET410 -1 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 110(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 14 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1316 0 111(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 15 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 112(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 16 0 112(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 113(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS3297 17 0 113(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 114(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 18 0 114(_arch(_uni))))
		(_sig(_int BUS3355 18 0 115(_arch(_uni))))
		(_sig(_int BUS3363 17 0 116(_arch(_uni))))
		(_sig(_int BUS3389 17 0 117(_arch(_uni))))
		(_sig(_int BUS3517 17 0 118(_arch(_uni))))
		(_sig(_int BUS3532 18 0 119(_arch(_uni))))
		(_sig(_int BUS3540 17 0 120(_arch(_uni))))
		(_sig(_int EX_rt 17 0 121(_arch(_uni))))
		(_sig(_int Instruction 17 0 122(_arch(_uni))))
		(_sig(_int next_instruction_address 17 0 123(_arch(_uni))))
		(_prcs
			(line__189(_arch 0 0 189(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(14))(_sens(3)))))
			(line__192(_arch 1 0 192(_assignment(_alias((EX_rs)(EX_rt)))(_trgt(11))(_sens(26)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 2 -1)
)
I 000054 55 960           1561954186616 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 36))
	(_version vde)
	(_time 1561954186617 2019.07.01 01:09:46)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code a0a1a2f7a5f7a0b6f7a4b2fbf8a5f6a6a1a6a3a6a3)
	(_ent
		(_time 1561954186613)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 27(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_jump_address 1 0 29(_ent(_in))))
		(_port(_int EX_rs 1 0 30(_ent(_in))))
		(_port(_int ULA_RES 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int val 2 0 32(_ent(_in))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000054 55 960           1561954193878 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 36))
	(_version vde)
	(_time 1561954193879 2019.07.01 01:09:53)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code 020d050405550214550610595a0754040304010401)
	(_ent
		(_time 1561954186612)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 27(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 27(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_jump_address 1 0 29(_ent(_in))))
		(_port(_int EX_rs 1 0 30(_ent(_in))))
		(_port(_int ULA_RES 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int val 2 0 32(_ent(_in))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 772           1561955279481 write_back
(_unit VHDL(write_back 0 24(write_back 0 34))
	(_version vde)
	(_time 1561955279482 2019.07.01 01:27:59)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code 9b9ecf95cbccc68c9e9c8ec29c9d999d9a9d989dc9)
	(_ent
		(_time 1561955279476)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 772           1561955285728 write_back
(_unit VHDL(write_back 0 24(write_back 0 34))
	(_version vde)
	(_time 1561955285729 2019.07.01 01:28:05)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code 05060702025258120002105c020307030403060357)
	(_ent
		(_time 1561955279475)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000055 55 1487          1561955912863 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1561955912864 2019.07.01 01:38:32)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code ca99c89f9e9c9dddcc98d8909ecc9fccc9ccc2cf9c)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000053 55 4609          1561955912909 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 39))
	(_version vde)
	(_time 1561955912910 2019.07.01 01:38:32)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code f9aafca9f9afaeeefbffeca3fcfff8fcafffadfff0)
	(_ent
		(_time 1561933065270)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 45(_ent (_in))))
				(_port(_int PCSrc -1 0 46(_ent (_in))))
				(_port(_int RegWrite -1 0 47(_ent (_in))))
				(_port(_int Reset -1 0 48(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 49(_ent (_in))))
				(_port(_int write_data 3 0 50(_ent (_in))))
				(_port(_int write_register 4 0 51(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 5 0 52(_ent (_out))))
				(_port(_int EX_WB_CONTROL 5 0 53(_ent (_out))))
				(_port(_int EX_jump_address 3 0 54(_ent (_out))))
				(_port(_int EX_rs 3 0 55(_ent (_out))))
				(_port(_int ULA_RES 3 0 56(_ent (_out))))
				(_port(_int Zero -1 0 57(_ent (_out))))
				(_port(_int val 4 0 58(_ent (_out))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 63(_ent (_out))))
				(_port(_int PCSrc -1 0 64(_ent (_out))))
				(_port(_int RegWrite -1 0 65(_ent (_out))))
				(_port(_int Reset -1 0 66(_ent (_out))))
				(_port(_int branch_instruction_address 6 0 67(_ent (_out))))
				(_port(_int write_data 6 0 68(_ent (_out))))
				(_port(_int write_register 7 0 69(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 87(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((Zero)(Zero))
			((val)(val))
		)
		(_use(_ent . mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst testbench_mips_01 0 105(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 30(_ent(_out))))
		(_port(_int EX_WB_CONTROL 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_jump_address 1 0 32(_ent(_out))))
		(_port(_int EX_rs 1 0 33(_ent(_out))))
		(_port(_int ULA_RES 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int val 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 75(_arch(_uni))))
		(_sig(_int PCSrc -1 0 76(_arch(_uni))))
		(_sig(_int RegWrite -1 0 77(_arch(_uni))))
		(_sig(_int Reset -1 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 8 0 79(_arch(_uni))))
		(_sig(_int write_data 8 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 81(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 9 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 13166         1561955912926 mips
(_unit VHDL(mips 0 27(mips 0 36))
	(_version vde)
	(_time 1561955912927 2019.07.01 01:38:32)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 095b5a0f095f5d1e0a0e5d0e1052580e0a0f5d0f000e09)
	(_ent
		(_time 1561955912919)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 1 0 42(_ent (_in))))
				(_port(_int MEM_CONTROL 2 0 43(_ent (_in))))
				(_port(_int WB_CONTROL 3 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int jump_address 4 0 46(_ent (_in))))
				(_port(_int next_instruction_address_ID 4 0 47(_ent (_in))))
				(_port(_int rd_address 5 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int rs 4 0 50(_ent (_in))))
				(_port(_int rt 4 0 51(_ent (_in))))
				(_port(_int rt_address 5 0 52(_ent (_in))))
				(_port(_int shamt 5 0 53(_ent (_in))))
				(_port(_int signal_extended 4 0 54(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 55(_ent (_out))))
				(_port(_int EX_WB_CONTROL 3 0 56(_ent (_out))))
				(_port(_int EX_branch_address 4 0 57(_ent (_out))))
				(_port(_int EX_jump_address 4 0 58(_ent (_out))))
				(_port(_int EX_rs 4 0 59(_ent (_out))))
				(_port(_int ULA_RES 4 0 60(_ent (_out))))
				(_port(_int Zero -1 0 61(_ent (_out))))
				(_port(_int val 5 0 62(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int BUS2335 6 0 67(_ent (_in))))
				(_port(_int BUS6149 7 0 68(_ent (_in))))
				(_port(_int Instruction 6 0 69(_ent (_in))))
				(_port(_int NET138 -1 0 70(_ent (_in))))
				(_port(_int NET6046 -1 0 71(_ent (_in))))
				(_port(_int Reset -1 0 72(_ent (_in))))
				(_port(_int next_instruction_address 6 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 8 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 9 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 10 0 76(_ent (_out))))
				(_port(_int jump_address 6 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 6 0 78(_ent (_out))))
				(_port(_int rd_address 11 0 79(_ent (_out))))
				(_port(_int rs 6 0 80(_ent (_out))))
				(_port(_int rt 6 0 81(_ent (_out))))
				(_port(_int rt_address 11 0 82(_ent (_out))))
				(_port(_int shamt 11 0 83(_ent (_out))))
				(_port(_int signal_extended 6 0 84(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int NET138 -1 0 89(_ent (_in))))
				(_port(_int PCSrc -1 0 90(_ent (_in))))
				(_port(_int Reset -1 0 91(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 92(_ent (_in))))
				(_port(_int Instruction 12 0 93(_ent (_out))))
				(_port(_int next_instruction_address 12 0 94(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 99(_ent (_in))))
				(_port(_int EX_WB_CONTROL 13 0 100(_ent (_in))))
				(_port(_int EX_branch_address 14 0 101(_ent (_in))))
				(_port(_int EX_jump_address 14 0 102(_ent (_in))))
				(_port(_int EX_rs 14 0 103(_ent (_in))))
				(_port(_int ULA_RES 14 0 104(_ent (_in))))
				(_port(_int Zero -1 0 105(_ent (_in))))
				(_port(_int clk -1 0 106(_ent (_in))))
				(_port(_int reset -1 0 107(_ent (_in))))
				(_port(_int val 15 0 108(_ent (_in))))
				(_port(_int M_DATA 14 0 109(_ent (_out))))
				(_port(_int M_ULA_RES 14 0 110(_ent (_out))))
				(_port(_int M_WB_CONTROL 13 0 111(_ent (_out))))
				(_port(_int write_register 15 0 112(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 16 0 117(_ent (_in))))
				(_port(_int M_ULA_RES 16 0 118(_ent (_in))))
				(_port(_int M_WB_CONTROL 17 0 119(_ent (_in))))
				(_port(_int clk -1 0 120(_ent (_in))))
				(_port(_int reset -1 0 121(_ent (_in))))
				(_port(_int write_register 18 0 122(_ent (_in))))
				(_port(_int M_write_register 18 0 123(_ent (_out))))
				(_port(_int RegWrite -1 0 124(_ent (_out))))
				(_port(_int WB_DATA 16 0 125(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 171(_comp execution)
		(_port
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(NET138))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(NET410))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((val)(BUS5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 196(_comp instruction_decode)
		(_port
			((BUS2335)(BUS2335))
			((BUS6149)(BUS6149))
			((Instruction)(Instruction))
			((NET138)(NET138))
			((NET6046)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_implicit)
			(_port
				((BUS2335)(BUS2335))
				((BUS6149)(BUS6149))
				((Instruction)(Instruction))
				((NET138)(NET138))
				((NET6046)(NET6046))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 218(_comp instruction_fetch)
		(_port
			((NET138)(NET138))
			((PCSrc)(PCSrc))
			((Reset)(NET410))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_implicit)
			(_port
				((NET138)(NET138))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
			)
		)
	)
	(_inst memory_access_01 0 228(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((val)(BUS5239))
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
		)
		(_use(_implicit)
			(_port
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((val)(val))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 245(_comp write_back)
		(_port
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register(4))(Dangling_Input_Signal))
			((write_register(3))(Dangling_Input_Signal))
			((write_register(2))(Dangling_Input_Signal))
			((write_register(1))(Dangling_Input_Signal))
			((write_register(0))(Dangling_Input_Signal))
			((M_write_register(4))(BUS6149(7)))
			((M_write_register(3))(BUS6149(6)))
			((M_write_register(2))(BUS6149(5)))
			((M_write_register(1))(BUS6149(4)))
			((M_write_register(0))(BUS6149(3)))
			((RegWrite)(NET6046))
			((WB_DATA)(BUS2335))
		)
		(_use(_implicit)
			(_port
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((clk)(clk))
				((reset)(reset))
				((write_register)(write_register))
				((M_write_register)(M_write_register))
				((RegWrite)(RegWrite))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 68(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 74(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 75(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 76(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 92(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 99(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 101(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 108(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 117(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 122(_array -1((_dto i 4 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 130(_arch((i 4)))))
		(_sig(_int NET138 -1 0 134(_arch(_uni))))
		(_sig(_int NET410 -1 0 135(_arch(_uni))))
		(_sig(_int NET5251 -1 0 136(_arch(_uni))))
		(_sig(_int NET6046 -1 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 138(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2335 19 0 138(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 139(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 20 0 139(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 140(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 21 0 140(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 141(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 22 0 141(_arch(_uni))))
		(_sig(_int BUS3297 19 0 142(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1334 0 143(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 23 0 143(_arch(_uni))))
		(_sig(_int BUS3355 23 0 144(_arch(_uni))))
		(_sig(_int BUS3363 19 0 145(_arch(_uni))))
		(_sig(_int BUS3389 19 0 146(_arch(_uni))))
		(_sig(_int BUS3517 19 0 147(_arch(_uni))))
		(_sig(_int BUS3532 23 0 148(_arch(_uni))))
		(_sig(_int BUS3540 19 0 149(_arch(_uni))))
		(_sig(_int BUS5239 23 0 150(_arch(_uni))))
		(_sig(_int BUS5243 19 0 151(_arch(_uni))))
		(_sig(_int BUS5247 19 0 152(_arch(_uni))))
		(_sig(_int BUS5255 19 0 153(_arch(_uni))))
		(_sig(_int BUS5259 19 0 154(_arch(_uni))))
		(_sig(_int BUS5263 20 0 155(_arch(_uni))))
		(_sig(_int BUS5267 20 0 156(_arch(_uni))))
		(_sig(_int BUS5717 19 0 157(_arch(_uni))))
		(_sig(_int BUS5721 19 0 158(_arch(_uni))))
		(_sig(_int BUS5800 20 0 159(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1336 0 160(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS6149 24 0 160(_arch(_uni))))
		(_sig(_int Instruction 19 0 161(_arch(_uni))))
		(_sig(_int next_instruction_address 19 0 162(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 165(_arch(_uni))))
		(_prcs
			(line__270(_arch 0 0 270(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(4))(_sens(0)))))
			(line__271(_arch 1 0 271(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(5))(_sens(2)))))
			(line__276(_arch 2 0 276(_assignment(_trgt(33)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 3 -1)
)
I 000058 55 4704          1561955912964 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1561955912965 2019.07.01 01:38:32)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 287a262c757e7f3f2b283a737c2e2b2f2c2e212e7e)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Reset -1 0 52(_ent (_in))))
				(_port(_int instruction_bus 2 0 53(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 54(_ent (_in))))
				(_port(_int Instruction 2 0 55(_ent (_out))))
				(_port(_int next_instruction_address 2 0 56(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 69(_ent (_in))))
				(_port(_int address_bus 4 0 70(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_port(_int input0 5 0 78(_ent (_in))))
				(_port(_int input1 5 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_port(_int output 5 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst PC_IF 0 116(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 124(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 132(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 6 0 87(_arch(_uni))))
		(_sig(_int address_bus 6 0 88(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 89(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 90(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 91(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000050 55 1141          1561955912996 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561955912997 2019.07.01 01:38:32)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 47154945461345514c41531e40404541424140414e)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 12003         1561955913023 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561955913024 2019.07.01 01:38:33)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 66346866353031713634743d3260656162606f6030)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000053 55 3559          1561955913049 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1561955913050 2019.07.01 01:38:33)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 86d48288d6d18791848394dc8180d583d0818380d3)
	(_ent
		(_time 1561910390540)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000050 55 2797          1561955913081 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561955913082 2019.07.01 01:38:33)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code a5f7abf2a4f1a7b3a3f7bdfca2a2a7a3a0a3a2a3ac)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 9630          1561955913123 execution
(_unit VHDL(execution 0 26(execution 0 52))
	(_version vde)
	(_time 1561955913124 2019.07.01 01:38:33)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code d486d687d88385c28485c18f81d2ddd282d281d2d1)
	(_ent
		(_time 1561936366516)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 9 0 85(_ent (_in))))
				(_port(_int RS_in 10 0 86(_ent (_in))))
				(_port(_int ULA_in 10 0 87(_ent (_in))))
				(_port(_int WB_CONTROL 11 0 88(_ent (_in))))
				(_port(_int branch_address_in 10 0 89(_ent (_in))))
				(_port(_int clk -1 0 90(_ent (_in))))
				(_port(_int jump_address_in 10 0 91(_ent (_in))))
				(_port(_int reset -1 0 92(_ent (_in))))
				(_port(_int val_res 12 0 93(_ent (_in))))
				(_port(_int zero_in -1 0 94(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 9 0 95(_ent (_out))))
				(_port(_int EX_WB_CONTROL 11 0 96(_ent (_out))))
				(_port(_int EX_branch_address 10 0 97(_ent (_out))))
				(_port(_int EX_jump_address 10 0 98(_ent (_out))))
				(_port(_int EX_rs 10 0 99(_ent (_out))))
				(_port(_int ULA_RES 10 0 100(_ent (_out))))
				(_port(_int val 12 0 101(_ent (_out))))
				(_port(_int zero -1 0 102(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 77(_ent (_in))))
				(_port(_int ULAop2 -1 0 78(_ent (_in))))
				(_port(_int instruction 7 0 79(_ent (_in))))
				(_port(_int ulaSelection 8 0 80(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 58(_ent (_in))))
				(_port(_int B 5 0 59(_ent (_in))))
				(_port(_int resultado 5 0 60(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 13 0 118(_ent (_in))))
				(_port(_int Out1 13 0 119(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 107(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 110(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 17 0 110(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 111(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 18 0 111(_ent (_in))))
				(_port(_int selection -1 0 112(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 113(_array -1((_dto c 2 i 0)))))
				(_port(_int output 19 0 113(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 68(_array -1((_dto c 3 i 0)))))
				(_port(_int A 17 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 69(_array -1((_dto c 4 i 0)))))
				(_port(_int B 18 0 69(_ent (_in))))
				(_port(_int selection 6 0 70(_ent (_in))))
				(_port(_int Zero -1 0 71(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 72(_array -1((_dto c 5 i 0)))))
				(_port(_int output 19 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 143(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(BUS3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL(5))(EX_MEM_CONTROL(1)))
			((EX_MEM_CONTROL(4))(EX_MEM_CONTROL(0)))
			((EX_MEM_CONTROL(3))(DANGLING_U1_EX_MEM_CONTROL_3))
			((EX_MEM_CONTROL(2))(DANGLING_U1_EX_MEM_CONTROL_2))
			((EX_MEM_CONTROL(1))(DANGLING_U1_EX_MEM_CONTROL_1))
			((EX_MEM_CONTROL(0))(DANGLING_U1_EX_MEM_CONTROL_0))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U2 0 170(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(31)))
			((instruction(4))(signal_extended(30)))
			((instruction(3))(signal_extended(29)))
			((instruction(2))(signal_extended(28)))
			((instruction(1))(signal_extended(27)))
			((instruction(0))(signal_extended(26)))
			((ulaSelection)(BUS3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 183(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 190(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 196(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rs(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 207(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 218(_comp ALU)
		(_port
			((A)(rt(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(BUS3665))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 2 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_branch_address 3 0 44(_ent(_out))))
		(_port(_int EX_jump_address 3 0 45(_ent(_out))))
		(_port(_int EX_rs 3 0 46(_ent(_out))))
		(_port(_int ULA_RES 3 0 47(_ent(_out))))
		(_port(_int val 4 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 79(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 86(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 118(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 125(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 126(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 14 0 126(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 127(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2593 15 0 127(_arch(_uni))))
		(_sig(_int BUS3590 15 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 129(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3665 16 0 129(_arch(_uni))))
		(_sig(_int BUS4096 15 0 130(_arch(_uni))))
		(_sig(_int BUS544 15 0 131(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_3 -1 0 134(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_2 -1 0 135(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_1 -1 0 136(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_0 -1 0 137(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 6 -1)
)
I 000052 55 889           1561955913154 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1561955913155 2019.07.01 01:38:33)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code e3b1e5b0b3b5b2f6b4e2f0b9e4e5b6e4e7e4e1e5b5)
	(_ent
		(_time 1561948540250)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(2))(2(5))(2(4))(2(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000051 55 1928          1561955913184 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 33))
	(_version vde)
	(_time 1561955913185 2019.07.01 01:38:33)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 03510e040857011554571659060655040105060504)
	(_ent
		(_time 1561936272090)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int zero_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 18(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 20(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 21(_ent(_out))))
		(_port(_int EX_branch_address 2 0 23(_ent(_out))))
		(_port(_int EX_jump_address 2 0 24(_ent(_out))))
		(_port(_int ULA_RES 2 0 25(_ent(_out))))
		(_port(_int zero -1 0 26(_ent(_out))))
		(_port(_int EX_rs 2 0 28(_ent(_out))))
		(_port(_int val 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(10)(11)(12)(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000059 55 955           1561955913214 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 35))
	(_version vde)
	(_time 1561955913215 2019.07.01 01:38:33)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 2270232675747535242330797624212526242b2474)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000054 55 4233          1561955913248 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1561955913249 2019.07.01 01:38:33)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 51025b52550602475d07420a045754565354075757)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000054 55 871           1561955913286 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1561955913287 2019.07.01 01:38:33)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 70237b71792723662523612a727526767577787774)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000043 55 901           1561955913311 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561955913312 2019.07.01 01:38:33)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 8fdc8781dad9db998d809fd5dd888f898c888f898c)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 3084          1561955913347 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 43))
	(_version vde)
	(_time 1561955913348 2019.07.01 01:38:33)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code aefcf2f9fef9aeb8fbaabcf5f6abf8a8afa8ada8ad)
	(_ent
		(_time 1561955913343)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 1 0 31(_ent(_in))))
		(_port(_int EX_jump_address 1 0 32(_ent(_in))))
		(_port(_int EX_rs 1 0 33(_ent(_in))))
		(_port(_int ULA_RES 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int val 2 0 35(_ent(_in))))
		(_port(_int M_DATA 1 0 36(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 37(_ent(_out))))
		(_port(_int M_WB_CONTROL 0 0 38(_ent(_out))))
		(_port(_int write_register 2 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusOutput1 3 0 47(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_alias((BusOutput1(6))(EX_WB_CONTROL(0))))(_trgt(14(6)))(_sens(4(0))))))
			(line__55(_arch 1 0 55(_assignment(_alias((BusOutput1(7))(EX_WB_CONTROL(1))))(_trgt(14(7)))(_sens(4(1))))))
			(line__56(_arch 2 0 56(_assignment(_alias((BusOutput1(3))(val(0))))(_trgt(14(3)))(_sens(9(0))))))
			(line__57(_arch 3 0 57(_assignment(_alias((BusOutput1(4))(val(1))))(_trgt(14(4)))(_sens(9(1))))))
			(line__58(_arch 4 0 58(_assignment(_alias((BusOutput1(5))(val(2))))(_trgt(14(5)))(_sens(9(2))))))
			(line__59(_arch 5 0 59(_assignment(_alias((BusOutput1(6))(val(3))))(_trgt(14(6)))(_sens(9(3))))))
			(line__60(_arch 6 0 60(_assignment(_alias((BusOutput1(7))(val(4))))(_trgt(14(7)))(_sens(9(4))))))
			(line__63(_arch 7 0 63(_assignment(_alias((M_WB_CONTROL(0))(BusOutput1(6))))(_trgt(12(0)))(_sens(14(6))))))
			(line__64(_arch 8 0 64(_assignment(_alias((M_WB_CONTROL(1))(BusOutput1(7))))(_trgt(12(1)))(_sens(14(7))))))
			(line__65(_arch 9 0 65(_assignment(_alias((write_register(0))(BusOutput1(3))))(_trgt(13(0)))(_sens(14(3))))))
			(line__66(_arch 10 0 66(_assignment(_alias((write_register(1))(BusOutput1(4))))(_trgt(13(1)))(_sens(14(4))))))
			(line__67(_arch 11 0 67(_assignment(_alias((write_register(2))(BusOutput1(5))))(_trgt(13(2)))(_sens(14(5))))))
			(line__68(_arch 12 0 68(_assignment(_alias((write_register(3))(BusOutput1(6))))(_trgt(13(3)))(_sens(14(6))))))
			(line__69(_arch 13 0 69(_assignment(_alias((write_register(4))(BusOutput1(7))))(_trgt(13(4)))(_sens(14(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (4(0))(4(1))(9(0))(9(1))(9(2))(9(3))(9(4))(14(6))(14(7))(14(3))(14(4))(14(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 14 -1)
)
I 000051 55 3352          1561955913387 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1561955913388 2019.07.01 01:38:33)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code ce9dc19a999993d9cec9db97c9c8ccc8cfc8cdc89c)
	(_ent
		(_time 1561955913382)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 10 i 0)))))
				(_port(_int input0 4 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 11 i 0)))))
				(_port(_int input1 5 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 12 i 0)))))
				(_port(_int output 6 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 62(_comp multiplexador)
		(_port
			((input0)(M_DATA(d_31_0)))
			((input1)(M_ULA_RES(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(BusOutput1(d_7_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusOutput1 3 0 56(_arch(_uni))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__75(_arch 1 0 75(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
			(line__76(_arch 2 0 76(_assignment(_alias((WB_DATA(24))(BusOutput1(0))))(_trgt(8(24)))(_sens(9(0))))))
			(line__77(_arch 3 0 77(_assignment(_alias((WB_DATA(25))(BusOutput1(1))))(_trgt(8(25)))(_sens(9(1))))))
			(line__78(_arch 4 0 78(_assignment(_alias((WB_DATA(26))(BusOutput1(2))))(_trgt(8(26)))(_sens(9(2))))))
			(line__79(_arch 5 0 79(_assignment(_alias((WB_DATA(27))(BusOutput1(3))))(_trgt(8(27)))(_sens(9(3))))))
			(line__80(_arch 6 0 80(_assignment(_alias((WB_DATA(28))(BusOutput1(4))))(_trgt(8(28)))(_sens(9(4))))))
			(line__81(_arch 7 0 81(_assignment(_alias((WB_DATA(29))(BusOutput1(5))))(_trgt(8(29)))(_sens(9(5))))))
			(line__82(_arch 8 0 82(_assignment(_alias((WB_DATA(30))(BusOutput1(6))))(_trgt(8(30)))(_sens(9(6))))))
			(line__83(_arch 9 0 83(_assignment(_alias((WB_DATA(31))(BusOutput1(7))))(_trgt(8(31)))(_sens(9(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))(9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 13 -1)
)
I 000046 55 731           1561955913425 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1561955913426 2019.07.01 01:38:33)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code fdaff4adadaaadebf9feefa7adfbf9fbf9fbf8faff)
	(_ent
		(_time 1561881166463)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000054 55 1083          1561955913460 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1561955913461 2019.07.01 01:38:33)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code 1c4e411a4a4b1b0b1a1b05474d1a4f1a191b141a1d)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000044 55 2059          1561955913491 ALU
(_unit VHDL(alu 0 26(alu 0 39))
	(_version vde)
	(_time 1561955913492 2019.07.01 01:38:33)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 3b69333e3a6d6a2d393b78606f3d3a3d683c3e3d3a)
	(_ent
		(_time 1561952821032)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_port(_int Zero -2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 35(_array -2((_dto c 5 i 0)))))
		(_port(_int output 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 42(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 4 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 43(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 5 0 43(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_trgt(5))(_sens(0)(1)(2)))))
			(line__61(_arch 1 0 61(_assignment(_trgt(4))(_sens(5(_range 8))(5(_range 9))(5(_range 10))(5(_range 11))(5(_range 12))(5(_object 0))(5(_range 13))(5(_range 14))(2))(_read(5(_range 15))(5(_range 16))(5(_range 17))(5(_range 18))(5(_range 19))(5(_object 0))(5(_range 20))(5(_range 21))))))
			(line__71(_arch 2 0 71(_assignment(_trgt(3))(_sens(5(_range 22))(6))(_read(5(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . ALU 24 -1)
)
V 000051 55 691           1561955913533 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1561955913534 2019.07.01 01:38:33)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 6a39606a333d377c6d6c7e30686c6f6c6c6d6e6968)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
I 000045 55 13185         1561955921432 mips
(_unit VHDL(mips 0 27(mips 0 36))
	(_version vde)
	(_time 1561955921433 2019.07.01 01:38:41)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 3d6d6138606b692a3e3a693a24666c3a3e3b693b343a3d)
	(_ent
		(_time 1561955912918)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 1 0 42(_ent (_in))))
				(_port(_int MEM_CONTROL 2 0 43(_ent (_in))))
				(_port(_int WB_CONTROL 3 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int jump_address 4 0 46(_ent (_in))))
				(_port(_int next_instruction_address_ID 4 0 47(_ent (_in))))
				(_port(_int rd_address 5 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int rs 4 0 50(_ent (_in))))
				(_port(_int rt 4 0 51(_ent (_in))))
				(_port(_int rt_address 5 0 52(_ent (_in))))
				(_port(_int shamt 5 0 53(_ent (_in))))
				(_port(_int signal_extended 4 0 54(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 55(_ent (_out))))
				(_port(_int EX_WB_CONTROL 3 0 56(_ent (_out))))
				(_port(_int EX_branch_address 4 0 57(_ent (_out))))
				(_port(_int EX_jump_address 4 0 58(_ent (_out))))
				(_port(_int EX_rs 4 0 59(_ent (_out))))
				(_port(_int ULA_RES 4 0 60(_ent (_out))))
				(_port(_int Zero -1 0 61(_ent (_out))))
				(_port(_int val 5 0 62(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int BUS2335 6 0 67(_ent (_in))))
				(_port(_int BUS6149 7 0 68(_ent (_in))))
				(_port(_int Instruction 6 0 69(_ent (_in))))
				(_port(_int NET138 -1 0 70(_ent (_in))))
				(_port(_int NET6046 -1 0 71(_ent (_in))))
				(_port(_int Reset -1 0 72(_ent (_in))))
				(_port(_int next_instruction_address 6 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 8 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 9 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 10 0 76(_ent (_out))))
				(_port(_int jump_address 6 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 6 0 78(_ent (_out))))
				(_port(_int rd_address 11 0 79(_ent (_out))))
				(_port(_int rs 6 0 80(_ent (_out))))
				(_port(_int rt 6 0 81(_ent (_out))))
				(_port(_int rt_address 11 0 82(_ent (_out))))
				(_port(_int shamt 11 0 83(_ent (_out))))
				(_port(_int signal_extended 6 0 84(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int NET138 -1 0 89(_ent (_in))))
				(_port(_int PCSrc -1 0 90(_ent (_in))))
				(_port(_int Reset -1 0 91(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 92(_ent (_in))))
				(_port(_int Instruction 12 0 93(_ent (_out))))
				(_port(_int next_instruction_address 12 0 94(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 99(_ent (_in))))
				(_port(_int EX_WB_CONTROL 13 0 100(_ent (_in))))
				(_port(_int EX_branch_address 14 0 101(_ent (_in))))
				(_port(_int EX_jump_address 14 0 102(_ent (_in))))
				(_port(_int EX_rs 14 0 103(_ent (_in))))
				(_port(_int ULA_RES 14 0 104(_ent (_in))))
				(_port(_int Zero -1 0 105(_ent (_in))))
				(_port(_int clk -1 0 106(_ent (_in))))
				(_port(_int reset -1 0 107(_ent (_in))))
				(_port(_int val 15 0 108(_ent (_in))))
				(_port(_int M_DATA 14 0 109(_ent (_out))))
				(_port(_int M_ULA_RES 14 0 110(_ent (_out))))
				(_port(_int M_WB_CONTROL 13 0 111(_ent (_out))))
				(_port(_int write_register 15 0 112(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 16 0 117(_ent (_in))))
				(_port(_int M_ULA_RES 16 0 118(_ent (_in))))
				(_port(_int M_WB_CONTROL 17 0 119(_ent (_in))))
				(_port(_int clk -1 0 120(_ent (_in))))
				(_port(_int reset -1 0 121(_ent (_in))))
				(_port(_int write_register 18 0 122(_ent (_in))))
				(_port(_int M_write_register 18 0 123(_ent (_out))))
				(_port(_int RegWrite -1 0 124(_ent (_out))))
				(_port(_int WB_DATA 16 0 125(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 171(_comp execution)
		(_port
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(NET138))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(NET410))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((val)(BUS5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 196(_comp instruction_decode)
		(_port
			((BUS2335)(BUS2335))
			((BUS6149)(BUS6149))
			((Instruction)(Instruction))
			((NET138)(NET138))
			((NET6046)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_implicit)
			(_port
				((BUS2335)(BUS2335))
				((BUS6149)(BUS6149))
				((Instruction)(Instruction))
				((NET138)(NET138))
				((NET6046)(NET6046))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 218(_comp instruction_fetch)
		(_port
			((NET138)(NET138))
			((PCSrc)(PCSrc))
			((Reset)(NET410))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_implicit)
			(_port
				((NET138)(NET138))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
			)
		)
	)
	(_inst memory_access_01 0 228(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((val)(BUS5239))
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 245(_comp write_back)
		(_port
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register(4))(Dangling_Input_Signal))
			((write_register(3))(Dangling_Input_Signal))
			((write_register(2))(Dangling_Input_Signal))
			((write_register(1))(Dangling_Input_Signal))
			((write_register(0))(Dangling_Input_Signal))
			((M_write_register(4))(BUS6149(7)))
			((M_write_register(3))(BUS6149(6)))
			((M_write_register(2))(BUS6149(5)))
			((M_write_register(1))(BUS6149(4)))
			((M_write_register(0))(BUS6149(3)))
			((RegWrite)(NET6046))
			((WB_DATA)(BUS2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 68(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 74(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 75(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~138 0 76(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 92(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 99(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 101(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 108(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 117(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 122(_array -1((_dto i 4 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 130(_arch((i 4)))))
		(_sig(_int NET138 -1 0 134(_arch(_uni))))
		(_sig(_int NET410 -1 0 135(_arch(_uni))))
		(_sig(_int NET5251 -1 0 136(_arch(_uni))))
		(_sig(_int NET6046 -1 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 138(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2335 19 0 138(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 139(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 20 0 139(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 140(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 21 0 140(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 141(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 22 0 141(_arch(_uni))))
		(_sig(_int BUS3297 19 0 142(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1334 0 143(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 23 0 143(_arch(_uni))))
		(_sig(_int BUS3355 23 0 144(_arch(_uni))))
		(_sig(_int BUS3363 19 0 145(_arch(_uni))))
		(_sig(_int BUS3389 19 0 146(_arch(_uni))))
		(_sig(_int BUS3517 19 0 147(_arch(_uni))))
		(_sig(_int BUS3532 23 0 148(_arch(_uni))))
		(_sig(_int BUS3540 19 0 149(_arch(_uni))))
		(_sig(_int BUS5239 23 0 150(_arch(_uni))))
		(_sig(_int BUS5243 19 0 151(_arch(_uni))))
		(_sig(_int BUS5247 19 0 152(_arch(_uni))))
		(_sig(_int BUS5255 19 0 153(_arch(_uni))))
		(_sig(_int BUS5259 19 0 154(_arch(_uni))))
		(_sig(_int BUS5263 20 0 155(_arch(_uni))))
		(_sig(_int BUS5267 20 0 156(_arch(_uni))))
		(_sig(_int BUS5717 19 0 157(_arch(_uni))))
		(_sig(_int BUS5721 19 0 158(_arch(_uni))))
		(_sig(_int BUS5800 20 0 159(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1336 0 160(_array -1((_dto i 7 i 0)))))
		(_sig(_int BUS6149 24 0 160(_arch(_uni))))
		(_sig(_int Instruction 19 0 161(_arch(_uni))))
		(_sig(_int next_instruction_address 19 0 162(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 165(_arch(_uni))))
		(_prcs
			(line__270(_arch 0 0 270(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(4))(_sens(0)))))
			(line__271(_arch 1 0 271(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(5))(_sens(2)))))
			(line__276(_arch 2 0 276(_assignment(_trgt(33)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 3 -1)
)
I 000055 55 1487          1561956025085 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1561956025086 2019.07.01 01:40:25)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 252a7521257372322377377f7123702326232d2073)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000053 55 4607          1561956025110 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 39))
	(_version vde)
	(_time 1561956025111 2019.07.01 01:40:25)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 444b1346491213534642511e41424541124210424d)
	(_ent
		(_time 1561933065270)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 45(_ent (_in))))
				(_port(_int PCSrc -1 0 46(_ent (_in))))
				(_port(_int RegWrite -1 0 47(_ent (_in))))
				(_port(_int Reset -1 0 48(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 49(_ent (_in))))
				(_port(_int write_data 3 0 50(_ent (_in))))
				(_port(_int write_register 4 0 51(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 5 0 52(_ent (_out))))
				(_port(_int EX_WB_CONTROL 5 0 53(_ent (_out))))
				(_port(_int EX_jump_address 3 0 54(_ent (_out))))
				(_port(_int EX_rs 3 0 55(_ent (_out))))
				(_port(_int ULA_RES 3 0 56(_ent (_out))))
				(_port(_int Zero -1 0 57(_ent (_out))))
				(_port(_int val 4 0 58(_ent (_out))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 63(_ent (_out))))
				(_port(_int PCSrc -1 0 64(_ent (_out))))
				(_port(_int RegWrite -1 0 65(_ent (_out))))
				(_port(_int Reset -1 0 66(_ent (_out))))
				(_port(_int branch_instruction_address 6 0 67(_ent (_out))))
				(_port(_int write_data 6 0 68(_ent (_out))))
				(_port(_int write_register 7 0 69(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 87(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((Zero)(Zero))
			((val)(val))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((Zero)(Zero))
				((val)(val))
			)
		)
	)
	(_inst testbench_mips_01 0 105(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 30(_ent(_out))))
		(_port(_int EX_WB_CONTROL 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_jump_address 1 0 32(_ent(_out))))
		(_port(_int EX_rs 1 0 33(_ent(_out))))
		(_port(_int ULA_RES 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int val 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 75(_arch(_uni))))
		(_sig(_int PCSrc -1 0 76(_arch(_uni))))
		(_sig(_int RegWrite -1 0 77(_arch(_uni))))
		(_sig(_int Reset -1 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 8 0 79(_arch(_uni))))
		(_sig(_int write_data 8 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 81(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 9 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 12893         1561956025130 mips
(_unit VHDL(mips 0 27(mips 0 36))
	(_version vde)
	(_time 1561956025131 2019.07.01 01:40:25)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 545a5457590200430106100e0c535453575200525d)
	(_ent
		(_time 1561955912918)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 1 0 42(_ent (_in))))
				(_port(_int MEM_CONTROL 2 0 43(_ent (_in))))
				(_port(_int WB_CONTROL 3 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int jump_address 4 0 46(_ent (_in))))
				(_port(_int next_instruction_address_ID 4 0 47(_ent (_in))))
				(_port(_int rd_address 5 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int rs 4 0 50(_ent (_in))))
				(_port(_int rt 4 0 51(_ent (_in))))
				(_port(_int rt_address 5 0 52(_ent (_in))))
				(_port(_int shamt 5 0 53(_ent (_in))))
				(_port(_int signal_extended 4 0 54(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 55(_ent (_out))))
				(_port(_int EX_WB_CONTROL 3 0 56(_ent (_out))))
				(_port(_int EX_branch_address 4 0 57(_ent (_out))))
				(_port(_int EX_jump_address 4 0 58(_ent (_out))))
				(_port(_int EX_rs 4 0 59(_ent (_out))))
				(_port(_int ULA_RES 4 0 60(_ent (_out))))
				(_port(_int Zero -1 0 61(_ent (_out))))
				(_port(_int val 5 0 62(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 67(_ent (_in))))
				(_port(_int Instruction 6 0 68(_ent (_in))))
				(_port(_int RegWrite -1 0 69(_ent (_in))))
				(_port(_int Reset -1 0 70(_ent (_in))))
				(_port(_int next_instruction_address 6 0 71(_ent (_in))))
				(_port(_int write_data 6 0 72(_ent (_in))))
				(_port(_int write_register 7 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 8 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 9 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 10 0 76(_ent (_out))))
				(_port(_int jump_address 6 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 6 0 78(_ent (_out))))
				(_port(_int rd_address 7 0 79(_ent (_out))))
				(_port(_int rs 6 0 80(_ent (_out))))
				(_port(_int rt 6 0 81(_ent (_out))))
				(_port(_int rt_address 7 0 82(_ent (_out))))
				(_port(_int shamt 7 0 83(_ent (_out))))
				(_port(_int signal_extended 6 0 84(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int NET138 -1 0 89(_ent (_in))))
				(_port(_int PCSrc -1 0 90(_ent (_in))))
				(_port(_int Reset -1 0 91(_ent (_in))))
				(_port(_int branch_instruction_address 11 0 92(_ent (_in))))
				(_port(_int Instruction 11 0 93(_ent (_out))))
				(_port(_int next_instruction_address 11 0 94(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 12 0 99(_ent (_in))))
				(_port(_int EX_WB_CONTROL 12 0 100(_ent (_in))))
				(_port(_int EX_branch_address 13 0 101(_ent (_in))))
				(_port(_int EX_jump_address 13 0 102(_ent (_in))))
				(_port(_int EX_rs 13 0 103(_ent (_in))))
				(_port(_int ULA_RES 13 0 104(_ent (_in))))
				(_port(_int Zero -1 0 105(_ent (_in))))
				(_port(_int clk -1 0 106(_ent (_in))))
				(_port(_int reset -1 0 107(_ent (_in))))
				(_port(_int val 14 0 108(_ent (_in))))
				(_port(_int M_DATA 13 0 109(_ent (_out))))
				(_port(_int M_ULA_RES 13 0 110(_ent (_out))))
				(_port(_int M_WB_CONTROL 12 0 111(_ent (_out))))
				(_port(_int write_register 14 0 112(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 15 0 117(_ent (_in))))
				(_port(_int M_ULA_RES 15 0 118(_ent (_in))))
				(_port(_int M_WB_CONTROL 16 0 119(_ent (_in))))
				(_port(_int clk -1 0 120(_ent (_in))))
				(_port(_int reset -1 0 121(_ent (_in))))
				(_port(_int write_register 17 0 122(_ent (_in))))
				(_port(_int M_write_register 17 0 123(_ent (_out))))
				(_port(_int RegWrite -1 0 124(_ent (_out))))
				(_port(_int WB_DATA 15 0 125(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 171(_comp execution)
		(_port
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(NET138))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(NET410))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((val)(BUS5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 196(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(Instruction))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address))
			((write_data)(BUS2335))
			((write_register)(BUS6149))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 218(_comp instruction_fetch)
		(_port
			((NET138)(NET138))
			((PCSrc)(PCSrc))
			((Reset)(NET410))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_implicit)
			(_port
				((NET138)(NET138))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
			)
		)
	)
	(_inst memory_access_01 0 228(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((val)(BUS5239))
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 245(_comp write_back)
		(_port
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register(4))(Dangling_Input_Signal))
			((write_register(3))(Dangling_Input_Signal))
			((write_register(2))(Dangling_Input_Signal))
			((write_register(1))(Dangling_Input_Signal))
			((write_register(0))(Dangling_Input_Signal))
			((M_write_register)(BUS6149))
			((RegWrite)(NET6046))
			((WB_DATA)(BUS2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 73(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 74(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 75(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 76(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 92(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 99(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 101(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 108(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 117(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 122(_array -1((_dto i 4 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 130(_arch((i 4)))))
		(_sig(_int NET138 -1 0 134(_arch(_uni))))
		(_sig(_int NET410 -1 0 135(_arch(_uni))))
		(_sig(_int NET5251 -1 0 136(_arch(_uni))))
		(_sig(_int NET6046 -1 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 138(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2335 18 0 138(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 139(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 19 0 139(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 140(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 20 0 140(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 141(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 21 0 141(_arch(_uni))))
		(_sig(_int BUS3297 18 0 142(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1334 0 143(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 22 0 143(_arch(_uni))))
		(_sig(_int BUS3355 22 0 144(_arch(_uni))))
		(_sig(_int BUS3363 18 0 145(_arch(_uni))))
		(_sig(_int BUS3389 18 0 146(_arch(_uni))))
		(_sig(_int BUS3517 18 0 147(_arch(_uni))))
		(_sig(_int BUS3532 22 0 148(_arch(_uni))))
		(_sig(_int BUS3540 18 0 149(_arch(_uni))))
		(_sig(_int BUS5239 22 0 150(_arch(_uni))))
		(_sig(_int BUS5243 18 0 151(_arch(_uni))))
		(_sig(_int BUS5247 18 0 152(_arch(_uni))))
		(_sig(_int BUS5255 18 0 153(_arch(_uni))))
		(_sig(_int BUS5259 18 0 154(_arch(_uni))))
		(_sig(_int BUS5263 19 0 155(_arch(_uni))))
		(_sig(_int BUS5267 19 0 156(_arch(_uni))))
		(_sig(_int BUS5717 18 0 157(_arch(_uni))))
		(_sig(_int BUS5721 18 0 158(_arch(_uni))))
		(_sig(_int BUS5800 19 0 159(_arch(_uni))))
		(_sig(_int BUS6149 22 0 160(_arch(_uni))))
		(_sig(_int Instruction 18 0 161(_arch(_uni))))
		(_sig(_int next_instruction_address 18 0 162(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 165(_arch(_uni))))
		(_prcs
			(line__266(_arch 0 0 266(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(4))(_sens(0)))))
			(line__267(_arch 1 0 267(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(5))(_sens(2)))))
			(line__272(_arch 2 0 272(_assignment(_trgt(33)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 3 -1)
)
I 000058 55 4704          1561956025169 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1561956025170 2019.07.01 01:40:25)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 737d2e7225252464707361282775707477757a7525)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Reset -1 0 52(_ent (_in))))
				(_port(_int instruction_bus 2 0 53(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 54(_ent (_in))))
				(_port(_int Instruction 2 0 55(_ent (_out))))
				(_port(_int next_instruction_address 2 0 56(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 69(_ent (_in))))
				(_port(_int address_bus 4 0 70(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_port(_int input0 5 0 78(_ent (_in))))
				(_port(_int input1 5 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_port(_int output 5 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst PC_IF 0 116(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 124(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 132(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 6 0 87(_arch(_uni))))
		(_sig(_int address_bus 6 0 88(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 89(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 90(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 91(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000050 55 1141          1561956025196 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561956025197 2019.07.01 01:40:25)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 929ccf9d96c69084999486cb95959094979495949b)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 12003         1561956025225 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561956025226 2019.07.01 01:40:25)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code b1bfece5e5e7e6a6e1e3a3eae5b7b2b6b5b7b8b7e7)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000053 55 3559          1561956025254 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1561956025255 2019.07.01 01:40:25)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code d1df86838686d0c6d3d4c38bd6d782d487d6d4d784)
	(_ent
		(_time 1561910390540)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000050 55 2797          1561956025291 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561956025292 2019.07.01 01:40:25)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code f0feada0f4a4f2e6f6a2e8a9f7f7f2f6f5f6f7f6f9)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 9630          1561956025331 execution
(_unit VHDL(execution 0 26(execution 0 52))
	(_version vde)
	(_time 1561956025332 2019.07.01 01:40:25)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 1f114f1941484e094f4e0a444a19161949194a191a)
	(_ent
		(_time 1561936366516)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 9 0 85(_ent (_in))))
				(_port(_int RS_in 10 0 86(_ent (_in))))
				(_port(_int ULA_in 10 0 87(_ent (_in))))
				(_port(_int WB_CONTROL 11 0 88(_ent (_in))))
				(_port(_int branch_address_in 10 0 89(_ent (_in))))
				(_port(_int clk -1 0 90(_ent (_in))))
				(_port(_int jump_address_in 10 0 91(_ent (_in))))
				(_port(_int reset -1 0 92(_ent (_in))))
				(_port(_int val_res 12 0 93(_ent (_in))))
				(_port(_int zero_in -1 0 94(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 9 0 95(_ent (_out))))
				(_port(_int EX_WB_CONTROL 11 0 96(_ent (_out))))
				(_port(_int EX_branch_address 10 0 97(_ent (_out))))
				(_port(_int EX_jump_address 10 0 98(_ent (_out))))
				(_port(_int EX_rs 10 0 99(_ent (_out))))
				(_port(_int ULA_RES 10 0 100(_ent (_out))))
				(_port(_int val 12 0 101(_ent (_out))))
				(_port(_int zero -1 0 102(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 77(_ent (_in))))
				(_port(_int ULAop2 -1 0 78(_ent (_in))))
				(_port(_int instruction 7 0 79(_ent (_in))))
				(_port(_int ulaSelection 8 0 80(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 58(_ent (_in))))
				(_port(_int B 5 0 59(_ent (_in))))
				(_port(_int resultado 5 0 60(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 13 0 118(_ent (_in))))
				(_port(_int Out1 13 0 119(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 107(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 110(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 17 0 110(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 111(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 18 0 111(_ent (_in))))
				(_port(_int selection -1 0 112(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 113(_array -1((_dto c 2 i 0)))))
				(_port(_int output 19 0 113(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 68(_array -1((_dto c 3 i 0)))))
				(_port(_int A 17 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 69(_array -1((_dto c 4 i 0)))))
				(_port(_int B 18 0 69(_ent (_in))))
				(_port(_int selection 6 0 70(_ent (_in))))
				(_port(_int Zero -1 0 71(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 72(_array -1((_dto c 5 i 0)))))
				(_port(_int output 19 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 143(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(BUS3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL(5))(EX_MEM_CONTROL(1)))
			((EX_MEM_CONTROL(4))(EX_MEM_CONTROL(0)))
			((EX_MEM_CONTROL(3))(DANGLING_U1_EX_MEM_CONTROL_3))
			((EX_MEM_CONTROL(2))(DANGLING_U1_EX_MEM_CONTROL_2))
			((EX_MEM_CONTROL(1))(DANGLING_U1_EX_MEM_CONTROL_1))
			((EX_MEM_CONTROL(0))(DANGLING_U1_EX_MEM_CONTROL_0))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U2 0 170(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(31)))
			((instruction(4))(signal_extended(30)))
			((instruction(3))(signal_extended(29)))
			((instruction(2))(signal_extended(28)))
			((instruction(1))(signal_extended(27)))
			((instruction(0))(signal_extended(26)))
			((ulaSelection)(BUS3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 183(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 190(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 196(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rs(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 207(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 218(_comp ALU)
		(_port
			((A)(rt(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(BUS3665))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 2 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_branch_address 3 0 44(_ent(_out))))
		(_port(_int EX_jump_address 3 0 45(_ent(_out))))
		(_port(_int EX_rs 3 0 46(_ent(_out))))
		(_port(_int ULA_RES 3 0 47(_ent(_out))))
		(_port(_int val 4 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 79(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 86(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 118(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 125(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 126(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 14 0 126(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 127(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2593 15 0 127(_arch(_uni))))
		(_sig(_int BUS3590 15 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 129(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3665 16 0 129(_arch(_uni))))
		(_sig(_int BUS4096 15 0 130(_arch(_uni))))
		(_sig(_int BUS544 15 0 131(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_3 -1 0 134(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_2 -1 0 135(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_1 -1 0 136(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_0 -1 0 137(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 6 -1)
)
I 000052 55 889           1561956025361 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1561956025362 2019.07.01 01:40:25)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code 3e306a3b38686f2b693f2d6439386b393a393c3868)
	(_ent
		(_time 1561948540250)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(2))(2(5))(2(4))(2(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000051 55 1928          1561956025390 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 33))
	(_version vde)
	(_time 1561956025391 2019.07.01 01:40:25)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 5d530d5f01095f4b0a09480758580b5a5f5b585b5a)
	(_ent
		(_time 1561936272090)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int zero_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 18(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 20(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 21(_ent(_out))))
		(_port(_int EX_branch_address 2 0 23(_ent(_out))))
		(_port(_int EX_jump_address 2 0 24(_ent(_out))))
		(_port(_int ULA_RES 2 0 25(_ent(_out))))
		(_port(_int zero -1 0 26(_ent(_out))))
		(_port(_int EX_rs 2 0 28(_ent(_out))))
		(_port(_int val 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(10)(11)(12)(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000059 55 955           1561956025420 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 35))
	(_version vde)
	(_time 1561956025421 2019.07.01 01:40:25)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 7d73217c7c2b2a6a7b7c6f26297b7e7a797b747b2b)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000054 55 4233          1561956025445 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1561956025446 2019.07.01 01:40:25)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 8c83db82dadbdf9a80da9fd7d98a898b8e89da8a8a)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000054 55 871           1561956025483 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1561956025484 2019.07.01 01:40:25)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code bbb4edefe0ece8adeee8aae1b9beedbdbebcb3bcbf)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000043 55 901           1561956025507 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561956025508 2019.07.01 01:40:25)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code cbc49e9e9a9d9fddc9c4db9199cccbcdc8cccbcdc8)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 3084          1561956025535 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 43))
	(_version vde)
	(_time 1561956025536 2019.07.01 01:40:25)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code eae4ebb9bebdeafcbfeef8b1b2efbcecebece9ece9)
	(_ent
		(_time 1561955913342)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 1 0 31(_ent(_in))))
		(_port(_int EX_jump_address 1 0 32(_ent(_in))))
		(_port(_int EX_rs 1 0 33(_ent(_in))))
		(_port(_int ULA_RES 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int val 2 0 35(_ent(_in))))
		(_port(_int M_DATA 1 0 36(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 37(_ent(_out))))
		(_port(_int M_WB_CONTROL 0 0 38(_ent(_out))))
		(_port(_int write_register 2 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusOutput1 3 0 47(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_alias((BusOutput1(6))(EX_WB_CONTROL(0))))(_trgt(14(6)))(_sens(4(0))))))
			(line__55(_arch 1 0 55(_assignment(_alias((BusOutput1(7))(EX_WB_CONTROL(1))))(_trgt(14(7)))(_sens(4(1))))))
			(line__56(_arch 2 0 56(_assignment(_alias((BusOutput1(3))(val(0))))(_trgt(14(3)))(_sens(9(0))))))
			(line__57(_arch 3 0 57(_assignment(_alias((BusOutput1(4))(val(1))))(_trgt(14(4)))(_sens(9(1))))))
			(line__58(_arch 4 0 58(_assignment(_alias((BusOutput1(5))(val(2))))(_trgt(14(5)))(_sens(9(2))))))
			(line__59(_arch 5 0 59(_assignment(_alias((BusOutput1(6))(val(3))))(_trgt(14(6)))(_sens(9(3))))))
			(line__60(_arch 6 0 60(_assignment(_alias((BusOutput1(7))(val(4))))(_trgt(14(7)))(_sens(9(4))))))
			(line__63(_arch 7 0 63(_assignment(_alias((M_WB_CONTROL(0))(BusOutput1(6))))(_trgt(12(0)))(_sens(14(6))))))
			(line__64(_arch 8 0 64(_assignment(_alias((M_WB_CONTROL(1))(BusOutput1(7))))(_trgt(12(1)))(_sens(14(7))))))
			(line__65(_arch 9 0 65(_assignment(_alias((write_register(0))(BusOutput1(3))))(_trgt(13(0)))(_sens(14(3))))))
			(line__66(_arch 10 0 66(_assignment(_alias((write_register(1))(BusOutput1(4))))(_trgt(13(1)))(_sens(14(4))))))
			(line__67(_arch 11 0 67(_assignment(_alias((write_register(2))(BusOutput1(5))))(_trgt(13(2)))(_sens(14(5))))))
			(line__68(_arch 12 0 68(_assignment(_alias((write_register(3))(BusOutput1(6))))(_trgt(13(3)))(_sens(14(6))))))
			(line__69(_arch 13 0 69(_assignment(_alias((write_register(4))(BusOutput1(7))))(_trgt(13(4)))(_sens(14(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (4(0))(4(1))(9(0))(9(1))(9(2))(9(3))(9(4))(14(6))(14(7))(14(3))(14(4))(14(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 14 -1)
)
I 000051 55 3352          1561956025561 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1561956025562 2019.07.01 01:40:25)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code 0906580e025e541e090e1c500e0f0b0f080f0a0f5b)
	(_ent
		(_time 1561955913381)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 10 i 0)))))
				(_port(_int input0 4 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 11 i 0)))))
				(_port(_int input1 5 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 12 i 0)))))
				(_port(_int output 6 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 62(_comp multiplexador)
		(_port
			((input0)(M_DATA(d_31_0)))
			((input1)(M_ULA_RES(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(BusOutput1(d_7_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusOutput1 3 0 56(_arch(_uni))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__75(_arch 1 0 75(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
			(line__76(_arch 2 0 76(_assignment(_alias((WB_DATA(24))(BusOutput1(0))))(_trgt(8(24)))(_sens(9(0))))))
			(line__77(_arch 3 0 77(_assignment(_alias((WB_DATA(25))(BusOutput1(1))))(_trgt(8(25)))(_sens(9(1))))))
			(line__78(_arch 4 0 78(_assignment(_alias((WB_DATA(26))(BusOutput1(2))))(_trgt(8(26)))(_sens(9(2))))))
			(line__79(_arch 5 0 79(_assignment(_alias((WB_DATA(27))(BusOutput1(3))))(_trgt(8(27)))(_sens(9(3))))))
			(line__80(_arch 6 0 80(_assignment(_alias((WB_DATA(28))(BusOutput1(4))))(_trgt(8(28)))(_sens(9(4))))))
			(line__81(_arch 7 0 81(_assignment(_alias((WB_DATA(29))(BusOutput1(5))))(_trgt(8(29)))(_sens(9(5))))))
			(line__82(_arch 8 0 82(_assignment(_alias((WB_DATA(30))(BusOutput1(6))))(_trgt(8(30)))(_sens(9(6))))))
			(line__83(_arch 9 0 83(_assignment(_alias((WB_DATA(31))(BusOutput1(7))))(_trgt(8(31)))(_sens(9(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))(9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 13 -1)
)
I 000046 55 731           1561956025589 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1561956025590 2019.07.01 01:40:25)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 19174e1e144e490f1d1a0b43491f1d1f1d1f1c1e1b)
	(_ent
		(_time 1561881166463)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000054 55 1083          1561956025623 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1561956025624 2019.07.01 01:40:25)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code 48464a4b451f4f5f4e4f5113194e1b4e4d4f404e49)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000044 55 2059          1561956025650 ALU
(_unit VHDL(alu 0 26(alu 0 39))
	(_version vde)
	(_time 1561956025651 2019.07.01 01:40:25)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 57590054030106415557140c035156510450525156)
	(_ent
		(_time 1561952821032)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_port(_int Zero -2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 35(_array -2((_dto c 5 i 0)))))
		(_port(_int output 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 42(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 4 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 43(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 5 0 43(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_trgt(5))(_sens(0)(1)(2)))))
			(line__61(_arch 1 0 61(_assignment(_trgt(4))(_sens(5(_range 8))(5(_range 9))(5(_range 10))(5(_range 11))(5(_range 12))(5(_object 0))(5(_range 13))(5(_range 14))(2))(_read(5(_range 15))(5(_range 16))(5(_range 17))(5(_range 18))(5(_range 19))(5(_object 0))(5(_range 20))(5(_range 21))))))
			(line__71(_arch 2 0 71(_assignment(_trgt(3))(_sens(5(_range 22))(6))(_read(5(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . ALU 24 -1)
)
V 000051 55 691           1561956025688 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1561956025689 2019.07.01 01:40:25)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 8689d38888d1db90818092dc848083808081828584)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
I 000045 55 12893         1561956104069 mips
(_unit VHDL(mips 0 27(mips 0 36))
	(_version vde)
	(_time 1561956104070 2019.07.01 01:41:44)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code adf8f8faf0fbf9baf8ffe9f7f5aaadaaaeabf9aba4)
	(_ent
		(_time 1561955912918)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 1 0 42(_ent (_in))))
				(_port(_int MEM_CONTROL 2 0 43(_ent (_in))))
				(_port(_int WB_CONTROL 3 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int jump_address 4 0 46(_ent (_in))))
				(_port(_int next_instruction_address_ID 4 0 47(_ent (_in))))
				(_port(_int rd_address 5 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int rs 4 0 50(_ent (_in))))
				(_port(_int rt 4 0 51(_ent (_in))))
				(_port(_int rt_address 5 0 52(_ent (_in))))
				(_port(_int shamt 5 0 53(_ent (_in))))
				(_port(_int signal_extended 4 0 54(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 55(_ent (_out))))
				(_port(_int EX_WB_CONTROL 3 0 56(_ent (_out))))
				(_port(_int EX_branch_address 4 0 57(_ent (_out))))
				(_port(_int EX_jump_address 4 0 58(_ent (_out))))
				(_port(_int EX_rs 4 0 59(_ent (_out))))
				(_port(_int ULA_RES 4 0 60(_ent (_out))))
				(_port(_int Zero -1 0 61(_ent (_out))))
				(_port(_int val 5 0 62(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 67(_ent (_in))))
				(_port(_int Instruction 6 0 68(_ent (_in))))
				(_port(_int RegWrite -1 0 69(_ent (_in))))
				(_port(_int Reset -1 0 70(_ent (_in))))
				(_port(_int next_instruction_address 6 0 71(_ent (_in))))
				(_port(_int write_data 6 0 72(_ent (_in))))
				(_port(_int write_register 7 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 8 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 9 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 10 0 76(_ent (_out))))
				(_port(_int jump_address 6 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 6 0 78(_ent (_out))))
				(_port(_int rd_address 7 0 79(_ent (_out))))
				(_port(_int rs 6 0 80(_ent (_out))))
				(_port(_int rt 6 0 81(_ent (_out))))
				(_port(_int rt_address 7 0 82(_ent (_out))))
				(_port(_int shamt 7 0 83(_ent (_out))))
				(_port(_int signal_extended 6 0 84(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int NET138 -1 0 89(_ent (_in))))
				(_port(_int PCSrc -1 0 90(_ent (_in))))
				(_port(_int Reset -1 0 91(_ent (_in))))
				(_port(_int branch_instruction_address 11 0 92(_ent (_in))))
				(_port(_int Instruction 11 0 93(_ent (_out))))
				(_port(_int next_instruction_address 11 0 94(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 12 0 99(_ent (_in))))
				(_port(_int EX_WB_CONTROL 12 0 100(_ent (_in))))
				(_port(_int EX_branch_address 13 0 101(_ent (_in))))
				(_port(_int EX_jump_address 13 0 102(_ent (_in))))
				(_port(_int EX_rs 13 0 103(_ent (_in))))
				(_port(_int ULA_RES 13 0 104(_ent (_in))))
				(_port(_int Zero -1 0 105(_ent (_in))))
				(_port(_int clk -1 0 106(_ent (_in))))
				(_port(_int reset -1 0 107(_ent (_in))))
				(_port(_int val 14 0 108(_ent (_in))))
				(_port(_int M_DATA 13 0 109(_ent (_out))))
				(_port(_int M_ULA_RES 13 0 110(_ent (_out))))
				(_port(_int M_WB_CONTROL 12 0 111(_ent (_out))))
				(_port(_int write_register 14 0 112(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 15 0 117(_ent (_in))))
				(_port(_int M_ULA_RES 15 0 118(_ent (_in))))
				(_port(_int M_WB_CONTROL 16 0 119(_ent (_in))))
				(_port(_int clk -1 0 120(_ent (_in))))
				(_port(_int reset -1 0 121(_ent (_in))))
				(_port(_int write_register 17 0 122(_ent (_in))))
				(_port(_int M_write_register 17 0 123(_ent (_out))))
				(_port(_int RegWrite -1 0 124(_ent (_out))))
				(_port(_int WB_DATA 15 0 125(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 171(_comp execution)
		(_port
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(NET138))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(NET410))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((val)(BUS5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 196(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(Instruction))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address))
			((write_data)(BUS2335))
			((write_register)(BUS6149))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 218(_comp instruction_fetch)
		(_port
			((NET138)(NET138))
			((PCSrc)(PCSrc))
			((Reset)(NET410))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_implicit)
			(_port
				((NET138)(NET138))
				((PCSrc)(PCSrc))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
			)
		)
	)
	(_inst memory_access_01 0 228(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((val)(BUS5239))
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 245(_comp write_back)
		(_port
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register(4))(Dangling_Input_Signal))
			((write_register(3))(Dangling_Input_Signal))
			((write_register(2))(Dangling_Input_Signal))
			((write_register(1))(Dangling_Input_Signal))
			((write_register(0))(Dangling_Input_Signal))
			((M_write_register)(BUS6149))
			((RegWrite)(NET6046))
			((WB_DATA)(BUS2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 73(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 74(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 75(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 76(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 92(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 99(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 101(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 108(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 117(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 122(_array -1((_dto i 4 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 130(_arch((i 4)))))
		(_sig(_int NET138 -1 0 134(_arch(_uni))))
		(_sig(_int NET410 -1 0 135(_arch(_uni))))
		(_sig(_int NET5251 -1 0 136(_arch(_uni))))
		(_sig(_int NET6046 -1 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 138(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2335 18 0 138(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 139(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 19 0 139(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 140(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 20 0 140(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 141(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 21 0 141(_arch(_uni))))
		(_sig(_int BUS3297 18 0 142(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1334 0 143(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 22 0 143(_arch(_uni))))
		(_sig(_int BUS3355 22 0 144(_arch(_uni))))
		(_sig(_int BUS3363 18 0 145(_arch(_uni))))
		(_sig(_int BUS3389 18 0 146(_arch(_uni))))
		(_sig(_int BUS3517 18 0 147(_arch(_uni))))
		(_sig(_int BUS3532 22 0 148(_arch(_uni))))
		(_sig(_int BUS3540 18 0 149(_arch(_uni))))
		(_sig(_int BUS5239 22 0 150(_arch(_uni))))
		(_sig(_int BUS5243 18 0 151(_arch(_uni))))
		(_sig(_int BUS5247 18 0 152(_arch(_uni))))
		(_sig(_int BUS5255 18 0 153(_arch(_uni))))
		(_sig(_int BUS5259 18 0 154(_arch(_uni))))
		(_sig(_int BUS5263 19 0 155(_arch(_uni))))
		(_sig(_int BUS5267 19 0 156(_arch(_uni))))
		(_sig(_int BUS5717 18 0 157(_arch(_uni))))
		(_sig(_int BUS5721 18 0 158(_arch(_uni))))
		(_sig(_int BUS5800 19 0 159(_arch(_uni))))
		(_sig(_int BUS6149 22 0 160(_arch(_uni))))
		(_sig(_int Instruction 18 0 161(_arch(_uni))))
		(_sig(_int next_instruction_address 18 0 162(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 165(_arch(_uni))))
		(_prcs
			(line__266(_arch 0 0 266(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(4))(_sens(0)))))
			(line__267(_arch 1 0 267(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(5))(_sens(2)))))
			(line__272(_arch 2 0 272(_assignment(_trgt(33)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 3 -1)
)
I 000055 55 1487          1561956204290 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1561956204291 2019.07.01 01:43:24)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 282b252c257e7f3f2e7a3a727c2e7d2e2b2e202d7e)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000053 55 4607          1561956204316 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 39))
	(_version vde)
	(_time 1561956204317 2019.07.01 01:43:24)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 47444d45491110504541521d42414642114113414e)
	(_ent
		(_time 1561933065270)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 45(_ent (_in))))
				(_port(_int PCSrc -1 0 46(_ent (_in))))
				(_port(_int RegWrite -1 0 47(_ent (_in))))
				(_port(_int Reset -1 0 48(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 49(_ent (_in))))
				(_port(_int write_data 3 0 50(_ent (_in))))
				(_port(_int write_register 4 0 51(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 5 0 52(_ent (_out))))
				(_port(_int EX_WB_CONTROL 5 0 53(_ent (_out))))
				(_port(_int EX_jump_address 3 0 54(_ent (_out))))
				(_port(_int EX_rs 3 0 55(_ent (_out))))
				(_port(_int ULA_RES 3 0 56(_ent (_out))))
				(_port(_int Zero -1 0 57(_ent (_out))))
				(_port(_int val 4 0 58(_ent (_out))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 63(_ent (_out))))
				(_port(_int PCSrc -1 0 64(_ent (_out))))
				(_port(_int RegWrite -1 0 65(_ent (_out))))
				(_port(_int Reset -1 0 66(_ent (_out))))
				(_port(_int branch_instruction_address 6 0 67(_ent (_out))))
				(_port(_int write_data 6 0 68(_ent (_out))))
				(_port(_int write_register 7 0 69(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 87(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((Zero)(Zero))
			((val)(val))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((Zero)(Zero))
				((val)(val))
			)
		)
	)
	(_inst testbench_mips_01 0 105(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 30(_ent(_out))))
		(_port(_int EX_WB_CONTROL 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_jump_address 1 0 32(_ent(_out))))
		(_port(_int EX_rs 1 0 33(_ent(_out))))
		(_port(_int ULA_RES 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int val 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 75(_arch(_uni))))
		(_sig(_int PCSrc -1 0 76(_arch(_uni))))
		(_sig(_int RegWrite -1 0 77(_arch(_uni))))
		(_sig(_int Reset -1 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 8 0 79(_arch(_uni))))
		(_sig(_int write_data 8 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 81(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 9 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 12659         1561956204326 mips
(_unit VHDL(mips 0 27(mips 0 36))
	(_version vde)
	(_time 1561956204327 2019.07.01 01:43:24)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 47451a45491113501215031d1f404740444113414e)
	(_ent
		(_time 1561955912918)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 1 0 42(_ent (_in))))
				(_port(_int MEM_CONTROL 2 0 43(_ent (_in))))
				(_port(_int WB_CONTROL 3 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int jump_address 4 0 46(_ent (_in))))
				(_port(_int next_instruction_address_ID 4 0 47(_ent (_in))))
				(_port(_int rd_address 5 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int rs 4 0 50(_ent (_in))))
				(_port(_int rt 4 0 51(_ent (_in))))
				(_port(_int rt_address 5 0 52(_ent (_in))))
				(_port(_int shamt 5 0 53(_ent (_in))))
				(_port(_int signal_extended 4 0 54(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 55(_ent (_out))))
				(_port(_int EX_WB_CONTROL 3 0 56(_ent (_out))))
				(_port(_int EX_branch_address 4 0 57(_ent (_out))))
				(_port(_int EX_jump_address 4 0 58(_ent (_out))))
				(_port(_int EX_rs 4 0 59(_ent (_out))))
				(_port(_int ULA_RES 4 0 60(_ent (_out))))
				(_port(_int Zero -1 0 61(_ent (_out))))
				(_port(_int val 5 0 62(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 67(_ent (_in))))
				(_port(_int Instruction 6 0 68(_ent (_in))))
				(_port(_int RegWrite -1 0 69(_ent (_in))))
				(_port(_int Reset -1 0 70(_ent (_in))))
				(_port(_int next_instruction_address 6 0 71(_ent (_in))))
				(_port(_int write_data 6 0 72(_ent (_in))))
				(_port(_int write_register 7 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 8 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 9 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 10 0 76(_ent (_out))))
				(_port(_int jump_address 6 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 6 0 78(_ent (_out))))
				(_port(_int rd_address 7 0 79(_ent (_out))))
				(_port(_int rs 6 0 80(_ent (_out))))
				(_port(_int rt 6 0 81(_ent (_out))))
				(_port(_int rt_address 7 0 82(_ent (_out))))
				(_port(_int shamt 7 0 83(_ent (_out))))
				(_port(_int signal_extended 6 0 84(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int PCSrc -1 0 90(_ent (_in))))
				(_port(_int Reset -1 0 91(_ent (_in))))
				(_port(_int branch_instruction_address 11 0 92(_ent (_in))))
				(_port(_int Instruction 11 0 93(_ent (_out))))
				(_port(_int next_instruction_address 11 0 94(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 12 0 99(_ent (_in))))
				(_port(_int EX_WB_CONTROL 12 0 100(_ent (_in))))
				(_port(_int EX_branch_address 13 0 101(_ent (_in))))
				(_port(_int EX_jump_address 13 0 102(_ent (_in))))
				(_port(_int EX_rs 13 0 103(_ent (_in))))
				(_port(_int ULA_RES 13 0 104(_ent (_in))))
				(_port(_int Zero -1 0 105(_ent (_in))))
				(_port(_int clk -1 0 106(_ent (_in))))
				(_port(_int reset -1 0 107(_ent (_in))))
				(_port(_int val 14 0 108(_ent (_in))))
				(_port(_int M_DATA 13 0 109(_ent (_out))))
				(_port(_int M_ULA_RES 13 0 110(_ent (_out))))
				(_port(_int M_WB_CONTROL 12 0 111(_ent (_out))))
				(_port(_int write_register 14 0 112(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 15 0 117(_ent (_in))))
				(_port(_int M_ULA_RES 15 0 118(_ent (_in))))
				(_port(_int M_WB_CONTROL 16 0 119(_ent (_in))))
				(_port(_int clk -1 0 120(_ent (_in))))
				(_port(_int reset -1 0 121(_ent (_in))))
				(_port(_int write_register 17 0 122(_ent (_in))))
				(_port(_int M_write_register 17 0 123(_ent (_out))))
				(_port(_int RegWrite -1 0 124(_ent (_out))))
				(_port(_int WB_DATA 15 0 125(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 171(_comp execution)
		(_port
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(NET138))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(NET410))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((val)(BUS5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 196(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(Instruction))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address))
			((write_data)(BUS2335))
			((write_register)(BUS6149))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 218(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(PCSrc))
			((Reset)(NET410))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst memory_access_01 0 228(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((val)(BUS5239))
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 245(_comp write_back)
		(_port
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register(4))(Dangling_Input_Signal))
			((write_register(3))(Dangling_Input_Signal))
			((write_register(2))(Dangling_Input_Signal))
			((write_register(1))(Dangling_Input_Signal))
			((write_register(0))(Dangling_Input_Signal))
			((M_write_register)(BUS6149))
			((RegWrite)(NET6046))
			((WB_DATA)(BUS2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 73(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 74(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 75(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 76(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 92(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 99(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 101(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 108(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 117(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 122(_array -1((_dto i 4 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 130(_arch((i 4)))))
		(_sig(_int NET138 -1 0 134(_arch(_uni))))
		(_sig(_int NET410 -1 0 135(_arch(_uni))))
		(_sig(_int NET5251 -1 0 136(_arch(_uni))))
		(_sig(_int NET6046 -1 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 138(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2335 18 0 138(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 139(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 19 0 139(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 140(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 20 0 140(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 141(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 21 0 141(_arch(_uni))))
		(_sig(_int BUS3297 18 0 142(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1334 0 143(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 22 0 143(_arch(_uni))))
		(_sig(_int BUS3355 22 0 144(_arch(_uni))))
		(_sig(_int BUS3363 18 0 145(_arch(_uni))))
		(_sig(_int BUS3389 18 0 146(_arch(_uni))))
		(_sig(_int BUS3517 18 0 147(_arch(_uni))))
		(_sig(_int BUS3532 22 0 148(_arch(_uni))))
		(_sig(_int BUS3540 18 0 149(_arch(_uni))))
		(_sig(_int BUS5239 22 0 150(_arch(_uni))))
		(_sig(_int BUS5243 18 0 151(_arch(_uni))))
		(_sig(_int BUS5247 18 0 152(_arch(_uni))))
		(_sig(_int BUS5255 18 0 153(_arch(_uni))))
		(_sig(_int BUS5259 18 0 154(_arch(_uni))))
		(_sig(_int BUS5263 19 0 155(_arch(_uni))))
		(_sig(_int BUS5267 19 0 156(_arch(_uni))))
		(_sig(_int BUS5717 18 0 157(_arch(_uni))))
		(_sig(_int BUS5721 18 0 158(_arch(_uni))))
		(_sig(_int BUS5800 19 0 159(_arch(_uni))))
		(_sig(_int BUS6149 22 0 160(_arch(_uni))))
		(_sig(_int Instruction 18 0 161(_arch(_uni))))
		(_sig(_int next_instruction_address 18 0 162(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 165(_arch(_uni))))
		(_prcs
			(line__266(_arch 0 0 266(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(4))(_sens(0)))))
			(line__267(_arch 1 0 267(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(5))(_sens(2)))))
			(line__272(_arch 2 0 272(_assignment(_trgt(33)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 3 -1)
)
I 000058 55 4704          1561956204353 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1561956204354 2019.07.01 01:43:24)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 66646666353031716566743d3260656162606f6030)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Reset -1 0 52(_ent (_in))))
				(_port(_int instruction_bus 2 0 53(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 54(_ent (_in))))
				(_port(_int Instruction 2 0 55(_ent (_out))))
				(_port(_int next_instruction_address 2 0 56(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 69(_ent (_in))))
				(_port(_int address_bus 4 0 70(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_port(_int input0 5 0 78(_ent (_in))))
				(_port(_int input1 5 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_port(_int output 5 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst PC_IF 0 116(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 124(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 132(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 6 0 87(_arch(_uni))))
		(_sig(_int address_bus 6 0 88(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 89(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 90(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 91(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000050 55 1141          1561956204379 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561956204380 2019.07.01 01:43:24)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 8684868886d284908d8092df81818480838081808f)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 12003         1561956204408 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561956204409 2019.07.01 01:43:24)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code a5a7a5f2f5f3f2b2f5f7b7fef1a3a6a2a1a3aca3f3)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000053 55 3559          1561956204436 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1561956204437 2019.07.01 01:43:24)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code c4c6ce919693c5d3c6c1d69ec3c297c192c3c1c291)
	(_ent
		(_time 1561910390540)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000050 55 2797          1561956204472 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561956204473 2019.07.01 01:43:24)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code e3e1e3b0e4b7e1f5e5b1fbbae4e4e1e5e6e5e4e5ea)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 9630          1561956204513 execution
(_unit VHDL(execution 0 26(execution 0 52))
	(_version vde)
	(_time 1561956204514 2019.07.01 01:43:24)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 03015704085452155352165856050a055505560506)
	(_ent
		(_time 1561936366516)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 9 0 85(_ent (_in))))
				(_port(_int RS_in 10 0 86(_ent (_in))))
				(_port(_int ULA_in 10 0 87(_ent (_in))))
				(_port(_int WB_CONTROL 11 0 88(_ent (_in))))
				(_port(_int branch_address_in 10 0 89(_ent (_in))))
				(_port(_int clk -1 0 90(_ent (_in))))
				(_port(_int jump_address_in 10 0 91(_ent (_in))))
				(_port(_int reset -1 0 92(_ent (_in))))
				(_port(_int val_res 12 0 93(_ent (_in))))
				(_port(_int zero_in -1 0 94(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 9 0 95(_ent (_out))))
				(_port(_int EX_WB_CONTROL 11 0 96(_ent (_out))))
				(_port(_int EX_branch_address 10 0 97(_ent (_out))))
				(_port(_int EX_jump_address 10 0 98(_ent (_out))))
				(_port(_int EX_rs 10 0 99(_ent (_out))))
				(_port(_int ULA_RES 10 0 100(_ent (_out))))
				(_port(_int val 12 0 101(_ent (_out))))
				(_port(_int zero -1 0 102(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 77(_ent (_in))))
				(_port(_int ULAop2 -1 0 78(_ent (_in))))
				(_port(_int instruction 7 0 79(_ent (_in))))
				(_port(_int ulaSelection 8 0 80(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 58(_ent (_in))))
				(_port(_int B 5 0 59(_ent (_in))))
				(_port(_int resultado 5 0 60(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 13 0 118(_ent (_in))))
				(_port(_int Out1 13 0 119(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 107(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 110(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 17 0 110(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 111(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 18 0 111(_ent (_in))))
				(_port(_int selection -1 0 112(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 113(_array -1((_dto c 2 i 0)))))
				(_port(_int output 19 0 113(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 68(_array -1((_dto c 3 i 0)))))
				(_port(_int A 17 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 69(_array -1((_dto c 4 i 0)))))
				(_port(_int B 18 0 69(_ent (_in))))
				(_port(_int selection 6 0 70(_ent (_in))))
				(_port(_int Zero -1 0 71(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 72(_array -1((_dto c 5 i 0)))))
				(_port(_int output 19 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 143(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(BUS3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL(5))(EX_MEM_CONTROL(1)))
			((EX_MEM_CONTROL(4))(EX_MEM_CONTROL(0)))
			((EX_MEM_CONTROL(3))(DANGLING_U1_EX_MEM_CONTROL_3))
			((EX_MEM_CONTROL(2))(DANGLING_U1_EX_MEM_CONTROL_2))
			((EX_MEM_CONTROL(1))(DANGLING_U1_EX_MEM_CONTROL_1))
			((EX_MEM_CONTROL(0))(DANGLING_U1_EX_MEM_CONTROL_0))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U2 0 170(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(31)))
			((instruction(4))(signal_extended(30)))
			((instruction(3))(signal_extended(29)))
			((instruction(2))(signal_extended(28)))
			((instruction(1))(signal_extended(27)))
			((instruction(0))(signal_extended(26)))
			((ulaSelection)(BUS3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 183(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 190(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 196(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rs(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 207(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 218(_comp ALU)
		(_port
			((A)(rt(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(BUS3665))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 2 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_branch_address 3 0 44(_ent(_out))))
		(_port(_int EX_jump_address 3 0 45(_ent(_out))))
		(_port(_int EX_rs 3 0 46(_ent(_out))))
		(_port(_int ULA_RES 3 0 47(_ent(_out))))
		(_port(_int val 4 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 79(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 86(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 118(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 125(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 126(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 14 0 126(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 127(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2593 15 0 127(_arch(_uni))))
		(_sig(_int BUS3590 15 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 129(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3665 16 0 129(_arch(_uni))))
		(_sig(_int BUS4096 15 0 130(_arch(_uni))))
		(_sig(_int BUS544 15 0 131(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_3 -1 0 134(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_2 -1 0 135(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_1 -1 0 136(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_0 -1 0 137(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 6 -1)
)
I 000052 55 889           1561956204542 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1561956204543 2019.07.01 01:43:24)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code 222072267374733775233178252477252625202474)
	(_ent
		(_time 1561948540250)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(2))(2(5))(2(4))(2(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000051 55 1928          1561956204572 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 33))
	(_version vde)
	(_time 1561956204573 2019.07.01 01:43:24)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 41431542481543571615541b444417464347444746)
	(_ent
		(_time 1561936272090)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int zero_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 18(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 20(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 21(_ent(_out))))
		(_port(_int EX_branch_address 2 0 23(_ent(_out))))
		(_port(_int EX_jump_address 2 0 24(_ent(_out))))
		(_port(_int ULA_RES 2 0 25(_ent(_out))))
		(_port(_int zero -1 0 26(_ent(_out))))
		(_port(_int EX_rs 2 0 28(_ent(_out))))
		(_port(_int val 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(10)(11)(12)(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000059 55 955           1561956204603 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 35))
	(_version vde)
	(_time 1561956204604 2019.07.01 01:43:24)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 60623860353637776661723b346663676466696636)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000054 55 4233          1561956204629 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1561956204630 2019.07.01 01:43:24)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 8083d38e85d7d3968cd693dbd58685878285d68686)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(9)(3)(5)(6))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(9)(4)(5)(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000054 55 871           1561956204665 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1561956204666 2019.07.01 01:43:24)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 9f9ccd90c0c8cc89cacc8ec59d9ac9999a9897989b)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000043 55 901           1561956204690 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561956204691 2019.07.01 01:43:24)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code bebdefeae8e8eaa8bcb1aee4ecb9beb8bdb9beb8bd)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 3084          1561956204715 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 43))
	(_version vde)
	(_time 1561956204716 2019.07.01 01:43:24)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code cecccb9b9e99ced89bcadc9596cb98c8cfc8cdc8cd)
	(_ent
		(_time 1561955913342)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 1 0 31(_ent(_in))))
		(_port(_int EX_jump_address 1 0 32(_ent(_in))))
		(_port(_int EX_rs 1 0 33(_ent(_in))))
		(_port(_int ULA_RES 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int val 2 0 35(_ent(_in))))
		(_port(_int M_DATA 1 0 36(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 37(_ent(_out))))
		(_port(_int M_WB_CONTROL 0 0 38(_ent(_out))))
		(_port(_int write_register 2 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusOutput1 3 0 47(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_alias((BusOutput1(6))(EX_WB_CONTROL(0))))(_trgt(14(6)))(_sens(4(0))))))
			(line__55(_arch 1 0 55(_assignment(_alias((BusOutput1(7))(EX_WB_CONTROL(1))))(_trgt(14(7)))(_sens(4(1))))))
			(line__56(_arch 2 0 56(_assignment(_alias((BusOutput1(3))(val(0))))(_trgt(14(3)))(_sens(9(0))))))
			(line__57(_arch 3 0 57(_assignment(_alias((BusOutput1(4))(val(1))))(_trgt(14(4)))(_sens(9(1))))))
			(line__58(_arch 4 0 58(_assignment(_alias((BusOutput1(5))(val(2))))(_trgt(14(5)))(_sens(9(2))))))
			(line__59(_arch 5 0 59(_assignment(_alias((BusOutput1(6))(val(3))))(_trgt(14(6)))(_sens(9(3))))))
			(line__60(_arch 6 0 60(_assignment(_alias((BusOutput1(7))(val(4))))(_trgt(14(7)))(_sens(9(4))))))
			(line__63(_arch 7 0 63(_assignment(_alias((M_WB_CONTROL(0))(BusOutput1(6))))(_trgt(12(0)))(_sens(14(6))))))
			(line__64(_arch 8 0 64(_assignment(_alias((M_WB_CONTROL(1))(BusOutput1(7))))(_trgt(12(1)))(_sens(14(7))))))
			(line__65(_arch 9 0 65(_assignment(_alias((write_register(0))(BusOutput1(3))))(_trgt(13(0)))(_sens(14(3))))))
			(line__66(_arch 10 0 66(_assignment(_alias((write_register(1))(BusOutput1(4))))(_trgt(13(1)))(_sens(14(4))))))
			(line__67(_arch 11 0 67(_assignment(_alias((write_register(2))(BusOutput1(5))))(_trgt(13(2)))(_sens(14(5))))))
			(line__68(_arch 12 0 68(_assignment(_alias((write_register(3))(BusOutput1(6))))(_trgt(13(3)))(_sens(14(6))))))
			(line__69(_arch 13 0 69(_assignment(_alias((write_register(4))(BusOutput1(7))))(_trgt(13(4)))(_sens(14(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (4(0))(4(1))(9(0))(9(1))(9(2))(9(3))(9(4))(14(6))(14(7))(14(3))(14(4))(14(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 14 -1)
)
I 000051 55 3352          1561956204740 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1561956204741 2019.07.01 01:43:24)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code edeebbbfbbbab0faedeaf8b4eaebefebecebeeebbf)
	(_ent
		(_time 1561955913381)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 10 i 0)))))
				(_port(_int input0 4 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 11 i 0)))))
				(_port(_int input1 5 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 12 i 0)))))
				(_port(_int output 6 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 62(_comp multiplexador)
		(_port
			((input0)(M_DATA(d_31_0)))
			((input1)(M_ULA_RES(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(BusOutput1(d_7_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusOutput1 3 0 56(_arch(_uni))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__75(_arch 1 0 75(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
			(line__76(_arch 2 0 76(_assignment(_alias((WB_DATA(24))(BusOutput1(0))))(_trgt(8(24)))(_sens(9(0))))))
			(line__77(_arch 3 0 77(_assignment(_alias((WB_DATA(25))(BusOutput1(1))))(_trgt(8(25)))(_sens(9(1))))))
			(line__78(_arch 4 0 78(_assignment(_alias((WB_DATA(26))(BusOutput1(2))))(_trgt(8(26)))(_sens(9(2))))))
			(line__79(_arch 5 0 79(_assignment(_alias((WB_DATA(27))(BusOutput1(3))))(_trgt(8(27)))(_sens(9(3))))))
			(line__80(_arch 6 0 80(_assignment(_alias((WB_DATA(28))(BusOutput1(4))))(_trgt(8(28)))(_sens(9(4))))))
			(line__81(_arch 7 0 81(_assignment(_alias((WB_DATA(29))(BusOutput1(5))))(_trgt(8(29)))(_sens(9(5))))))
			(line__82(_arch 8 0 82(_assignment(_alias((WB_DATA(30))(BusOutput1(6))))(_trgt(8(30)))(_sens(9(6))))))
			(line__83(_arch 9 0 83(_assignment(_alias((WB_DATA(31))(BusOutput1(7))))(_trgt(8(31)))(_sens(9(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))(9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 13 -1)
)
I 000046 55 731           1561956204767 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1561956204768 2019.07.01 01:43:24)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 0c0e5f0a5b5b5c1a080f1e565c0a080a080a090b0e)
	(_ent
		(_time 1561881166463)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000054 55 1083          1561956204802 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1561956204803 2019.07.01 01:43:24)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code 2c2e2a297a7b2b3b2a2b35777d2a7f2a292b242a2d)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000044 55 2059          1561956204831 ALU
(_unit VHDL(alu 0 26(alu 0 39))
	(_version vde)
	(_time 1561956204832 2019.07.01 01:43:24)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 4b4918494a1d1a5d494b08101f4d4a4d184c4e4d4a)
	(_ent
		(_time 1561952821032)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_port(_int Zero -2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 35(_array -2((_dto c 5 i 0)))))
		(_port(_int output 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 42(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 4 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 43(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 5 0 43(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_trgt(5))(_sens(0)(1)(2)))))
			(line__61(_arch 1 0 61(_assignment(_trgt(4))(_sens(5(_range 8))(5(_range 9))(5(_range 10))(5(_range 11))(5(_range 12))(5(_object 0))(5(_range 13))(5(_range 14))(2))(_read(5(_range 15))(5(_range 16))(5(_range 17))(5(_range 18))(5(_range 19))(5(_object 0))(5(_range 20))(5(_range 21))))))
			(line__71(_arch 2 0 71(_assignment(_trgt(3))(_sens(5(_range 22))(6))(_read(5(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . ALU 24 -1)
)
V 000051 55 691           1561956204871 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1561956204872 2019.07.01 01:43:24)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 6a693b6a333d377c6d6c7e30686c6f6c6c6d6e6968)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
I 000055 55 1487          1561956416212 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1561956416213 2019.07.01 01:46:56)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code faf5faaaaeacadedfca8e8a0aefcaffcf9fcf2ffac)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000053 55 4607          1561956416238 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 39))
	(_version vde)
	(_time 1561956416239 2019.07.01 01:46:56)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 19161f1e194f4e0e1b1f0c431c1f181c4f1f4d1f10)
	(_ent
		(_time 1561933065270)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 45(_ent (_in))))
				(_port(_int PCSrc -1 0 46(_ent (_in))))
				(_port(_int RegWrite -1 0 47(_ent (_in))))
				(_port(_int Reset -1 0 48(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 49(_ent (_in))))
				(_port(_int write_data 3 0 50(_ent (_in))))
				(_port(_int write_register 4 0 51(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 5 0 52(_ent (_out))))
				(_port(_int EX_WB_CONTROL 5 0 53(_ent (_out))))
				(_port(_int EX_jump_address 3 0 54(_ent (_out))))
				(_port(_int EX_rs 3 0 55(_ent (_out))))
				(_port(_int ULA_RES 3 0 56(_ent (_out))))
				(_port(_int Zero -1 0 57(_ent (_out))))
				(_port(_int val 4 0 58(_ent (_out))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 63(_ent (_out))))
				(_port(_int PCSrc -1 0 64(_ent (_out))))
				(_port(_int RegWrite -1 0 65(_ent (_out))))
				(_port(_int Reset -1 0 66(_ent (_out))))
				(_port(_int branch_instruction_address 6 0 67(_ent (_out))))
				(_port(_int write_data 6 0 68(_ent (_out))))
				(_port(_int write_register 7 0 69(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 87(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((Zero)(Zero))
			((val)(val))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((Zero)(Zero))
				((val)(val))
			)
		)
	)
	(_inst testbench_mips_01 0 105(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 30(_ent(_out))))
		(_port(_int EX_WB_CONTROL 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_jump_address 1 0 32(_ent(_out))))
		(_port(_int EX_rs 1 0 33(_ent(_out))))
		(_port(_int ULA_RES 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int val 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 75(_arch(_uni))))
		(_sig(_int PCSrc -1 0 76(_arch(_uni))))
		(_sig(_int RegWrite -1 0 77(_arch(_uni))))
		(_sig(_int Reset -1 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 8 0 79(_arch(_uni))))
		(_sig(_int write_data 8 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 81(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 9 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 12659         1561956416249 mips
(_unit VHDL(mips 0 27(mips 0 36))
	(_version vde)
	(_time 1561956416250 2019.07.01 01:46:56)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 2927782d297f7d3e7c7b6d73712e292e2a2f7d2f20)
	(_ent
		(_time 1561955912918)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 1 0 42(_ent (_in))))
				(_port(_int MEM_CONTROL 2 0 43(_ent (_in))))
				(_port(_int WB_CONTROL 3 0 44(_ent (_in))))
				(_port(_int clk -1 0 45(_ent (_in))))
				(_port(_int jump_address 4 0 46(_ent (_in))))
				(_port(_int next_instruction_address_ID 4 0 47(_ent (_in))))
				(_port(_int rd_address 5 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int rs 4 0 50(_ent (_in))))
				(_port(_int rt 4 0 51(_ent (_in))))
				(_port(_int rt_address 5 0 52(_ent (_in))))
				(_port(_int shamt 5 0 53(_ent (_in))))
				(_port(_int signal_extended 4 0 54(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 3 0 55(_ent (_out))))
				(_port(_int EX_WB_CONTROL 3 0 56(_ent (_out))))
				(_port(_int EX_branch_address 4 0 57(_ent (_out))))
				(_port(_int EX_jump_address 4 0 58(_ent (_out))))
				(_port(_int EX_rs 4 0 59(_ent (_out))))
				(_port(_int ULA_RES 4 0 60(_ent (_out))))
				(_port(_int Zero -1 0 61(_ent (_out))))
				(_port(_int val 5 0 62(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 67(_ent (_in))))
				(_port(_int Instruction 6 0 68(_ent (_in))))
				(_port(_int RegWrite -1 0 69(_ent (_in))))
				(_port(_int Reset -1 0 70(_ent (_in))))
				(_port(_int next_instruction_address 6 0 71(_ent (_in))))
				(_port(_int write_data 6 0 72(_ent (_in))))
				(_port(_int write_register 7 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 8 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 9 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 10 0 76(_ent (_out))))
				(_port(_int jump_address 6 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 6 0 78(_ent (_out))))
				(_port(_int rd_address 7 0 79(_ent (_out))))
				(_port(_int rs 6 0 80(_ent (_out))))
				(_port(_int rt 6 0 81(_ent (_out))))
				(_port(_int rt_address 7 0 82(_ent (_out))))
				(_port(_int shamt 7 0 83(_ent (_out))))
				(_port(_int signal_extended 6 0 84(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int PCSrc -1 0 90(_ent (_in))))
				(_port(_int Reset -1 0 91(_ent (_in))))
				(_port(_int branch_instruction_address 11 0 92(_ent (_in))))
				(_port(_int Instruction 11 0 93(_ent (_out))))
				(_port(_int next_instruction_address 11 0 94(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 12 0 99(_ent (_in))))
				(_port(_int EX_WB_CONTROL 12 0 100(_ent (_in))))
				(_port(_int EX_branch_address 13 0 101(_ent (_in))))
				(_port(_int EX_jump_address 13 0 102(_ent (_in))))
				(_port(_int EX_rs 13 0 103(_ent (_in))))
				(_port(_int ULA_RES 13 0 104(_ent (_in))))
				(_port(_int Zero -1 0 105(_ent (_in))))
				(_port(_int clk -1 0 106(_ent (_in))))
				(_port(_int reset -1 0 107(_ent (_in))))
				(_port(_int val 14 0 108(_ent (_in))))
				(_port(_int M_DATA 13 0 109(_ent (_out))))
				(_port(_int M_ULA_RES 13 0 110(_ent (_out))))
				(_port(_int M_WB_CONTROL 12 0 111(_ent (_out))))
				(_port(_int write_register 14 0 112(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 15 0 117(_ent (_in))))
				(_port(_int M_ULA_RES 15 0 118(_ent (_in))))
				(_port(_int M_WB_CONTROL 16 0 119(_ent (_in))))
				(_port(_int clk -1 0 120(_ent (_in))))
				(_port(_int reset -1 0 121(_ent (_in))))
				(_port(_int write_register 17 0 122(_ent (_in))))
				(_port(_int M_write_register 17 0 123(_ent (_out))))
				(_port(_int RegWrite -1 0 124(_ent (_out))))
				(_port(_int WB_DATA 15 0 125(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 171(_comp execution)
		(_port
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(NET138))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(NET410))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((val)(BUS5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 196(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(Instruction))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address))
			((write_data)(BUS2335))
			((write_register)(BUS6149))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 218(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(PCSrc))
			((Reset)(NET410))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst memory_access_01 0 228(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((val)(BUS5239))
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 245(_comp write_back)
		(_port
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register(4))(Dangling_Input_Signal))
			((write_register(3))(Dangling_Input_Signal))
			((write_register(2))(Dangling_Input_Signal))
			((write_register(1))(Dangling_Input_Signal))
			((write_register(0))(Dangling_Input_Signal))
			((M_write_register)(BUS6149))
			((RegWrite)(NET6046))
			((WB_DATA)(BUS2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 48(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 73(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 74(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 75(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 76(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 92(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 99(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 101(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 108(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 117(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 119(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 122(_array -1((_dto i 4 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 130(_arch((i 4)))))
		(_sig(_int NET138 -1 0 134(_arch(_uni))))
		(_sig(_int NET410 -1 0 135(_arch(_uni))))
		(_sig(_int NET5251 -1 0 136(_arch(_uni))))
		(_sig(_int NET6046 -1 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 138(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2335 18 0 138(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 139(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 19 0 139(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 140(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 20 0 140(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 141(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 21 0 141(_arch(_uni))))
		(_sig(_int BUS3297 18 0 142(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1334 0 143(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 22 0 143(_arch(_uni))))
		(_sig(_int BUS3355 22 0 144(_arch(_uni))))
		(_sig(_int BUS3363 18 0 145(_arch(_uni))))
		(_sig(_int BUS3389 18 0 146(_arch(_uni))))
		(_sig(_int BUS3517 18 0 147(_arch(_uni))))
		(_sig(_int BUS3532 22 0 148(_arch(_uni))))
		(_sig(_int BUS3540 18 0 149(_arch(_uni))))
		(_sig(_int BUS5239 22 0 150(_arch(_uni))))
		(_sig(_int BUS5243 18 0 151(_arch(_uni))))
		(_sig(_int BUS5247 18 0 152(_arch(_uni))))
		(_sig(_int BUS5255 18 0 153(_arch(_uni))))
		(_sig(_int BUS5259 18 0 154(_arch(_uni))))
		(_sig(_int BUS5263 19 0 155(_arch(_uni))))
		(_sig(_int BUS5267 19 0 156(_arch(_uni))))
		(_sig(_int BUS5717 18 0 157(_arch(_uni))))
		(_sig(_int BUS5721 18 0 158(_arch(_uni))))
		(_sig(_int BUS5800 19 0 159(_arch(_uni))))
		(_sig(_int BUS6149 22 0 160(_arch(_uni))))
		(_sig(_int Instruction 18 0 161(_arch(_uni))))
		(_sig(_int next_instruction_address 18 0 162(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 165(_arch(_uni))))
		(_prcs
			(line__266(_arch 0 0 266(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(4))(_sens(0)))))
			(line__267(_arch 1 0 267(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(5))(_sens(2)))))
			(line__272(_arch 2 0 272(_assignment(_trgt(33)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 3 -1)
)
I 000058 55 4704          1561956416269 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1561956416270 2019.07.01 01:46:56)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 3836343d656e6f2f3b382a636c3e3b3f3c3e313e6e)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Reset -1 0 52(_ent (_in))))
				(_port(_int instruction_bus 2 0 53(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 54(_ent (_in))))
				(_port(_int Instruction 2 0 55(_ent (_out))))
				(_port(_int next_instruction_address 2 0 56(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 69(_ent (_in))))
				(_port(_int address_bus 4 0 70(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_port(_int input0 5 0 78(_ent (_in))))
				(_port(_int input1 5 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_port(_int output 5 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst PC_IF 0 116(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 124(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 132(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 6 0 87(_arch(_uni))))
		(_sig(_int address_bus 6 0 88(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 89(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 90(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 91(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000050 55 1141          1561956416289 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561956416290 2019.07.01 01:46:56)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 4846444a461c4a5e434e5c114f4f4a4e4d4e4f4e41)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 12003         1561956416308 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561956416309 2019.07.01 01:46:56)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 5856545b050e0f4f080a4a030c5e5b5f5c5e515e0e)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000053 55 3559          1561956416327 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1561956416328 2019.07.01 01:46:56)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 77797176262076607572652d707124722170727122)
	(_ent
		(_time 1561910390540)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000050 55 2797          1561956416356 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561956416357 2019.07.01 01:46:56)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 86888a8884d2849080d49edf81818480838081808f)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 9630          1561956416394 execution
(_unit VHDL(execution 0 26(execution 0 52))
	(_version vde)
	(_time 1561956416395 2019.07.01 01:46:56)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code b5bbb5e0b8e2e4a3e5e4a0eee0b3bcb3e3b3e0b3b0)
	(_ent
		(_time 1561936366516)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 9 0 85(_ent (_in))))
				(_port(_int RS_in 10 0 86(_ent (_in))))
				(_port(_int ULA_in 10 0 87(_ent (_in))))
				(_port(_int WB_CONTROL 11 0 88(_ent (_in))))
				(_port(_int branch_address_in 10 0 89(_ent (_in))))
				(_port(_int clk -1 0 90(_ent (_in))))
				(_port(_int jump_address_in 10 0 91(_ent (_in))))
				(_port(_int reset -1 0 92(_ent (_in))))
				(_port(_int val_res 12 0 93(_ent (_in))))
				(_port(_int zero_in -1 0 94(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 9 0 95(_ent (_out))))
				(_port(_int EX_WB_CONTROL 11 0 96(_ent (_out))))
				(_port(_int EX_branch_address 10 0 97(_ent (_out))))
				(_port(_int EX_jump_address 10 0 98(_ent (_out))))
				(_port(_int EX_rs 10 0 99(_ent (_out))))
				(_port(_int ULA_RES 10 0 100(_ent (_out))))
				(_port(_int val 12 0 101(_ent (_out))))
				(_port(_int zero -1 0 102(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 77(_ent (_in))))
				(_port(_int ULAop2 -1 0 78(_ent (_in))))
				(_port(_int instruction 7 0 79(_ent (_in))))
				(_port(_int ulaSelection 8 0 80(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 58(_ent (_in))))
				(_port(_int B 5 0 59(_ent (_in))))
				(_port(_int resultado 5 0 60(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 13 0 118(_ent (_in))))
				(_port(_int Out1 13 0 119(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 107(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 110(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 17 0 110(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 111(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 18 0 111(_ent (_in))))
				(_port(_int selection -1 0 112(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 113(_array -1((_dto c 2 i 0)))))
				(_port(_int output 19 0 113(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 68(_array -1((_dto c 3 i 0)))))
				(_port(_int A 17 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 69(_array -1((_dto c 4 i 0)))))
				(_port(_int B 18 0 69(_ent (_in))))
				(_port(_int selection 6 0 70(_ent (_in))))
				(_port(_int Zero -1 0 71(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 72(_array -1((_dto c 5 i 0)))))
				(_port(_int output 19 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 143(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(BUS3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL(5))(EX_MEM_CONTROL(1)))
			((EX_MEM_CONTROL(4))(EX_MEM_CONTROL(0)))
			((EX_MEM_CONTROL(3))(DANGLING_U1_EX_MEM_CONTROL_3))
			((EX_MEM_CONTROL(2))(DANGLING_U1_EX_MEM_CONTROL_2))
			((EX_MEM_CONTROL(1))(DANGLING_U1_EX_MEM_CONTROL_1))
			((EX_MEM_CONTROL(0))(DANGLING_U1_EX_MEM_CONTROL_0))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U2 0 170(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(31)))
			((instruction(4))(signal_extended(30)))
			((instruction(3))(signal_extended(29)))
			((instruction(2))(signal_extended(28)))
			((instruction(1))(signal_extended(27)))
			((instruction(0))(signal_extended(26)))
			((ulaSelection)(BUS3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 183(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 190(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 196(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rs(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 207(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 218(_comp ALU)
		(_port
			((A)(rt(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(BUS3665))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 2 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_branch_address 3 0 44(_ent(_out))))
		(_port(_int EX_jump_address 3 0 45(_ent(_out))))
		(_port(_int EX_rs 3 0 46(_ent(_out))))
		(_port(_int ULA_RES 3 0 47(_ent(_out))))
		(_port(_int val 4 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 79(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 86(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 118(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 125(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 126(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 14 0 126(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 127(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2593 15 0 127(_arch(_uni))))
		(_sig(_int BUS3590 15 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 129(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3665 16 0 129(_arch(_uni))))
		(_sig(_int BUS4096 15 0 130(_arch(_uni))))
		(_sig(_int BUS544 15 0 131(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_3 -1 0 134(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_2 -1 0 135(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_1 -1 0 136(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_0 -1 0 137(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 6 -1)
)
I 000052 55 889           1561956416418 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1561956416419 2019.07.01 01:46:56)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code c5cbc190939394d092c4d69fc2c390c2c1c2c7c393)
	(_ent
		(_time 1561948540250)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(2))(2(5))(2(4))(2(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000051 55 1928          1561956416441 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 33))
	(_version vde)
	(_time 1561956416442 2019.07.01 01:46:56)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code e4eae4b6e8b0e6f2b3b0f1bee1e1b2e3e6e2e1e2e3)
	(_ent
		(_time 1561936272090)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int zero_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 18(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 20(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 21(_ent(_out))))
		(_port(_int EX_branch_address 2 0 23(_ent(_out))))
		(_port(_int EX_jump_address 2 0 24(_ent(_out))))
		(_port(_int ULA_RES 2 0 25(_ent(_out))))
		(_port(_int zero -1 0 26(_ent(_out))))
		(_port(_int EX_rs 2 0 28(_ent(_out))))
		(_port(_int val 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(10)(11)(12)(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000059 55 955           1561956416470 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 35))
	(_version vde)
	(_time 1561956416471 2019.07.01 01:46:56)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 030d0c0555555414050211585705000407050a0555)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000054 55 4233          1561956416494 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1561956416495 2019.07.01 01:46:56)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 131c1714154440051f450048461516141116451515)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000054 55 871           1561956416524 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1561956416525 2019.07.01 01:46:56)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 323d373739656124676123683037643437353a3536)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000043 55 901           1561956416540 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561956416541 2019.07.01 01:46:56)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 424d444043141654404d5218104542444145424441)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 3084          1561956416558 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 43))
	(_version vde)
	(_time 1561956416559 2019.07.01 01:46:56)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code 525c005155055244075640090a5704545354515451)
	(_ent
		(_time 1561955913342)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 1 0 31(_ent(_in))))
		(_port(_int EX_jump_address 1 0 32(_ent(_in))))
		(_port(_int EX_rs 1 0 33(_ent(_in))))
		(_port(_int ULA_RES 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int val 2 0 35(_ent(_in))))
		(_port(_int M_DATA 1 0 36(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 37(_ent(_out))))
		(_port(_int M_WB_CONTROL 0 0 38(_ent(_out))))
		(_port(_int write_register 2 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusOutput1 3 0 47(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_alias((BusOutput1(6))(EX_WB_CONTROL(0))))(_trgt(14(6)))(_sens(4(0))))))
			(line__55(_arch 1 0 55(_assignment(_alias((BusOutput1(7))(EX_WB_CONTROL(1))))(_trgt(14(7)))(_sens(4(1))))))
			(line__56(_arch 2 0 56(_assignment(_alias((BusOutput1(3))(val(0))))(_trgt(14(3)))(_sens(9(0))))))
			(line__57(_arch 3 0 57(_assignment(_alias((BusOutput1(4))(val(1))))(_trgt(14(4)))(_sens(9(1))))))
			(line__58(_arch 4 0 58(_assignment(_alias((BusOutput1(5))(val(2))))(_trgt(14(5)))(_sens(9(2))))))
			(line__59(_arch 5 0 59(_assignment(_alias((BusOutput1(6))(val(3))))(_trgt(14(6)))(_sens(9(3))))))
			(line__60(_arch 6 0 60(_assignment(_alias((BusOutput1(7))(val(4))))(_trgt(14(7)))(_sens(9(4))))))
			(line__63(_arch 7 0 63(_assignment(_alias((M_WB_CONTROL(0))(BusOutput1(6))))(_trgt(12(0)))(_sens(14(6))))))
			(line__64(_arch 8 0 64(_assignment(_alias((M_WB_CONTROL(1))(BusOutput1(7))))(_trgt(12(1)))(_sens(14(7))))))
			(line__65(_arch 9 0 65(_assignment(_alias((write_register(0))(BusOutput1(3))))(_trgt(13(0)))(_sens(14(3))))))
			(line__66(_arch 10 0 66(_assignment(_alias((write_register(1))(BusOutput1(4))))(_trgt(13(1)))(_sens(14(4))))))
			(line__67(_arch 11 0 67(_assignment(_alias((write_register(2))(BusOutput1(5))))(_trgt(13(2)))(_sens(14(5))))))
			(line__68(_arch 12 0 68(_assignment(_alias((write_register(3))(BusOutput1(6))))(_trgt(13(3)))(_sens(14(6))))))
			(line__69(_arch 13 0 69(_assignment(_alias((write_register(4))(BusOutput1(7))))(_trgt(13(4)))(_sens(14(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (4(0))(4(1))(9(0))(9(1))(9(2))(9(3))(9(4))(14(6))(14(7))(14(3))(14(4))(14(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 14 -1)
)
I 000051 55 3352          1561956416579 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1561956416580 2019.07.01 01:46:56)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code 717e707172262c6671766428767773777077727723)
	(_ent
		(_time 1561955913381)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 10 i 0)))))
				(_port(_int input0 4 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 11 i 0)))))
				(_port(_int input1 5 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 12 i 0)))))
				(_port(_int output 6 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 62(_comp multiplexador)
		(_port
			((input0)(M_DATA(d_31_0)))
			((input1)(M_ULA_RES(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(BusOutput1(d_7_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusOutput1 3 0 56(_arch(_uni))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__75(_arch 1 0 75(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
			(line__76(_arch 2 0 76(_assignment(_alias((WB_DATA(24))(BusOutput1(0))))(_trgt(8(24)))(_sens(9(0))))))
			(line__77(_arch 3 0 77(_assignment(_alias((WB_DATA(25))(BusOutput1(1))))(_trgt(8(25)))(_sens(9(1))))))
			(line__78(_arch 4 0 78(_assignment(_alias((WB_DATA(26))(BusOutput1(2))))(_trgt(8(26)))(_sens(9(2))))))
			(line__79(_arch 5 0 79(_assignment(_alias((WB_DATA(27))(BusOutput1(3))))(_trgt(8(27)))(_sens(9(3))))))
			(line__80(_arch 6 0 80(_assignment(_alias((WB_DATA(28))(BusOutput1(4))))(_trgt(8(28)))(_sens(9(4))))))
			(line__81(_arch 7 0 81(_assignment(_alias((WB_DATA(29))(BusOutput1(5))))(_trgt(8(29)))(_sens(9(5))))))
			(line__82(_arch 8 0 82(_assignment(_alias((WB_DATA(30))(BusOutput1(6))))(_trgt(8(30)))(_sens(9(6))))))
			(line__83(_arch 9 0 83(_assignment(_alias((WB_DATA(31))(BusOutput1(7))))(_trgt(8(31)))(_sens(9(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))(9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 13 -1)
)
I 000046 55 731           1561956416598 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1561956416599 2019.07.01 01:46:56)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 808e878e84d7d096848392dad08684868486858782)
	(_ent
		(_time 1561881166463)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000054 55 1083          1561956416624 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1561956416625 2019.07.01 01:46:56)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code a0aef2f6a5f7a7b7a6a7b9fbf1a6f3a6a5a7a8a6a1)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000044 55 2059          1561956416647 ALU
(_unit VHDL(alu 0 26(alu 0 39))
	(_version vde)
	(_time 1561956416648 2019.07.01 01:46:56)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code afa1a8f8aaf9feb9adafecf4fba9aea9fca8aaa9ae)
	(_ent
		(_time 1561952821032)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_port(_int Zero -2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 35(_array -2((_dto c 5 i 0)))))
		(_port(_int output 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 42(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 4 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 43(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 5 0 43(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_trgt(5))(_sens(0)(1)(2)))))
			(line__61(_arch 1 0 61(_assignment(_trgt(4))(_sens(5(_range 8))(5(_range 9))(5(_range 10))(5(_range 11))(5(_range 12))(5(_object 0))(5(_range 13))(5(_range 14))(2))(_read(5(_range 15))(5(_range 16))(5(_range 17))(5(_range 18))(5(_range 19))(5(_object 0))(5(_range 20))(5(_range 21))))))
			(line__71(_arch 2 0 71(_assignment(_trgt(3))(_sens(5(_range 22))(6))(_read(5(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . ALU 24 -1)
)
V 000051 55 691           1561956416677 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1561956416678 2019.07.01 01:46:56)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code cfc0ca9a919892d9c8c9db95cdc9cac9c9c8cbcccd)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
I 000053 55 4607          1561956419599 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 39))
	(_version vde)
	(_time 1561956419600 2019.07.01 01:46:59)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 3836393d396e6f2f3a3e2d623d3e393d6e3e6c3e31)
	(_ent
		(_time 1561933065270)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 45(_ent (_in))))
				(_port(_int PCSrc -1 0 46(_ent (_in))))
				(_port(_int RegWrite -1 0 47(_ent (_in))))
				(_port(_int Reset -1 0 48(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 49(_ent (_in))))
				(_port(_int write_data 3 0 50(_ent (_in))))
				(_port(_int write_register 4 0 51(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 5 0 52(_ent (_out))))
				(_port(_int EX_WB_CONTROL 5 0 53(_ent (_out))))
				(_port(_int EX_jump_address 3 0 54(_ent (_out))))
				(_port(_int EX_rs 3 0 55(_ent (_out))))
				(_port(_int ULA_RES 3 0 56(_ent (_out))))
				(_port(_int Zero -1 0 57(_ent (_out))))
				(_port(_int val 4 0 58(_ent (_out))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 63(_ent (_out))))
				(_port(_int PCSrc -1 0 64(_ent (_out))))
				(_port(_int RegWrite -1 0 65(_ent (_out))))
				(_port(_int Reset -1 0 66(_ent (_out))))
				(_port(_int branch_instruction_address 6 0 67(_ent (_out))))
				(_port(_int write_data 6 0 68(_ent (_out))))
				(_port(_int write_register 7 0 69(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 87(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((Zero)(Zero))
			((val)(val))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((Zero)(Zero))
				((val)(val))
			)
		)
	)
	(_inst testbench_mips_01 0 105(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 30(_ent(_out))))
		(_port(_int EX_WB_CONTROL 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_jump_address 1 0 32(_ent(_out))))
		(_port(_int EX_rs 1 0 33(_ent(_out))))
		(_port(_int ULA_RES 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int val 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 75(_arch(_uni))))
		(_sig(_int PCSrc -1 0 76(_arch(_uni))))
		(_sig(_int RegWrite -1 0 77(_arch(_uni))))
		(_sig(_int Reset -1 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 8 0 79(_arch(_uni))))
		(_sig(_int write_data 8 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 81(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 9 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 1487          1561956562404 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1561956562405 2019.07.01 01:49:22)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 15411112154342021347074f4113401316131d1043)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000053 55 4607          1561956562432 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 39))
	(_version vde)
	(_time 1561956562433 2019.07.01 01:49:22)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 25712621297372322723307f20232420732371232c)
	(_ent
		(_time 1561933065270)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 45(_ent (_in))))
				(_port(_int PCSrc -1 0 46(_ent (_in))))
				(_port(_int RegWrite -1 0 47(_ent (_in))))
				(_port(_int Reset -1 0 48(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 49(_ent (_in))))
				(_port(_int write_data 3 0 50(_ent (_in))))
				(_port(_int write_register 4 0 51(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 5 0 52(_ent (_out))))
				(_port(_int EX_WB_CONTROL 5 0 53(_ent (_out))))
				(_port(_int EX_jump_address 3 0 54(_ent (_out))))
				(_port(_int EX_rs 3 0 55(_ent (_out))))
				(_port(_int ULA_RES 3 0 56(_ent (_out))))
				(_port(_int Zero -1 0 57(_ent (_out))))
				(_port(_int val 4 0 58(_ent (_out))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 63(_ent (_out))))
				(_port(_int PCSrc -1 0 64(_ent (_out))))
				(_port(_int RegWrite -1 0 65(_ent (_out))))
				(_port(_int Reset -1 0 66(_ent (_out))))
				(_port(_int branch_instruction_address 6 0 67(_ent (_out))))
				(_port(_int write_data 6 0 68(_ent (_out))))
				(_port(_int write_register 7 0 69(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 87(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((Zero)(Zero))
			((val)(val))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((Zero)(Zero))
				((val)(val))
			)
		)
	)
	(_inst testbench_mips_01 0 105(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 30(_ent(_out))))
		(_port(_int EX_WB_CONTROL 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_jump_address 1 0 32(_ent(_out))))
		(_port(_int EX_rs 1 0 33(_ent(_out))))
		(_port(_int ULA_RES 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int val 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 75(_arch(_uni))))
		(_sig(_int PCSrc -1 0 76(_arch(_uni))))
		(_sig(_int RegWrite -1 0 77(_arch(_uni))))
		(_sig(_int Reset -1 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 8 0 79(_arch(_uni))))
		(_sig(_int write_data 8 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 81(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 9 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 12889         1561956562446 mips
(_unit VHDL(mips 0 27(mips 0 39))
	(_version vde)
	(_time 1561956562447 2019.07.01 01:49:22)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 3461603139626023373360322d6f6533373260323d3334)
	(_ent
		(_time 1561956562442)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 45(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 46(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 47(_ent (_in))))
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int jump_address 5 0 49(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 50(_ent (_in))))
				(_port(_int rd_address 6 0 51(_ent (_in))))
				(_port(_int reset -1 0 52(_ent (_in))))
				(_port(_int rs 5 0 53(_ent (_in))))
				(_port(_int rt 5 0 54(_ent (_in))))
				(_port(_int rt_address 6 0 55(_ent (_in))))
				(_port(_int shamt 6 0 56(_ent (_in))))
				(_port(_int signal_extended 5 0 57(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 4 0 58(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 59(_ent (_out))))
				(_port(_int EX_branch_address 5 0 60(_ent (_out))))
				(_port(_int EX_jump_address 5 0 61(_ent (_out))))
				(_port(_int EX_rs 5 0 62(_ent (_out))))
				(_port(_int ULA_RES 5 0 63(_ent (_out))))
				(_port(_int Zero -1 0 64(_ent (_out))))
				(_port(_int val 6 0 65(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 70(_ent (_in))))
				(_port(_int Instruction 7 0 71(_ent (_in))))
				(_port(_int RegWrite -1 0 72(_ent (_in))))
				(_port(_int Reset -1 0 73(_ent (_in))))
				(_port(_int next_instruction_address 7 0 74(_ent (_in))))
				(_port(_int write_data 7 0 75(_ent (_in))))
				(_port(_int write_register 8 0 76(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 77(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 78(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 79(_ent (_out))))
				(_port(_int jump_address 7 0 80(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 81(_ent (_out))))
				(_port(_int rd_address 8 0 82(_ent (_out))))
				(_port(_int rs 7 0 83(_ent (_out))))
				(_port(_int rt 7 0 84(_ent (_out))))
				(_port(_int rt_address 8 0 85(_ent (_out))))
				(_port(_int shamt 8 0 86(_ent (_out))))
				(_port(_int signal_extended 7 0 87(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 92(_ent (_in))))
				(_port(_int PCSrc -1 0 93(_ent (_in))))
				(_port(_int Reset -1 0 94(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 95(_ent (_in))))
				(_port(_int Instruction 12 0 96(_ent (_out))))
				(_port(_int next_instruction_address 12 0 97(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 102(_ent (_in))))
				(_port(_int EX_WB_CONTROL 13 0 103(_ent (_in))))
				(_port(_int EX_branch_address 14 0 104(_ent (_in))))
				(_port(_int EX_jump_address 14 0 105(_ent (_in))))
				(_port(_int EX_rs 14 0 106(_ent (_in))))
				(_port(_int ULA_RES 14 0 107(_ent (_in))))
				(_port(_int Zero -1 0 108(_ent (_in))))
				(_port(_int clk -1 0 109(_ent (_in))))
				(_port(_int reset -1 0 110(_ent (_in))))
				(_port(_int val 15 0 111(_ent (_in))))
				(_port(_int M_DATA 14 0 112(_ent (_out))))
				(_port(_int M_ULA_RES 14 0 113(_ent (_out))))
				(_port(_int M_WB_CONTROL 13 0 114(_ent (_out))))
				(_port(_int write_register 15 0 115(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 16 0 120(_ent (_in))))
				(_port(_int M_ULA_RES 16 0 121(_ent (_in))))
				(_port(_int M_WB_CONTROL 17 0 122(_ent (_in))))
				(_port(_int clk -1 0 123(_ent (_in))))
				(_port(_int reset -1 0 124(_ent (_in))))
				(_port(_int write_register 18 0 125(_ent (_in))))
				(_port(_int M_write_register 18 0 126(_ent (_out))))
				(_port(_int RegWrite -1 0 127(_ent (_out))))
				(_port(_int WB_DATA 16 0 128(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 174(_comp execution)
		(_port
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(NET138))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(NET410))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((val)(BUS5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 199(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(Instruction))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address))
			((write_data)(BUS2335))
			((write_register)(BUS6149))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 221(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(PCSrc))
			((Reset)(NET410))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst memory_access_01 0 231(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((val)(BUS5239))
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 248(_comp write_back)
		(_port
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register(4))(Dangling_Input_Signal))
			((write_register(3))(Dangling_Input_Signal))
			((write_register(2))(Dangling_Input_Signal))
			((write_register(1))(Dangling_Input_Signal))
			((write_register(0))(Dangling_Input_Signal))
			((M_write_register)(BUS6149))
			((RegWrite)(NET6046))
			((WB_DATA)(BUS2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 71(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 78(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 79(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 104(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 111(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 120(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 122(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 125(_array -1((_dto i 4 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 133(_arch((i 4)))))
		(_sig(_int NET138 -1 0 137(_arch(_uni))))
		(_sig(_int NET410 -1 0 138(_arch(_uni))))
		(_sig(_int NET5251 -1 0 139(_arch(_uni))))
		(_sig(_int NET6046 -1 0 140(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 141(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2335 19 0 141(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 142(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 20 0 142(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 143(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 21 0 143(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 144(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 22 0 144(_arch(_uni))))
		(_sig(_int BUS3297 19 0 145(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1334 0 146(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 23 0 146(_arch(_uni))))
		(_sig(_int BUS3355 23 0 147(_arch(_uni))))
		(_sig(_int BUS3363 19 0 148(_arch(_uni))))
		(_sig(_int BUS3389 19 0 149(_arch(_uni))))
		(_sig(_int BUS3517 19 0 150(_arch(_uni))))
		(_sig(_int BUS3532 23 0 151(_arch(_uni))))
		(_sig(_int BUS3540 19 0 152(_arch(_uni))))
		(_sig(_int BUS5239 23 0 153(_arch(_uni))))
		(_sig(_int BUS5243 19 0 154(_arch(_uni))))
		(_sig(_int BUS5247 19 0 155(_arch(_uni))))
		(_sig(_int BUS5255 19 0 156(_arch(_uni))))
		(_sig(_int BUS5259 19 0 157(_arch(_uni))))
		(_sig(_int BUS5263 20 0 158(_arch(_uni))))
		(_sig(_int BUS5267 20 0 159(_arch(_uni))))
		(_sig(_int BUS5717 19 0 160(_arch(_uni))))
		(_sig(_int BUS5721 19 0 161(_arch(_uni))))
		(_sig(_int BUS5800 20 0 162(_arch(_uni))))
		(_sig(_int BUS6149 23 0 163(_arch(_uni))))
		(_sig(_int Instruction 19 0 164(_arch(_uni))))
		(_sig(_int next_instruction_address 19 0 165(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 168(_arch(_uni))))
		(_prcs
			(line__269(_arch 0 0 269(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(7))(_sens(0)))))
			(line__270(_arch 1 0 270(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(8))(_sens(3)))))
			(line__275(_arch 2 0 275(_assignment(_trgt(36)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 3 -1)
)
I 000058 55 4704          1561956562478 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1561956562479 2019.07.01 01:49:22)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 53065a5005050444505341080755505457555a5505)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Reset -1 0 52(_ent (_in))))
				(_port(_int instruction_bus 2 0 53(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 54(_ent (_in))))
				(_port(_int Instruction 2 0 55(_ent (_out))))
				(_port(_int next_instruction_address 2 0 56(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 69(_ent (_in))))
				(_port(_int address_bus 4 0 70(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_port(_int input0 5 0 78(_ent (_in))))
				(_port(_int input1 5 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_port(_int output 5 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst PC_IF 0 116(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 124(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 132(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 6 0 87(_arch(_uni))))
		(_sig(_int address_bus 6 0 88(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 89(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 90(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 91(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000050 55 1141          1561956562506 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561956562507 2019.07.01 01:49:22)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 73267a72762771657875672a74747175767574757a)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 12003         1561956562530 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561956562531 2019.07.01 01:49:22)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 92c79b9dc5c4c585c2c080c9c694919596949b94c4)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000053 55 3559          1561956562567 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1561956562568 2019.07.01 01:49:22)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code b1e4b2e5e6e6b0a6b3b4a3ebb6b7e2b4e7b6b4b7e4)
	(_ent
		(_time 1561910390540)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000050 55 2797          1561956562597 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561956562598 2019.07.01 01:49:22)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code d085d982d484d2c6d682c889d7d7d2d6d5d6d7d6d9)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 9630          1561956562635 execution
(_unit VHDL(execution 0 26(execution 0 52))
	(_version vde)
	(_time 1561956562636 2019.07.01 01:49:22)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code f0a5f5a1f8a7a1e6a0a1e5aba5f6f9f6a6f6a5f6f5)
	(_ent
		(_time 1561936366516)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 9 0 85(_ent (_in))))
				(_port(_int RS_in 10 0 86(_ent (_in))))
				(_port(_int ULA_in 10 0 87(_ent (_in))))
				(_port(_int WB_CONTROL 11 0 88(_ent (_in))))
				(_port(_int branch_address_in 10 0 89(_ent (_in))))
				(_port(_int clk -1 0 90(_ent (_in))))
				(_port(_int jump_address_in 10 0 91(_ent (_in))))
				(_port(_int reset -1 0 92(_ent (_in))))
				(_port(_int val_res 12 0 93(_ent (_in))))
				(_port(_int zero_in -1 0 94(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 9 0 95(_ent (_out))))
				(_port(_int EX_WB_CONTROL 11 0 96(_ent (_out))))
				(_port(_int EX_branch_address 10 0 97(_ent (_out))))
				(_port(_int EX_jump_address 10 0 98(_ent (_out))))
				(_port(_int EX_rs 10 0 99(_ent (_out))))
				(_port(_int ULA_RES 10 0 100(_ent (_out))))
				(_port(_int val 12 0 101(_ent (_out))))
				(_port(_int zero -1 0 102(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 77(_ent (_in))))
				(_port(_int ULAop2 -1 0 78(_ent (_in))))
				(_port(_int instruction 7 0 79(_ent (_in))))
				(_port(_int ulaSelection 8 0 80(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 58(_ent (_in))))
				(_port(_int B 5 0 59(_ent (_in))))
				(_port(_int resultado 5 0 60(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 13 0 118(_ent (_in))))
				(_port(_int Out1 13 0 119(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 107(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 110(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 17 0 110(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 111(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 18 0 111(_ent (_in))))
				(_port(_int selection -1 0 112(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 113(_array -1((_dto c 2 i 0)))))
				(_port(_int output 19 0 113(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 68(_array -1((_dto c 3 i 0)))))
				(_port(_int A 17 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 69(_array -1((_dto c 4 i 0)))))
				(_port(_int B 18 0 69(_ent (_in))))
				(_port(_int selection 6 0 70(_ent (_in))))
				(_port(_int Zero -1 0 71(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 72(_array -1((_dto c 5 i 0)))))
				(_port(_int output 19 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 143(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(BUS3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL(5))(EX_MEM_CONTROL(1)))
			((EX_MEM_CONTROL(4))(EX_MEM_CONTROL(0)))
			((EX_MEM_CONTROL(3))(DANGLING_U1_EX_MEM_CONTROL_3))
			((EX_MEM_CONTROL(2))(DANGLING_U1_EX_MEM_CONTROL_2))
			((EX_MEM_CONTROL(1))(DANGLING_U1_EX_MEM_CONTROL_1))
			((EX_MEM_CONTROL(0))(DANGLING_U1_EX_MEM_CONTROL_0))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U2 0 170(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(31)))
			((instruction(4))(signal_extended(30)))
			((instruction(3))(signal_extended(29)))
			((instruction(2))(signal_extended(28)))
			((instruction(1))(signal_extended(27)))
			((instruction(0))(signal_extended(26)))
			((ulaSelection)(BUS3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 183(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 190(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 196(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rs(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 207(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 218(_comp ALU)
		(_port
			((A)(rt(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(BUS3665))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 2 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_branch_address 3 0 44(_ent(_out))))
		(_port(_int EX_jump_address 3 0 45(_ent(_out))))
		(_port(_int EX_rs 3 0 46(_ent(_out))))
		(_port(_int ULA_RES 3 0 47(_ent(_out))))
		(_port(_int val 4 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 79(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 86(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 118(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 125(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 126(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 14 0 126(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 127(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2593 15 0 127(_arch(_uni))))
		(_sig(_int BUS3590 15 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 129(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3665 16 0 129(_arch(_uni))))
		(_sig(_int BUS4096 15 0 130(_arch(_uni))))
		(_sig(_int BUS544 15 0 131(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_3 -1 0 134(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_2 -1 0 135(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_1 -1 0 136(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_0 -1 0 137(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 6 -1)
)
I 000052 55 889           1561956562660 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1561956562661 2019.07.01 01:49:22)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code 0f5a0f090a595e1a580e1c5508095a080b080d0959)
	(_ent
		(_time 1561948540250)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(2))(2(5))(2(4))(2(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000051 55 1928          1561956562687 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 33))
	(_version vde)
	(_time 1561956562688 2019.07.01 01:49:22)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 2e7b2a2b737a2c38797a3b742b2b78292c282b2829)
	(_ent
		(_time 1561936272090)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int zero_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 18(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 20(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 21(_ent(_out))))
		(_port(_int EX_branch_address 2 0 23(_ent(_out))))
		(_port(_int EX_jump_address 2 0 24(_ent(_out))))
		(_port(_int ULA_RES 2 0 25(_ent(_out))))
		(_port(_int zero -1 0 26(_ent(_out))))
		(_port(_int EX_rs 2 0 28(_ent(_out))))
		(_port(_int val 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(10)(11)(12)(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000059 55 955           1561956562720 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 35))
	(_version vde)
	(_time 1561956562721 2019.07.01 01:49:22)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 4d18454f4c1b1a5a4b4c5f16194b4e4a494b444b1b)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000054 55 4233          1561956562751 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1561956562752 2019.07.01 01:49:22)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 6d396e6d3c3a3e7b613b7e36386b686a6f683b6b6b)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000054 55 871           1561956562781 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1561956562782 2019.07.01 01:49:22)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 8cd88e82d6dbdf9ad9df9dd68e89da8a898b848b88)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000043 55 901           1561956562806 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561956562807 2019.07.01 01:49:22)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 9cc89d93cccac88a9e938cc6ce9b9c9a9f9b9c9a9f)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 3084          1561956562830 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 43))
	(_version vde)
	(_time 1561956562831 2019.07.01 01:49:22)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code bbeeeeefececbbadeebfa9e0e3beedbdbabdb8bdb8)
	(_ent
		(_time 1561955913342)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 1 0 31(_ent(_in))))
		(_port(_int EX_jump_address 1 0 32(_ent(_in))))
		(_port(_int EX_rs 1 0 33(_ent(_in))))
		(_port(_int ULA_RES 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int val 2 0 35(_ent(_in))))
		(_port(_int M_DATA 1 0 36(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 37(_ent(_out))))
		(_port(_int M_WB_CONTROL 0 0 38(_ent(_out))))
		(_port(_int write_register 2 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusOutput1 3 0 47(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_alias((BusOutput1(6))(EX_WB_CONTROL(0))))(_trgt(14(6)))(_sens(4(0))))))
			(line__55(_arch 1 0 55(_assignment(_alias((BusOutput1(7))(EX_WB_CONTROL(1))))(_trgt(14(7)))(_sens(4(1))))))
			(line__56(_arch 2 0 56(_assignment(_alias((BusOutput1(3))(val(0))))(_trgt(14(3)))(_sens(9(0))))))
			(line__57(_arch 3 0 57(_assignment(_alias((BusOutput1(4))(val(1))))(_trgt(14(4)))(_sens(9(1))))))
			(line__58(_arch 4 0 58(_assignment(_alias((BusOutput1(5))(val(2))))(_trgt(14(5)))(_sens(9(2))))))
			(line__59(_arch 5 0 59(_assignment(_alias((BusOutput1(6))(val(3))))(_trgt(14(6)))(_sens(9(3))))))
			(line__60(_arch 6 0 60(_assignment(_alias((BusOutput1(7))(val(4))))(_trgt(14(7)))(_sens(9(4))))))
			(line__63(_arch 7 0 63(_assignment(_alias((M_WB_CONTROL(0))(BusOutput1(6))))(_trgt(12(0)))(_sens(14(6))))))
			(line__64(_arch 8 0 64(_assignment(_alias((M_WB_CONTROL(1))(BusOutput1(7))))(_trgt(12(1)))(_sens(14(7))))))
			(line__65(_arch 9 0 65(_assignment(_alias((write_register(0))(BusOutput1(3))))(_trgt(13(0)))(_sens(14(3))))))
			(line__66(_arch 10 0 66(_assignment(_alias((write_register(1))(BusOutput1(4))))(_trgt(13(1)))(_sens(14(4))))))
			(line__67(_arch 11 0 67(_assignment(_alias((write_register(2))(BusOutput1(5))))(_trgt(13(2)))(_sens(14(5))))))
			(line__68(_arch 12 0 68(_assignment(_alias((write_register(3))(BusOutput1(6))))(_trgt(13(3)))(_sens(14(6))))))
			(line__69(_arch 13 0 69(_assignment(_alias((write_register(4))(BusOutput1(7))))(_trgt(13(4)))(_sens(14(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (4(0))(4(1))(9(0))(9(1))(9(2))(9(3))(9(4))(14(6))(14(7))(14(3))(14(4))(14(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 14 -1)
)
I 000051 55 3352          1561956562853 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1561956562854 2019.07.01 01:49:22)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code ca9ecc9e999d97ddcacddf93cdccc8cccbccc9cc98)
	(_ent
		(_time 1561955913381)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 10 i 0)))))
				(_port(_int input0 4 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 11 i 0)))))
				(_port(_int input1 5 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 12 i 0)))))
				(_port(_int output 6 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 62(_comp multiplexador)
		(_port
			((input0)(M_DATA(d_31_0)))
			((input1)(M_ULA_RES(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(BusOutput1(d_7_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusOutput1 3 0 56(_arch(_uni))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__75(_arch 1 0 75(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
			(line__76(_arch 2 0 76(_assignment(_alias((WB_DATA(24))(BusOutput1(0))))(_trgt(8(24)))(_sens(9(0))))))
			(line__77(_arch 3 0 77(_assignment(_alias((WB_DATA(25))(BusOutput1(1))))(_trgt(8(25)))(_sens(9(1))))))
			(line__78(_arch 4 0 78(_assignment(_alias((WB_DATA(26))(BusOutput1(2))))(_trgt(8(26)))(_sens(9(2))))))
			(line__79(_arch 5 0 79(_assignment(_alias((WB_DATA(27))(BusOutput1(3))))(_trgt(8(27)))(_sens(9(3))))))
			(line__80(_arch 6 0 80(_assignment(_alias((WB_DATA(28))(BusOutput1(4))))(_trgt(8(28)))(_sens(9(4))))))
			(line__81(_arch 7 0 81(_assignment(_alias((WB_DATA(29))(BusOutput1(5))))(_trgt(8(29)))(_sens(9(5))))))
			(line__82(_arch 8 0 82(_assignment(_alias((WB_DATA(30))(BusOutput1(6))))(_trgt(8(30)))(_sens(9(6))))))
			(line__83(_arch 9 0 83(_assignment(_alias((WB_DATA(31))(BusOutput1(7))))(_trgt(8(31)))(_sens(9(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))(9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 13 -1)
)
I 000046 55 731           1561956562884 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1561956562885 2019.07.01 01:49:22)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code eabfeab9bfbdbafceee9f8b0baeceeeceeecefede8)
	(_ent
		(_time 1561881166463)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000054 55 1083          1561956562916 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1561956562917 2019.07.01 01:49:22)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code 095c5f0e055e0e1e0f0e1052580f5a0f0c0e010f08)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000044 55 2059          1561956562974 ALU
(_unit VHDL(alu 0 26(alu 0 39))
	(_version vde)
	(_time 1561956562975 2019.07.01 01:49:22)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 47124445131116514547041c134146411440424146)
	(_ent
		(_time 1561952821032)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_port(_int Zero -2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 35(_array -2((_dto c 5 i 0)))))
		(_port(_int output 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 42(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 4 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 43(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 5 0 43(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_trgt(5))(_sens(0)(1)(2)))))
			(line__61(_arch 1 0 61(_assignment(_trgt(4))(_sens(5(_range 8))(5(_range 9))(5(_range 10))(5(_range 11))(5(_range 12))(5(_object 0))(5(_range 13))(5(_range 14))(2))(_read(5(_range 15))(5(_range 16))(5(_range 17))(5(_range 18))(5(_range 19))(5(_object 0))(5(_range 20))(5(_range 21))))))
			(line__71(_arch 2 0 71(_assignment(_trgt(3))(_sens(5(_range 22))(6))(_read(5(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . ALU 24 -1)
)
V 000051 55 691           1561956563007 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1561956563008 2019.07.01 01:49:23)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 6733666768303a716061733d656162616160636465)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
I 000045 55 12889         1561956714459 mips
(_unit VHDL(mips 0 27(mips 0 39))
	(_version vde)
	(_time 1561956714460 2019.07.01 01:51:54)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 0403520209525013070350021d5f5503070250020d0304)
	(_ent
		(_time 1561956562441)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 45(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 46(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 47(_ent (_in))))
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int jump_address 5 0 49(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 50(_ent (_in))))
				(_port(_int rd_address 6 0 51(_ent (_in))))
				(_port(_int reset -1 0 52(_ent (_in))))
				(_port(_int rs 5 0 53(_ent (_in))))
				(_port(_int rt 5 0 54(_ent (_in))))
				(_port(_int rt_address 6 0 55(_ent (_in))))
				(_port(_int shamt 6 0 56(_ent (_in))))
				(_port(_int signal_extended 5 0 57(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 4 0 58(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 59(_ent (_out))))
				(_port(_int EX_branch_address 5 0 60(_ent (_out))))
				(_port(_int EX_jump_address 5 0 61(_ent (_out))))
				(_port(_int EX_rs 5 0 62(_ent (_out))))
				(_port(_int ULA_RES 5 0 63(_ent (_out))))
				(_port(_int Zero -1 0 64(_ent (_out))))
				(_port(_int val 6 0 65(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 70(_ent (_in))))
				(_port(_int Instruction 7 0 71(_ent (_in))))
				(_port(_int RegWrite -1 0 72(_ent (_in))))
				(_port(_int Reset -1 0 73(_ent (_in))))
				(_port(_int next_instruction_address 7 0 74(_ent (_in))))
				(_port(_int write_data 7 0 75(_ent (_in))))
				(_port(_int write_register 8 0 76(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 77(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 78(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 79(_ent (_out))))
				(_port(_int jump_address 7 0 80(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 81(_ent (_out))))
				(_port(_int rd_address 8 0 82(_ent (_out))))
				(_port(_int rs 7 0 83(_ent (_out))))
				(_port(_int rt 7 0 84(_ent (_out))))
				(_port(_int rt_address 8 0 85(_ent (_out))))
				(_port(_int shamt 8 0 86(_ent (_out))))
				(_port(_int signal_extended 7 0 87(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 92(_ent (_in))))
				(_port(_int PCSrc -1 0 93(_ent (_in))))
				(_port(_int Reset -1 0 94(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 95(_ent (_in))))
				(_port(_int Instruction 12 0 96(_ent (_out))))
				(_port(_int next_instruction_address 12 0 97(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 102(_ent (_in))))
				(_port(_int EX_WB_CONTROL 13 0 103(_ent (_in))))
				(_port(_int EX_branch_address 14 0 104(_ent (_in))))
				(_port(_int EX_jump_address 14 0 105(_ent (_in))))
				(_port(_int EX_rs 14 0 106(_ent (_in))))
				(_port(_int ULA_RES 14 0 107(_ent (_in))))
				(_port(_int Zero -1 0 108(_ent (_in))))
				(_port(_int clk -1 0 109(_ent (_in))))
				(_port(_int reset -1 0 110(_ent (_in))))
				(_port(_int val 15 0 111(_ent (_in))))
				(_port(_int M_DATA 14 0 112(_ent (_out))))
				(_port(_int M_ULA_RES 14 0 113(_ent (_out))))
				(_port(_int M_WB_CONTROL 13 0 114(_ent (_out))))
				(_port(_int write_register 15 0 115(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 16 0 120(_ent (_in))))
				(_port(_int M_ULA_RES 16 0 121(_ent (_in))))
				(_port(_int M_WB_CONTROL 17 0 122(_ent (_in))))
				(_port(_int clk -1 0 123(_ent (_in))))
				(_port(_int reset -1 0 124(_ent (_in))))
				(_port(_int write_register 18 0 125(_ent (_in))))
				(_port(_int M_write_register 18 0 126(_ent (_out))))
				(_port(_int RegWrite -1 0 127(_ent (_out))))
				(_port(_int WB_DATA 16 0 128(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 174(_comp execution)
		(_port
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(NET138))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(NET410))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((val)(BUS5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 199(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(Instruction))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address))
			((write_data)(BUS2335))
			((write_register)(BUS6149))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 221(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(PCSrc))
			((Reset)(NET410))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst memory_access_01 0 231(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((val)(BUS5239))
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 248(_comp write_back)
		(_port
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register(4))(Dangling_Input_Signal))
			((write_register(3))(Dangling_Input_Signal))
			((write_register(2))(Dangling_Input_Signal))
			((write_register(1))(Dangling_Input_Signal))
			((write_register(0))(Dangling_Input_Signal))
			((M_write_register)(BUS6149))
			((RegWrite)(NET6046))
			((WB_DATA)(BUS2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 71(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 78(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 79(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 104(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 111(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 120(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 122(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 125(_array -1((_dto i 4 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 133(_arch((i 4)))))
		(_sig(_int NET138 -1 0 137(_arch(_uni))))
		(_sig(_int NET410 -1 0 138(_arch(_uni))))
		(_sig(_int NET5251 -1 0 139(_arch(_uni))))
		(_sig(_int NET6046 -1 0 140(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 141(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2335 19 0 141(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 142(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 20 0 142(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 143(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 21 0 143(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 144(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 22 0 144(_arch(_uni))))
		(_sig(_int BUS3297 19 0 145(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1334 0 146(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 23 0 146(_arch(_uni))))
		(_sig(_int BUS3355 23 0 147(_arch(_uni))))
		(_sig(_int BUS3363 19 0 148(_arch(_uni))))
		(_sig(_int BUS3389 19 0 149(_arch(_uni))))
		(_sig(_int BUS3517 19 0 150(_arch(_uni))))
		(_sig(_int BUS3532 23 0 151(_arch(_uni))))
		(_sig(_int BUS3540 19 0 152(_arch(_uni))))
		(_sig(_int BUS5239 23 0 153(_arch(_uni))))
		(_sig(_int BUS5243 19 0 154(_arch(_uni))))
		(_sig(_int BUS5247 19 0 155(_arch(_uni))))
		(_sig(_int BUS5255 19 0 156(_arch(_uni))))
		(_sig(_int BUS5259 19 0 157(_arch(_uni))))
		(_sig(_int BUS5263 20 0 158(_arch(_uni))))
		(_sig(_int BUS5267 20 0 159(_arch(_uni))))
		(_sig(_int BUS5717 19 0 160(_arch(_uni))))
		(_sig(_int BUS5721 19 0 161(_arch(_uni))))
		(_sig(_int BUS5800 20 0 162(_arch(_uni))))
		(_sig(_int BUS6149 23 0 163(_arch(_uni))))
		(_sig(_int Instruction 19 0 164(_arch(_uni))))
		(_sig(_int next_instruction_address 19 0 165(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 168(_arch(_uni))))
		(_prcs
			(line__269(_arch 0 0 269(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(7))(_sens(0)))))
			(line__270(_arch 1 0 270(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(8))(_sens(3)))))
			(line__275(_arch 2 0 275(_assignment(_trgt(36)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 3 -1)
)
I 000053 55 4607          1561956716932 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 39))
	(_version vde)
	(_time 1561956716933 2019.07.01 01:51:56)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code a9aff8fea9fffebeabafbcf3acafa8acffaffdafa0)
	(_ent
		(_time 1561933065270)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 45(_ent (_in))))
				(_port(_int PCSrc -1 0 46(_ent (_in))))
				(_port(_int RegWrite -1 0 47(_ent (_in))))
				(_port(_int Reset -1 0 48(_ent (_in))))
				(_port(_int branch_instruction_address 3 0 49(_ent (_in))))
				(_port(_int write_data 3 0 50(_ent (_in))))
				(_port(_int write_register 4 0 51(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 5 0 52(_ent (_out))))
				(_port(_int EX_WB_CONTROL 5 0 53(_ent (_out))))
				(_port(_int EX_jump_address 3 0 54(_ent (_out))))
				(_port(_int EX_rs 3 0 55(_ent (_out))))
				(_port(_int ULA_RES 3 0 56(_ent (_out))))
				(_port(_int Zero -1 0 57(_ent (_out))))
				(_port(_int val 4 0 58(_ent (_out))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 63(_ent (_out))))
				(_port(_int PCSrc -1 0 64(_ent (_out))))
				(_port(_int RegWrite -1 0 65(_ent (_out))))
				(_port(_int Reset -1 0 66(_ent (_out))))
				(_port(_int branch_instruction_address 6 0 67(_ent (_out))))
				(_port(_int write_data 6 0 68(_ent (_out))))
				(_port(_int write_register 7 0 69(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 87(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
			((EX_MEM_CONTROL)(EX_MEM_CONTROL))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((Zero)(Zero))
			((val)(val))
		)
		(_use(_implicit)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((branch_instruction_address)(branch_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((Zero)(Zero))
				((val)(val))
			)
		)
	)
	(_inst testbench_mips_01 0 105(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_port(_int Zero -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 30(_ent(_out))))
		(_port(_int EX_WB_CONTROL 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_jump_address 1 0 32(_ent(_out))))
		(_port(_int EX_rs 1 0 33(_ent(_out))))
		(_port(_int ULA_RES 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int val 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 52(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 67(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 69(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 75(_arch(_uni))))
		(_sig(_int PCSrc -1 0 76(_arch(_uni))))
		(_sig(_int RegWrite -1 0 77(_arch(_uni))))
		(_sig(_int Reset -1 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 79(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 8 0 79(_arch(_uni))))
		(_sig(_int write_data 8 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 81(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 9 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000053 55 2967          1561956782914 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1561956782915 2019.07.01 01:53:02)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 696f3e69693f3e7e69667c336c6f686c3f6f3d6f60)
	(_ent
		(_time 1561956782912)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000055 55 1487          1561956791994 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1561956791995 2019.07.01 01:53:11)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code dfdcdb8d8c8988c8d98dcd858bd98ad9dcd9d7da89)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000053 55 2967          1561956792020 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1561956792021 2019.07.01 01:53:12)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code fefdfdaea2a8a9e9fef1eba4fbf8fffba8f8aaf8f7)
	(_ent
		(_time 1561956782911)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 12889         1561956792030 mips
(_unit VHDL(mips 0 27(mips 0 39))
	(_version vde)
	(_time 1561956792031 2019.07.01 01:53:12)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 0e0c5b0852585a190d095a0817555f090d085a0807090e)
	(_ent
		(_time 1561956562441)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 45(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 46(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 47(_ent (_in))))
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int jump_address 5 0 49(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 50(_ent (_in))))
				(_port(_int rd_address 6 0 51(_ent (_in))))
				(_port(_int reset -1 0 52(_ent (_in))))
				(_port(_int rs 5 0 53(_ent (_in))))
				(_port(_int rt 5 0 54(_ent (_in))))
				(_port(_int rt_address 6 0 55(_ent (_in))))
				(_port(_int shamt 6 0 56(_ent (_in))))
				(_port(_int signal_extended 5 0 57(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 4 0 58(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 59(_ent (_out))))
				(_port(_int EX_branch_address 5 0 60(_ent (_out))))
				(_port(_int EX_jump_address 5 0 61(_ent (_out))))
				(_port(_int EX_rs 5 0 62(_ent (_out))))
				(_port(_int ULA_RES 5 0 63(_ent (_out))))
				(_port(_int Zero -1 0 64(_ent (_out))))
				(_port(_int val 6 0 65(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 70(_ent (_in))))
				(_port(_int Instruction 7 0 71(_ent (_in))))
				(_port(_int RegWrite -1 0 72(_ent (_in))))
				(_port(_int Reset -1 0 73(_ent (_in))))
				(_port(_int next_instruction_address 7 0 74(_ent (_in))))
				(_port(_int write_data 7 0 75(_ent (_in))))
				(_port(_int write_register 8 0 76(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 77(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 78(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 79(_ent (_out))))
				(_port(_int jump_address 7 0 80(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 81(_ent (_out))))
				(_port(_int rd_address 8 0 82(_ent (_out))))
				(_port(_int rs 7 0 83(_ent (_out))))
				(_port(_int rt 7 0 84(_ent (_out))))
				(_port(_int rt_address 8 0 85(_ent (_out))))
				(_port(_int shamt 8 0 86(_ent (_out))))
				(_port(_int signal_extended 7 0 87(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 92(_ent (_in))))
				(_port(_int PCSrc -1 0 93(_ent (_in))))
				(_port(_int Reset -1 0 94(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 95(_ent (_in))))
				(_port(_int Instruction 12 0 96(_ent (_out))))
				(_port(_int next_instruction_address 12 0 97(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 102(_ent (_in))))
				(_port(_int EX_WB_CONTROL 13 0 103(_ent (_in))))
				(_port(_int EX_branch_address 14 0 104(_ent (_in))))
				(_port(_int EX_jump_address 14 0 105(_ent (_in))))
				(_port(_int EX_rs 14 0 106(_ent (_in))))
				(_port(_int ULA_RES 14 0 107(_ent (_in))))
				(_port(_int Zero -1 0 108(_ent (_in))))
				(_port(_int clk -1 0 109(_ent (_in))))
				(_port(_int reset -1 0 110(_ent (_in))))
				(_port(_int val 15 0 111(_ent (_in))))
				(_port(_int M_DATA 14 0 112(_ent (_out))))
				(_port(_int M_ULA_RES 14 0 113(_ent (_out))))
				(_port(_int M_WB_CONTROL 13 0 114(_ent (_out))))
				(_port(_int write_register 15 0 115(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 16 0 120(_ent (_in))))
				(_port(_int M_ULA_RES 16 0 121(_ent (_in))))
				(_port(_int M_WB_CONTROL 17 0 122(_ent (_in))))
				(_port(_int clk -1 0 123(_ent (_in))))
				(_port(_int reset -1 0 124(_ent (_in))))
				(_port(_int write_register 18 0 125(_ent (_in))))
				(_port(_int M_write_register 18 0 126(_ent (_out))))
				(_port(_int RegWrite -1 0 127(_ent (_out))))
				(_port(_int WB_DATA 16 0 128(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 174(_comp execution)
		(_port
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(NET138))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(NET410))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((val)(BUS5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 199(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(Instruction))
			((RegWrite)(NET6046))
			((Reset)(NET410))
			((next_instruction_address)(next_instruction_address))
			((write_data)(BUS2335))
			((write_register)(BUS6149))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 221(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(PCSrc))
			((Reset)(NET410))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst memory_access_01 0 231(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((val)(BUS5239))
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 248(_comp write_back)
		(_port
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register(4))(Dangling_Input_Signal))
			((write_register(3))(Dangling_Input_Signal))
			((write_register(2))(Dangling_Input_Signal))
			((write_register(1))(Dangling_Input_Signal))
			((write_register(0))(Dangling_Input_Signal))
			((M_write_register)(BUS6149))
			((RegWrite)(NET6046))
			((WB_DATA)(BUS2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 71(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 78(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 79(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 104(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 111(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 120(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 122(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 125(_array -1((_dto i 4 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 133(_arch((i 4)))))
		(_sig(_int NET138 -1 0 137(_arch(_uni))))
		(_sig(_int NET410 -1 0 138(_arch(_uni))))
		(_sig(_int NET5251 -1 0 139(_arch(_uni))))
		(_sig(_int NET6046 -1 0 140(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 141(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2335 19 0 141(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 142(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 20 0 142(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 143(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 21 0 143(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 144(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 22 0 144(_arch(_uni))))
		(_sig(_int BUS3297 19 0 145(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1334 0 146(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 23 0 146(_arch(_uni))))
		(_sig(_int BUS3355 23 0 147(_arch(_uni))))
		(_sig(_int BUS3363 19 0 148(_arch(_uni))))
		(_sig(_int BUS3389 19 0 149(_arch(_uni))))
		(_sig(_int BUS3517 19 0 150(_arch(_uni))))
		(_sig(_int BUS3532 23 0 151(_arch(_uni))))
		(_sig(_int BUS3540 19 0 152(_arch(_uni))))
		(_sig(_int BUS5239 23 0 153(_arch(_uni))))
		(_sig(_int BUS5243 19 0 154(_arch(_uni))))
		(_sig(_int BUS5247 19 0 155(_arch(_uni))))
		(_sig(_int BUS5255 19 0 156(_arch(_uni))))
		(_sig(_int BUS5259 19 0 157(_arch(_uni))))
		(_sig(_int BUS5263 20 0 158(_arch(_uni))))
		(_sig(_int BUS5267 20 0 159(_arch(_uni))))
		(_sig(_int BUS5717 19 0 160(_arch(_uni))))
		(_sig(_int BUS5721 19 0 161(_arch(_uni))))
		(_sig(_int BUS5800 20 0 162(_arch(_uni))))
		(_sig(_int BUS6149 23 0 163(_arch(_uni))))
		(_sig(_int Instruction 19 0 164(_arch(_uni))))
		(_sig(_int next_instruction_address 19 0 165(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 168(_arch(_uni))))
		(_prcs
			(line__269(_arch 0 0 269(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(7))(_sens(0)))))
			(line__270(_arch 1 0 270(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(8))(_sens(3)))))
			(line__275(_arch 2 0 275(_assignment(_trgt(36)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 3 -1)
)
I 000058 55 4704          1561956792058 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1561956792059 2019.07.01 01:53:12)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 1e1c16191e4849091d1e0c454a181d191a18171848)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Reset -1 0 52(_ent (_in))))
				(_port(_int instruction_bus 2 0 53(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 54(_ent (_in))))
				(_port(_int Instruction 2 0 55(_ent (_out))))
				(_port(_int next_instruction_address 2 0 56(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 69(_ent (_in))))
				(_port(_int address_bus 4 0 70(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_port(_int input0 5 0 78(_ent (_in))))
				(_port(_int input1 5 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_port(_int output 5 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst PC_IF 0 116(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 124(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 132(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 6 0 87(_arch(_uni))))
		(_sig(_int address_bus 6 0 88(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 89(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 90(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 91(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000050 55 1141          1561956792086 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561956792087 2019.07.01 01:53:12)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 3d3f35386f693f2b363b29643a3a3f3b383b3a3b34)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 12003         1561956792116 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561956792117 2019.07.01 01:53:12)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 5c5e545f5a0a0b4b0c0e4e07085a5f5b585a555a0a)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000053 55 3559          1561956792144 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1561956792145 2019.07.01 01:53:12)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 7b79797a7f2c7a6c797e69217c7d287e2d7c7e7d2e)
	(_ent
		(_time 1561910390540)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000050 55 2797          1561956792181 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561956792182 2019.07.01 01:53:12)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 9b999394cdcf998d9dc983c29c9c999d9e9d9c9d92)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 9630          1561956792221 execution
(_unit VHDL(execution 0 26(execution 0 52))
	(_version vde)
	(_time 1561956792222 2019.07.01 01:53:12)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code c9cbcd9dc89e98df9998dc929ccfc0cf9fcf9ccfcc)
	(_ent
		(_time 1561936366516)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 9 0 85(_ent (_in))))
				(_port(_int RS_in 10 0 86(_ent (_in))))
				(_port(_int ULA_in 10 0 87(_ent (_in))))
				(_port(_int WB_CONTROL 11 0 88(_ent (_in))))
				(_port(_int branch_address_in 10 0 89(_ent (_in))))
				(_port(_int clk -1 0 90(_ent (_in))))
				(_port(_int jump_address_in 10 0 91(_ent (_in))))
				(_port(_int reset -1 0 92(_ent (_in))))
				(_port(_int val_res 12 0 93(_ent (_in))))
				(_port(_int zero_in -1 0 94(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 9 0 95(_ent (_out))))
				(_port(_int EX_WB_CONTROL 11 0 96(_ent (_out))))
				(_port(_int EX_branch_address 10 0 97(_ent (_out))))
				(_port(_int EX_jump_address 10 0 98(_ent (_out))))
				(_port(_int EX_rs 10 0 99(_ent (_out))))
				(_port(_int ULA_RES 10 0 100(_ent (_out))))
				(_port(_int val 12 0 101(_ent (_out))))
				(_port(_int zero -1 0 102(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 77(_ent (_in))))
				(_port(_int ULAop2 -1 0 78(_ent (_in))))
				(_port(_int instruction 7 0 79(_ent (_in))))
				(_port(_int ulaSelection 8 0 80(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 58(_ent (_in))))
				(_port(_int B 5 0 59(_ent (_in))))
				(_port(_int resultado 5 0 60(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 13 0 118(_ent (_in))))
				(_port(_int Out1 13 0 119(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 107(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 110(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 17 0 110(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 111(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 18 0 111(_ent (_in))))
				(_port(_int selection -1 0 112(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 113(_array -1((_dto c 2 i 0)))))
				(_port(_int output 19 0 113(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 68(_array -1((_dto c 3 i 0)))))
				(_port(_int A 17 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 69(_array -1((_dto c 4 i 0)))))
				(_port(_int B 18 0 69(_ent (_in))))
				(_port(_int selection 6 0 70(_ent (_in))))
				(_port(_int Zero -1 0 71(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 72(_array -1((_dto c 5 i 0)))))
				(_port(_int output 19 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 143(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(BUS3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL(5))(EX_MEM_CONTROL(1)))
			((EX_MEM_CONTROL(4))(EX_MEM_CONTROL(0)))
			((EX_MEM_CONTROL(3))(DANGLING_U1_EX_MEM_CONTROL_3))
			((EX_MEM_CONTROL(2))(DANGLING_U1_EX_MEM_CONTROL_2))
			((EX_MEM_CONTROL(1))(DANGLING_U1_EX_MEM_CONTROL_1))
			((EX_MEM_CONTROL(0))(DANGLING_U1_EX_MEM_CONTROL_0))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U2 0 170(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(31)))
			((instruction(4))(signal_extended(30)))
			((instruction(3))(signal_extended(29)))
			((instruction(2))(signal_extended(28)))
			((instruction(1))(signal_extended(27)))
			((instruction(0))(signal_extended(26)))
			((ulaSelection)(BUS3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 183(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 190(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 196(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rs(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 207(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 218(_comp ALU)
		(_port
			((A)(rt(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(BUS3665))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 2 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_branch_address 3 0 44(_ent(_out))))
		(_port(_int EX_jump_address 3 0 45(_ent(_out))))
		(_port(_int EX_rs 3 0 46(_ent(_out))))
		(_port(_int ULA_RES 3 0 47(_ent(_out))))
		(_port(_int val 4 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 79(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 86(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 118(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 125(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 126(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 14 0 126(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 127(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2593 15 0 127(_arch(_uni))))
		(_sig(_int BUS3590 15 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 129(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3665 16 0 129(_arch(_uni))))
		(_sig(_int BUS4096 15 0 130(_arch(_uni))))
		(_sig(_int BUS544 15 0 131(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_3 -1 0 134(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_2 -1 0 135(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_1 -1 0 136(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_0 -1 0 137(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 6 -1)
)
I 000052 55 889           1561956792253 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1561956792254 2019.07.01 01:53:12)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code e9ebe9bab3bfb8fcbee8fab3eeefbceeedeeebefbf)
	(_ent
		(_time 1561948540250)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(2))(2(5))(2(4))(2(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000051 55 1928          1561956792286 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 33))
	(_version vde)
	(_time 1561956792287 2019.07.01 01:53:12)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 080a0f0f085c0a1e5f5c1d520d0d5e0f0a0e0d0e0f)
	(_ent
		(_time 1561936272090)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int zero_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 18(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 20(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 21(_ent(_out))))
		(_port(_int EX_branch_address 2 0 23(_ent(_out))))
		(_port(_int EX_jump_address 2 0 24(_ent(_out))))
		(_port(_int ULA_RES 2 0 25(_ent(_out))))
		(_port(_int zero -1 0 26(_ent(_out))))
		(_port(_int EX_rs 2 0 28(_ent(_out))))
		(_port(_int val 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(10)(11)(12)(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000059 55 955           1561956792317 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 35))
	(_version vde)
	(_time 1561956792318 2019.07.01 01:53:12)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 27252c23757170302126357c7321242023212e2171)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000054 55 4233          1561956792350 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1561956792351 2019.07.01 01:53:12)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 46454644451115504a10551d134043414443104040)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000054 55 871           1561956792387 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1561956792388 2019.07.01 01:53:12)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 66656766693135703335773c6463306063616e6162)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000043 55 901           1561956792411 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561956792412 2019.07.01 01:53:12)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 8586878b83d3d193878a95dfd78285838682858386)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 3084          1561956792437 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 43))
	(_version vde)
	(_time 1561956792438 2019.07.01 01:53:12)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code a4a6f2f3a5f3a4b2f1a0b6fffca1f2a2a5a2a7a2a7)
	(_ent
		(_time 1561955913342)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 1 0 31(_ent(_in))))
		(_port(_int EX_jump_address 1 0 32(_ent(_in))))
		(_port(_int EX_rs 1 0 33(_ent(_in))))
		(_port(_int ULA_RES 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int val 2 0 35(_ent(_in))))
		(_port(_int M_DATA 1 0 36(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 37(_ent(_out))))
		(_port(_int M_WB_CONTROL 0 0 38(_ent(_out))))
		(_port(_int write_register 2 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusOutput1 3 0 47(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_alias((BusOutput1(6))(EX_WB_CONTROL(0))))(_trgt(14(6)))(_sens(4(0))))))
			(line__55(_arch 1 0 55(_assignment(_alias((BusOutput1(7))(EX_WB_CONTROL(1))))(_trgt(14(7)))(_sens(4(1))))))
			(line__56(_arch 2 0 56(_assignment(_alias((BusOutput1(3))(val(0))))(_trgt(14(3)))(_sens(9(0))))))
			(line__57(_arch 3 0 57(_assignment(_alias((BusOutput1(4))(val(1))))(_trgt(14(4)))(_sens(9(1))))))
			(line__58(_arch 4 0 58(_assignment(_alias((BusOutput1(5))(val(2))))(_trgt(14(5)))(_sens(9(2))))))
			(line__59(_arch 5 0 59(_assignment(_alias((BusOutput1(6))(val(3))))(_trgt(14(6)))(_sens(9(3))))))
			(line__60(_arch 6 0 60(_assignment(_alias((BusOutput1(7))(val(4))))(_trgt(14(7)))(_sens(9(4))))))
			(line__63(_arch 7 0 63(_assignment(_alias((M_WB_CONTROL(0))(BusOutput1(6))))(_trgt(12(0)))(_sens(14(6))))))
			(line__64(_arch 8 0 64(_assignment(_alias((M_WB_CONTROL(1))(BusOutput1(7))))(_trgt(12(1)))(_sens(14(7))))))
			(line__65(_arch 9 0 65(_assignment(_alias((write_register(0))(BusOutput1(3))))(_trgt(13(0)))(_sens(14(3))))))
			(line__66(_arch 10 0 66(_assignment(_alias((write_register(1))(BusOutput1(4))))(_trgt(13(1)))(_sens(14(4))))))
			(line__67(_arch 11 0 67(_assignment(_alias((write_register(2))(BusOutput1(5))))(_trgt(13(2)))(_sens(14(5))))))
			(line__68(_arch 12 0 68(_assignment(_alias((write_register(3))(BusOutput1(6))))(_trgt(13(3)))(_sens(14(6))))))
			(line__69(_arch 13 0 69(_assignment(_alias((write_register(4))(BusOutput1(7))))(_trgt(13(4)))(_sens(14(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (4(0))(4(1))(9(0))(9(1))(9(2))(9(3))(9(4))(14(6))(14(7))(14(3))(14(4))(14(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 14 -1)
)
I 000051 55 3352          1561956792464 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1561956792465 2019.07.01 01:53:12)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code b4b7b1e1b2e3e9a3b4b3a1edb3b2b6b2b5b2b7b2e6)
	(_ent
		(_time 1561955913381)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 10 i 0)))))
				(_port(_int input0 4 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 11 i 0)))))
				(_port(_int input1 5 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 12 i 0)))))
				(_port(_int output 6 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 62(_comp multiplexador)
		(_port
			((input0)(M_DATA(d_31_0)))
			((input1)(M_ULA_RES(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(BusOutput1(d_7_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusOutput1 3 0 56(_arch(_uni))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__75(_arch 1 0 75(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
			(line__76(_arch 2 0 76(_assignment(_alias((WB_DATA(24))(BusOutput1(0))))(_trgt(8(24)))(_sens(9(0))))))
			(line__77(_arch 3 0 77(_assignment(_alias((WB_DATA(25))(BusOutput1(1))))(_trgt(8(25)))(_sens(9(1))))))
			(line__78(_arch 4 0 78(_assignment(_alias((WB_DATA(26))(BusOutput1(2))))(_trgt(8(26)))(_sens(9(2))))))
			(line__79(_arch 5 0 79(_assignment(_alias((WB_DATA(27))(BusOutput1(3))))(_trgt(8(27)))(_sens(9(3))))))
			(line__80(_arch 6 0 80(_assignment(_alias((WB_DATA(28))(BusOutput1(4))))(_trgt(8(28)))(_sens(9(4))))))
			(line__81(_arch 7 0 81(_assignment(_alias((WB_DATA(29))(BusOutput1(5))))(_trgt(8(29)))(_sens(9(5))))))
			(line__82(_arch 8 0 82(_assignment(_alias((WB_DATA(30))(BusOutput1(6))))(_trgt(8(30)))(_sens(9(6))))))
			(line__83(_arch 9 0 83(_assignment(_alias((WB_DATA(31))(BusOutput1(7))))(_trgt(8(31)))(_sens(9(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))(9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 13 -1)
)
I 000046 55 731           1561956792491 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1561956792492 2019.07.01 01:53:12)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code d3d1d081d48483c5d7d0c18983d5d7d5d7d5d6d4d1)
	(_ent
		(_time 1561881166463)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000054 55 1083          1561956792525 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1561956792526 2019.07.01 01:53:12)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code f2f0a4a3f5a5f5e5f4f5eba9a3f4a1f4f7f5faf4f3)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000044 55 2059          1561956792558 ALU
(_unit VHDL(alu 0 26(alu 0 39))
	(_version vde)
	(_time 1561956792559 2019.07.01 01:53:12)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 121010154344430410125149461413144115171413)
	(_ent
		(_time 1561952821032)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_port(_int Zero -2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 35(_array -2((_dto c 5 i 0)))))
		(_port(_int output 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 42(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 4 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 43(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 5 0 43(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_trgt(5))(_sens(0)(1)(2)))))
			(line__61(_arch 1 0 61(_assignment(_trgt(4))(_sens(5(_range 8))(5(_range 9))(5(_range 10))(5(_range 11))(5(_range 12))(5(_object 0))(5(_range 13))(5(_range 14))(2))(_read(5(_range 15))(5(_range 16))(5(_range 17))(5(_range 18))(5(_range 19))(5(_object 0))(5(_range 20))(5(_range 21))))))
			(line__71(_arch 2 0 71(_assignment(_trgt(3))(_sens(5(_range 22))(6))(_read(5(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . ALU 24 -1)
)
V 000051 55 691           1561956792603 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1561956792604 2019.07.01 01:53:12)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 4043404248171d564746541a424645464647444342)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
I 000045 55 12841         1561956907094 mips
(_unit VHDL(mips 0 27(mips 0 39))
	(_version vde)
	(_time 1561956907095 2019.07.01 01:55:07)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 8482d28a89d2d0938783d0829ddfd5838782d0828d8384)
	(_ent
		(_time 1561956562441)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 45(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 46(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 47(_ent (_in))))
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int jump_address 5 0 49(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 50(_ent (_in))))
				(_port(_int rd_address 6 0 51(_ent (_in))))
				(_port(_int reset -1 0 52(_ent (_in))))
				(_port(_int rs 5 0 53(_ent (_in))))
				(_port(_int rt 5 0 54(_ent (_in))))
				(_port(_int rt_address 6 0 55(_ent (_in))))
				(_port(_int shamt 6 0 56(_ent (_in))))
				(_port(_int signal_extended 5 0 57(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 4 0 58(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 59(_ent (_out))))
				(_port(_int EX_branch_address 5 0 60(_ent (_out))))
				(_port(_int EX_jump_address 5 0 61(_ent (_out))))
				(_port(_int EX_rs 5 0 62(_ent (_out))))
				(_port(_int ULA_RES 5 0 63(_ent (_out))))
				(_port(_int Zero -1 0 64(_ent (_out))))
				(_port(_int val 6 0 65(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 70(_ent (_in))))
				(_port(_int Instruction 7 0 71(_ent (_in))))
				(_port(_int RegWrite -1 0 72(_ent (_in))))
				(_port(_int Reset -1 0 73(_ent (_in))))
				(_port(_int next_instruction_address 7 0 74(_ent (_in))))
				(_port(_int write_data 7 0 75(_ent (_in))))
				(_port(_int write_register 8 0 76(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 77(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 78(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 79(_ent (_out))))
				(_port(_int jump_address 7 0 80(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 81(_ent (_out))))
				(_port(_int rd_address 8 0 82(_ent (_out))))
				(_port(_int rs 7 0 83(_ent (_out))))
				(_port(_int rt 7 0 84(_ent (_out))))
				(_port(_int rt_address 8 0 85(_ent (_out))))
				(_port(_int shamt 8 0 86(_ent (_out))))
				(_port(_int signal_extended 7 0 87(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 92(_ent (_in))))
				(_port(_int PCSrc -1 0 93(_ent (_in))))
				(_port(_int Reset -1 0 94(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 95(_ent (_in))))
				(_port(_int Instruction 12 0 96(_ent (_out))))
				(_port(_int next_instruction_address 12 0 97(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 102(_ent (_in))))
				(_port(_int EX_WB_CONTROL 13 0 103(_ent (_in))))
				(_port(_int EX_branch_address 14 0 104(_ent (_in))))
				(_port(_int EX_jump_address 14 0 105(_ent (_in))))
				(_port(_int EX_rs 14 0 106(_ent (_in))))
				(_port(_int ULA_RES 14 0 107(_ent (_in))))
				(_port(_int Zero -1 0 108(_ent (_in))))
				(_port(_int clk -1 0 109(_ent (_in))))
				(_port(_int reset -1 0 110(_ent (_in))))
				(_port(_int val 15 0 111(_ent (_in))))
				(_port(_int M_DATA 14 0 112(_ent (_out))))
				(_port(_int M_ULA_RES 14 0 113(_ent (_out))))
				(_port(_int M_WB_CONTROL 13 0 114(_ent (_out))))
				(_port(_int write_register 15 0 115(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 16 0 120(_ent (_in))))
				(_port(_int M_ULA_RES 16 0 121(_ent (_in))))
				(_port(_int M_WB_CONTROL 17 0 122(_ent (_in))))
				(_port(_int clk -1 0 123(_ent (_in))))
				(_port(_int reset -1 0 124(_ent (_in))))
				(_port(_int write_register 18 0 125(_ent (_in))))
				(_port(_int M_write_register 18 0 126(_ent (_out))))
				(_port(_int RegWrite -1 0 127(_ent (_out))))
				(_port(_int WB_DATA 16 0 128(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 174(_comp execution)
		(_port
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(NET138))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(NET410))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((val)(BUS5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 199(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(BUS6588))
			((RegWrite)(NET6046))
			((Reset)(Dangling_Input_Signal))
			((next_instruction_address)(BUS6592))
			((write_data)(BUS2335))
			((write_register)(BUS6149))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 221(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(PCSrc))
			((Reset)(NET410))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(BUS6588))
			((next_instruction_address)(BUS6592))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst memory_access_01 0 231(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((val)(BUS5239))
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 248(_comp write_back)
		(_port
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register(4))(Dangling_Input_Signal))
			((write_register(3))(Dangling_Input_Signal))
			((write_register(2))(Dangling_Input_Signal))
			((write_register(1))(Dangling_Input_Signal))
			((write_register(0))(Dangling_Input_Signal))
			((M_write_register)(BUS6149))
			((RegWrite)(NET6046))
			((WB_DATA)(BUS2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 71(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 78(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 79(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 104(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 111(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 120(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 122(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 125(_array -1((_dto i 4 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 133(_arch((i 4)))))
		(_sig(_int NET138 -1 0 137(_arch(_uni))))
		(_sig(_int NET410 -1 0 138(_arch(_uni))))
		(_sig(_int NET5251 -1 0 139(_arch(_uni))))
		(_sig(_int NET6046 -1 0 140(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 141(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2335 19 0 141(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 142(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 20 0 142(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 143(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 21 0 143(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 144(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 22 0 144(_arch(_uni))))
		(_sig(_int BUS3297 19 0 145(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1334 0 146(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 23 0 146(_arch(_uni))))
		(_sig(_int BUS3355 23 0 147(_arch(_uni))))
		(_sig(_int BUS3363 19 0 148(_arch(_uni))))
		(_sig(_int BUS3389 19 0 149(_arch(_uni))))
		(_sig(_int BUS3517 19 0 150(_arch(_uni))))
		(_sig(_int BUS3532 23 0 151(_arch(_uni))))
		(_sig(_int BUS3540 19 0 152(_arch(_uni))))
		(_sig(_int BUS5239 23 0 153(_arch(_uni))))
		(_sig(_int BUS5243 19 0 154(_arch(_uni))))
		(_sig(_int BUS5247 19 0 155(_arch(_uni))))
		(_sig(_int BUS5255 19 0 156(_arch(_uni))))
		(_sig(_int BUS5259 19 0 157(_arch(_uni))))
		(_sig(_int BUS5263 20 0 158(_arch(_uni))))
		(_sig(_int BUS5267 20 0 159(_arch(_uni))))
		(_sig(_int BUS5717 19 0 160(_arch(_uni))))
		(_sig(_int BUS5721 19 0 161(_arch(_uni))))
		(_sig(_int BUS5800 20 0 162(_arch(_uni))))
		(_sig(_int BUS6149 23 0 163(_arch(_uni))))
		(_sig(_int BUS6588 19 0 164(_arch(_uni))))
		(_sig(_int BUS6592 19 0 165(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 168(_arch(_uni))))
		(_prcs
			(line__269(_arch 0 0 269(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(7))(_sens(0)))))
			(line__270(_arch 1 0 270(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(8))(_sens(3)))))
			(line__275(_arch 2 0 275(_assignment(_trgt(36)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 3 -1)
)
I 000055 55 1487          1561956916705 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1561956916706 2019.07.01 01:55:16)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 0e0b02085e585919085c1c545a085b080d08060b58)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
I 000053 55 2967          1561956916731 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1561956916732 2019.07.01 01:55:16)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 1d18161a404b4a0a1d120847181b1c184b1b491b14)
	(_ent
		(_time 1561956782911)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000045 55 12841         1561956916739 mips
(_unit VHDL(mips 0 27(mips 0 39))
	(_version vde)
	(_time 1561956916740 2019.07.01 01:55:16)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 2d297129707b793a2e2a792b34767c2a2e2b792b242a2d)
	(_ent
		(_time 1561956562441)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 45(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 46(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 47(_ent (_in))))
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int jump_address 5 0 49(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 50(_ent (_in))))
				(_port(_int rd_address 6 0 51(_ent (_in))))
				(_port(_int reset -1 0 52(_ent (_in))))
				(_port(_int rs 5 0 53(_ent (_in))))
				(_port(_int rt 5 0 54(_ent (_in))))
				(_port(_int rt_address 6 0 55(_ent (_in))))
				(_port(_int shamt 6 0 56(_ent (_in))))
				(_port(_int signal_extended 5 0 57(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 4 0 58(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 59(_ent (_out))))
				(_port(_int EX_branch_address 5 0 60(_ent (_out))))
				(_port(_int EX_jump_address 5 0 61(_ent (_out))))
				(_port(_int EX_rs 5 0 62(_ent (_out))))
				(_port(_int ULA_RES 5 0 63(_ent (_out))))
				(_port(_int Zero -1 0 64(_ent (_out))))
				(_port(_int val 6 0 65(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 70(_ent (_in))))
				(_port(_int Instruction 7 0 71(_ent (_in))))
				(_port(_int RegWrite -1 0 72(_ent (_in))))
				(_port(_int Reset -1 0 73(_ent (_in))))
				(_port(_int next_instruction_address 7 0 74(_ent (_in))))
				(_port(_int write_data 7 0 75(_ent (_in))))
				(_port(_int write_register 8 0 76(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 77(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 78(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 79(_ent (_out))))
				(_port(_int jump_address 7 0 80(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 81(_ent (_out))))
				(_port(_int rd_address 8 0 82(_ent (_out))))
				(_port(_int rs 7 0 83(_ent (_out))))
				(_port(_int rt 7 0 84(_ent (_out))))
				(_port(_int rt_address 8 0 85(_ent (_out))))
				(_port(_int shamt 8 0 86(_ent (_out))))
				(_port(_int signal_extended 7 0 87(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 92(_ent (_in))))
				(_port(_int PCSrc -1 0 93(_ent (_in))))
				(_port(_int Reset -1 0 94(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 95(_ent (_in))))
				(_port(_int Instruction 12 0 96(_ent (_out))))
				(_port(_int next_instruction_address 12 0 97(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 102(_ent (_in))))
				(_port(_int EX_WB_CONTROL 13 0 103(_ent (_in))))
				(_port(_int EX_branch_address 14 0 104(_ent (_in))))
				(_port(_int EX_jump_address 14 0 105(_ent (_in))))
				(_port(_int EX_rs 14 0 106(_ent (_in))))
				(_port(_int ULA_RES 14 0 107(_ent (_in))))
				(_port(_int Zero -1 0 108(_ent (_in))))
				(_port(_int clk -1 0 109(_ent (_in))))
				(_port(_int reset -1 0 110(_ent (_in))))
				(_port(_int val 15 0 111(_ent (_in))))
				(_port(_int M_DATA 14 0 112(_ent (_out))))
				(_port(_int M_ULA_RES 14 0 113(_ent (_out))))
				(_port(_int M_WB_CONTROL 13 0 114(_ent (_out))))
				(_port(_int write_register 15 0 115(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 16 0 120(_ent (_in))))
				(_port(_int M_ULA_RES 16 0 121(_ent (_in))))
				(_port(_int M_WB_CONTROL 17 0 122(_ent (_in))))
				(_port(_int clk -1 0 123(_ent (_in))))
				(_port(_int reset -1 0 124(_ent (_in))))
				(_port(_int write_register 18 0 125(_ent (_in))))
				(_port(_int M_write_register 18 0 126(_ent (_out))))
				(_port(_int RegWrite -1 0 127(_ent (_out))))
				(_port(_int WB_DATA 16 0 128(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 174(_comp execution)
		(_port
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(NET138))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(NET410))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((val)(BUS5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 199(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(BUS6588))
			((RegWrite)(NET6046))
			((Reset)(Dangling_Input_Signal))
			((next_instruction_address)(BUS6592))
			((write_data)(BUS2335))
			((write_register)(BUS6149))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 221(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(PCSrc))
			((Reset)(NET410))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(BUS6588))
			((next_instruction_address)(BUS6592))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst memory_access_01 0 231(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((val)(BUS5239))
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 248(_comp write_back)
		(_port
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register(4))(Dangling_Input_Signal))
			((write_register(3))(Dangling_Input_Signal))
			((write_register(2))(Dangling_Input_Signal))
			((write_register(1))(Dangling_Input_Signal))
			((write_register(0))(Dangling_Input_Signal))
			((M_write_register)(BUS6149))
			((RegWrite)(NET6046))
			((WB_DATA)(BUS2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 71(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 78(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 79(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 104(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 111(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 120(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 122(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 125(_array -1((_dto i 4 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 133(_arch((i 4)))))
		(_sig(_int NET138 -1 0 137(_arch(_uni))))
		(_sig(_int NET410 -1 0 138(_arch(_uni))))
		(_sig(_int NET5251 -1 0 139(_arch(_uni))))
		(_sig(_int NET6046 -1 0 140(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 141(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2335 19 0 141(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 142(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 20 0 142(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 143(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 21 0 143(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 144(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 22 0 144(_arch(_uni))))
		(_sig(_int BUS3297 19 0 145(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1334 0 146(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 23 0 146(_arch(_uni))))
		(_sig(_int BUS3355 23 0 147(_arch(_uni))))
		(_sig(_int BUS3363 19 0 148(_arch(_uni))))
		(_sig(_int BUS3389 19 0 149(_arch(_uni))))
		(_sig(_int BUS3517 19 0 150(_arch(_uni))))
		(_sig(_int BUS3532 23 0 151(_arch(_uni))))
		(_sig(_int BUS3540 19 0 152(_arch(_uni))))
		(_sig(_int BUS5239 23 0 153(_arch(_uni))))
		(_sig(_int BUS5243 19 0 154(_arch(_uni))))
		(_sig(_int BUS5247 19 0 155(_arch(_uni))))
		(_sig(_int BUS5255 19 0 156(_arch(_uni))))
		(_sig(_int BUS5259 19 0 157(_arch(_uni))))
		(_sig(_int BUS5263 20 0 158(_arch(_uni))))
		(_sig(_int BUS5267 20 0 159(_arch(_uni))))
		(_sig(_int BUS5717 19 0 160(_arch(_uni))))
		(_sig(_int BUS5721 19 0 161(_arch(_uni))))
		(_sig(_int BUS5800 20 0 162(_arch(_uni))))
		(_sig(_int BUS6149 23 0 163(_arch(_uni))))
		(_sig(_int BUS6588 19 0 164(_arch(_uni))))
		(_sig(_int BUS6592 19 0 165(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 168(_arch(_uni))))
		(_prcs
			(line__269(_arch 0 0 269(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(7))(_sens(0)))))
			(line__270(_arch 1 0 270(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(8))(_sens(3)))))
			(line__275(_arch 2 0 275(_assignment(_trgt(36)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 3 -1)
)
I 000058 55 4704          1561956916762 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1561956916763 2019.07.01 01:55:16)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code 3d393c383c6b6a2a3e3d2f66693b3e3a393b343b6b)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Reset -1 0 52(_ent (_in))))
				(_port(_int instruction_bus 2 0 53(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 54(_ent (_in))))
				(_port(_int Instruction 2 0 55(_ent (_out))))
				(_port(_int next_instruction_address 2 0 56(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 69(_ent (_in))))
				(_port(_int address_bus 4 0 70(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_port(_int input0 5 0 78(_ent (_in))))
				(_port(_int input1 5 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_port(_int output 5 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst PC_IF 0 116(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 124(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 132(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 6 0 87(_arch(_uni))))
		(_sig(_int address_bus 6 0 88(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 89(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 90(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 91(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
I 000050 55 1141          1561956916782 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561956916783 2019.07.01 01:55:16)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code 5c585d5f09085e4a575a48055b5b5e5a595a5b5a55)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
I 000059 55 12003         1561956916806 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561956916807 2019.07.01 01:55:16)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code 6c686d6c6a3a3b7b3c3e7e37386a6f6b686a656a3a)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
I 000053 55 3559          1561956916832 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1561956916833 2019.07.01 01:55:16)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 8b8f80858fdc8a9c898e99d18c8dd88edd8c8e8dde)
	(_ent
		(_time 1561910390540)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
I 000050 55 2797          1561956916861 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561956916862 2019.07.01 01:55:16)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code aaaeabfdfffea8bcacf8b2f3adada8acafacadaca3)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
I 000050 55 9630          1561956916899 execution
(_unit VHDL(execution 0 26(execution 0 52))
	(_version vde)
	(_time 1561956916900 2019.07.01 01:55:16)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code c9cdc49dc89e98df9998dc929ccfc0cf9fcf9ccfcc)
	(_ent
		(_time 1561936366516)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 9 0 85(_ent (_in))))
				(_port(_int RS_in 10 0 86(_ent (_in))))
				(_port(_int ULA_in 10 0 87(_ent (_in))))
				(_port(_int WB_CONTROL 11 0 88(_ent (_in))))
				(_port(_int branch_address_in 10 0 89(_ent (_in))))
				(_port(_int clk -1 0 90(_ent (_in))))
				(_port(_int jump_address_in 10 0 91(_ent (_in))))
				(_port(_int reset -1 0 92(_ent (_in))))
				(_port(_int val_res 12 0 93(_ent (_in))))
				(_port(_int zero_in -1 0 94(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 9 0 95(_ent (_out))))
				(_port(_int EX_WB_CONTROL 11 0 96(_ent (_out))))
				(_port(_int EX_branch_address 10 0 97(_ent (_out))))
				(_port(_int EX_jump_address 10 0 98(_ent (_out))))
				(_port(_int EX_rs 10 0 99(_ent (_out))))
				(_port(_int ULA_RES 10 0 100(_ent (_out))))
				(_port(_int val 12 0 101(_ent (_out))))
				(_port(_int zero -1 0 102(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 77(_ent (_in))))
				(_port(_int ULAop2 -1 0 78(_ent (_in))))
				(_port(_int instruction 7 0 79(_ent (_in))))
				(_port(_int ulaSelection 8 0 80(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 58(_ent (_in))))
				(_port(_int B 5 0 59(_ent (_in))))
				(_port(_int resultado 5 0 60(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 13 0 118(_ent (_in))))
				(_port(_int Out1 13 0 119(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 107(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 110(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 17 0 110(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 111(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 18 0 111(_ent (_in))))
				(_port(_int selection -1 0 112(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 113(_array -1((_dto c 2 i 0)))))
				(_port(_int output 19 0 113(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 68(_array -1((_dto c 3 i 0)))))
				(_port(_int A 17 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 69(_array -1((_dto c 4 i 0)))))
				(_port(_int B 18 0 69(_ent (_in))))
				(_port(_int selection 6 0 70(_ent (_in))))
				(_port(_int Zero -1 0 71(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 72(_array -1((_dto c 5 i 0)))))
				(_port(_int output 19 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 143(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(BUS3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL(5))(EX_MEM_CONTROL(1)))
			((EX_MEM_CONTROL(4))(EX_MEM_CONTROL(0)))
			((EX_MEM_CONTROL(3))(DANGLING_U1_EX_MEM_CONTROL_3))
			((EX_MEM_CONTROL(2))(DANGLING_U1_EX_MEM_CONTROL_2))
			((EX_MEM_CONTROL(1))(DANGLING_U1_EX_MEM_CONTROL_1))
			((EX_MEM_CONTROL(0))(DANGLING_U1_EX_MEM_CONTROL_0))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U2 0 170(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(31)))
			((instruction(4))(signal_extended(30)))
			((instruction(3))(signal_extended(29)))
			((instruction(2))(signal_extended(28)))
			((instruction(1))(signal_extended(27)))
			((instruction(0))(signal_extended(26)))
			((ulaSelection)(BUS3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 183(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 190(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 196(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rs(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 207(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 218(_comp ALU)
		(_port
			((A)(rt(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(BUS3665))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 2 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_branch_address 3 0 44(_ent(_out))))
		(_port(_int EX_jump_address 3 0 45(_ent(_out))))
		(_port(_int EX_rs 3 0 46(_ent(_out))))
		(_port(_int ULA_RES 3 0 47(_ent(_out))))
		(_port(_int val 4 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 79(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 86(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 118(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 125(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 126(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 14 0 126(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 127(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2593 15 0 127(_arch(_uni))))
		(_sig(_int BUS3590 15 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 129(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3665 16 0 129(_arch(_uni))))
		(_sig(_int BUS4096 15 0 130(_arch(_uni))))
		(_sig(_int BUS544 15 0 131(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_3 -1 0 134(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_2 -1 0 135(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_1 -1 0 136(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_0 -1 0 137(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 6 -1)
)
I 000052 55 889           1561956916927 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1561956916928 2019.07.01 01:55:16)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code e9ede0bab3bfb8fcbee8fab3eeefbceeedeeebefbf)
	(_ent
		(_time 1561948540250)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(2))(2(5))(2(4))(2(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
I 000051 55 1928          1561956916950 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 33))
	(_version vde)
	(_time 1561956916951 2019.07.01 01:55:16)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code f8fcf5a9f8acfaeeafaceda2fdfdaefffafefdfeff)
	(_ent
		(_time 1561936272090)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int zero_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 18(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 20(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 21(_ent(_out))))
		(_port(_int EX_branch_address 2 0 23(_ent(_out))))
		(_port(_int EX_jump_address 2 0 24(_ent(_out))))
		(_port(_int ULA_RES 2 0 25(_ent(_out))))
		(_port(_int zero -1 0 26(_ent(_out))))
		(_port(_int EX_rs 2 0 28(_ent(_out))))
		(_port(_int val 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(10)(11)(12)(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
I 000059 55 955           1561956916978 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 35))
	(_version vde)
	(_time 1561956916979 2019.07.01 01:55:16)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 17131710454140001116054c4311141013111e1141)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
I 000054 55 4233          1561956917002 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1561956917003 2019.07.01 01:55:17)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code 37323c32356064213b61246c623132303532613131)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
I 000054 55 871           1561956917031 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1561956917032 2019.07.01 01:55:17)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code 56535c55590105400305470c5453005053515e5152)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
I 000043 55 901           1561956917051 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561956917052 2019.07.01 01:55:17)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 66636f66633032706469763c346166606561666065)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
I 000054 55 3084          1561956917068 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 43))
	(_version vde)
	(_time 1561956917069 2019.07.01 01:55:17)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code 75712874752275632071672e2d7023737473767376)
	(_ent
		(_time 1561955913342)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 1 0 31(_ent(_in))))
		(_port(_int EX_jump_address 1 0 32(_ent(_in))))
		(_port(_int EX_rs 1 0 33(_ent(_in))))
		(_port(_int ULA_RES 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int val 2 0 35(_ent(_in))))
		(_port(_int M_DATA 1 0 36(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 37(_ent(_out))))
		(_port(_int M_WB_CONTROL 0 0 38(_ent(_out))))
		(_port(_int write_register 2 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusOutput1 3 0 47(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_alias((BusOutput1(6))(EX_WB_CONTROL(0))))(_trgt(14(6)))(_sens(4(0))))))
			(line__55(_arch 1 0 55(_assignment(_alias((BusOutput1(7))(EX_WB_CONTROL(1))))(_trgt(14(7)))(_sens(4(1))))))
			(line__56(_arch 2 0 56(_assignment(_alias((BusOutput1(3))(val(0))))(_trgt(14(3)))(_sens(9(0))))))
			(line__57(_arch 3 0 57(_assignment(_alias((BusOutput1(4))(val(1))))(_trgt(14(4)))(_sens(9(1))))))
			(line__58(_arch 4 0 58(_assignment(_alias((BusOutput1(5))(val(2))))(_trgt(14(5)))(_sens(9(2))))))
			(line__59(_arch 5 0 59(_assignment(_alias((BusOutput1(6))(val(3))))(_trgt(14(6)))(_sens(9(3))))))
			(line__60(_arch 6 0 60(_assignment(_alias((BusOutput1(7))(val(4))))(_trgt(14(7)))(_sens(9(4))))))
			(line__63(_arch 7 0 63(_assignment(_alias((M_WB_CONTROL(0))(BusOutput1(6))))(_trgt(12(0)))(_sens(14(6))))))
			(line__64(_arch 8 0 64(_assignment(_alias((M_WB_CONTROL(1))(BusOutput1(7))))(_trgt(12(1)))(_sens(14(7))))))
			(line__65(_arch 9 0 65(_assignment(_alias((write_register(0))(BusOutput1(3))))(_trgt(13(0)))(_sens(14(3))))))
			(line__66(_arch 10 0 66(_assignment(_alias((write_register(1))(BusOutput1(4))))(_trgt(13(1)))(_sens(14(4))))))
			(line__67(_arch 11 0 67(_assignment(_alias((write_register(2))(BusOutput1(5))))(_trgt(13(2)))(_sens(14(5))))))
			(line__68(_arch 12 0 68(_assignment(_alias((write_register(3))(BusOutput1(6))))(_trgt(13(3)))(_sens(14(6))))))
			(line__69(_arch 13 0 69(_assignment(_alias((write_register(4))(BusOutput1(7))))(_trgt(13(4)))(_sens(14(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (4(0))(4(1))(9(0))(9(1))(9(2))(9(3))(9(4))(14(6))(14(7))(14(3))(14(4))(14(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 14 -1)
)
I 000051 55 3352          1561956917084 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1561956917085 2019.07.01 01:55:17)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code 85808b8a82d2d892858290dc8283878384838683d7)
	(_ent
		(_time 1561955913381)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 10 i 0)))))
				(_port(_int input0 4 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 11 i 0)))))
				(_port(_int input1 5 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 12 i 0)))))
				(_port(_int output 6 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 62(_comp multiplexador)
		(_port
			((input0)(M_DATA(d_31_0)))
			((input1)(M_ULA_RES(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(BusOutput1(d_7_0)))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusOutput1 3 0 56(_arch(_uni))))
		(_prcs
			(line__74(_arch 0 0 74(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__75(_arch 1 0 75(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
			(line__76(_arch 2 0 76(_assignment(_alias((WB_DATA(24))(BusOutput1(0))))(_trgt(8(24)))(_sens(9(0))))))
			(line__77(_arch 3 0 77(_assignment(_alias((WB_DATA(25))(BusOutput1(1))))(_trgt(8(25)))(_sens(9(1))))))
			(line__78(_arch 4 0 78(_assignment(_alias((WB_DATA(26))(BusOutput1(2))))(_trgt(8(26)))(_sens(9(2))))))
			(line__79(_arch 5 0 79(_assignment(_alias((WB_DATA(27))(BusOutput1(3))))(_trgt(8(27)))(_sens(9(3))))))
			(line__80(_arch 6 0 80(_assignment(_alias((WB_DATA(28))(BusOutput1(4))))(_trgt(8(28)))(_sens(9(4))))))
			(line__81(_arch 7 0 81(_assignment(_alias((WB_DATA(29))(BusOutput1(5))))(_trgt(8(29)))(_sens(9(5))))))
			(line__82(_arch 8 0 82(_assignment(_alias((WB_DATA(30))(BusOutput1(6))))(_trgt(8(30)))(_sens(9(6))))))
			(line__83(_arch 9 0 83(_assignment(_alias((WB_DATA(31))(BusOutput1(7))))(_trgt(8(31)))(_sens(9(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))(9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))(9(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 13 -1)
)
I 000046 55 731           1561956917102 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1561956917103 2019.07.01 01:55:17)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 94909c9b94c3c482909786cec49290929092919396)
	(_ent
		(_time 1561881166463)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
I 000054 55 1083          1561956917131 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1561956917132 2019.07.01 01:55:17)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code b4b0e9e1b5e3b3a3b2b3adefe5b2e7b2b1b3bcb2b5)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000044 55 2059          1561956917152 ALU
(_unit VHDL(alu 0 26(alu 0 39))
	(_version vde)
	(_time 1561956917153 2019.07.01 01:55:17)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code c3c7cb96939592d5c1c3809897c5c2c590c4c6c5c2)
	(_ent
		(_time 1561952821032)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_port(_int Zero -2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 35(_array -2((_dto c 5 i 0)))))
		(_port(_int output 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 42(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 4 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 43(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 5 0 43(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_trgt(5))(_sens(0)(1)(2)))))
			(line__61(_arch 1 0 61(_assignment(_trgt(4))(_sens(2)(5(_range 8))(5(_range 9))(5(_range 10))(5(_range 11))(5(_range 12))(5(_object 0))(5(_range 13))(5(_range 14)))(_read(5(_range 15))(5(_range 16))(5(_range 17))(5(_range 18))(5(_range 19))(5(_object 0))(5(_range 20))(5(_range 21))))))
			(line__71(_arch 2 0 71(_assignment(_trgt(3))(_sens(5(_range 22))(6))(_read(5(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . ALU 24 -1)
)
V 000051 55 691           1561956917187 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1561956917188 2019.07.01 01:55:17)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code f2f7f8a2f8a5afe4f5f4e6a8f0f4f7f4f4f5f6f1f0)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
I 000051 55 2398          1561957065679 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1561957065680 2019.07.01 01:57:45)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code f7f6a4a6f2a0aae0f0f9e2aef0f1f5f1f6f1f4f1a5)
	(_ent
		(_time 1561955913381)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_DATA(d_31_0)))
			((input1)(M_ULA_RES(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
V 000055 55 1487          1561957073746 testbench_mips
(_unit VHDL(testbench_mips 0 28(testbench_mips 0 16))
	(_version vde)
	(_time 1561957073747 2019.07.01 01:57:53)
	(_source(\./../src/testbench_mips.vhd\))
	(_parameters tan)
	(_code 757a2574752322627327672f2173207376737d7023)
	(_ent
		(_time 1561872606516)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_out))))
		(_port(_int PCSrc -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_out))))
		(_port(_int Reset -1 0 33(_ent(_out))))
		(_port(_int RegWrite -1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_out))))
		(_port(_int write_data 0 0 36(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(2)))))
			(line__19(_arch 1 0 19(_assignment(_alias((PCSrc)(_string \"0"\)))(_trgt(1)))))
			(line__20(_arch 2 0 20(_assignment(_trgt(5)))))
			(line__21(_arch 3 0 21(_assignment(_trgt(6)))))
			(line__23(_arch 4 0 23(_prcs(_wait_for)(_trgt(0)(3)))))
			(line__37(_arch 5 0 37(_prcs(_wait_for)(_trgt(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50463234 3)
		(50463491 33751811 33751555 50463491 50528771 33751811 33751811 50529027)
	)
	(_model . testbench_mips 6 -1)
)
V 000053 55 2967          1561957073770 sistema_mips
(_unit VHDL(sistema_mips 0 27(sistema_mips 0 30))
	(_version vde)
	(_time 1561957073771 2019.07.01 01:57:53)
	(_source(\./../compile/sistema_mips.vhd\))
	(_parameters tan)
	(_code 949bc39b99c2c383949b81ce91929591c292c0929d)
	(_ent
		(_time 1561956782911)
	)
	(_comp
		(mips
			(_object
				(_port(_int Clk -1 0 36(_ent (_in))))
				(_port(_int PCSrc -1 0 37(_ent (_in))))
				(_port(_int RegWrite -1 0 38(_ent (_in))))
				(_port(_int Reset -1 0 39(_ent (_in))))
				(_port(_int branch_instruction_address 0 0 40(_ent (_in))))
				(_port(_int write_data 0 0 41(_ent (_in))))
				(_port(_int write_register 1 0 42(_ent (_in))))
			)
		)
		(testbench_mips
			(_object
				(_port(_int Clk -1 0 47(_ent (_out))))
				(_port(_int PCSrc -1 0 48(_ent (_out))))
				(_port(_int RegWrite -1 0 49(_ent (_out))))
				(_port(_int Reset -1 0 50(_ent (_out))))
				(_port(_int branch_instruction_address 2 0 51(_ent (_out))))
				(_port(_int write_data 2 0 52(_ent (_out))))
				(_port(_int write_register 3 0 53(_ent (_out))))
			)
		)
	)
	(_inst mips_01 0 71(_comp mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . mips)
		)
	)
	(_inst testbench_mips_01 0 82(_comp testbench_mips)
		(_port
			((Clk)(Clk))
			((PCSrc)(PCSrc))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((branch_instruction_address)(branch_instruction_address))
			((write_data)(write_data))
			((write_register)(write_register))
		)
		(_use(_ent . testbench_mips)
			(_port
				((Clk)(Clk))
				((PCSrc)(PCSrc))
				((branch_instruction_address)(branch_instruction_address))
				((Reset)(Reset))
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 53(_array -1((_dto i 4 i 0)))))
		(_sig(_int Clk -1 0 59(_arch(_uni))))
		(_sig(_int PCSrc -1 0 60(_arch(_uni))))
		(_sig(_int RegWrite -1 0 61(_arch(_uni))))
		(_sig(_int Reset -1 0 62(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int branch_instruction_address 4 0 63(_arch(_uni))))
		(_sig(_int write_data 4 0 64(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_int write_register 5 0 65(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
)
V 000045 55 12841         1561957073778 mips
(_unit VHDL(mips 0 27(mips 0 39))
	(_version vde)
	(_time 1561957073779 2019.07.01 01:57:53)
	(_source(\./../compile/MIPS.vhd\))
	(_parameters tan)
	(_code 949a949b99c2c0839793c0928dcfc5939792c0929d9394)
	(_ent
		(_time 1561956562441)
	)
	(_comp
		(execution
			(_object
				(_port(_int EX_CONTROL 2 0 45(_ent (_in))))
				(_port(_int MEM_CONTROL 3 0 46(_ent (_in))))
				(_port(_int WB_CONTROL 4 0 47(_ent (_in))))
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int jump_address 5 0 49(_ent (_in))))
				(_port(_int next_instruction_address_ID 5 0 50(_ent (_in))))
				(_port(_int rd_address 6 0 51(_ent (_in))))
				(_port(_int reset -1 0 52(_ent (_in))))
				(_port(_int rs 5 0 53(_ent (_in))))
				(_port(_int rt 5 0 54(_ent (_in))))
				(_port(_int rt_address 6 0 55(_ent (_in))))
				(_port(_int shamt 6 0 56(_ent (_in))))
				(_port(_int signal_extended 5 0 57(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 4 0 58(_ent (_out))))
				(_port(_int EX_WB_CONTROL 4 0 59(_ent (_out))))
				(_port(_int EX_branch_address 5 0 60(_ent (_out))))
				(_port(_int EX_jump_address 5 0 61(_ent (_out))))
				(_port(_int EX_rs 5 0 62(_ent (_out))))
				(_port(_int ULA_RES 5 0 63(_ent (_out))))
				(_port(_int Zero -1 0 64(_ent (_out))))
				(_port(_int val 6 0 65(_ent (_out))))
			)
		)
		(instruction_decode
			(_object
				(_port(_int Clk -1 0 70(_ent (_in))))
				(_port(_int Instruction 7 0 71(_ent (_in))))
				(_port(_int RegWrite -1 0 72(_ent (_in))))
				(_port(_int Reset -1 0 73(_ent (_in))))
				(_port(_int next_instruction_address 7 0 74(_ent (_in))))
				(_port(_int write_data 7 0 75(_ent (_in))))
				(_port(_int write_register 8 0 76(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 77(_ent (_out))))
				(_port(_int MEM_CONTROL 10 0 78(_ent (_out))))
				(_port(_int WB_CONTROL 11 0 79(_ent (_out))))
				(_port(_int jump_address 7 0 80(_ent (_out))))
				(_port(_int next_instruction_address_ID 7 0 81(_ent (_out))))
				(_port(_int rd_address 8 0 82(_ent (_out))))
				(_port(_int rs 7 0 83(_ent (_out))))
				(_port(_int rt 7 0 84(_ent (_out))))
				(_port(_int rt_address 8 0 85(_ent (_out))))
				(_port(_int shamt 8 0 86(_ent (_out))))
				(_port(_int signal_extended 7 0 87(_ent (_out))))
			)
		)
		(instruction_fetch
			(_object
				(_port(_int Clk -1 0 92(_ent (_in))))
				(_port(_int PCSrc -1 0 93(_ent (_in))))
				(_port(_int Reset -1 0 94(_ent (_in))))
				(_port(_int branch_instruction_address 12 0 95(_ent (_in))))
				(_port(_int Instruction 12 0 96(_ent (_out))))
				(_port(_int next_instruction_address 12 0 97(_ent (_out))))
			)
		)
		(memory_access
			(_object
				(_port(_int EX_MEM_CONTROL 13 0 102(_ent (_in))))
				(_port(_int EX_WB_CONTROL 13 0 103(_ent (_in))))
				(_port(_int EX_branch_address 14 0 104(_ent (_in))))
				(_port(_int EX_jump_address 14 0 105(_ent (_in))))
				(_port(_int EX_rs 14 0 106(_ent (_in))))
				(_port(_int ULA_RES 14 0 107(_ent (_in))))
				(_port(_int Zero -1 0 108(_ent (_in))))
				(_port(_int clk -1 0 109(_ent (_in))))
				(_port(_int reset -1 0 110(_ent (_in))))
				(_port(_int val 15 0 111(_ent (_in))))
				(_port(_int M_DATA 14 0 112(_ent (_out))))
				(_port(_int M_ULA_RES 14 0 113(_ent (_out))))
				(_port(_int M_WB_CONTROL 13 0 114(_ent (_out))))
				(_port(_int write_register 15 0 115(_ent (_out))))
			)
		)
		(write_back
			(_object
				(_port(_int M_DATA 16 0 120(_ent (_in))))
				(_port(_int M_ULA_RES 16 0 121(_ent (_in))))
				(_port(_int M_WB_CONTROL 17 0 122(_ent (_in))))
				(_port(_int clk -1 0 123(_ent (_in))))
				(_port(_int reset -1 0 124(_ent (_in))))
				(_port(_int write_register 18 0 125(_ent (_in))))
				(_port(_int M_write_register 18 0 126(_ent (_out))))
				(_port(_int RegWrite -1 0 127(_ent (_out))))
				(_port(_int WB_DATA 16 0 128(_ent (_out))))
			)
		)
	)
	(_inst execution_01 0 174(_comp execution)
		(_port
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((clk)(NET138))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((reset)(NET410))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((val)(BUS5239))
		)
		(_use(_ent . execution)
			(_port
				((clk)(clk))
				((reset)(reset))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
				((Zero)(Zero))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
			)
		)
	)
	(_inst instruction_decode_01 0 199(_comp instruction_decode)
		(_port
			((Clk)(NET138))
			((Instruction)(BUS6588))
			((RegWrite)(NET6046))
			((Reset)(Dangling_Input_Signal))
			((next_instruction_address)(BUS6592))
			((write_data)(BUS2335))
			((write_register)(BUS6149))
			((EX_CONTROL)(BUS3293))
			((MEM_CONTROL)(BUS3234))
			((WB_CONTROL)(BUS3223))
			((jump_address)(BUS3540))
			((next_instruction_address_ID)(BUS3297))
			((rd_address)(BUS3355))
			((rs)(BUS3389))
			((rt)(BUS3517))
			((rt_address)(BUS3340))
			((shamt)(BUS3532))
			((signal_extended)(BUS3363))
		)
		(_use(_ent . instruction_decode)
			(_port
				((Clk)(Clk))
				((RegWrite)(RegWrite))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((next_instruction_address)(next_instruction_address))
				((write_data)(write_data))
				((write_register)(write_register))
				((EX_CONTROL)(EX_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((WB_CONTROL)(WB_CONTROL))
				((jump_address)(jump_address))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rd_address)(rd_address))
				((rs)(rs))
				((rt)(rt))
				((rt_address)(rt_address))
				((shamt)(shamt))
				((signal_extended)(signal_extended))
			)
		)
	)
	(_inst instruction_fetch_01 0 221(_comp instruction_fetch)
		(_port
			((Clk)(NET138))
			((PCSrc)(PCSrc))
			((Reset)(NET410))
			((branch_instruction_address)(branch_instruction_address))
			((Instruction)(BUS6588))
			((next_instruction_address)(BUS6592))
		)
		(_use(_ent . instruction_fetch)
		)
	)
	(_inst memory_access_01 0 231(_comp memory_access)
		(_port
			((EX_MEM_CONTROL)(BUS5263))
			((EX_WB_CONTROL)(BUS5267))
			((EX_branch_address)(BUS5255))
			((EX_jump_address)(BUS5259))
			((EX_rs)(BUS5243))
			((ULA_RES)(BUS5247))
			((Zero)(NET5251))
			((clk)(NET138))
			((reset)(reset))
			((val)(BUS5239))
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
		)
		(_use(_ent . memory_access)
			(_port
				((Zero)(Zero))
				((clk)(clk))
				((reset)(reset))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((EX_rs)(EX_rs))
				((ULA_RES)(ULA_RES))
				((val)(val))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
			)
		)
	)
	(_inst write_back_01 0 248(_comp write_back)
		(_port
			((M_DATA)(BUS5721))
			((M_ULA_RES)(BUS5717))
			((M_WB_CONTROL)(BUS5800))
			((clk)(NET138))
			((reset)(reset))
			((write_register(4))(Dangling_Input_Signal))
			((write_register(3))(Dangling_Input_Signal))
			((write_register(2))(Dangling_Input_Signal))
			((write_register(1))(Dangling_Input_Signal))
			((write_register(0))(Dangling_Input_Signal))
			((M_write_register)(BUS6149))
			((RegWrite)(NET6046))
			((WB_DATA)(BUS2335))
		)
		(_use(_ent . write_back)
			(_port
				((clk)(clk))
				((reset)(reset))
				((M_DATA)(M_DATA))
				((M_ULA_RES)(M_ULA_RES))
				((M_WB_CONTROL)(M_WB_CONTROL))
				((write_register)(write_register))
				((RegWrite)(RegWrite))
				((M_write_register)(M_write_register))
				((WB_DATA)(WB_DATA))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int RegWrite -1 0 31(_ent(_in))))
		(_port(_int Reset -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 33(_ent(_in))))
		(_port(_int write_data 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 45(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 51(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 71(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 76(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 77(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 78(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 79(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 104(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 111(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 120(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 122(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 125(_array -1((_dto i 4 i 0)))))
		(_cnst(_int DANGLING_INPUT_CONSTANT -1 0 133(_arch((i 4)))))
		(_sig(_int NET138 -1 0 137(_arch(_uni))))
		(_sig(_int NET410 -1 0 138(_arch(_uni))))
		(_sig(_int NET5251 -1 0 139(_arch(_uni))))
		(_sig(_int NET6046 -1 0 140(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 141(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2335 19 0 141(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 142(_array -1((_dto i 1 i 0)))))
		(_sig(_int BUS3223 20 0 142(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1330 0 143(_array -1((_dto i 5 i 0)))))
		(_sig(_int BUS3234 21 0 143(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1332 0 144(_array -1((_dto i 3 i 0)))))
		(_sig(_int BUS3293 22 0 144(_arch(_uni))))
		(_sig(_int BUS3297 19 0 145(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1334 0 146(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS3340 23 0 146(_arch(_uni))))
		(_sig(_int BUS3355 23 0 147(_arch(_uni))))
		(_sig(_int BUS3363 19 0 148(_arch(_uni))))
		(_sig(_int BUS3389 19 0 149(_arch(_uni))))
		(_sig(_int BUS3517 19 0 150(_arch(_uni))))
		(_sig(_int BUS3532 23 0 151(_arch(_uni))))
		(_sig(_int BUS3540 19 0 152(_arch(_uni))))
		(_sig(_int BUS5239 23 0 153(_arch(_uni))))
		(_sig(_int BUS5243 19 0 154(_arch(_uni))))
		(_sig(_int BUS5247 19 0 155(_arch(_uni))))
		(_sig(_int BUS5255 19 0 156(_arch(_uni))))
		(_sig(_int BUS5259 19 0 157(_arch(_uni))))
		(_sig(_int BUS5263 20 0 158(_arch(_uni))))
		(_sig(_int BUS5267 20 0 159(_arch(_uni))))
		(_sig(_int BUS5717 19 0 160(_arch(_uni))))
		(_sig(_int BUS5721 19 0 161(_arch(_uni))))
		(_sig(_int BUS5800 20 0 162(_arch(_uni))))
		(_sig(_int BUS6149 23 0 163(_arch(_uni))))
		(_sig(_int BUS6588 19 0 164(_arch(_uni))))
		(_sig(_int BUS6592 19 0 165(_arch(_uni))))
		(_sig(_int Dangling_Input_Signal -1 0 168(_arch(_uni))))
		(_prcs
			(line__269(_arch 0 0 269(_assignment(_alias((NET138)(Clk)))(_simpleassign BUF)(_trgt(7))(_sens(0)))))
			(line__270(_arch 1 0 270(_assignment(_alias((NET410)(Reset)))(_simpleassign BUF)(_trgt(8))(_sens(3)))))
			(line__275(_arch 2 0 275(_assignment(_trgt(36)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . mips 3 -1)
)
V 000058 55 4704          1561957073804 instruction_fetch
(_unit VHDL(instruction_fetch 0 27(instruction_fetch 0 38))
	(_version vde)
	(_time 1561957073805 2019.07.01 01:57:53)
	(_source(\./../compile/instruction_fetch.vhd\))
	(_parameters tan)
	(_code b4bae9e0e5e2e3a3b7b4a6efe0b2b7b3b0b2bdb2e2)
	(_ent
		(_time 1561881938991)
	)
	(_comp
		(IF_ID_REG
			(_object
				(_port(_int Clk -1 0 51(_ent (_in))))
				(_port(_int Reset -1 0 52(_ent (_in))))
				(_port(_int instruction_bus 2 0 53(_ent (_in))))
				(_port(_int next_instruction_address_bus 2 0 54(_ent (_in))))
				(_port(_int Instruction 2 0 55(_ent (_out))))
				(_port(_int next_instruction_address 2 0 56(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int address_bus 3 0 61(_ent (_in))))
				(_port(_int instruction_bus 3 0 62(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int Clk -1 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int mux_pc_bus 4 0 69(_ent (_in))))
				(_port(_int address_bus 4 0 70(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 75(_ent((i 32)))))
				(_port(_int input0 5 0 78(_ent (_in))))
				(_port(_int input1 5 0 79(_ent (_in))))
				(_port(_int selection -1 0 80(_ent (_in))))
				(_port(_int output 5 0 81(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 1 0 44(_ent (_in))))
				(_port(_int B 1 0 45(_ent (_in))))
				(_port(_int resultado 1 0 46(_ent (_out))))
			)
		)
	)
	(_inst IF_ID_REG_01 0 100(_comp IF_ID_REG)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((instruction_bus)(instruction_bus))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((Instruction)(Instruction))
			((next_instruction_address)(next_instruction_address))
		)
		(_use(_ent . IF_ID_REG)
			(_port
				((next_instruction_address_bus)(next_instruction_address_bus))
				((instruction_bus)(instruction_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((next_instruction_address)(next_instruction_address))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst INSTRUCTION_MEMORY_IF 0 110(_comp instruction_memory)
		(_port
			((address_bus)(address_bus))
			((instruction_bus)(instruction_bus))
		)
		(_use(_ent . instruction_memory)
		)
	)
	(_inst PC_IF 0 116(_comp PC)
		(_port
			((Clk)(Clk))
			((Reset)(Reset))
			((mux_pc_bus)(mux_pc_bus))
			((address_bus)(address_bus))
		)
		(_use(_ent . PC)
			(_port
				((mux_pc_bus)(mux_pc_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((address_bus)(address_bus))
			)
		)
	)
	(_inst U3 0 124(_comp multiplexador)
		(_port
			((input0)(next_instruction_address_bus))
			((input1)(branch_instruction_address))
			((selection)(PCSrc))
			((output)(mux_pc_bus))
		)
		(_use(_ent . multiplexador)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U6 0 132(_comp adder)
		(_port
			((A)(A))
			((B)(address_bus))
			((resultado)(next_instruction_address_bus))
		)
		(_use(_ent . adder)
		)
	)
	(_object
		(_port(_int Clk -1 0 29(_ent(_in))))
		(_port(_int PCSrc -1 0 30(_ent(_in))))
		(_port(_int Reset -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int branch_instruction_address 0 0 32(_ent(_in))))
		(_port(_int Instruction 0 0 33(_ent(_out))))
		(_port(_int next_instruction_address 0 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 44(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 61(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 87(_array -1((_dto i 31 i 0)))))
		(_sig(_int A 6 0 87(_arch(_uni))))
		(_sig(_int address_bus 6 0 88(_arch(_uni))))
		(_sig(_int instruction_bus 6 0 89(_arch(_uni))))
		(_sig(_int mux_pc_bus 6 0 90(_arch(_uni))))
		(_sig(_int next_instruction_address_bus 6 0 91(_arch(_uni))))
		(_prcs
			(line__96(_arch 0 0 96(_assignment(_trgt(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_model . instruction_fetch 1 -1)
)
V 000050 55 1141          1561957073824 IF_ID_REG
(_unit VHDL(if_id_reg 0 31(if_id_reg 0 44))
	(_version vde)
	(_time 1561957073825 2019.07.01 01:57:53)
	(_source(\./../src/IF_ID_REG.vhd\))
	(_parameters tan)
	(_code c3cd9e96c697c1d5c8c5d79ac4c4c1c5c6c5c4c5ca)
	(_ent
		(_time 1561866551750)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 0 0 33(_ent(_in)(_event))))
		(_port(_int instruction_bus 0 0 34(_ent(_in)(_event))))
		(_port(_int Clk -1 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int next_instruction_address 0 0 37(_ent(_out))))
		(_port(_int Instruction 0 0 38(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . IF_ID_REG 1 -1)
)
V 000059 55 12003         1561957073850 instruction_decode
(_unit VHDL(instruction_decode 0 24(instruction_decode 0 47))
	(_version vde)
	(_time 1561957073851 2019.07.01 01:57:53)
	(_source(\./../compile/instruction_decode.vhd\))
	(_parameters tan)
	(_code e2ecbfb1b5b4b5f5b2b0f0b9b6e4e1e5e6e4ebe4b4)
	(_ent
		(_time 1561910390277)
	)
	(_comp
		(ID_EX_REG
			(_object
				(_port(_int Clk -1 0 61(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 9 0 62(_ent (_in))))
				(_port(_int Instruction 10 0 63(_ent (_in))))
				(_port(_int Instruction_2 11 0 64(_ent (_in))))
				(_port(_int Instruction_3 12 0 65(_ent (_in))))
				(_port(_int Instruction_4 13 0 66(_ent (_in))))
				(_port(_int MEM_CONTROL_BUS 14 0 67(_ent (_in))))
				(_port(_int Reset -1 0 68(_ent (_in))))
				(_port(_int WB_CONTROL_BUS 15 0 69(_ent (_in))))
				(_port(_int next_instruction_address_bus 16 0 70(_ent (_in))))
				(_port(_int rs_bus 16 0 71(_ent (_in))))
				(_port(_int rt_bus 16 0 72(_ent (_in))))
				(_port(_int signal_extended_bus 16 0 73(_ent (_in))))
				(_port(_int EX_CONTROL 9 0 74(_ent (_out))))
				(_port(_int MEM_CONTROL 14 0 75(_ent (_out))))
				(_port(_int WB_CONTROL 15 0 76(_ent (_out))))
				(_port(_int jump_address 16 0 77(_ent (_out))))
				(_port(_int next_instruction_address_ID 16 0 78(_ent (_out))))
				(_port(_int rd_address 17 0 79(_ent (_out))))
				(_port(_int rs 16 0 80(_ent (_out))))
				(_port(_int rt 16 0 81(_ent (_out))))
				(_port(_int rt_address 17 0 82(_ent (_out))))
				(_port(_int shamt 17 0 83(_ent (_out))))
				(_port(_int signal_extended 16 0 84(_ent (_out))))
			)
		)
		(control_unit
			(_object
				(_port(_int Instruction 5 0 53(_ent (_in))))
				(_port(_int EX_CONTROL_BUS 6 0 54(_ent (_out))))
				(_port(_int MEM_CONTROL_BUS 7 0 55(_ent (_out))))
				(_port(_int WB_CONTROL_BUS 8 0 56(_ent (_out))))
			)
		)
		(register_file
			(_object
				(_port(_int Clk -1 0 89(_ent (_in))))
				(_port(_int Instruction 18 0 90(_ent (_in))))
				(_port(_int Instruction_2 19 0 91(_ent (_in))))
				(_port(_int RegWrite -1 0 92(_ent (_in))))
				(_port(_int Reset -1 0 93(_ent (_in))))
				(_port(_int write_data 20 0 94(_ent (_in))))
				(_port(_int write_register 21 0 95(_ent (_in))))
				(_port(_int rs_bus 20 0 96(_ent (_out))))
				(_port(_int rt_bus 20 0 97(_ent (_out))))
			)
		)
		(signal_extend
			(_object
				(_port(_int Instruction 22 0 102(_ent (_in))))
				(_port(_int signal_extended_bus 23 0 103(_ent (_out))))
			)
		)
	)
	(_inst U4 0 121(_comp ID_EX_REG)
		(_port
			((Clk)(Clk))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((Instruction(20))(Instruction(20)))
			((Instruction(19))(Instruction(19)))
			((Instruction(18))(Instruction(18)))
			((Instruction(17))(Instruction(17)))
			((Instruction(16))(Instruction(16)))
			((Instruction_2(25))(Instruction(25)))
			((Instruction_2(24))(Instruction(24)))
			((Instruction_2(23))(Instruction(23)))
			((Instruction_2(22))(Instruction(22)))
			((Instruction_2(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((Instruction_2(15))(Instruction(15)))
			((Instruction_2(14))(Instruction(14)))
			((Instruction_2(13))(Instruction(13)))
			((Instruction_2(12))(Instruction(12)))
			((Instruction_2(11))(Instruction(11)))
			((Instruction_2(10))(Instruction(10)))
			((Instruction_2(9))(Instruction(9)))
			((Instruction_2(8))(Instruction(8)))
			((Instruction_2(7))(Instruction(7)))
			((Instruction_2(6))(Instruction(6)))
			((Instruction_2(5))(Instruction(5)))
			((Instruction_2(4))(Instruction(4)))
			((Instruction_2(3))(Instruction(3)))
			((Instruction_2(2))(Instruction(2)))
			((Instruction_2(1))(Instruction(1)))
			((Instruction_2(0))(Instruction(0)))
			((Instruction_3(15))(Instruction(15)))
			((Instruction_3(14))(Instruction(14)))
			((Instruction_3(13))(Instruction(13)))
			((Instruction_3(12))(Instruction(12)))
			((Instruction_3(11))(Instruction(11)))
			((Instruction_4(10))(Instruction(10)))
			((Instruction_4(9))(Instruction(9)))
			((Instruction_4(8))(Instruction(8)))
			((Instruction_4(7))(Instruction(7)))
			((Instruction_4(6))(Instruction(6)))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((Reset)(Reset))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
			((next_instruction_address_bus)(next_instruction_address_bus))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
			((signal_extended_bus)(signal_extended_bus))
			((EX_CONTROL)(EX_CONTROL))
			((MEM_CONTROL)(MEM_CONTROL))
			((WB_CONTROL)(WB_CONTROL))
			((jump_address)(jump_address))
			((next_instruction_address_ID)(next_instruction_address_ID))
			((rd_address)(rd_address))
			((rs)(rs))
			((rt)(rt))
			((rt_address)(rt_address))
			((shamt)(shamt))
			((signal_extended)(signal_extended))
		)
		(_use(_ent . ID_EX_REG)
			(_port
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
				((next_instruction_address_bus)(next_instruction_address_bus))
				((signal_extended_bus)(signal_extended_bus))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
				((Clk)(Clk))
				((Reset)(Reset))
				((Instruction)(Instruction))
				((Instruction_3)(Instruction_3))
				((Instruction_4)(Instruction_4))
				((Instruction_2)(Instruction_2))
				((signal_extended)(signal_extended))
				((rs)(rs))
				((rt)(rt))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((EX_CONTROL)(EX_CONTROL))
				((next_instruction_address_ID)(next_instruction_address_ID))
				((rt_address)(rt_address))
				((rd_address)(rd_address))
				((shamt)(shamt))
				((jump_address)(jump_address))
			)
		)
	)
	(_inst control_unit_01 0 186(_comp control_unit)
		(_port
			((Instruction)(Instruction))
			((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
			((WB_CONTROL_BUS)(WB_CONTROL_BUS))
		)
		(_use(_ent . control_unit)
			(_port
				((Instruction)(Instruction))
				((WB_CONTROL_BUS)(WB_CONTROL_BUS))
				((MEM_CONTROL_BUS)(MEM_CONTROL_BUS))
				((EX_CONTROL_BUS)(EX_CONTROL_BUS))
			)
		)
	)
	(_inst register_file_01 0 194(_comp register_file)
		(_port
			((Clk)(Clk))
			((Instruction(25))(Instruction(25)))
			((Instruction(24))(Instruction(24)))
			((Instruction(23))(Instruction(23)))
			((Instruction(22))(Instruction(22)))
			((Instruction(21))(Instruction(21)))
			((Instruction_2(20))(Instruction(20)))
			((Instruction_2(19))(Instruction(19)))
			((Instruction_2(18))(Instruction(18)))
			((Instruction_2(17))(Instruction(17)))
			((Instruction_2(16))(Instruction(16)))
			((RegWrite)(RegWrite))
			((Reset)(Reset))
			((write_data)(write_data))
			((write_register)(write_register))
			((rs_bus)(rs_bus))
			((rt_bus)(rt_bus))
		)
		(_use(_ent . register_file)
			(_port
				((RegWrite)(RegWrite))
				((write_register)(write_register))
				((write_data)(write_data))
				((Instruction)(Instruction))
				((Instruction_2)(Instruction_2))
				((Reset)(Reset))
				((Clk)(Clk))
				((rs_bus)(rs_bus))
				((rt_bus)(rt_bus))
			)
		)
	)
	(_inst signal_extend_01 0 215(_comp signal_extend)
		(_port
			((Instruction(15))(Instruction(15)))
			((Instruction(14))(Instruction(14)))
			((Instruction(13))(Instruction(13)))
			((Instruction(12))(Instruction(12)))
			((Instruction(11))(Instruction(11)))
			((Instruction(10))(Instruction(10)))
			((Instruction(9))(Instruction(9)))
			((Instruction(8))(Instruction(8)))
			((Instruction(7))(Instruction(7)))
			((Instruction(6))(Instruction(6)))
			((Instruction(5))(Instruction(5)))
			((Instruction(4))(Instruction(4)))
			((Instruction(3))(Instruction(3)))
			((Instruction(2))(Instruction(2)))
			((Instruction(1))(Instruction(1)))
			((Instruction(0))(Instruction(0)))
			((signal_extended_bus)(signal_extended_bus))
		)
		(_use(_ent . signal_extend)
			(_port
				((Instruction)(Instruction))
				((signal_extended_bus)(signal_extended_bus))
			)
		)
	)
	(_object
		(_port(_int Clk -1 0 26(_ent(_in))))
		(_port(_int RegWrite -1 0 27(_ent(_in))))
		(_port(_int Reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 29(_ent(_in))))
		(_port(_int next_instruction_address 0 0 30(_ent(_in))))
		(_port(_int write_data 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 33(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 35(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 4 0 35(_ent(_out))))
		(_port(_int jump_address 0 0 36(_ent(_out))))
		(_port(_int next_instruction_address_ID 0 0 37(_ent(_out))))
		(_port(_int rd_address 1 0 38(_ent(_out))))
		(_port(_int rs 0 0 39(_ent(_out))))
		(_port(_int rt 0 0 40(_ent(_out))))
		(_port(_int rt_address 1 0 41(_ent(_out))))
		(_port(_int shamt 1 0 42(_ent(_out))))
		(_port(_int signal_extended 0 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~13 0 63(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~13 0 64(_array -1((_dto i 25 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~13 0 65(_array -1((_dto i 15 i 11)))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~13 0 66(_array -1((_dto i 10 i 6)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 67(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 69(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~13 0 90(_array -1((_dto i 25 i 21)))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~1310 0 91(_array -1((_dto i 20 i 16)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 94(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 95(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 102(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 103(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 109(_array -1((_dto i 3 i 0)))))
		(_sig(_int EX_CONTROL_BUS 24 0 109(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 110(_array -1((_dto i 5 i 0)))))
		(_sig(_int MEM_CONTROL_BUS 25 0 110(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_sig(_int next_instruction_address_bus 26 0 111(_arch(_uni))))
		(_sig(_int rs_bus 26 0 112(_arch(_uni))))
		(_sig(_int rt_bus 26 0 113(_arch(_uni))))
		(_sig(_int signal_extended_bus 26 0 114(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 115(_array -1((_dto i 1 i 0)))))
		(_sig(_int WB_CONTROL_BUS 27 0 115(_arch(_uni))))
		(_prcs
			(line__240(_arch 0 0 240(_assignment(_alias((next_instruction_address_bus)(next_instruction_address)))(_trgt(20))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . instruction_decode 1 -1)
)
V 000053 55 3559          1561957073878 control_unit
(_unit VHDL(control_unit 0 5(control_unit 0 14))
	(_version vde)
	(_time 1561957073879 2019.07.01 01:57:53)
	(_source(\./../src/control_unit.vhd\))
	(_parameters tan)
	(_code 020c54045655031500071058050451075405070457)
	(_ent
		(_time 1561910390540)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 3 0 10(_ent(_out))))
		(_sig(_int R_TYPE -1 0 15(_int(_uni))))
		(_sig(_int LW -1 0 16(_int(_uni))))
		(_sig(_int SW -1 0 17(_int(_uni))))
		(_sig(_int ADDI -1 0 18(_int(_uni))))
		(_sig(_int SLTI -1 0 19(_int(_uni))))
		(_sig(_int BEQ -1 0 20(_int(_uni))))
		(_sig(_int BNE -1 0 21(_int(_uni))))
		(_sig(_int J -1 0 22(_int(_uni))))
		(_sig(_int JR -1 0 23(_int(_uni))))
		(_sig(_int JAL -1 0 24(_int(_uni))))
		(_sig(_int RegWrite -1 0 26(_arch(_uni))))
		(_sig(_int MemtoReg -1 0 27(_arch(_uni))))
		(_sig(_int Branch -1 0 28(_arch(_uni))))
		(_sig(_int Jump -1 0 29(_arch(_uni))))
		(_sig(_int MemRead -1 0 30(_arch(_uni))))
		(_sig(_int MemWrite -1 0 31(_arch(_uni))))
		(_sig(_int RegDst -1 0 32(_arch(_uni))))
		(_sig(_int ULAop1 -1 0 33(_arch(_uni))))
		(_sig(_int ULAop2 -1 0 34(_arch(_uni))))
		(_sig(_int ULAsrc -1 0 35(_arch(_uni))))
		(_sig(_int BranchEqual -1 0 36(_arch(_uni))))
		(_sig(_int BranchNotEqual -1 0 37(_arch(_uni))))
		(_sig(_int JumpRegister -1 0 38(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(14))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__74(_arch 1 0 74(_assignment(_trgt(15))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__75(_arch 2 0 75(_assignment(_trgt(17))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__76(_arch 3 0 76(_assignment(_trgt(26))(_sens(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__77(_arch 4 0 77(_assignment(_trgt(24))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__78(_arch 5 0 78(_assignment(_trgt(25))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__79(_arch 6 0 79(_assignment(_trgt(18))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__80(_arch 7 0 80(_assignment(_trgt(19))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__81(_arch 8 0 81(_assignment(_trgt(20))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__82(_arch 9 0 82(_assignment(_trgt(23))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__83(_arch 10 0 83(_assignment(_trgt(21))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__84(_arch 11 0 84(_assignment(_trgt(22))(_sens(0(26))(0(27))(0(28))(0(29))(0(30))(0(31))))))
			(line__86(_arch 12 0 86(_assignment(_trgt(1))(_sens(14)(15)))))
			(line__88(_arch 13 0 88(_assignment(_trgt(2))(_sens(17)(18)(19)(24)(25)(26)))))
			(line__94(_arch 14 0 94(_assignment(_trgt(3))(_sens(20)(21)(22)(23)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (0(26))(0(27))(0(28))(0(29))(0(30))(0(31))(0(0))(0(1))(0(2))(0(3))(0(4))(0(5))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . control_unit 15 -1)
)
V 000050 55 2797          1561957073906 ID_EX_REG
(_unit VHDL(id_ex_reg 0 4(id_ex_reg 0 33))
	(_version vde)
	(_time 1561957073907 2019.07.01 01:57:53)
	(_source(\./../src/ID_EX_REG.vhd\))
	(_parameters tan)
	(_code 212f7d252475233727733978262623272427262728)
	(_ent
		(_time 1561910390579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL_BUS 0 0 6(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL_BUS 1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL_BUS 2 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int next_instruction_address_bus 3 0 9(_ent(_in)(_event))))
		(_port(_int signal_extended_bus 3 0 10(_ent(_in)(_event))))
		(_port(_int rs_bus 3 0 11(_ent(_in)(_event))))
		(_port(_int rt_bus 3 0 12(_ent(_in)(_event))))
		(_port(_int Clk -1 0 13(_ent(_in)(_event))))
		(_port(_int Reset -1 0 14(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 15(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction 4 0 15(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~11}~12 0 16(_array -1((_dto i 15 i 11)))))
		(_port(_int Instruction_3 5 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{10~downto~6}~12 0 17(_array -1((_dto i 10 i 6)))))
		(_port(_int Instruction_4 6 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~0}~12 0 18(_array -1((_dto i 25 i 0)))))
		(_port(_int Instruction_2 7 0 18(_ent(_in)(_event))))
		(_port(_int signal_extended 3 0 19(_ent(_out))))
		(_port(_int rs 3 0 20(_ent(_out))))
		(_port(_int rt 3 0 21(_ent(_out))))
		(_port(_int WB_CONTROL 0 0 22(_ent(_out))))
		(_port(_int MEM_CONTROL 1 0 23(_ent(_out))))
		(_port(_int EX_CONTROL 2 0 24(_ent(_out))))
		(_port(_int next_instruction_address_ID 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 26(_array -1((_dto i 4 i 0)))))
		(_port(_int rt_address 8 0 26(_ent(_out))))
		(_port(_int rd_address 8 0 27(_ent(_out))))
		(_port(_int shamt 8 0 28(_ent(_out))))
		(_port(_int jump_address 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(12)(10(d_15_11))(11(d_10_6)))(_dssslsensitivity 11))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . ID_EX_REG 1 -1)
)
V 000050 55 9630          1561957073939 execution
(_unit VHDL(execution 0 26(execution 0 52))
	(_version vde)
	(_time 1561957073940 2019.07.01 01:57:53)
	(_source(\./../compile/execution.vhd\))
	(_parameters tan)
	(_code 404e1043481711561011551b154649461646154645)
	(_ent
		(_time 1561936366516)
	)
	(_comp
		(EX_MEM_REG
			(_object
				(_port(_int MEM_CONTROL 9 0 85(_ent (_in))))
				(_port(_int RS_in 10 0 86(_ent (_in))))
				(_port(_int ULA_in 10 0 87(_ent (_in))))
				(_port(_int WB_CONTROL 11 0 88(_ent (_in))))
				(_port(_int branch_address_in 10 0 89(_ent (_in))))
				(_port(_int clk -1 0 90(_ent (_in))))
				(_port(_int jump_address_in 10 0 91(_ent (_in))))
				(_port(_int reset -1 0 92(_ent (_in))))
				(_port(_int val_res 12 0 93(_ent (_in))))
				(_port(_int zero_in -1 0 94(_ent (_in))))
				(_port(_int EX_MEM_CONTROL 9 0 95(_ent (_out))))
				(_port(_int EX_WB_CONTROL 11 0 96(_ent (_out))))
				(_port(_int EX_branch_address 10 0 97(_ent (_out))))
				(_port(_int EX_jump_address 10 0 98(_ent (_out))))
				(_port(_int EX_rs 10 0 99(_ent (_out))))
				(_port(_int ULA_RES 10 0 100(_ent (_out))))
				(_port(_int val 12 0 101(_ent (_out))))
				(_port(_int zero -1 0 102(_ent (_out))))
			)
		)
		(ALU_Control
			(_object
				(_port(_int ULAop1 -1 0 77(_ent (_in))))
				(_port(_int ULAop2 -1 0 78(_ent (_in))))
				(_port(_int instruction 7 0 79(_ent (_in))))
				(_port(_int ulaSelection 8 0 80(_ent (_out))))
			)
		)
		(adder
			(_object
				(_port(_int A 5 0 58(_ent (_in))))
				(_port(_int B 5 0 59(_ent (_in))))
				(_port(_int resultado 5 0 60(_ent (_out))))
			)
		)
		(shiftLeft2
			(_object
				(_port(_int In1 13 0 118(_ent (_in))))
				(_port(_int Out1 13 0 119(_ent (_out))))
			)
		)
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 107(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1312 0 110(_array -1((_dto c 0 i 0)))))
				(_port(_int input0 17 0 110(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1314 0 111(_array -1((_dto c 1 i 0)))))
				(_port(_int input1 18 0 111(_ent (_in))))
				(_port(_int selection -1 0 112(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~1316 0 113(_array -1((_dto c 2 i 0)))))
				(_port(_int output 19 0 113(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_gen(_int NumeroBits -2 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 68(_array -1((_dto c 3 i 0)))))
				(_port(_int A 17 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 69(_array -1((_dto c 4 i 0)))))
				(_port(_int B 18 0 69(_ent (_in))))
				(_port(_int selection 6 0 70(_ent (_in))))
				(_port(_int Zero -1 0 71(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 72(_array -1((_dto c 5 i 0)))))
				(_port(_int output 19 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 143(_comp EX_MEM_REG)
		(_port
			((MEM_CONTROL)(MEM_CONTROL))
			((RS_in)(rs))
			((ULA_in)(BUS2593))
			((WB_CONTROL)(WB_CONTROL))
			((branch_address_in)(BUS3590))
			((clk)(clk))
			((jump_address_in)(jump_address))
			((reset)(reset))
			((val_res)(BUS1767))
			((zero_in)(NET1834))
			((EX_MEM_CONTROL(5))(EX_MEM_CONTROL(1)))
			((EX_MEM_CONTROL(4))(EX_MEM_CONTROL(0)))
			((EX_MEM_CONTROL(3))(DANGLING_U1_EX_MEM_CONTROL_3))
			((EX_MEM_CONTROL(2))(DANGLING_U1_EX_MEM_CONTROL_2))
			((EX_MEM_CONTROL(1))(DANGLING_U1_EX_MEM_CONTROL_1))
			((EX_MEM_CONTROL(0))(DANGLING_U1_EX_MEM_CONTROL_0))
			((EX_WB_CONTROL)(EX_WB_CONTROL))
			((EX_branch_address)(EX_branch_address))
			((EX_jump_address)(EX_jump_address))
			((EX_rs)(EX_rs))
			((ULA_RES)(ULA_RES))
			((val)(val))
			((zero)(Zero))
		)
		(_use(_ent . EX_MEM_REG)
			(_port
				((clk)(clk))
				((reset)(reset))
				((WB_CONTROL)(WB_CONTROL))
				((MEM_CONTROL)(MEM_CONTROL))
				((jump_address_in)(jump_address_in))
				((branch_address_in)(branch_address_in))
				((ULA_in)(ULA_in))
				((RS_in)(RS_in))
				((zero_in)(zero_in))
				((val_res)(val_res))
				((EX_WB_CONTROL)(EX_WB_CONTROL))
				((EX_MEM_CONTROL)(EX_MEM_CONTROL))
				((EX_branch_address)(EX_branch_address))
				((EX_jump_address)(EX_jump_address))
				((ULA_RES)(ULA_RES))
				((zero)(zero))
				((EX_rs)(EX_rs))
				((val)(val))
			)
		)
	)
	(_inst U2 0 170(_comp ALU_Control)
		(_port
			((ULAop1)(EX_CONTROL(1)))
			((ULAop2)(EX_CONTROL(2)))
			((instruction(5))(signal_extended(31)))
			((instruction(4))(signal_extended(30)))
			((instruction(3))(signal_extended(29)))
			((instruction(2))(signal_extended(28)))
			((instruction(1))(signal_extended(27)))
			((instruction(0))(signal_extended(26)))
			((ulaSelection)(BUS3665))
		)
		(_use(_ent . ALU_Control)
			(_port
				((ULAop1)(ULAop1))
				((ULAop2)(ULAop2))
				((instruction)(instruction))
				((ulaSelection)(ulaSelection))
			)
		)
	)
	(_inst U4 0 183(_comp adder)
		(_port
			((A)(next_instruction_address_ID))
			((B)(BUS544))
			((resultado)(BUS3590))
		)
		(_use(_ent . adder)
		)
	)
	(_inst U5 0 190(_comp shiftLeft2)
		(_port
			((In1)(signal_extended))
			((Out1)(BUS544))
		)
		(_use(_ent . shiftLeft2)
		)
	)
	(_inst U7 0 196(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(rs(d_31_0)))
			((input1)(signal_extended(d_31_0)))
			((selection)(EX_CONTROL(3)))
			((output)(BUS4096(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U8 0 207(_comp multiplexador)
		(_gen
			((NumeroBits)((i 5)))
		)
		(_port
			((input0)(rt_address(d_4_0)))
			((input1)(rd_address(d_4_0)))
			((selection)(EX_CONTROL(0)))
			((output)(BUS1767(d_4_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 5)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_inst U9 0 218(_comp ALU)
		(_port
			((A)(rt(d_31_0)))
			((B)(BUS4096(d_31_0)))
			((selection)(BUS3665))
			((Zero)(NET1834))
			((output)(BUS2593(d_31_0)))
		)
		(_use(_ent . ALU)
			(_port
				((A)(A))
				((B)(B))
				((selection)(selection))
				((Zero)(Zero))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 28(_ent(_in))))
		(_port(_int reset -1 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 30(_array -1((_dto i 3 i 0)))))
		(_port(_int EX_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 2 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address 3 0 33(_ent(_in))))
		(_port(_int next_instruction_address_ID 3 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_address 4 0 35(_ent(_in))))
		(_port(_int rs 3 0 36(_ent(_in))))
		(_port(_int rt 3 0 37(_ent(_in))))
		(_port(_int rt_address 4 0 38(_ent(_in))))
		(_port(_int shamt 4 0 39(_ent(_in))))
		(_port(_int signal_extended 3 0 40(_ent(_in))))
		(_port(_int Zero -1 0 41(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 2 0 42(_ent(_out))))
		(_port(_int EX_WB_CONTROL 2 0 43(_ent(_out))))
		(_port(_int EX_branch_address 3 0 44(_ent(_out))))
		(_port(_int EX_jump_address 3 0 45(_ent(_out))))
		(_port(_int EX_rs 3 0 46(_ent(_out))))
		(_port(_int ULA_RES 3 0 47(_ent(_out))))
		(_port(_int val 4 0 48(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 58(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 79(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 86(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 118(_array -1((_dto i 31 i 0)))))
		(_sig(_int NET1834 -1 0 125(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 126(_array -1((_dto i 4 i 0)))))
		(_sig(_int BUS1767 14 0 126(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 127(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUS2593 15 0 127(_arch(_uni))))
		(_sig(_int BUS3590 15 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 129(_array -1((_dto i 2 i 0)))))
		(_sig(_int BUS3665 16 0 129(_arch(_uni))))
		(_sig(_int BUS4096 15 0 130(_arch(_uni))))
		(_sig(_int BUS544 15 0 131(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_3 -1 0 134(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_2 -1 0 135(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_1 -1 0 136(_arch(_uni))))
		(_sig(_int DANGLING_U1_EX_MEM_CONTROL_0 -1 0 137(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . execution 6 -1)
)
V 000052 55 889           1561957073961 ALU_Control
(_unit VHDL(alu_control 0 5(alu_control 0 16))
	(_version vde)
	(_time 1561957073962 2019.07.01 01:57:53)
	(_source(\./../src/ALU_Control.vhd\))
	(_parameters tan)
	(_code 505e0453030601450751430a575605575457525606)
	(_ent
		(_time 1561948540250)
	)
	(_object
		(_port(_int ULAop1 -1 0 7(_ent(_in))))
		(_port(_int ULAop2 -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int ulaSelection 1 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_trgt(3))(_sens(0)(1)(2(2))(2(5))(2(4))(2(3))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALU_Control 1 -1)
)
V 000051 55 1928          1561957073982 EX_MEM_REG
(_unit VHDL(ex_mem_reg 0 4(ex_mem_reg 0 33))
	(_version vde)
	(_time 1561957073983 2019.07.01 01:57:53)
	(_source(\./../src/EX_MEM_REG.vhd\))
	(_parameters tan)
	(_code 5f510f5d010b5d49080b4a055a5a09585d595a5958)
	(_ent
		(_time 1561936272090)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 9(_array -1((_dto i 1 i 0)))))
		(_port(_int WB_CONTROL 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int MEM_CONTROL 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int jump_address_in 2 0 12(_ent(_in))))
		(_port(_int branch_address_in 2 0 13(_ent(_in))))
		(_port(_int ULA_in 2 0 15(_ent(_in))))
		(_port(_int RS_in 2 0 16(_ent(_in))))
		(_port(_int zero_in -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 18(_array -1((_dto i 4 i 0)))))
		(_port(_int val_res 3 0 18(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 20(_ent(_out))))
		(_port(_int EX_MEM_CONTROL 1 0 21(_ent(_out))))
		(_port(_int EX_branch_address 2 0 23(_ent(_out))))
		(_port(_int EX_jump_address 2 0 24(_ent(_out))))
		(_port(_int ULA_RES 2 0 25(_ent(_out))))
		(_port(_int zero -1 0 26(_ent(_out))))
		(_port(_int EX_rs 2 0 28(_ent(_out))))
		(_port(_int val 3 0 29(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(10)(11)(12)(13)(14)(15)(16)(17))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_dssslsensitivity 2))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . EX_MEM_REG 1 -1)
)
V 000054 55 3084          1561957074008 memory_access
(_unit VHDL(memory_access 0 24(memory_access 0 43))
	(_version vde)
	(_time 1561957074009 2019.07.01 01:57:54)
	(_source(\./../compile/memory_access.vhd\))
	(_parameters tan)
	(_code 7f717e7e2c287f692a7b6d24277a29797e797c797c)
	(_ent
		(_time 1561955913342)
	)
	(_object
		(_port(_int Zero -1 0 26(_ent(_in))))
		(_port(_int clk -1 0 27(_ent(_in))))
		(_port(_int reset -1 0 28(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 29(_array -1((_dto i 1 i 0)))))
		(_port(_int EX_MEM_CONTROL 0 0 29(_ent(_in))))
		(_port(_int EX_WB_CONTROL 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int EX_branch_address 1 0 31(_ent(_in))))
		(_port(_int EX_jump_address 1 0 32(_ent(_in))))
		(_port(_int EX_rs 1 0 33(_ent(_in))))
		(_port(_int ULA_RES 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int val 2 0 35(_ent(_in))))
		(_port(_int M_DATA 1 0 36(_ent(_out))))
		(_port(_int M_ULA_RES 1 0 37(_ent(_out))))
		(_port(_int M_WB_CONTROL 0 0 38(_ent(_out))))
		(_port(_int write_register 2 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 47(_array -1((_dto i 7 i 0)))))
		(_sig(_int BusOutput1 3 0 47(_arch(_uni))))
		(_prcs
			(line__54(_arch 0 0 54(_assignment(_alias((BusOutput1(6))(EX_WB_CONTROL(0))))(_trgt(14(6)))(_sens(4(0))))))
			(line__55(_arch 1 0 55(_assignment(_alias((BusOutput1(7))(EX_WB_CONTROL(1))))(_trgt(14(7)))(_sens(4(1))))))
			(line__56(_arch 2 0 56(_assignment(_alias((BusOutput1(3))(val(0))))(_trgt(14(3)))(_sens(9(0))))))
			(line__57(_arch 3 0 57(_assignment(_alias((BusOutput1(4))(val(1))))(_trgt(14(4)))(_sens(9(1))))))
			(line__58(_arch 4 0 58(_assignment(_alias((BusOutput1(5))(val(2))))(_trgt(14(5)))(_sens(9(2))))))
			(line__59(_arch 5 0 59(_assignment(_alias((BusOutput1(6))(val(3))))(_trgt(14(6)))(_sens(9(3))))))
			(line__60(_arch 6 0 60(_assignment(_alias((BusOutput1(7))(val(4))))(_trgt(14(7)))(_sens(9(4))))))
			(line__63(_arch 7 0 63(_assignment(_alias((M_WB_CONTROL(0))(BusOutput1(6))))(_trgt(12(0)))(_sens(14(6))))))
			(line__64(_arch 8 0 64(_assignment(_alias((M_WB_CONTROL(1))(BusOutput1(7))))(_trgt(12(1)))(_sens(14(7))))))
			(line__65(_arch 9 0 65(_assignment(_alias((write_register(0))(BusOutput1(3))))(_trgt(13(0)))(_sens(14(3))))))
			(line__66(_arch 10 0 66(_assignment(_alias((write_register(1))(BusOutput1(4))))(_trgt(13(1)))(_sens(14(4))))))
			(line__67(_arch 11 0 67(_assignment(_alias((write_register(2))(BusOutput1(5))))(_trgt(13(2)))(_sens(14(5))))))
			(line__68(_arch 12 0 68(_assignment(_alias((write_register(3))(BusOutput1(6))))(_trgt(13(3)))(_sens(14(6))))))
			(line__69(_arch 13 0 69(_assignment(_alias((write_register(4))(BusOutput1(7))))(_trgt(13(4)))(_sens(14(7))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (4(0))(4(1))(9(0))(9(1))(9(2))(9(3))(9(4))(14(6))(14(7))(14(3))(14(4))(14(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . memory_access 14 -1)
)
V 000051 55 2398          1561957074034 write_back
(_unit VHDL(write_back 0 24(write_back 0 38))
	(_version vde)
	(_time 1561957074035 2019.07.01 01:57:54)
	(_source(\./../compile/write_back.vhd\))
	(_parameters tan)
	(_code 9e91cc90c9c9c38999908bc799989c989f989d98cc)
	(_ent
		(_time 1561955913381)
	)
	(_comp
		(multiplexador
			(_object
				(_gen(_int NumeroBits -2 0 44(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 47(_array -1((_dto c 2 i 0)))))
				(_port(_int input0 3 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~132 0 48(_array -1((_dto c 3 i 0)))))
				(_port(_int input1 4 0 48(_ent (_in))))
				(_port(_int selection -1 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~134 0 50(_array -1((_dto c 4 i 0)))))
				(_port(_int output 5 0 50(_ent (_out))))
			)
		)
	)
	(_inst U1 0 58(_comp multiplexador)
		(_gen
			((NumeroBits)((i 32)))
		)
		(_port
			((input0)(M_DATA(d_31_0)))
			((input1)(M_ULA_RES(d_31_0)))
			((selection)(M_WB_CONTROL(1)))
			((output)(WB_DATA(d_31_0)))
		)
		(_use(_ent . multiplexador)
			(_gen
				((NumeroBits)((i 32)))
			)
			(_port
				((selection)(selection))
				((input0)(input0))
				((input1)(input1))
				((output)(output))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in))))
		(_port(_int reset -1 0 27(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int M_DATA 0 0 28(_ent(_in))))
		(_port(_int M_ULA_RES 0 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 30(_array -1((_dto i 1 i 0)))))
		(_port(_int M_WB_CONTROL 1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 31(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 2 0 31(_ent(_in))))
		(_port(_int RegWrite -1 0 32(_ent(_out))))
		(_port(_int M_write_register 2 0 33(_ent(_out))))
		(_port(_int WB_DATA 0 0 34(_ent(_out))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_alias((M_write_register)(write_register)))(_trgt(7))(_sens(5)))))
			(line__74(_arch 1 0 74(_assignment(_alias((RegWrite)(M_WB_CONTROL(0))))(_simpleassign BUF)(_trgt(6))(_sens(4(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (4(0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . write_back 5 -1)
)
V 000059 55 955           1561957074059 instruction_memory
(_unit VHDL(instruction_memory 0 28(instruction_memory 0 35))
	(_version vde)
	(_time 1561957074060 2019.07.01 01:57:54)
	(_source(\./../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code aea0f2f9aef8f9b9a8afbcf5faa8ada9aaa8a7a8f8)
	(_ent
		(_time 1561866551800)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int address_bus 0 0 30(_ent(_in))))
		(_port(_int instruction_bus 0 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33751554 33751554 33686018 33686018 33686018 33686018)
		(50529027 33686275 33686018 33686018 33686018 33686018 50528770 50529027)
	)
	(_model . instruction_memory 1 -1)
)
V 000054 55 4233          1561957074085 register_file
(_unit VHDL(register_file 0 29(register_file 0 21))
	(_version vde)
	(_time 1561957074086 2019.07.01 01:57:54)
	(_source(\./../src/register_file.vhd\))
	(_parameters tan)
	(_code cdc29a989c9a9edbc19bde9698cbc8cacfc89bcbcb)
	(_ent
		(_time 1561866551979)
	)
	(_object
		(_port(_int RegWrite -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int write_register 0 0 32(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 33(_array -1((_dto i 31 i 0)))))
		(_port(_int write_data 1 0 33(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{25~downto~21}~12 0 34(_array -1((_dto i 25 i 21)))))
		(_port(_int Instruction 2 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{20~downto~16}~12 0 35(_array -1((_dto i 20 i 16)))))
		(_port(_int Instruction_2 3 0 35(_ent(_in)(_event))))
		(_port(_int Reset -1 0 36(_ent(_in)(_event))))
		(_port(_int Clk -1 0 37(_ent(_in)(_event))))
		(_port(_int rs_bus 1 0 38(_ent(_out))))
		(_port(_int rt_bus 1 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -1((_dto i 31 i 0)))))
		(_type(_int REGS_T 0 23(_array 4((_dto i 31 i 0)))))
		(_sig(_int REGISTRADORES 5 0 24(_arch(_uni)(_event))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9))(_sens(0)(1)(2)(5)(6))(_mon))))
			(line__74(_arch 1 0 74(_prcs(_trgt(7))(_sens(3)(5)(6)(9))(_mon))))
			(line__83(_arch 2 0 83(_prcs(_trgt(8))(_sens(4)(5)(6)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 33686018 33686018 33686018 33686018 33686018 33751554 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 50463234 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 50463234 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 50463234 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 50463234 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 50463234 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 50463234 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 50463234 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 50463234 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 50463234 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 50463234 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 50463234 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 50463234 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . register_file 3 -1)
)
V 000054 55 871           1561957074121 signal_extend
(_unit VHDL(signal_extend 0 28(signal_extend 0 11))
	(_version vde)
	(_time 1561957074122 2019.07.01 01:57:54)
	(_source(\./../src/signal_extend.vhd\))
	(_parameters tan)
	(_code ece3babfb6bbbffab9bffdb6eee9baeae9ebe4ebe8)
	(_ent
		(_time 1561866552032)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int Instruction 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 31(_array -1((_dto i 31 i 0)))))
		(_port(_int signal_extended_bus 1 0 31(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027)
	)
	(_model . signal_extend 1 -1)
)
V 000043 55 901           1561957074146 PC
(_unit VHDL(pc 0 28(pc 0 39))
	(_version vde)
	(_time 1561957074147 2019.07.01 01:57:54)
	(_source(\./../src/PC.vhd\))
	(_parameters tan)
	(_code 0b045d0d5a5d5f1d09041b51590c0b0d080c0b0d08)
	(_ent
		(_time 1561866551709)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 30(_array -1((_dto i 31 i 0)))))
		(_port(_int mux_pc_bus 0 0 30(_ent(_in)(_event))))
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Reset -1 0 32(_ent(_in)(_event))))
		(_port(_int address_bus 0 0 33(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . PC 1 -1)
)
V 000046 55 731           1561957074172 adder
(_unit VHDL(adder 0 26(adder 0 34))
	(_version vde)
	(_time 1561957074173 2019.07.01 01:57:54)
	(_source(\./../compile/adder.vhd\))
	(_parameters tan)
	(_code 2b257c2f7d7c7b3d2f2839717b2d2f2d2f2d2e2c29)
	(_ent
		(_time 1561881166463)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 28(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 29(_ent(_in))))
		(_port(_int resultado 0 0 30(_ent(_out))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . adder 1 -1)
)
V 000054 55 1083          1561957074201 multiplexador
(_unit VHDL(multiplexador 0 24(multiplexador 0 36))
	(_version vde)
	(_time 1561957074202 2019.07.01 01:57:54)
	(_source(\./../compile/multiplexador.vhd\))
	(_parameters tan)
	(_code 4a4448491e1d4d5d4c4d53111b4c194c4f4d424c4b)
	(_ent
		(_time 1561910390653)
	)
	(_object
		(_gen(_int NumeroBits -1 0 26 \32\ (_ent gms((i 32)))))
		(_port(_int selection -2 0 29(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 30(_array -2((_dto c 1 i 0)))))
		(_port(_int input0 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 31(_array -2((_dto c 2 i 0)))))
		(_port(_int input1 1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 32(_array -2((_dto c 3 i 0)))))
		(_port(_int output 2 0 32(_ent(_out))))
		(_prcs
			(Process_1(_arch 0 0 42(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . multiplexador 4 -1)
)
V 000044 55 2059          1561957074229 ALU
(_unit VHDL(alu 0 26(alu 0 39))
	(_version vde)
	(_time 1561957074230 2019.07.01 01:57:54)
	(_source(\./../compile/ALU.vhd\))
	(_parameters tan)
	(_code 59570e5a030f084f5b591a020d5f585f0a5e5c5f58)
	(_ent
		(_time 1561952821032)
	)
	(_object
		(_gen(_int NumeroBits -1 0 28 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~12 0 31(_array -2((_dto c 3 i 0)))))
		(_port(_int A 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~122 0 32(_array -2((_dto c 4 i 0)))))
		(_port(_int B 1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -2((_dto i 2 i 0)))))
		(_port(_int selection 2 0 33(_ent(_in))))
		(_port(_int Zero -2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~124 0 35(_array -2((_dto c 5 i 0)))))
		(_port(_int output 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits~downto~0}~13 0 42(_array -2((_dto c 6 i 0)))))
		(_sig(_int S_NB 4 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{NumeroBits-1~downto~0}~13 0 43(_array -2((_dto c 7 i 0)))))
		(_sig(_int sigZero 5 0 43(_arch(_uni((_others(i 2)))))))
		(_prcs
			(line__49(_arch 0 0 49(_assignment(_trgt(5))(_sens(0)(1)(2)))))
			(line__61(_arch 1 0 61(_assignment(_trgt(4))(_sens(5(_range 8))(5(_range 9))(5(_range 10))(5(_range 11))(5(_range 12))(5(_object 0))(5(_range 13))(5(_range 14))(2))(_read(5(_range 15))(5(_range 16))(5(_range 17))(5(_range 18))(5(_range 19))(5(_object 0))(5(_range 20))(5(_range 21))))))
			(line__71(_arch 2 0 71(_assignment(_trgt(3))(_sens(5(_range 22))(6))(_read(5(_range 23))))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 131586)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
	)
	(_model . ALU 24 -1)
)
V 000051 55 691           1561957074268 shiftLeft2
(_unit VHDL(shiftleft2 0 24(shiftleft2 0 31))
	(_version vde)
	(_time 1561957074269 2019.07.01 01:57:54)
	(_source(\./../compile/shiftLeft2.vhd\))
	(_parameters tan)
	(_code 8887dd8688dfd59e8f8e9cd28a8e8d8e8e8f8c8b8a)
	(_ent
		(_time 1561918043579)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 26(_array -1((_dto i 31 i 0)))))
		(_port(_int In1 0 0 26(_ent(_in))))
		(_port(_int Out1 0 0 27(_ent(_out))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1))(_sens(0(d_29_0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
	)
	(_model . shiftLeft2 1 -1)
)
