Component Rule Check Report for : C:\Users\simon\Desktop\UNI\VHDL\Uni_Projektas\FPGA_ADC_SHIELD_PCB\Schlib1.SchLib


Name                Errors
------------------------------------------------------------------
