Analysis & Synthesis report for simpletest compilation.
Wed Nov 19 14:21:36 2003
Version 3.0 Build 245 10/09/2003 Service Pack 2 SJ Full Version

Command: quartus_map --import_settings_files=on --export_settings_files=off simpletest -c simpletest



---------------------
; Table of Contents ;
---------------------
   1. Legal Notice
   2. Flow Summary
   3. Flow Settings
   4. Flow Elapsed Time
   5. Analysis & Synthesis Summary
   6. Analysis & Synthesis Settings
   7. Hierarchy
   8. State Machine - dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg
   9. State Machine - dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg1
  10. State Machine - dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg2
  11. State Machine - dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg
  12. State Machine - dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|sreg
  13. State Machine - dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg
  14. State Machine - dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|sreg
  15. State Machine - dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg
  16. State Machine - dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|TX_UART:inst|sreg1
  17. State Machine - fe_r2r:inst_fe_r2r|state
  18. State Machine - atwd:atwd1|atwd_readout:inst_atwd_readout|state
  19. State Machine - atwd:atwd1|atwd_control:inst_atwd_control|state
  20. State Machine - atwd:atwd0|atwd_readout:inst_atwd_readout|state
  21. State Machine - atwd:atwd0|atwd_control:inst_atwd_control|state
  22. State Machine - atwd_ping_pong:inst_atwd_ping_pong|atwd0_state
  23. State Machine - atwd_ping_pong:inst_atwd_ping_pong|atwd1_state
  24. State Machine - coinc:inst_coinc|state
  25. State Machine - ahb_master:inst_ahb_master|master_state
  26. State Machine - ahb_slave:ahb_slave_inst|slave_state
  27. State Machine - roc:inst_ROC|RST_state
  28. Analysis & Synthesis Resource Utilization by Entity
  29. Analysis & Synthesis Equations
  30. Analysis & Synthesis Messages


----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2003 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



-----------------------------------------------------------------
; Flow Summary                                                  ;
-----------------------------------------------------------------
; Flow Status           ; Successful - Wed Nov 19 14:21:36 2003 ;
; Compiler Setting Name ; simpletest                            ;
; Top-level Entity Name ; simpletest                            ;
; Family                ; EXCALIBUR_ARM                         ;
; Device                ; EPXA4F672I2                           ;
; Total logic elements  ; 3,786                                 ;
; Total pins            ; 283                                   ;
; Total memory bits     ; 27,264                                ;
; Total PLLs            ; 2                                     ;
-----------------------------------------------------------------


-----------------------------------------------
; Flow Settings                               ;
-----------------------------------------------
; Option                ; Setting             ;
-----------------------------------------------
; Start date & time     ; 11/19/2003 14:19:33 ;
; Main task             ; Compilation         ;
; Compiler Setting Name ; simpletest          ;
-----------------------------------------------


---------------------------------------
; Flow Elapsed Time                   ;
---------------------------------------
; Module Name          ; Elapsed Time ;
---------------------------------------
; Analysis & Synthesis ; 00:02:04     ;
; Total                ; 00:02:04     ;
---------------------------------------


-----------------------------------------------------------------------
; Analysis & Synthesis Summary                                        ;
-----------------------------------------------------------------------
; Analysis & Synthesis Status ; Successful - Wed Nov 19 14:21:36 2003 ;
; Compiler Setting Name       ; simpletest                            ;
; Top-level Entity Name       ; simpletest                            ;
; Family                      ; EXCALIBUR_ARM                         ;
; Total logic elements        ; 3,786                                 ;
; Total pins                  ; 283                                   ;
; Total memory bits           ; 27,264                                ;
; Total PLLs                  ; 2                                     ;
-----------------------------------------------------------------------


-----------------------------------------------------------------
; Analysis & Synthesis Settings                                 ;
-----------------------------------------------------------------
; Option                                        ; Setting       ;
-----------------------------------------------------------------
; Use Generated Physical Constraints File       ; On            ;
; Physical Synthesis Level for Resynthesis      ; Normal        ;
; Resynthesis Optimization Effort               ; Normal        ;
; Type of Retiming Performed During Resynthesis ; Full          ;
; Perform gate-level register retiming          ; Off           ;
; Perform WYSIWYG primitive resynthesis         ; Off           ;
; Focus entity name                             ; |simpletest   ;
; Family name                                   ; EXCALIBUR_ARM ;
; Preserve fewer node names                     ; On            ;
; Disk space/compilation speed tradeoff         ; Normal        ;
-----------------------------------------------------------------


--------------
; Hierarchy  ;
--------------
Hierarchy
  simpletest
    ahb_slave:ahb_slave_inst
    atwd:atwd0
      atwd_control:inst_atwd_control
      atwd_readout:inst_atwd_readout
        lpm_counter:divide_cnt_rtl_356
          alt_synch_counter:wysi_counter
      atwd_trigger:inst_atwd_trigger
      com_adc_mem:inst_com_adc_mem
        lpm_ram_dp:lpm_ram_dp_component
          altdpram:sram
      gray2bin:inst_gray2bin
    atwd:atwd1
      atwd_control:inst_atwd_control
      atwd_readout:inst_atwd_readout
        lpm_counter:divide_cnt_rtl_355
          alt_synch_counter:wysi_counter
      atwd_trigger:inst_atwd_trigger
      com_adc_mem:inst_com_adc_mem
        lpm_ram_dp:lpm_ram_dp_component
          altdpram:sram
      gray2bin:inst_gray2bin
    lpm_counter:CNT_rtl_352
      alt_synch_counter:wysi_counter
    flasher_board:flasher_board_inst
    ahb_master:inst_ahb_master
      lpm_counter:beat_count_rtl_354
        alt_synch_counter:wysi_counter
    atwd_ping_pong:inst_atwd_ping_pong
    atwd_timestamp:inst_atwd_timestamp
    coinc:inst_coinc
    dcom_dpr:inst_dcom_dpr
      DC_Rx_chan_dpr:DC_Rx_chan
        rx_packet_ct:inst
          lpm_counter:lpm_counter_component
            alt_synch_counter:wysi_counter
        Rx_dpr_ctrl:inst6
          rx_dpr_adr_ct:rx_dpr_wad
            lpm_counter:lpm_counter_component
              alt_synch_counter:wysi_counter
        reset_ct2:inst8
          lpm_counter:lpm_counter_component
            alt_synch_counter:wysi_counter
        dc_rx_plct:inst9
          lpm_counter:lpm_counter_component
            alt_synch_counter:wysi_counter
        dc_rx_plct:inst10
          lpm_counter:lpm_counter_component
            alt_synch_counter:wysi_counter
        DC_MREC:inst12
        adc_to_ser_dudt:inst18
          ctup5:ct
            lpm_counter:lpm_counter_component
              alt_synch_counter:wysi_counter
          GET_DUDT:get_dudt_stm
        mean_val:inst21
          ctup4:116
            lpm_counter:lpm_counter_component
              alt_synch_counter:wysi_counter
          dec2:119
            lpm_decode:lpm_decode_component
              lpm_constant:$00008
              lpm_constant:$00010
              lpm_constant:$00012
              lpm_constant:$00014
              lpm_compare:comparator
              lpm_compare:comparator[0]
                altshift:aeb_ext_lat_ffs
                altshift:agb_ext_lat_ffs
                comptree:comparator
                  cmpchain:cmp_end
              lpm_compare:comparator[1]
                altshift:aeb_ext_lat_ffs
                altshift:agb_ext_lat_ffs
                comptree:comparator
                  cmpchain:cmp_end
              lpm_compare:comparator[2]
                altshift:aeb_ext_lat_ffs
                altshift:agb_ext_lat_ffs
                comptree:comparator
                  cmpchain:cmp_end
              lpm_compare:comparator[3]
                altshift:aeb_ext_lat_ffs
                altshift:agb_ext_lat_ffs
                comptree:comparator
                  cmpchain:cmp_end
              altshift:external_latency_ffs
          mux4x10:137
            lpm_mux:lpm_mux_component
              muxlut:$00009
              muxlut:$00011
              muxlut:$00013
              muxlut:$00015
              muxlut:$00017
              muxlut:$00019
              muxlut:$00021
              muxlut:$00023
              muxlut:$00025
              muxlut:$00027
              altshift:external_latency_ffs
          add10:138
            lpm_add_sub:lpm_add_sub_component
              addcore:adder1
              addcore:adder1[0]
                a_csnbuffer:cout_node
                a_csnbuffer:oflow_node
                a_csnbuffer:result_node
              addcore:adder1[1]
                a_csnbuffer:cout_node
                a_csnbuffer:oflow_node
                a_csnbuffer:result_node
              addcore:adder1_0
              addcore:adder1_0[1]
                a_csnbuffer:cout_node
                a_csnbuffer:oflow_node
                a_csnbuffer:result_node
              altshift:carry_ext_latency_ffs
              bypassff:datab1_ff
              bypassff:datab1_ff[0]
              bypassff:datab1_ff[0][0]
              bypassff:datab1_ff[0][1]
              bypassff:datab1_ff[1]
              bypassff:datab1_ff[1][0]
              bypassff:datab1_ff[1][1]
              altshift:oflow_ext_latency_ffs
              altshift:result_ext_latency_ffs
              bypassff:sign_ff
              bypassff:sign_ff[0]
          add10:139
            lpm_add_sub:lpm_add_sub_component
              addcore:adder1
              addcore:adder1[0]
                a_csnbuffer:cout_node
                a_csnbuffer:oflow_node
                a_csnbuffer:result_node
              addcore:adder1[1]
                a_csnbuffer:cout_node
                a_csnbuffer:oflow_node
                a_csnbuffer:result_node
              addcore:adder1_0
              addcore:adder1_0[1]
                a_csnbuffer:cout_node
                a_csnbuffer:oflow_node
                a_csnbuffer:result_node
              altshift:carry_ext_latency_ffs
              bypassff:datab1_ff
              bypassff:datab1_ff[0]
              bypassff:datab1_ff[0][0]
              bypassff:datab1_ff[0][1]
              bypassff:datab1_ff[1]
              bypassff:datab1_ff[1][0]
              bypassff:datab1_ff[1][1]
              altshift:oflow_ext_latency_ffs
              altshift:result_ext_latency_ffs
              bypassff:sign_ff
              bypassff:sign_ff[0]
          add10:140
            lpm_add_sub:lpm_add_sub_component
              addcore:adder1
              addcore:adder1[0]
                a_csnbuffer:cout_node
                a_csnbuffer:oflow_node
                a_csnbuffer:result_node
              addcore:adder1[1]
                a_csnbuffer:cout_node
                a_csnbuffer:oflow_node
                a_csnbuffer:result_node
              addcore:adder1_0
              addcore:adder1_0[1]
                a_csnbuffer:cout_node
                a_csnbuffer:oflow_node
                a_csnbuffer:result_node
              altshift:carry_ext_latency_ffs
              bypassff:datab1_ff
              bypassff:datab1_ff[0]
              bypassff:datab1_ff[0][0]
              bypassff:datab1_ff[0][1]
              bypassff:datab1_ff[1]
              bypassff:datab1_ff[1][0]
              bypassff:datab1_ff[1][1]
              altshift:oflow_ext_latency_ffs
              altshift:result_ext_latency_ffs
              bypassff:sign_ff
              bypassff:sign_ff[0]
          add10:141
            lpm_add_sub:lpm_add_sub_component
              addcore:adder1
              addcore:adder1[0]
                a_csnbuffer:cout_node
                a_csnbuffer:oflow_node
                a_csnbuffer:result_node
              addcore:adder1[1]
                a_csnbuffer:cout_node
                a_csnbuffer:oflow_node
                a_csnbuffer:result_node
              addcore:adder1_0
              addcore:adder1_0[1]
                a_csnbuffer:cout_node
                a_csnbuffer:oflow_node
                a_csnbuffer:result_node
              altshift:carry_ext_latency_ffs
              bypassff:datab1_ff
              bypassff:datab1_ff[0]
              bypassff:datab1_ff[0][0]
              bypassff:datab1_ff[0][1]
              bypassff:datab1_ff[1]
              bypassff:datab1_ff[1][0]
              bypassff:datab1_ff[1][1]
              altshift:oflow_ext_latency_ffs
              altshift:result_ext_latency_ffs
              bypassff:sign_ff
              bypassff:sign_ff[0]
          or10:142
            lpm_or:lpm_or_component
          or10:143
            lpm_or:lpm_or_component
          or10:144
            lpm_or:lpm_or_component
          or10:145
            lpm_or:lpm_or_component
        RX_UART_12:inst25
          Par_74180:inst
          rxshr8:inst1
            lpm_shiftreg:lpm_shiftreg_component
          rxct5:inst3
            lpm_counter:lpm_counter_component
              alt_synch_counter:wysi_counter
                lpm_constant:$00011
                lpm_compare:$00013
                  altshift:aeb_ext_lat_ffs
                  altshift:agb_ext_lat_ffs
                  comptree:comparator
                    cmpchain:cmp_end
                      comptree:comp
                        cmpchain:cmp
                        cmpchain:cmp[0]
                        cmpchain:cmp_end
                        comptree:sub_comptree
                          cmpchain:cmp_end
          rxct4:inst4
            lpm_counter:lpm_counter_component
              alt_synch_counter:wysi_counter
          UA_RX_12:inst6
        dc_rapcal_lh:inst29
          DCTC_FWR:inst2
          tcwf_af_ct:inst7
            lpm_counter:lpm_counter_component
              alt_synch_counter:wysi_counter
          comp_10:inst8
            lpm_compare:lpm_compare_component
              altshift:aeb_ext_lat_ffs
              altshift:agb_ext_lat_ffs
              comptree:comparator
                cmpchain:cmp_end
          TCAL_SAMPLES:inst9
            lpm_constant:lpm_constant_component
          TCWF_64x10:inst11
            scfifo:scfifo_component
              scfifo_66i:auto_generated
                a_dpfifo_4dj:dpfifo
                  a_fefifo_vve:fifo_state
                    lpm_counter:count_usedw
                      alt_synch_counter:wysi_counter
                  altdpram:FIFOram
                  lpm_counter:rd_ptr_msb
                    alt_synch_counter:wysi_counter
                  lpm_counter:wr_ptr
                    alt_synch_counter:wysi_counter
        or16b:inst41
          lpm_or:lpm_or_component
        lpm_constant:LOW_THRESHOLD
        lpm_constant:LRG_THRESHOLD
      DC_Tx_chan_dpr:DC_Tx_chan_dpr
        shrg48pld:inst
          lpm_shiftreg:lpm_shiftreg_component
        tx_uart_12:inst1
          txshr10:53
            lpm_shiftreg:lpm_shiftreg_component
          TX_UART:inst
          txct:inst1
            lpm_counter:lpm_counter_component
              alt_synch_counter:wysi_counter
                lpm_constant:$00011
                lpm_compare:$00013
                  altshift:aeb_ext_lat_ffs
                  altshift:agb_ext_lat_ffs
                  comptree:comparator
                    cmpchain:cmp_end
                      comptree:comp
                        cmpchain:cmp
                        cmpchain:cmp[0]
                        cmpchain:cmp_end
                        comptree:sub_comptree
                          cmpchain:cmp_end
          txbitct:inst2
            lpm_counter:lpm_counter_component
              alt_synch_counter:wysi_counter
                lpm_constant:$00010
                lpm_compare:$00012
                  altshift:aeb_ext_lat_ffs
                  altshift:agb_ext_lat_ffs
                  comptree:comparator
                    cmpchain:cmp_end
        control_byte:inst2
          Par_74180:par
        dc_tx_plct:inst4
          lpm_counter:lpm_counter_component
            alt_synch_counter:wysi_counter
        dc_tx_plct:inst5
          lpm_counter:lpm_counter_component
            alt_synch_counter:wysi_counter
        DC_SEND:inst6
        ID_HDR_BYTE_0:inst7
          lpm_constant:lpm_constant_component
        dac_rs_tab_rect_01:inst15
        mux16x8:inst17
          lpm_mux:lpm_mux_component
            muxlut:$00010
              muxlut:$00012
              muxlut:$00014
              muxlut:$00016
              muxlut:$00018
              muxlut:$00020
            muxlut:$00012
              muxlut:$00012
              muxlut:$00014
              muxlut:$00016
              muxlut:$00018
              muxlut:$00020
            muxlut:$00014
              muxlut:$00012
              muxlut:$00014
              muxlut:$00016
              muxlut:$00018
              muxlut:$00020
            muxlut:$00016
              muxlut:$00012
              muxlut:$00014
              muxlut:$00016
              muxlut:$00018
              muxlut:$00020
            muxlut:$00018
              muxlut:$00012
              muxlut:$00014
              muxlut:$00016
              muxlut:$00018
              muxlut:$00020
            muxlut:$00020
              muxlut:$00012
              muxlut:$00014
              muxlut:$00016
              muxlut:$00018
              muxlut:$00020
            muxlut:$00022
              muxlut:$00012
              muxlut:$00014
              muxlut:$00016
              muxlut:$00018
              muxlut:$00020
            muxlut:$00024
              muxlut:$00012
              muxlut:$00014
              muxlut:$00016
              muxlut:$00018
              muxlut:$00020
            altshift:external_latency_ffs
            bypassff:sel_latency_ff
            bypassff:sel_latency_ff[0]
        tx_pack_ct:inst19
          lpm_counter:lpm_counter_component
            alt_synch_counter:wysi_counter
        Tx_dpr_ctrl:inst22
          tx_dpr_radr_ct:tx_dpr_rad
            lpm_counter:lpm_counter_component
              alt_synch_counter:wysi_counter
        shrg48pld:inst30
          lpm_shiftreg:lpm_shiftreg_component
        shift_ct:inst32
          lpm_counter:lpm_counter_component
            alt_synch_counter:wysi_counter
        shift_ct:inst33
          lpm_counter:lpm_counter_component
            alt_synch_counter:wysi_counter
        ID_HDR_BYTE_2:inst34
          lpm_constant:lpm_constant_component
        tx_packet_ct:inst39
          lpm_counter:lpm_counter_component
            alt_synch_counter:wysi_counter
        or16b:inst41
          lpm_or:lpm_or_component
      DCC_DPR:DCC_DPR
      DCOM_tcal_timer:DCOM_tcal_timer
        dc_tcal_ct:timer
          lpm_counter:lpm_counter_component
            alt_synch_counter:wysi_counter
              lpm_constant:$00021
              lpm_compare:$00023
                altshift:aeb_ext_lat_ffs
                altshift:agb_ext_lat_ffs
                comptree:comparator
                  cmpchain:cmp_end
                    comptree:comp
                      cmpchain:cmp
                      cmpchain:cmp[0]
                      cmpchain:cmp[1]
                      cmpchain:cmp[2]
                      cmpchain:cmp_end
                      comptree:sub_comptree
                        cmpchain:cmp_end
      DCREV_DPR:inst3
        lpm_constant:lpm_constant_component
    fe_r2r:inst_fe_r2r
    fe_testpulse:inst_fe_testpulse
      lpm_counter:cnt_rtl_357
        alt_synch_counter:wysi_counter
    flash_adc:inst_flash_ADC
      com_adc_mem:inst_com_adc_mem
        lpm_ram_dp:lpm_ram_dp_component
          altdpram:sram
      lpm_counter:MEM_write_addr_rtl_362
        alt_synch_counter:wysi_counter
    hit_counter:inst_hit_counter
      lpm_counter:multiSPEcnt_int_rtl_359
        alt_synch_counter:wysi_counter
      lpm_counter:oneSPEcnt_int_rtl_358
        alt_synch_counter:wysi_counter
    hit_counter_ff:inst_hit_counter_ff
      lpm_counter:multiSPEcnt_int_rtl_361
        alt_synch_counter:wysi_counter
      lpm_counter:oneSPEcnt_int_rtl_360
        alt_synch_counter:wysi_counter
    master_data_source:inst_master_data_source
    pll2x:inst_pll2x
      altclklock:altclklock_component
    pll4x:inst_pll4x
      altclklock:altclklock_component
    r2r:inst_r2r
    roc:inst_ROC
    single_led:inst_single_led
      lpm_counter:cnt_rtl_363
        alt_synch_counter:wysi_counter
    led2atwddelay:LED2ATWDdelay_inst
    lpm_counter:PGM_rtl_351
      alt_synch_counter:wysi_counter
    slaveregister:slaveregister_inst
      version_rom:inst_version_rom
        lpm_rom:lpm_rom_component
          altrom:srom
    stripe:stripe_inst
      alt_exc_stripe:lpm_instance
        alt_exc_upcore:core
          apex20ke_io_in:clk_ref_pin
          apex20ke_io_in:ebiack_pin
          apex20ke_io_out:ebiaddr_pout
          apex20ke_io_out:ebiaddr_pout[0]
          apex20ke_io_out:ebiaddr_pout[1]
          apex20ke_io_out:ebiaddr_pout[2]
          apex20ke_io_out:ebiaddr_pout[3]
          apex20ke_io_out:ebiaddr_pout[4]
          apex20ke_io_out:ebiaddr_pout[5]
          apex20ke_io_out:ebiaddr_pout[6]
          apex20ke_io_out:ebiaddr_pout[7]
          apex20ke_io_out:ebiaddr_pout[8]
          apex20ke_io_out:ebiaddr_pout[9]
          apex20ke_io_out:ebiaddr_pout[10]
          apex20ke_io_out:ebiaddr_pout[11]
          apex20ke_io_out:ebiaddr_pout[12]
          apex20ke_io_out:ebiaddr_pout[13]
          apex20ke_io_out:ebiaddr_pout[14]
          apex20ke_io_out:ebiaddr_pout[15]
          apex20ke_io_out:ebiaddr_pout[16]
          apex20ke_io_out:ebiaddr_pout[17]
          apex20ke_io_out:ebiaddr_pout[18]
          apex20ke_io_out:ebiaddr_pout[19]
          apex20ke_io_out:ebiaddr_pout[20]
          apex20ke_io_out:ebiaddr_pout[21]
          apex20ke_io_out:ebiaddr_pout[22]
          apex20ke_io_out:ebiaddr_pout[23]
          apex20ke_io_out:ebiaddr_pout[24]
          apex20ke_io_out:ebibe_pout
          apex20ke_io_out:ebibe_pout[0]
          apex20ke_io_out:ebibe_pout[1]
          apex20ke_io_out:ebiclk_pout
          apex20ke_io_out:ebicsn_pout
          apex20ke_io_out:ebicsn_pout[0]
          apex20ke_io_out:ebicsn_pout[1]
          apex20ke_io_out:ebicsn_pout[2]
          apex20ke_io_out:ebicsn_pout[3]
          apex20ke_io_bidir:ebidq_pbidir
          apex20ke_io_bidir:ebidq_pbidir[0]
          apex20ke_io_bidir:ebidq_pbidir[1]
          apex20ke_io_bidir:ebidq_pbidir[2]
          apex20ke_io_bidir:ebidq_pbidir[3]
          apex20ke_io_bidir:ebidq_pbidir[4]
          apex20ke_io_bidir:ebidq_pbidir[5]
          apex20ke_io_bidir:ebidq_pbidir[6]
          apex20ke_io_bidir:ebidq_pbidir[7]
          apex20ke_io_bidir:ebidq_pbidir[8]
          apex20ke_io_bidir:ebidq_pbidir[9]
          apex20ke_io_bidir:ebidq_pbidir[10]
          apex20ke_io_bidir:ebidq_pbidir[11]
          apex20ke_io_bidir:ebidq_pbidir[12]
          apex20ke_io_bidir:ebidq_pbidir[13]
          apex20ke_io_bidir:ebidq_pbidir[14]
          apex20ke_io_bidir:ebidq_pbidir[15]
          apex20ke_io_out:ebioen_pout
          apex20ke_io_out:ebiwen_pout
          apex20ke_io_in:intextpin_pin
          apex20ke_io_in:npor_pin
          apex20ke_io_bidir_od:nreset_pbidir
          apex20ke_io_out:sdramaddr_pout
          apex20ke_io_out:sdramaddr_pout[0]
          apex20ke_io_out:sdramaddr_pout[1]
          apex20ke_io_out:sdramaddr_pout[2]
          apex20ke_io_out:sdramaddr_pout[3]
          apex20ke_io_out:sdramaddr_pout[4]
          apex20ke_io_out:sdramaddr_pout[5]
          apex20ke_io_out:sdramaddr_pout[6]
          apex20ke_io_out:sdramaddr_pout[7]
          apex20ke_io_out:sdramaddr_pout[8]
          apex20ke_io_out:sdramaddr_pout[9]
          apex20ke_io_out:sdramaddr_pout[10]
          apex20ke_io_out:sdramaddr_pout[11]
          apex20ke_io_out:sdramaddr_pout[12]
          apex20ke_io_out:sdramaddr_pout[13]
          apex20ke_io_out:sdramaddr_pout[14]
          apex20ke_io_out:sdramcasn_pout
          apex20ke_io_out:sdramclk_pout
          apex20ke_io_out:sdramclke_pout
          apex20ke_io_out:sdramclkn_pout
          apex20ke_io_out:sdramcsn_pout
          apex20ke_io_out:sdramcsn_pout[0]
          apex20ke_io_out:sdramcsn_pout[1]
          apex20ke_io_bidir:sdramdq_pbidir
          apex20ke_io_bidir:sdramdq_pbidir[0]
          apex20ke_io_bidir:sdramdq_pbidir[1]
          apex20ke_io_bidir:sdramdq_pbidir[2]
          apex20ke_io_bidir:sdramdq_pbidir[3]
          apex20ke_io_bidir:sdramdq_pbidir[4]
          apex20ke_io_bidir:sdramdq_pbidir[5]
          apex20ke_io_bidir:sdramdq_pbidir[6]
          apex20ke_io_bidir:sdramdq_pbidir[7]
          apex20ke_io_bidir:sdramdq_pbidir[8]
          apex20ke_io_bidir:sdramdq_pbidir[9]
          apex20ke_io_bidir:sdramdq_pbidir[10]
          apex20ke_io_bidir:sdramdq_pbidir[11]
          apex20ke_io_bidir:sdramdq_pbidir[12]
          apex20ke_io_bidir:sdramdq_pbidir[13]
          apex20ke_io_bidir:sdramdq_pbidir[14]
          apex20ke_io_bidir:sdramdq_pbidir[15]
          apex20ke_io_bidir:sdramdq_pbidir[16]
          apex20ke_io_bidir:sdramdq_pbidir[17]
          apex20ke_io_bidir:sdramdq_pbidir[18]
          apex20ke_io_bidir:sdramdq_pbidir[19]
          apex20ke_io_bidir:sdramdq_pbidir[20]
          apex20ke_io_bidir:sdramdq_pbidir[21]
          apex20ke_io_bidir:sdramdq_pbidir[22]
          apex20ke_io_bidir:sdramdq_pbidir[23]
          apex20ke_io_bidir:sdramdq_pbidir[24]
          apex20ke_io_bidir:sdramdq_pbidir[25]
          apex20ke_io_bidir:sdramdq_pbidir[26]
          apex20ke_io_bidir:sdramdq_pbidir[27]
          apex20ke_io_bidir:sdramdq_pbidir[28]
          apex20ke_io_bidir:sdramdq_pbidir[29]
          apex20ke_io_bidir:sdramdq_pbidir[30]
          apex20ke_io_bidir:sdramdq_pbidir[31]
          apex20ke_io_out:sdramdqm_pout
          apex20ke_io_out:sdramdqm_pout[0]
          apex20ke_io_out:sdramdqm_pout[1]
          apex20ke_io_out:sdramdqm_pout[2]
          apex20ke_io_out:sdramdqm_pout[3]
          apex20ke_io_bidir:sdramdqs_pbidir
          apex20ke_io_bidir:sdramdqs_pbidir[0]
          apex20ke_io_bidir:sdramdqs_pbidir[1]
          apex20ke_io_bidir:sdramdqs_pbidir[2]
          apex20ke_io_bidir:sdramdqs_pbidir[3]
          apex20ke_io_out:sdramrasn_pout
          apex20ke_io_out:sdramwen_pout
          apex20ke_io_in:uartctsn_pin
          apex20ke_io_bidir:uartdcdn_pbidir
          apex20ke_io_in:uartdsrn_pin
          apex20ke_io_out:uartdtrn_pout
          apex20ke_io_bidir:uartrin_pbidir
          apex20ke_io_out:uartrtsn_pout
          apex20ke_io_in:uartrxd_pin
          apex20ke_io_out:uarttxd_pout
        alt_exc_dpram:dp0
        alt_exc_dpram:dp2
    timer:timer_inst
      lpm_counter:systime_cnt_rtl_353
        alt_synch_counter:wysi_counter


------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; State Machine - dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg                                                                                                                                                                            ;
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Name       ; sreg~36 ; sreg~35 ; sreg~34 ; sreg~33 ; sreg~32 ; sreg~31 ; sreg~30 ; sreg~29 ; sreg~28 ; sreg~27 ; sreg~26 ; sreg~25 ; sreg~24 ; sreg~23 ; sreg~22 ; sreg~21 ; sreg~20 ; sreg~19 ; sreg~18 ; sreg~17 ; sreg~16 ; sreg~15 ;
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; COM_START  ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ;
; CMD_WAIT   ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 1       ;
; DOM_REBOOT ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 1       ;
; DRREQ_WT   ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 1       ;
; REC_DAT    ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 1       ;
; REC_PULSE  ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; REC_WT     ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; SEND_WT    ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; SND_DAT    ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; SND_DRAND  ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; SND_DRBT   ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; SND_EOF    ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; SND_ID_STF ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; SND_IDLE   ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; SND_MRNB   ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; SND_MRWB   ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; SND_MRWE   ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; SND_PULSE  ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; SND_STF    ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; SND_TC_DAT ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; SND_TC_EOF ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; SYS_RESET  ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


-----------------
; State Machine - dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg1 ;
-----------------
; Name    ; SV9 ;
-----------------
; COM_OFF ; 0   ;
; COM_ON  ; 1   ;
-----------------


-----------------------------------------------------------------------------------------------------
; State Machine - dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg2                                      ;
-----------------------------------------------------------------------------------------------------
; Name      ; sreg2~19 ; sreg2~18 ; sreg2~17 ; sreg2~16 ; sreg2~15 ; sreg2~14 ; sreg2~13 ; sreg2~12 ;
-----------------------------------------------------------------------------------------------------
; FPGA_RDY  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; COM_RES   ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; CRES_1    ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; CRES_2    ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; CRES_3    ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; CRES_WAIT ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; DOM_RBT   ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; WAIT_6ms  ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
-----------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------------------------
; State Machine - dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg       ;
------------------------------------------------------------------------------------------------------------------
; Name       ; sreg~21 ; sreg~20 ; sreg~19 ; sreg~18 ; sreg~17 ; sreg~16 ; sreg~15 ; sreg~14 ; sreg~13 ; sreg~12 ;
------------------------------------------------------------------------------------------------------------------
; IDLE       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ;
; CHEK_EF    ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 1       ;
; DAT_VALID  ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 1       ;
; EXP_EDGE   ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 1       ;
; EXP_EXTREM ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 1       ;
; FWR        ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; LD_AF_CT   ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; RD_NEXT    ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; RxTIME     ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; SENT_WT    ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------------------------------------------
; State Machine - dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|sreg                                   ;
--------------------------------------------------------------------------------------------------------------------------
; Name     ; sreg~22 ; sreg~21 ; sreg~20 ; sreg~19 ; sreg~18 ; sreg~17 ; sreg~16 ; sreg~15 ; sreg~14 ; sreg~13 ; sreg~12 ;
--------------------------------------------------------------------------------------------------------------------------
; STF_WAIT ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ;
; EOF_CHK  ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 1       ;
; EOF_ERR  ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 1       ;
; FIFO_WR  ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 1       ;
; MSG_CTUP ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 1       ;
; MSTH     ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; MSTL     ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; PCT      ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; PLD      ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; PLH      ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; PLL      ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
--------------------------------------------------------------------------------------------------------------------------


----------------------------------------------------------------------------------
; State Machine - dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg ;
----------------------------------------------------------------------------------
; Name     ; sreg~18 ; sreg~17 ; sreg~16 ; sreg~15 ; sreg~14 ; sreg~13 ; sreg~12 ;
----------------------------------------------------------------------------------
; IDLE     ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ;
; HLWT     ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 1       ;
; MAX_DUDT ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 1       ;
; MIN_DUDT ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 1       ;
; START    ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 1       ;
; STB      ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; WT       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
----------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------------------
; State Machine - dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|sreg      ;
---------------------------------------------------------------------------------------------------------------
; Name    ; sreg~21 ; sreg~20 ; sreg~19 ; sreg~18 ; sreg~17 ; sreg~16 ; sreg~15 ; sreg~14 ; sreg~13 ; sreg~12 ;
---------------------------------------------------------------------------------------------------------------
; RXIDLE  ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ;
; CTRLERR ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 1       ;
; CTRLSTB ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 1       ;
; DATASTB ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 1       ;
; RXDAT   ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 1       ;
; RXSTART ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; RXSTOP  ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; SHFT0   ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; SHFT1   ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; WT      ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
---------------------------------------------------------------------------------------------------------------


----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; State Machine - dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg                                                                                                                                                                                                                                                                                  ;
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Name       ; sreg~46 ; sreg~45 ; sreg~44 ; sreg~43 ; sreg~42 ; sreg~41 ; sreg~40 ; sreg~39 ; sreg~38 ; sreg~37 ; sreg~36 ; sreg~35 ; sreg~34 ; sreg~33 ; sreg~32 ; sreg~31 ; sreg~30 ; sreg~29 ; sreg~28 ; sreg~27 ; sreg~26 ; sreg~25 ; sreg~24 ; sreg~23 ; sreg~22 ; sreg~21 ; sreg~20 ; sreg~19 ; sreg~18 ; sreg~17 ; sreg~16 ; sreg~15 ; sreg~14 ; sreg~13 ; sreg~12 ;
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; TMIDL      ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ;
; CMD        ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 1       ;
; CMDSNT     ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 1       ;
; CMDWT      ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 1       ;
; EOF        ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 1       ;
; EOF_CHK    ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; FCHK0      ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; FCHK1      ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; FCHK2      ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; FCHK3      ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; FRD        ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; ID_DATA_0  ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; ID_DATA_1  ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; ID_DATA_2  ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; ID_DATA_3  ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; ID_DATA_4  ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; ID_DATA_5  ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; ID_MSTH    ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; ID_MSTL    ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; ID_PLH     ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; ID_PLL     ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; ID_STF_SNT ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; MSTH       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; MSTL       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; PCT        ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; PLH        ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; PLL        ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; RXSHR8     ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; STF_SNT    ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; TC_RX_TIME ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; TC_TX_TIME ; 0       ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; TCWFM_FRD  ; 0       ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; TCWFM_H    ; 0       ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; TCWFM_L    ; 0       ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
; TXSHR8     ; 1       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 0       ; 1       ;
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------
; State Machine - dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|TX_UART:inst|sreg1 ;
-----------------------------------------------------------------------------
; Name    ; sreg1~17 ; sreg1~16 ; sreg1~15 ; sreg1~14 ; sreg1~13 ; sreg1~12 ;
-----------------------------------------------------------------------------
; TXIDL   ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; CLK_OFF ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; CLK_ON  ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; TXCNT   ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; TXSHFT  ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; TXSLD   ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
-----------------------------------------------------------------------------


---------------------------------------------------------
; State Machine - fe_r2r:inst_fe_r2r|state              ;
---------------------------------------------------------
; Name        ; state~11 ; state~10 ; state~9 ; state~8 ;
---------------------------------------------------------
; state.pup   ; 0        ; 0        ; 0       ; 0       ;
; state.pdown ; 0        ; 0        ; 1       ; 1       ;
; state.nup   ; 0        ; 1        ; 0       ; 1       ;
; state.ndown ; 1        ; 0        ; 0       ; 1       ;
---------------------------------------------------------


------------------------------------------------------------------------------------------------------
; State Machine - atwd:atwd1|atwd_readout:inst_atwd_readout|state                                    ;
------------------------------------------------------------------------------------------------------
; Name                    ; state~14 ; state~13 ; state~12 ; state~11 ; state~10 ; state~9 ; state~8 ;
------------------------------------------------------------------------------------------------------
; state.idle              ; 0        ; 0        ; 0        ; 0        ; 0        ; 0       ; 0       ;
; state.readout_low       ; 0        ; 0        ; 0        ; 0        ; 0        ; 1       ; 1       ;
; state.readout_high_read ; 0        ; 0        ; 0        ; 0        ; 1        ; 0       ; 1       ;
; state.readout_high      ; 0        ; 0        ; 0        ; 1        ; 0        ; 0       ; 1       ;
; state.done              ; 0        ; 0        ; 1        ; 0        ; 0        ; 0       ; 1       ;
; state.done_delay_1      ; 0        ; 1        ; 0        ; 0        ; 0        ; 0       ; 1       ;
; state.done_delay_2      ; 1        ; 0        ; 0        ; 0        ; 0        ; 0       ; 1       ;
------------------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------------------------------------------------------------------------
; State Machine - atwd:atwd1|atwd_control:inst_atwd_control|state                                                                                         ;
-----------------------------------------------------------------------------------------------------------------------------------------------------------
; Name                  ; state~19 ; state~18 ; state~17 ; state~16 ; state~15 ; state~14 ; state~13 ; state~12 ; state~11 ; state~10 ; state~9 ; state~8 ;
-----------------------------------------------------------------------------------------------------------------------------------------------------------
; state.power_up_init1  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0       ; 0       ;
; state.digitize        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1       ; 1       ;
; state.idle            ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0       ; 1       ;
; state.init_digitize   ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0       ; 1       ;
; state.next_channel    ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0       ; 1       ;
; state.atwdrecover     ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0       ; 1       ;
; state.power_up_init2  ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0       ; 1       ;
; state.readout         ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0       ; 1       ;
; state.readout_end     ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0       ; 1       ;
; state.restart_atwd    ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0       ; 1       ;
; state.settle          ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0       ; 1       ;
; state.wait_trig_compl ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0       ; 1       ;
-----------------------------------------------------------------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------------
; State Machine - atwd:atwd0|atwd_readout:inst_atwd_readout|state                                    ;
------------------------------------------------------------------------------------------------------
; Name                    ; state~14 ; state~13 ; state~12 ; state~11 ; state~10 ; state~9 ; state~8 ;
------------------------------------------------------------------------------------------------------
; state.idle              ; 0        ; 0        ; 0        ; 0        ; 0        ; 0       ; 0       ;
; state.readout_low       ; 0        ; 0        ; 0        ; 0        ; 0        ; 1       ; 1       ;
; state.readout_high_read ; 0        ; 0        ; 0        ; 0        ; 1        ; 0       ; 1       ;
; state.readout_high      ; 0        ; 0        ; 0        ; 1        ; 0        ; 0       ; 1       ;
; state.done              ; 0        ; 0        ; 1        ; 0        ; 0        ; 0       ; 1       ;
; state.done_delay_1      ; 0        ; 1        ; 0        ; 0        ; 0        ; 0       ; 1       ;
; state.done_delay_2      ; 1        ; 0        ; 0        ; 0        ; 0        ; 0       ; 1       ;
------------------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------------------------------------------------------------------------
; State Machine - atwd:atwd0|atwd_control:inst_atwd_control|state                                                                                         ;
-----------------------------------------------------------------------------------------------------------------------------------------------------------
; Name                  ; state~19 ; state~18 ; state~17 ; state~16 ; state~15 ; state~14 ; state~13 ; state~12 ; state~11 ; state~10 ; state~9 ; state~8 ;
-----------------------------------------------------------------------------------------------------------------------------------------------------------
; state.power_up_init1  ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0       ; 0       ;
; state.digitize        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1       ; 1       ;
; state.idle            ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0       ; 1       ;
; state.init_digitize   ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0       ; 1       ;
; state.next_channel    ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0       ; 1       ;
; state.atwdrecover     ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0       ; 1       ;
; state.power_up_init2  ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0       ; 1       ;
; state.readout         ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0       ; 1       ;
; state.readout_end     ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0       ; 1       ;
; state.restart_atwd    ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0       ; 1       ;
; state.settle          ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0       ; 1       ;
; state.wait_trig_compl ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0       ; 1       ;
-----------------------------------------------------------------------------------------------------------------------------------------------------------


----------------------------------------------------------------------------------------------
; State Machine - atwd_ping_pong:inst_atwd_ping_pong|atwd0_state                             ;
----------------------------------------------------------------------------------------------
; Name                     ; atwd0_state~11 ; atwd0_state~10 ; atwd0_state~9 ; atwd0_state~8 ;
----------------------------------------------------------------------------------------------
; atwd0_state.st_idle      ; 0              ; 0              ; 0             ; 0             ;
; atwd0_state.st_enable    ; 0              ; 0              ; 1             ; 1             ;
; atwd0_state.st_triggered ; 0              ; 1              ; 0             ; 1             ;
; atwd0_state.st_reset     ; 1              ; 0              ; 0             ; 1             ;
----------------------------------------------------------------------------------------------


----------------------------------------------------------------------------------------------
; State Machine - atwd_ping_pong:inst_atwd_ping_pong|atwd1_state                             ;
----------------------------------------------------------------------------------------------
; Name                     ; atwd1_state~11 ; atwd1_state~10 ; atwd1_state~9 ; atwd1_state~8 ;
----------------------------------------------------------------------------------------------
; atwd1_state.st_idle      ; 0              ; 0              ; 0             ; 0             ;
; atwd1_state.st_enable    ; 0              ; 0              ; 1             ; 1             ;
; atwd1_state.st_triggered ; 0              ; 1              ; 0             ; 1             ;
; atwd1_state.st_reset     ; 1              ; 0              ; 0             ; 1             ;
----------------------------------------------------------------------------------------------


---------------------------------------------
; State Machine - coinc:inst_coinc|state    ;
---------------------------------------------
; Name       ; state~10 ; state~9 ; state~8 ;
---------------------------------------------
; state.idle ; 0        ; 0       ; 0       ;
; state.pos  ; 0        ; 1       ; 1       ;
; state.neg  ; 1        ; 0       ; 1       ;
---------------------------------------------


----------------------------------------------------------------------------------
; State Machine - ahb_master:inst_ahb_master|master_state                        ;
----------------------------------------------------------------------------------
; Name                       ; master_state~10 ; master_state~9 ; master_state~8 ;
----------------------------------------------------------------------------------
; master_state.address_phase ; 0               ; 0              ; 0              ;
; master_state.burst_phase   ; 0               ; 1              ; 1              ;
; master_state.error_phase   ; 1               ; 0              ; 1              ;
----------------------------------------------------------------------------------


----------------------------------------------------------------------------------------------------------------
; State Machine - ahb_slave:ahb_slave_inst|slave_state                                                         ;
----------------------------------------------------------------------------------------------------------------
; Name                      ; slave_state~12 ; slave_state~11 ; slave_state~10 ; slave_state~9 ; slave_state~8 ;
----------------------------------------------------------------------------------------------------------------
; slave_state.address_phase ; 0              ; 0              ; 0              ; 0             ; 0             ;
; slave_state.data_phase    ; 0              ; 0              ; 0              ; 1             ; 1             ;
; slave_state.burst_phase   ; 0              ; 0              ; 1              ; 0             ; 1             ;
; slave_state.error_phase   ; 0              ; 1              ; 0              ; 0             ; 1             ;
; slave_state.read_wait     ; 1              ; 0              ; 0              ; 0             ; 1             ;
----------------------------------------------------------------------------------------------------------------


------------------------------------------------------------
; State Machine - roc:inst_ROC|RST_state                   ;
------------------------------------------------------------
; Name           ; RST_state~6 ; RST_state~5 ; RST_state~4 ;
------------------------------------------------------------
; RST_state.rst0 ; 0           ; 0           ; 0           ;
; RST_state.rst1 ; 0           ; 1           ; 1           ;
; RST_state.run  ; 1           ; 0           ; 1           ;
------------------------------------------------------------


-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                             ;
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Compilation Hierarchy Node                                     ; Logic Cells ; Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                        ;
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; |simpletest                                                    ; 3786 (149)  ; 1947      ; 1728        ; 283  ; 0            ; 1839 (149)   ; 698 (0)           ; 1249 (0)         ; |simpletest                                                                                                                                                                                                                                                                ;
;    |ahb_master:inst_ahb_master|                                ; 32 (32)     ; 32        ; 0           ; 0    ; 0            ; 0 (0)        ; 32 (32)           ; 0 (0)            ; |simpletest|ahb_master:inst_ahb_master                                                                                                                                                                                                                                     ;
;    |ahb_slave:ahb_slave_inst|                                  ; 54 (54)     ; 24        ; 0           ; 0    ; 0            ; 30 (30)      ; 0 (0)             ; 24 (24)          ; |simpletest|ahb_slave:ahb_slave_inst                                                                                                                                                                                                                                       ;
;    |atwd:atwd0|                                                ; 387 (25)    ; 167       ; 512         ; 0    ; 0            ; 220 (25)     ; 17 (0)            ; 150 (0)          ; |simpletest|atwd:atwd0                                                                                                                                                                                                                                                     ;
;       |atwd_control:inst_atwd_control|                         ; 200 (200)   ; 91        ; 0           ; 0    ; 0            ; 109 (109)    ; 1 (1)             ; 90 (90)          ; |simpletest|atwd:atwd0|atwd_control:inst_atwd_control                                                                                                                                                                                                                      ;
;       |atwd_readout:inst_atwd_readout|                         ; 141 (139)   ; 64        ; 0           ; 0    ; 0            ; 77 (77)      ; 12 (12)           ; 52 (50)          ; |simpletest|atwd:atwd0|atwd_readout:inst_atwd_readout                                                                                                                                                                                                                      ;
;          |lpm_counter:divide_cnt_rtl_356|                      ; 2 (0)       ; 2         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |simpletest|atwd:atwd0|atwd_readout:inst_atwd_readout|lpm_counter:divide_cnt_rtl_356                                                                                                                                                                                       ;
;             |alt_synch_counter:wysi_counter|                   ; 2 (2)       ; 2         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |simpletest|atwd:atwd0|atwd_readout:inst_atwd_readout|lpm_counter:divide_cnt_rtl_356|alt_synch_counter:wysi_counter                                                                                                                                                        ;
;       |atwd_trigger:inst_atwd_trigger|                         ; 16 (16)     ; 12        ; 0           ; 0    ; 0            ; 4 (4)        ; 4 (4)             ; 8 (8)            ; |simpletest|atwd:atwd0|atwd_trigger:inst_atwd_trigger                                                                                                                                                                                                                      ;
;       |com_adc_mem:inst_com_adc_mem|                           ; 0 (0)       ; 0         ; 512         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|atwd:atwd0|com_adc_mem:inst_com_adc_mem                                                                                                                                                                                                                        ;
;          |lpm_ram_dp:lpm_ram_dp_component|                     ; 0 (0)       ; 0         ; 512         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component                                                                                                                                                                                        ;
;             |altdpram:sram|                                    ; 0 (0)       ; 0         ; 512         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram                                                                                                                                                                          ;
;       |gray2bin:inst_gray2bin|                                 ; 5 (5)       ; 0         ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |simpletest|atwd:atwd0|gray2bin:inst_gray2bin                                                                                                                                                                                                                              ;
;    |atwd:atwd1|                                                ; 386 (25)    ; 165       ; 512         ; 0    ; 0            ; 221 (25)     ; 16 (0)            ; 149 (0)          ; |simpletest|atwd:atwd1                                                                                                                                                                                                                                                     ;
;       |atwd_control:inst_atwd_control|                         ; 199 (199)   ; 89        ; 0           ; 0    ; 0            ; 110 (110)    ; 0 (0)             ; 89 (89)          ; |simpletest|atwd:atwd1|atwd_control:inst_atwd_control                                                                                                                                                                                                                      ;
;       |atwd_readout:inst_atwd_readout|                         ; 141 (139)   ; 64        ; 0           ; 0    ; 0            ; 77 (77)      ; 12 (12)           ; 52 (50)          ; |simpletest|atwd:atwd1|atwd_readout:inst_atwd_readout                                                                                                                                                                                                                      ;
;          |lpm_counter:divide_cnt_rtl_355|                      ; 2 (0)       ; 2         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |simpletest|atwd:atwd1|atwd_readout:inst_atwd_readout|lpm_counter:divide_cnt_rtl_355                                                                                                                                                                                       ;
;             |alt_synch_counter:wysi_counter|                   ; 2 (2)       ; 2         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |simpletest|atwd:atwd1|atwd_readout:inst_atwd_readout|lpm_counter:divide_cnt_rtl_355|alt_synch_counter:wysi_counter                                                                                                                                                        ;
;       |atwd_trigger:inst_atwd_trigger|                         ; 16 (16)     ; 12        ; 0           ; 0    ; 0            ; 4 (4)        ; 4 (4)             ; 8 (8)            ; |simpletest|atwd:atwd1|atwd_trigger:inst_atwd_trigger                                                                                                                                                                                                                      ;
;       |com_adc_mem:inst_com_adc_mem|                           ; 0 (0)       ; 0         ; 512         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|atwd:atwd1|com_adc_mem:inst_com_adc_mem                                                                                                                                                                                                                        ;
;          |lpm_ram_dp:lpm_ram_dp_component|                     ; 0 (0)       ; 0         ; 512         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component                                                                                                                                                                                        ;
;             |altdpram:sram|                                    ; 0 (0)       ; 0         ; 512         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram                                                                                                                                                                          ;
;       |gray2bin:inst_gray2bin|                                 ; 5 (5)       ; 0         ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |simpletest|atwd:atwd1|gray2bin:inst_gray2bin                                                                                                                                                                                                                              ;
;    |atwd_ping_pong:inst_atwd_ping_pong|                        ; 21 (21)     ; 11        ; 0           ; 0    ; 0            ; 10 (10)      ; 3 (3)             ; 8 (8)            ; |simpletest|atwd_ping_pong:inst_atwd_ping_pong                                                                                                                                                                                                                             ;
;    |atwd_timestamp:inst_atwd_timestamp|                        ; 100 (100)   ; 98        ; 0           ; 0    ; 0            ; 2 (2)        ; 98 (98)           ; 0 (0)            ; |simpletest|atwd_timestamp:inst_atwd_timestamp                                                                                                                                                                                                                             ;
;    |coinc:inst_coinc|                                          ; 202 (202)   ; 86        ; 0           ; 0    ; 0            ; 116 (116)    ; 14 (14)           ; 72 (72)          ; |simpletest|coinc:inst_coinc                                                                                                                                                                                                                                               ;
;    |dcom_dpr:inst_dcom_dpr|                                    ; 1123 (0)    ; 578       ; 64          ; 0    ; 0            ; 545 (0)      ; 82 (0)            ; 496 (0)          ; |simpletest|dcom_dpr:inst_dcom_dpr                                                                                                                                                                                                                                         ;
;       |DCC_DPR:DCC_DPR|                                        ; 153 (153)   ; 49        ; 0           ; 0    ; 0            ; 104 (104)    ; 0 (0)             ; 49 (49)          ; |simpletest|dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR                                                                                                                                                                                                                         ;
;       |DCOM_tcal_timer:DCOM_tcal_timer|                        ; 36 (16)     ; 20        ; 0           ; 0    ; 0            ; 16 (11)      ; 1 (1)             ; 19 (4)           ; |simpletest|dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer                                                                                                                                                                                                         ;
;          |dc_tcal_ct:timer|                                    ; 20 (0)      ; 15        ; 0           ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 15 (0)           ; |simpletest|dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer                                                                                                                                                                                        ;
;             |lpm_counter:lpm_counter_component|                ; 20 (0)      ; 15        ; 0           ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 15 (0)           ; |simpletest|dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component                                                                                                                                                      ;
;                |alt_synch_counter:wysi_counter|                ; 20 (15)     ; 15        ; 0           ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 15 (15)          ; |simpletest|dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter                                                                                                                       ;
;                   |lpm_compare:$00023|                         ; 5 (0)       ; 0         ; 0           ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023                                                                                                    ;
;                      |comptree:comparator|                     ; 5 (0)       ; 0         ; 0           ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator                                                                                ;
;                         |cmpchain:cmp_end|                     ; 5 (0)       ; 0         ; 0           ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end                                                               ;
;                            |comptree:comp|                     ; 5 (0)       ; 0         ; 0           ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp                                                 ;
;                               |cmpchain:cmp[0]|                ; 1 (1)       ; 0         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]                                 ;
;                               |cmpchain:cmp[1]|                ; 1 (1)       ; 0         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]                                 ;
;                               |cmpchain:cmp[2]|                ; 1 (1)       ; 0         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[2]                                 ;
;                               |cmpchain:cmp_end|               ; 1 (1)       ; 0         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end                                ;
;                               |comptree:sub_comptree|          ; 1 (0)       ; 0         ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree                           ;
;                                  |cmpchain:cmp_end|            ; 1 (1)       ; 0         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end          ;
;       |DC_Rx_chan_dpr:DC_Rx_chan|                              ; 494 (6)     ; 260       ; 64          ; 0    ; 0            ; 234 (4)      ; 63 (1)            ; 197 (1)          ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan                                                                                                                                                                                                               ;
;          |DC_MREC:inst12|                                      ; 36 (36)     ; 12        ; 0           ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 12 (12)          ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12                                                                                                                                                                                                ;
;          |RX_UART_12:inst25|                                   ; 42 (0)      ; 28        ; 0           ; 0    ; 0            ; 14 (0)       ; 8 (0)             ; 20 (0)           ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25                                                                                                                                                                                             ;
;             |Par_74180:inst|                                   ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|Par_74180:inst                                                                                                                                                                              ;
;             |UA_RX_12:inst6|                                   ; 18 (18)     ; 11        ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 11 (11)          ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6                                                                                                                                                                              ;
;             |rxct4:inst4|                                      ; 4 (0)       ; 4         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxct4:inst4                                                                                                                                                                                 ;
;                |lpm_counter:lpm_counter_component|             ; 4 (0)       ; 4         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxct4:inst4|lpm_counter:lpm_counter_component                                                                                                                                               ;
;                   |alt_synch_counter:wysi_counter|             ; 4 (4)       ; 4         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter                                                                                                                ;
;             |rxct5:inst3|                                      ; 10 (0)      ; 5         ; 0           ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 5 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxct5:inst3                                                                                                                                                                                 ;
;                |lpm_counter:lpm_counter_component|             ; 10 (0)      ; 5         ; 0           ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 5 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component                                                                                                                                               ;
;                   |alt_synch_counter:wysi_counter|             ; 10 (7)      ; 5         ; 0           ; 0    ; 0            ; 5 (2)        ; 0 (0)             ; 5 (5)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter                                                                                                                ;
;                      |lpm_compare:$00013|                      ; 3 (0)       ; 0         ; 0           ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013                                                                                             ;
;                         |comptree:comparator|                  ; 3 (0)       ; 0         ; 0           ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator                                                                         ;
;                            |cmpchain:cmp_end|                  ; 3 (0)       ; 0         ; 0           ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end                                                        ;
;                               |comptree:comp|                  ; 3 (0)       ; 0         ; 0           ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp                                          ;
;                                  |cmpchain:cmp[0]|             ; 1 (1)       ; 0         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]                          ;
;                                  |cmpchain:cmp_end|            ; 1 (1)       ; 0         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end                         ;
;                                  |comptree:sub_comptree|       ; 1 (0)       ; 0         ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree                    ;
;                                     |cmpchain:cmp_end|         ; 1 (1)       ; 0         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end   ;
;             |rxshr8:inst1|                                     ; 8 (0)       ; 8         ; 0           ; 0    ; 0            ; 0 (0)        ; 8 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxshr8:inst1                                                                                                                                                                                ;
;                |lpm_shiftreg:lpm_shiftreg_component|           ; 8 (8)       ; 8         ; 0           ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component                                                                                                                                            ;
;          |Rx_dpr_ctrl:inst6|                                   ; 33 (19)     ; 14        ; 0           ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 14 (0)           ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6                                                                                                                                                                                             ;
;             |rx_dpr_adr_ct:rx_dpr_wad|                         ; 14 (0)      ; 14        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|rx_dpr_adr_ct:rx_dpr_wad                                                                                                                                                                    ;
;                |lpm_counter:lpm_counter_component|             ; 14 (0)      ; 14        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|rx_dpr_adr_ct:rx_dpr_wad|lpm_counter:lpm_counter_component                                                                                                                                  ;
;                   |alt_synch_counter:wysi_counter|             ; 14 (14)     ; 14        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|Rx_dpr_ctrl:inst6|rx_dpr_adr_ct:rx_dpr_wad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter                                                                                                   ;
;          |adc_to_ser_dudt:inst18|                              ; 122 (94)    ; 60        ; 0           ; 0    ; 0            ; 62 (49)      ; 42 (42)           ; 18 (3)           ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18                                                                                                                                                                                        ;
;             |GET_DUDT:get_dudt_stm|                            ; 23 (23)     ; 10        ; 0           ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 10 (10)          ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm                                                                                                                                                                  ;
;             |ctup5:ct|                                         ; 5 (0)       ; 5         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|ctup5:ct                                                                                                                                                                               ;
;                |lpm_counter:lpm_counter_component|             ; 5 (0)       ; 5         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component                                                                                                                                             ;
;                   |alt_synch_counter:wysi_counter|             ; 5 (5)       ; 5         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|ctup5:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter                                                                                                              ;
;          |dc_rapcal_lh:inst29|                                 ; 75 (10)     ; 49        ; 64          ; 0    ; 0            ; 26 (0)       ; 12 (10)           ; 37 (0)           ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29                                                                                                                                                                                           ;
;             |DCTC_FWR:inst2|                                   ; 19 (19)     ; 13        ; 0           ; 0    ; 0            ; 6 (6)        ; 1 (1)             ; 12 (12)          ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2                                                                                                                                                                            ;
;             |TCWF_64x10:inst11|                                ; 29 (0)      ; 20        ; 64          ; 0    ; 0            ; 9 (0)        ; 1 (0)             ; 19 (0)           ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11                                                                                                                                                                         ;
;                |scfifo:scfifo_component|                       ; 29 (0)      ; 20        ; 64          ; 0    ; 0            ; 9 (0)        ; 1 (0)             ; 19 (0)           ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component                                                                                                                                                 ;
;                   |scfifo_66i:auto_generated|                  ; 29 (0)      ; 20        ; 64          ; 0    ; 0            ; 9 (0)        ; 1 (0)             ; 19 (0)           ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated                                                                                                                       ;
;                      |a_dpfifo_4dj:dpfifo|                     ; 29 (2)      ; 20        ; 64          ; 0    ; 0            ; 9 (1)        ; 1 (1)             ; 19 (0)           ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo                                                                                                   ;
;                         |a_fefifo_vve:fifo_state|              ; 15 (9)      ; 8         ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 8 (2)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state                                                                           ;
;                            |lpm_counter:count_usedw|           ; 6 (0)       ; 6         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw                                                   ;
;                               |alt_synch_counter:wysi_counter| ; 6 (6)       ; 6         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter                    ;
;                         |altdpram:FIFOram|                     ; 1 (1)       ; 0         ; 64          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram                                                                                  ;
;                         |lpm_counter:rd_ptr_msb|               ; 5 (0)       ; 5         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb                                                                            ;
;                            |alt_synch_counter:wysi_counter|    ; 5 (5)       ; 5         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter                                             ;
;                         |lpm_counter:wr_ptr|                   ; 6 (0)       ; 6         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr                                                                                ;
;                            |alt_synch_counter:wysi_counter|    ; 6 (6)       ; 6         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_66i:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter                                                 ;
;             |comp_10:inst8|                                    ; 10 (0)      ; 0         ; 0           ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|comp_10:inst8                                                                                                                                                                             ;
;                |lpm_compare:lpm_compare_component|             ; 10 (0)      ; 0         ; 0           ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component                                                                                                                                           ;
;                   |comptree:comparator|                        ; 10 (0)      ; 0         ; 0           ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator                                                                                                                       ;
;                      |cmpchain:cmp_end|                        ; 10 (10)     ; 0         ; 0           ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end                                                                                                      ;
;             |tcwf_af_ct:inst7|                                 ; 7 (0)       ; 6         ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 6 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|tcwf_af_ct:inst7                                                                                                                                                                          ;
;                |lpm_counter:lpm_counter_component|             ; 7 (0)       ; 6         ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 6 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component                                                                                                                                        ;
;                   |alt_synch_counter:wysi_counter|             ; 7 (7)       ; 6         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|tcwf_af_ct:inst7|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter                                                                                                         ;
;          |dc_rx_plct:inst10|                                   ; 9 (0)       ; 8         ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 8 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rx_plct:inst10                                                                                                                                                                                             ;
;             |lpm_counter:lpm_counter_component|                ; 9 (0)       ; 8         ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 8 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rx_plct:inst10|lpm_counter:lpm_counter_component                                                                                                                                                           ;
;                |alt_synch_counter:wysi_counter|                ; 9 (9)       ; 8         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rx_plct:inst10|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter                                                                                                                            ;
;          |dc_rx_plct:inst9|                                    ; 8 (0)       ; 8         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rx_plct:inst9                                                                                                                                                                                              ;
;             |lpm_counter:lpm_counter_component|                ; 8 (0)       ; 8         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rx_plct:inst9|lpm_counter:lpm_counter_component                                                                                                                                                            ;
;                |alt_synch_counter:wysi_counter|                ; 8 (8)       ; 8         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rx_plct:inst9|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter                                                                                                                             ;
;          |mean_val:inst21|                                     ; 136 (17)    ; 61        ; 0           ; 0    ; 0            ; 75 (12)      ; 0 (0)             ; 61 (5)           ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21                                                                                                                                                                                               ;
;             |add10:138|                                        ; 16 (0)      ; 11        ; 0           ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 11 (0)           ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:138                                                                                                                                                                                     ;
;                |lpm_add_sub:lpm_add_sub_component|             ; 16 (0)      ; 11        ; 0           ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 11 (0)           ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component                                                                                                                                                   ;
;                   |addcore:adder1[0]|                          ; 6 (0)       ; 6         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]                                                                                                                                 ;
;                      |a_csnbuffer:result_node|                 ; 6 (6)       ; 6         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node                                                                                                         ;
;                   |addcore:adder1[1]|                          ; 5 (0)       ; 0         ; 0           ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]                                                                                                                                 ;
;                      |a_csnbuffer:result_node|                 ; 5 (5)       ; 0         ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node                                                                                                         ;
;                   |addcore:adder1_0[1]|                        ; 5 (0)       ; 5         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]                                                                                                                               ;
;                      |a_csnbuffer:result_node|                 ; 5 (5)       ; 5         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node                                                                                                       ;
;             |add10:139|                                        ; 16 (0)      ; 11        ; 0           ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 11 (0)           ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:139                                                                                                                                                                                     ;
;                |lpm_add_sub:lpm_add_sub_component|             ; 16 (0)      ; 11        ; 0           ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 11 (0)           ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component                                                                                                                                                   ;
;                   |addcore:adder1[0]|                          ; 6 (0)       ; 6         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]                                                                                                                                 ;
;                      |a_csnbuffer:result_node|                 ; 6 (6)       ; 6         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node                                                                                                         ;
;                   |addcore:adder1[1]|                          ; 5 (0)       ; 0         ; 0           ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]                                                                                                                                 ;
;                      |a_csnbuffer:result_node|                 ; 5 (5)       ; 0         ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node                                                                                                         ;
;                   |addcore:adder1_0[1]|                        ; 5 (0)       ; 5         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]                                                                                                                               ;
;                      |a_csnbuffer:result_node|                 ; 5 (5)       ; 5         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node                                                                                                       ;
;             |add10:140|                                        ; 16 (0)      ; 11        ; 0           ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 11 (0)           ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:140                                                                                                                                                                                     ;
;                |lpm_add_sub:lpm_add_sub_component|             ; 16 (0)      ; 11        ; 0           ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 11 (0)           ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component                                                                                                                                                   ;
;                   |addcore:adder1[0]|                          ; 6 (0)       ; 6         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]                                                                                                                                 ;
;                      |a_csnbuffer:result_node|                 ; 6 (6)       ; 6         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node                                                                                                         ;
;                   |addcore:adder1[1]|                          ; 5 (0)       ; 0         ; 0           ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]                                                                                                                                 ;
;                      |a_csnbuffer:result_node|                 ; 5 (5)       ; 0         ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node                                                                                                         ;
;                   |addcore:adder1_0[1]|                        ; 5 (0)       ; 5         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]                                                                                                                               ;
;                      |a_csnbuffer:result_node|                 ; 5 (5)       ; 5         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node                                                                                                       ;
;             |add10:141|                                        ; 16 (0)      ; 11        ; 0           ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 11 (0)           ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:141                                                                                                                                                                                     ;
;                |lpm_add_sub:lpm_add_sub_component|             ; 16 (0)      ; 11        ; 0           ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 11 (0)           ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component                                                                                                                                                   ;
;                   |addcore:adder1[0]|                          ; 6 (0)       ; 6         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]                                                                                                                                 ;
;                      |a_csnbuffer:result_node|                 ; 6 (6)       ; 6         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node                                                                                                         ;
;                   |addcore:adder1[1]|                          ; 5 (0)       ; 0         ; 0           ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]                                                                                                                                 ;
;                      |a_csnbuffer:result_node|                 ; 5 (5)       ; 0         ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node                                                                                                         ;
;                   |addcore:adder1_0[1]|                        ; 5 (0)       ; 5         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]                                                                                                                               ;
;                      |a_csnbuffer:result_node|                 ; 5 (5)       ; 5         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node                                                                                                       ;
;             |ctup4:116|                                        ; 3 (0)       ; 2         ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 2 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|ctup4:116                                                                                                                                                                                     ;
;                |lpm_counter:lpm_counter_component|             ; 3 (0)       ; 2         ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 2 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component                                                                                                                                                   ;
;                   |alt_synch_counter:wysi_counter|             ; 3 (3)       ; 2         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter                                                                                                                    ;
;             |dec2:119|                                         ; 4 (0)       ; 0         ; 0           ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|dec2:119                                                                                                                                                                                      ;
;                |lpm_decode:lpm_decode_component|               ; 4 (0)       ; 0         ; 0           ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component                                                                                                                                                      ;
;                   |lpm_compare:comparator[0]|                  ; 4 (0)       ; 0         ; 0           ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[0]                                                                                                                            ;
;                      |comptree:comparator|                     ; 4 (0)       ; 0         ; 0           ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[0]|comptree:comparator                                                                                                        ;
;                         |cmpchain:cmp_end|                     ; 4 (4)       ; 0         ; 0           ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[0]|comptree:comparator|cmpchain:cmp_end                                                                                       ;
;             |mux4x10:137|                                      ; 20 (0)      ; 10        ; 0           ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 10 (0)           ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|mux4x10:137                                                                                                                                                                                   ;
;                |lpm_mux:lpm_mux_component|                     ; 20 (0)      ; 10        ; 0           ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 10 (0)           ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component                                                                                                                                                         ;
;                   |altshift:external_latency_ffs|              ; 10 (10)     ; 10        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs                                                                                                                           ;
;                   |muxlut:$00009|                              ; 1 (1)       ; 0         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00009                                                                                                                                           ;
;                   |muxlut:$00011|                              ; 1 (1)       ; 0         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00011                                                                                                                                           ;
;                   |muxlut:$00013|                              ; 1 (1)       ; 0         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00013                                                                                                                                           ;
;                   |muxlut:$00015|                              ; 1 (1)       ; 0         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00015                                                                                                                                           ;
;                   |muxlut:$00017|                              ; 1 (1)       ; 0         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00017                                                                                                                                           ;
;                   |muxlut:$00019|                              ; 1 (1)       ; 0         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00019                                                                                                                                           ;
;                   |muxlut:$00021|                              ; 1 (1)       ; 0         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00021                                                                                                                                           ;
;                   |muxlut:$00023|                              ; 1 (1)       ; 0         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00023                                                                                                                                           ;
;                   |muxlut:$00025|                              ; 1 (1)       ; 0         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00025                                                                                                                                           ;
;                   |muxlut:$00027|                              ; 1 (1)       ; 0         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00027                                                                                                                                           ;
;             |or10:142|                                         ; 7 (0)       ; 0         ; 0           ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:142                                                                                                                                                                                      ;
;                |lpm_or:lpm_or_component|                       ; 7 (7)       ; 0         ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:142|lpm_or:lpm_or_component                                                                                                                                                              ;
;             |or10:143|                                         ; 7 (0)       ; 0         ; 0           ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:143                                                                                                                                                                                      ;
;                |lpm_or:lpm_or_component|                       ; 7 (7)       ; 0         ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:143|lpm_or:lpm_or_component                                                                                                                                                              ;
;             |or10:144|                                         ; 7 (0)       ; 0         ; 0           ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:144                                                                                                                                                                                      ;
;                |lpm_or:lpm_or_component|                       ; 7 (7)       ; 0         ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:144|lpm_or:lpm_or_component                                                                                                                                                              ;
;             |or10:145|                                         ; 7 (0)       ; 0         ; 0           ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:145                                                                                                                                                                                      ;
;                |lpm_or:lpm_or_component|                       ; 7 (7)       ; 0         ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|mean_val:inst21|or10:145|lpm_or:lpm_or_component                                                                                                                                                              ;
;          |or16b:inst41|                                        ; 8 (0)       ; 0         ; 0           ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|or16b:inst41                                                                                                                                                                                                  ;
;             |lpm_or:lpm_or_component|                          ; 8 (8)       ; 0         ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|or16b:inst41|lpm_or:lpm_or_component                                                                                                                                                                          ;
;          |reset_ct2:inst8|                                     ; 3 (0)       ; 2         ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 2 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|reset_ct2:inst8                                                                                                                                                                                               ;
;             |lpm_counter:lpm_counter_component|                ; 3 (0)       ; 2         ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 2 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|reset_ct2:inst8|lpm_counter:lpm_counter_component                                                                                                                                                             ;
;                |alt_synch_counter:wysi_counter|                ; 3 (3)       ; 2         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|reset_ct2:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter                                                                                                                              ;
;          |rx_packet_ct:inst|                                   ; 16 (0)      ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|rx_packet_ct:inst                                                                                                                                                                                             ;
;             |lpm_counter:lpm_counter_component|                ; 16 (0)      ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|rx_packet_ct:inst|lpm_counter:lpm_counter_component                                                                                                                                                           ;
;                |alt_synch_counter:wysi_counter|                ; 16 (16)     ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|rx_packet_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter                                                                                                                            ;
;       |DC_Tx_chan_dpr:DC_Tx_chan_dpr|                          ; 440 (27)    ; 249       ; 0           ; 0    ; 0            ; 191 (6)      ; 18 (18)           ; 231 (3)          ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr                                                                                                                                                                                                           ;
;          |DC_SEND:inst6|                                       ; 99 (99)     ; 43        ; 0           ; 0    ; 0            ; 56 (56)      ; 0 (0)             ; 43 (43)          ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6                                                                                                                                                                                             ;
;          |Tx_dpr_ctrl:inst22|                                  ; 35 (19)     ; 16        ; 0           ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 16 (0)           ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22                                                                                                                                                                                        ;
;             |tx_dpr_radr_ct:tx_dpr_rad|                        ; 16 (0)      ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|tx_dpr_radr_ct:tx_dpr_rad                                                                                                                                                              ;
;                |lpm_counter:lpm_counter_component|             ; 16 (0)      ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component                                                                                                                            ;
;                   |alt_synch_counter:wysi_counter|             ; 16 (16)     ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|Tx_dpr_ctrl:inst22|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter                                                                                             ;
;          |control_byte:inst2|                                  ; 1 (0)       ; 0         ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|control_byte:inst2                                                                                                                                                                                        ;
;             |Par_74180:par|                                    ; 1 (1)       ; 0         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|control_byte:inst2|Par_74180:par                                                                                                                                                                          ;
;          |dac_rs_tab_rect_01:inst15|                           ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|dac_rs_tab_rect_01:inst15                                                                                                                                                                                 ;
;          |dc_tx_plct:inst4|                                    ; 8 (0)       ; 8         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|dc_tx_plct:inst4                                                                                                                                                                                          ;
;             |lpm_counter:lpm_counter_component|                ; 8 (0)       ; 8         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|dc_tx_plct:inst4|lpm_counter:lpm_counter_component                                                                                                                                                        ;
;                |alt_synch_counter:wysi_counter|                ; 8 (8)       ; 8         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|dc_tx_plct:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter                                                                                                                         ;
;          |dc_tx_plct:inst5|                                    ; 9 (0)       ; 8         ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 8 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|dc_tx_plct:inst5                                                                                                                                                                                          ;
;             |lpm_counter:lpm_counter_component|                ; 9 (0)       ; 8         ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 8 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|dc_tx_plct:inst5|lpm_counter:lpm_counter_component                                                                                                                                                        ;
;                |alt_synch_counter:wysi_counter|                ; 9 (9)       ; 8         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|dc_tx_plct:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter                                                                                                                         ;
;          |mux16x8:inst17|                                      ; 80 (0)      ; 0         ; 0           ; 0    ; 0            ; 80 (0)       ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17                                                                                                                                                                                            ;
;             |lpm_mux:lpm_mux_component|                        ; 80 (0)      ; 0         ; 0           ; 0    ; 0            ; 80 (0)       ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component                                                                                                                                                                  ;
;                |muxlut:$00010|                                 ; 10 (0)      ; 0         ; 0           ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010                                                                                                                                                    ;
;                   |muxlut:$00012|                              ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012                                                                                                                                      ;
;                   |muxlut:$00014|                              ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00014                                                                                                                                      ;
;                   |muxlut:$00016|                              ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00016                                                                                                                                      ;
;                   |muxlut:$00018|                              ; 1 (1)       ; 0         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00018                                                                                                                                      ;
;                   |muxlut:$00020|                              ; 3 (3)       ; 0         ; 0           ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00020                                                                                                                                      ;
;                |muxlut:$00012|                                 ; 10 (0)      ; 0         ; 0           ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012                                                                                                                                                    ;
;                   |muxlut:$00012|                              ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012                                                                                                                                      ;
;                   |muxlut:$00014|                              ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00014                                                                                                                                      ;
;                   |muxlut:$00016|                              ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00016                                                                                                                                      ;
;                   |muxlut:$00018|                              ; 1 (1)       ; 0         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00018                                                                                                                                      ;
;                   |muxlut:$00020|                              ; 3 (3)       ; 0         ; 0           ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00020                                                                                                                                      ;
;                |muxlut:$00014|                                 ; 10 (0)      ; 0         ; 0           ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014                                                                                                                                                    ;
;                   |muxlut:$00012|                              ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012                                                                                                                                      ;
;                   |muxlut:$00014|                              ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00014                                                                                                                                      ;
;                   |muxlut:$00016|                              ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00016                                                                                                                                      ;
;                   |muxlut:$00018|                              ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00018                                                                                                                                      ;
;                   |muxlut:$00020|                              ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00020                                                                                                                                      ;
;                |muxlut:$00016|                                 ; 10 (0)      ; 0         ; 0           ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016                                                                                                                                                    ;
;                   |muxlut:$00012|                              ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012                                                                                                                                      ;
;                   |muxlut:$00014|                              ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00014                                                                                                                                      ;
;                   |muxlut:$00016|                              ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00016                                                                                                                                      ;
;                   |muxlut:$00018|                              ; 1 (1)       ; 0         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00018                                                                                                                                      ;
;                   |muxlut:$00020|                              ; 3 (3)       ; 0         ; 0           ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00020                                                                                                                                      ;
;                |muxlut:$00018|                                 ; 10 (0)      ; 0         ; 0           ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018                                                                                                                                                    ;
;                   |muxlut:$00012|                              ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012                                                                                                                                      ;
;                   |muxlut:$00014|                              ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00014                                                                                                                                      ;
;                   |muxlut:$00016|                              ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00016                                                                                                                                      ;
;                   |muxlut:$00018|                              ; 1 (1)       ; 0         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00018                                                                                                                                      ;
;                   |muxlut:$00020|                              ; 3 (3)       ; 0         ; 0           ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00020                                                                                                                                      ;
;                |muxlut:$00020|                                 ; 10 (0)      ; 0         ; 0           ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020                                                                                                                                                    ;
;                   |muxlut:$00012|                              ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012                                                                                                                                      ;
;                   |muxlut:$00014|                              ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00014                                                                                                                                      ;
;                   |muxlut:$00016|                              ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00016                                                                                                                                      ;
;                   |muxlut:$00018|                              ; 1 (1)       ; 0         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00018                                                                                                                                      ;
;                   |muxlut:$00020|                              ; 3 (3)       ; 0         ; 0           ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00020                                                                                                                                      ;
;                |muxlut:$00022|                                 ; 10 (0)      ; 0         ; 0           ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022                                                                                                                                                    ;
;                   |muxlut:$00012|                              ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012                                                                                                                                      ;
;                   |muxlut:$00014|                              ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00014                                                                                                                                      ;
;                   |muxlut:$00016|                              ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00016                                                                                                                                      ;
;                   |muxlut:$00018|                              ; 1 (1)       ; 0         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00018                                                                                                                                      ;
;                   |muxlut:$00020|                              ; 3 (3)       ; 0         ; 0           ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00020                                                                                                                                      ;
;                |muxlut:$00024|                                 ; 10 (0)      ; 0         ; 0           ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024                                                                                                                                                    ;
;                   |muxlut:$00012|                              ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012                                                                                                                                      ;
;                   |muxlut:$00014|                              ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00014                                                                                                                                      ;
;                   |muxlut:$00016|                              ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00016                                                                                                                                      ;
;                   |muxlut:$00018|                              ; 1 (1)       ; 0         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00018                                                                                                                                      ;
;                   |muxlut:$00020|                              ; 3 (3)       ; 0         ; 0           ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00020                                                                                                                                      ;
;          |or16b:inst41|                                        ; 9 (0)       ; 0         ; 0           ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|or16b:inst41                                                                                                                                                                                              ;
;             |lpm_or:lpm_or_component|                          ; 9 (9)       ; 0         ; 0           ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|or16b:inst41|lpm_or:lpm_or_component                                                                                                                                                                      ;
;          |shift_ct:inst32|                                     ; 4 (0)       ; 3         ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 3 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shift_ct:inst32                                                                                                                                                                                           ;
;             |lpm_counter:lpm_counter_component|                ; 4 (0)       ; 3         ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 3 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shift_ct:inst32|lpm_counter:lpm_counter_component                                                                                                                                                         ;
;                |alt_synch_counter:wysi_counter|                ; 4 (4)       ; 3         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter                                                                                                                          ;
;          |shift_ct:inst33|                                     ; 5 (0)       ; 3         ; 0           ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 3 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shift_ct:inst33                                                                                                                                                                                           ;
;             |lpm_counter:lpm_counter_component|                ; 5 (0)       ; 3         ; 0           ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 3 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shift_ct:inst33|lpm_counter:lpm_counter_component                                                                                                                                                         ;
;                |alt_synch_counter:wysi_counter|                ; 5 (5)       ; 3         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 3 (3)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter                                                                                                                          ;
;          |shrg48pld:inst30|                                    ; 48 (0)      ; 48        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 48 (0)           ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30                                                                                                                                                                                          ;
;             |lpm_shiftreg:lpm_shiftreg_component|              ; 48 (48)     ; 48        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 48 (48)          ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component                                                                                                                                                      ;
;          |shrg48pld:inst|                                      ; 48 (0)      ; 48        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 48 (0)           ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst                                                                                                                                                                                            ;
;             |lpm_shiftreg:lpm_shiftreg_component|              ; 48 (48)     ; 48        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 48 (48)          ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component                                                                                                                                                        ;
;          |tx_pack_ct:inst19|                                   ; 8 (0)       ; 8         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_pack_ct:inst19                                                                                                                                                                                         ;
;             |lpm_counter:lpm_counter_component|                ; 8 (0)       ; 8         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_pack_ct:inst19|lpm_counter:lpm_counter_component                                                                                                                                                       ;
;                |alt_synch_counter:wysi_counter|                ; 8 (8)       ; 8         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_pack_ct:inst19|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter                                                                                                                        ;
;          |tx_packet_ct:inst39|                                 ; 16 (0)      ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_packet_ct:inst39                                                                                                                                                                                       ;
;             |lpm_counter:lpm_counter_component|                ; 16 (0)      ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_packet_ct:inst39|lpm_counter:lpm_counter_component                                                                                                                                                     ;
;                |alt_synch_counter:wysi_counter|                ; 16 (16)     ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter                                                                                                                      ;
;          |tx_uart_12:inst1|                                    ; 41 (0)      ; 27        ; 0           ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 27 (0)           ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1                                                                                                                                                                                          ;
;             |TX_UART:inst|                                     ; 12 (12)     ; 8         ; 0           ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 8 (8)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|TX_UART:inst                                                                                                                                                                             ;
;             |txbitct:inst2|                                    ; 7 (0)       ; 4         ; 0           ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 4 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txbitct:inst2                                                                                                                                                                            ;
;                |lpm_counter:lpm_counter_component|             ; 7 (0)       ; 4         ; 0           ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 4 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component                                                                                                                                          ;
;                   |alt_synch_counter:wysi_counter|             ; 7 (6)       ; 4         ; 0           ; 0    ; 0            ; 3 (2)        ; 0 (0)             ; 4 (4)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter                                                                                                           ;
;                      |lpm_compare:$00012|                      ; 1 (0)       ; 0         ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00012                                                                                        ;
;                         |comptree:comparator|                  ; 1 (0)       ; 0         ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00012|comptree:comparator                                                                    ;
;                            |cmpchain:cmp_end|                  ; 1 (1)       ; 0         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txbitct:inst2|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00012|comptree:comparator|cmpchain:cmp_end                                                   ;
;             |txct:inst1|                                       ; 11 (0)      ; 5         ; 0           ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 5 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txct:inst1                                                                                                                                                                               ;
;                |lpm_counter:lpm_counter_component|             ; 11 (0)      ; 5         ; 0           ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 5 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component                                                                                                                                             ;
;                   |alt_synch_counter:wysi_counter|             ; 11 (7)      ; 5         ; 0           ; 0    ; 0            ; 6 (2)        ; 0 (0)             ; 5 (5)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter                                                                                                              ;
;                      |lpm_compare:$00013|                      ; 4 (0)       ; 0         ; 0           ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013                                                                                           ;
;                         |comptree:comparator|                  ; 4 (0)       ; 0         ; 0           ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator                                                                       ;
;                            |cmpchain:cmp_end|                  ; 4 (0)       ; 0         ; 0           ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end                                                      ;
;                               |comptree:comp|                  ; 4 (0)       ; 0         ; 0           ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp                                        ;
;                                  |cmpchain:cmp[0]|             ; 2 (2)       ; 0         ; 0           ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]                        ;
;                                  |cmpchain:cmp_end|            ; 1 (1)       ; 0         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end                       ;
;                                  |comptree:sub_comptree|       ; 1 (0)       ; 0         ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree                  ;
;                                     |cmpchain:cmp_end|         ; 1 (1)       ; 0         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end ;
;             |txshr10:53|                                       ; 11 (0)      ; 10        ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 10 (0)           ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txshr10:53                                                                                                                                                                               ;
;                |lpm_shiftreg:lpm_shiftreg_component|           ; 11 (11)     ; 10        ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 10 (10)          ; |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txshr10:53|lpm_shiftreg:lpm_shiftreg_component                                                                                                                                           ;
;    |fe_r2r:inst_fe_r2r|                                        ; 62 (62)     ; 21        ; 0           ; 0    ; 0            ; 41 (41)      ; 9 (9)             ; 12 (12)          ; |simpletest|fe_r2r:inst_fe_r2r                                                                                                                                                                                                                                             ;
;    |fe_testpulse:inst_fe_testpulse|                            ; 36 (20)     ; 25        ; 0           ; 0    ; 0            ; 11 (11)      ; 5 (5)             ; 20 (4)           ; |simpletest|fe_testpulse:inst_fe_testpulse                                                                                                                                                                                                                                 ;
;       |lpm_counter:cnt_rtl_357|                                ; 16 (0)      ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |simpletest|fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_357                                                                                                                                                                                                         ;
;          |alt_synch_counter:wysi_counter|                      ; 16 (16)     ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |simpletest|fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_357|alt_synch_counter:wysi_counter                                                                                                                                                                          ;
;    |flash_adc:inst_flash_ADC|                                  ; 50 (40)     ; 22        ; 512         ; 0    ; 0            ; 28 (28)      ; 9 (9)             ; 13 (3)           ; |simpletest|flash_adc:inst_flash_ADC                                                                                                                                                                                                                                       ;
;       |com_adc_mem:inst_com_adc_mem|                           ; 0 (0)       ; 0         ; 512         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem                                                                                                                                                                                                          ;
;          |lpm_ram_dp:lpm_ram_dp_component|                     ; 0 (0)       ; 0         ; 512         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component                                                                                                                                                                          ;
;             |altdpram:sram|                                    ; 0 (0)       ; 0         ; 512         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram                                                                                                                                                            ;
;       |lpm_counter:MEM_write_addr_rtl_362|                     ; 10 (0)      ; 10        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |simpletest|flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_362                                                                                                                                                                                                    ;
;          |alt_synch_counter:wysi_counter|                      ; 10 (10)     ; 10        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |simpletest|flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_362|alt_synch_counter:wysi_counter                                                                                                                                                                     ;
;    |hit_counter:inst_hit_counter|                              ; 118 (86)    ; 104       ; 0           ; 0    ; 0            ; 14 (14)      ; 40 (40)           ; 64 (32)          ; |simpletest|hit_counter:inst_hit_counter                                                                                                                                                                                                                                   ;
;       |lpm_counter:multiSPEcnt_int_rtl_359|                    ; 16 (0)      ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |simpletest|hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_359                                                                                                                                                                                               ;
;          |alt_synch_counter:wysi_counter|                      ; 16 (16)     ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |simpletest|hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_359|alt_synch_counter:wysi_counter                                                                                                                                                                ;
;       |lpm_counter:oneSPEcnt_int_rtl_358|                      ; 16 (0)      ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |simpletest|hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_358                                                                                                                                                                                                 ;
;          |alt_synch_counter:wysi_counter|                      ; 16 (16)     ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |simpletest|hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_358|alt_synch_counter:wysi_counter                                                                                                                                                                  ;
;    |hit_counter_ff:inst_hit_counter_ff|                        ; 118 (86)    ; 104       ; 0           ; 0    ; 0            ; 14 (14)      ; 38 (38)           ; 66 (34)          ; |simpletest|hit_counter_ff:inst_hit_counter_ff                                                                                                                                                                                                                             ;
;       |lpm_counter:multiSPEcnt_int_rtl_361|                    ; 16 (0)      ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |simpletest|hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_361                                                                                                                                                                                         ;
;          |alt_synch_counter:wysi_counter|                      ; 16 (16)     ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |simpletest|hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_361|alt_synch_counter:wysi_counter                                                                                                                                                          ;
;       |lpm_counter:oneSPEcnt_int_rtl_360|                      ; 16 (0)      ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |simpletest|hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_360                                                                                                                                                                                           ;
;          |alt_synch_counter:wysi_counter|                      ; 16 (16)     ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |simpletest|hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_360|alt_synch_counter:wysi_counter                                                                                                                                                            ;
;    |led2atwddelay:LED2ATWDdelay_inst|                          ; 30 (30)     ; 16        ; 0           ; 0    ; 0            ; 14 (14)      ; 15 (15)           ; 1 (1)            ; |simpletest|led2atwddelay:LED2ATWDdelay_inst                                                                                                                                                                                                                               ;
;    |lpm_counter:CNT_rtl_352|                                   ; 2 (0)       ; 2         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |simpletest|lpm_counter:CNT_rtl_352                                                                                                                                                                                                                                        ;
;       |alt_synch_counter:wysi_counter|                         ; 2 (2)       ; 2         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |simpletest|lpm_counter:CNT_rtl_352|alt_synch_counter:wysi_counter                                                                                                                                                                                                         ;
;    |lpm_counter:PGM_rtl_351|                                   ; 2 (0)       ; 1         ; 0           ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |simpletest|lpm_counter:PGM_rtl_351                                                                                                                                                                                                                                        ;
;       |alt_synch_counter:wysi_counter|                         ; 2 (2)       ; 1         ; 0           ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |simpletest|lpm_counter:PGM_rtl_351|alt_synch_counter:wysi_counter                                                                                                                                                                                                         ;
;    |master_data_source:inst_master_data_source|                ; 112 (112)   ; 64        ; 0           ; 0    ; 0            ; 48 (48)      ; 0 (0)             ; 64 (64)          ; |simpletest|master_data_source:inst_master_data_source                                                                                                                                                                                                                     ;
;    |pll2x:inst_pll2x|                                          ; 0 (0)       ; 0         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|pll2x:inst_pll2x                                                                                                                                                                                                                                               ;
;       |altclklock:altclklock_component|                        ; 0 (0)       ; 0         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|pll2x:inst_pll2x|altclklock:altclklock_component                                                                                                                                                                                                               ;
;    |pll4x:inst_pll4x|                                          ; 0 (0)       ; 0         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|pll4x:inst_pll4x                                                                                                                                                                                                                                               ;
;       |altclklock:altclklock_component|                        ; 0 (0)       ; 0         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|pll4x:inst_pll4x|altclklock:altclklock_component                                                                                                                                                                                                               ;
;    |r2r:inst_r2r|                                              ; 29 (29)     ; 15        ; 0           ; 0    ; 0            ; 14 (14)      ; 8 (8)             ; 7 (7)            ; |simpletest|r2r:inst_r2r                                                                                                                                                                                                                                                   ;
;    |roc:inst_ROC|                                              ; 3 (3)       ; 3         ; 0           ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |simpletest|roc:inst_ROC                                                                                                                                                                                                                                                   ;
;    |single_led:inst_single_led|                                ; 23 (7)      ; 23        ; 0           ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 18 (2)           ; |simpletest|single_led:inst_single_led                                                                                                                                                                                                                                     ;
;       |lpm_counter:cnt_rtl_363|                                ; 16 (0)      ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |simpletest|single_led:inst_single_led|lpm_counter:cnt_rtl_363                                                                                                                                                                                                             ;
;          |alt_synch_counter:wysi_counter|                      ; 16 (16)     ; 16        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |simpletest|single_led:inst_single_led|lpm_counter:cnt_rtl_363|alt_synch_counter:wysi_counter                                                                                                                                                                              ;
;    |slaveregister:slaveregister_inst|                          ; 695 (695)   ; 338       ; 128         ; 0    ; 0            ; 357 (357)    ; 305 (305)         ; 33 (33)          ; |simpletest|slaveregister:slaveregister_inst                                                                                                                                                                                                                               ;
;       |version_rom:inst_version_rom|                           ; 0 (0)       ; 0         ; 128         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|slaveregister:slaveregister_inst|version_rom:inst_version_rom                                                                                                                                                                                                  ;
;          |lpm_rom:lpm_rom_component|                           ; 0 (0)       ; 0         ; 128         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component                                                                                                                                                                        ;
;             |altrom:srom|                                      ; 0 (0)       ; 0         ; 128         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom                                                                                                                                                            ;
;    |stripe:stripe_inst|                                        ; 4 (0)       ; 0         ; 0           ; 126  ; 0            ; 4 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst                                                                                                                                                                                                                                             ;
;       |alt_exc_stripe:lpm_instance|                            ; 4 (4)       ; 0         ; 0           ; 126  ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance                                                                                                                                                                                                                 ;
;          |alt_exc_dpram:dp0|                                   ; 0 (0)       ; 0         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0                                                                                                                                                                                               ;
;          |alt_exc_dpram:dp2|                                   ; 0 (0)       ; 0         ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp2                                                                                                                                                                                               ;
;          |alt_exc_upcore:core|                                 ; 0 (0)       ; 0         ; 0           ; 126  ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core                                                                                                                                                                                             ;
;             |apex20ke_io_bidir:ebidq_pbidir[0]|                ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[0]                                                                                                                                                           ;
;             |apex20ke_io_bidir:ebidq_pbidir[10]|               ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[10]                                                                                                                                                          ;
;             |apex20ke_io_bidir:ebidq_pbidir[11]|               ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[11]                                                                                                                                                          ;
;             |apex20ke_io_bidir:ebidq_pbidir[12]|               ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[12]                                                                                                                                                          ;
;             |apex20ke_io_bidir:ebidq_pbidir[13]|               ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[13]                                                                                                                                                          ;
;             |apex20ke_io_bidir:ebidq_pbidir[14]|               ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[14]                                                                                                                                                          ;
;             |apex20ke_io_bidir:ebidq_pbidir[15]|               ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[15]                                                                                                                                                          ;
;             |apex20ke_io_bidir:ebidq_pbidir[1]|                ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[1]                                                                                                                                                           ;
;             |apex20ke_io_bidir:ebidq_pbidir[2]|                ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[2]                                                                                                                                                           ;
;             |apex20ke_io_bidir:ebidq_pbidir[3]|                ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[3]                                                                                                                                                           ;
;             |apex20ke_io_bidir:ebidq_pbidir[4]|                ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[4]                                                                                                                                                           ;
;             |apex20ke_io_bidir:ebidq_pbidir[5]|                ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[5]                                                                                                                                                           ;
;             |apex20ke_io_bidir:ebidq_pbidir[6]|                ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[6]                                                                                                                                                           ;
;             |apex20ke_io_bidir:ebidq_pbidir[7]|                ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[7]                                                                                                                                                           ;
;             |apex20ke_io_bidir:ebidq_pbidir[8]|                ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[8]                                                                                                                                                           ;
;             |apex20ke_io_bidir:ebidq_pbidir[9]|                ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[9]                                                                                                                                                           ;
;             |apex20ke_io_bidir:sdramdq_pbidir[0]|              ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[0]                                                                                                                                                         ;
;             |apex20ke_io_bidir:sdramdq_pbidir[10]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[10]                                                                                                                                                        ;
;             |apex20ke_io_bidir:sdramdq_pbidir[11]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[11]                                                                                                                                                        ;
;             |apex20ke_io_bidir:sdramdq_pbidir[12]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[12]                                                                                                                                                        ;
;             |apex20ke_io_bidir:sdramdq_pbidir[13]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[13]                                                                                                                                                        ;
;             |apex20ke_io_bidir:sdramdq_pbidir[14]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[14]                                                                                                                                                        ;
;             |apex20ke_io_bidir:sdramdq_pbidir[15]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[15]                                                                                                                                                        ;
;             |apex20ke_io_bidir:sdramdq_pbidir[16]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[16]                                                                                                                                                        ;
;             |apex20ke_io_bidir:sdramdq_pbidir[17]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[17]                                                                                                                                                        ;
;             |apex20ke_io_bidir:sdramdq_pbidir[18]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[18]                                                                                                                                                        ;
;             |apex20ke_io_bidir:sdramdq_pbidir[19]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[19]                                                                                                                                                        ;
;             |apex20ke_io_bidir:sdramdq_pbidir[1]|              ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[1]                                                                                                                                                         ;
;             |apex20ke_io_bidir:sdramdq_pbidir[20]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[20]                                                                                                                                                        ;
;             |apex20ke_io_bidir:sdramdq_pbidir[21]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[21]                                                                                                                                                        ;
;             |apex20ke_io_bidir:sdramdq_pbidir[22]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[22]                                                                                                                                                        ;
;             |apex20ke_io_bidir:sdramdq_pbidir[23]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[23]                                                                                                                                                        ;
;             |apex20ke_io_bidir:sdramdq_pbidir[24]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[24]                                                                                                                                                        ;
;             |apex20ke_io_bidir:sdramdq_pbidir[25]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[25]                                                                                                                                                        ;
;             |apex20ke_io_bidir:sdramdq_pbidir[26]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[26]                                                                                                                                                        ;
;             |apex20ke_io_bidir:sdramdq_pbidir[27]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[27]                                                                                                                                                        ;
;             |apex20ke_io_bidir:sdramdq_pbidir[28]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[28]                                                                                                                                                        ;
;             |apex20ke_io_bidir:sdramdq_pbidir[29]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[29]                                                                                                                                                        ;
;             |apex20ke_io_bidir:sdramdq_pbidir[2]|              ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[2]                                                                                                                                                         ;
;             |apex20ke_io_bidir:sdramdq_pbidir[30]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[30]                                                                                                                                                        ;
;             |apex20ke_io_bidir:sdramdq_pbidir[31]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[31]                                                                                                                                                        ;
;             |apex20ke_io_bidir:sdramdq_pbidir[3]|              ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[3]                                                                                                                                                         ;
;             |apex20ke_io_bidir:sdramdq_pbidir[4]|              ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[4]                                                                                                                                                         ;
;             |apex20ke_io_bidir:sdramdq_pbidir[5]|              ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[5]                                                                                                                                                         ;
;             |apex20ke_io_bidir:sdramdq_pbidir[6]|              ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[6]                                                                                                                                                         ;
;             |apex20ke_io_bidir:sdramdq_pbidir[7]|              ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[7]                                                                                                                                                         ;
;             |apex20ke_io_bidir:sdramdq_pbidir[8]|              ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[8]                                                                                                                                                         ;
;             |apex20ke_io_bidir:sdramdq_pbidir[9]|              ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[9]                                                                                                                                                         ;
;             |apex20ke_io_bidir:sdramdqs_pbidir[0]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[0]                                                                                                                                                        ;
;             |apex20ke_io_bidir:sdramdqs_pbidir[1]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[1]                                                                                                                                                        ;
;             |apex20ke_io_bidir:sdramdqs_pbidir[2]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[2]                                                                                                                                                        ;
;             |apex20ke_io_bidir:sdramdqs_pbidir[3]|             ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[3]                                                                                                                                                        ;
;             |apex20ke_io_bidir:uartdcdn_pbidir|                ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:uartdcdn_pbidir                                                                                                                                                           ;
;             |apex20ke_io_bidir:uartrin_pbidir|                 ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:uartrin_pbidir                                                                                                                                                            ;
;             |apex20ke_io_bidir_od:nreset_pbidir|               ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir_od:nreset_pbidir                                                                                                                                                          ;
;             |apex20ke_io_in:clk_ref_pin|                       ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_in:clk_ref_pin                                                                                                                                                                  ;
;             |apex20ke_io_in:ebiack_pin|                        ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_in:ebiack_pin                                                                                                                                                                   ;
;             |apex20ke_io_in:intextpin_pin|                     ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_in:intextpin_pin                                                                                                                                                                ;
;             |apex20ke_io_in:npor_pin|                          ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_in:npor_pin                                                                                                                                                                     ;
;             |apex20ke_io_in:uartctsn_pin|                      ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_in:uartctsn_pin                                                                                                                                                                 ;
;             |apex20ke_io_in:uartdsrn_pin|                      ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_in:uartdsrn_pin                                                                                                                                                                 ;
;             |apex20ke_io_in:uartrxd_pin|                       ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_in:uartrxd_pin                                                                                                                                                                  ;
;             |apex20ke_io_out:ebiaddr_pout[0]|                  ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[0]                                                                                                                                                             ;
;             |apex20ke_io_out:ebiaddr_pout[10]|                 ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[10]                                                                                                                                                            ;
;             |apex20ke_io_out:ebiaddr_pout[11]|                 ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[11]                                                                                                                                                            ;
;             |apex20ke_io_out:ebiaddr_pout[12]|                 ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[12]                                                                                                                                                            ;
;             |apex20ke_io_out:ebiaddr_pout[13]|                 ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[13]                                                                                                                                                            ;
;             |apex20ke_io_out:ebiaddr_pout[14]|                 ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[14]                                                                                                                                                            ;
;             |apex20ke_io_out:ebiaddr_pout[15]|                 ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[15]                                                                                                                                                            ;
;             |apex20ke_io_out:ebiaddr_pout[16]|                 ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[16]                                                                                                                                                            ;
;             |apex20ke_io_out:ebiaddr_pout[17]|                 ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[17]                                                                                                                                                            ;
;             |apex20ke_io_out:ebiaddr_pout[18]|                 ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[18]                                                                                                                                                            ;
;             |apex20ke_io_out:ebiaddr_pout[19]|                 ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[19]                                                                                                                                                            ;
;             |apex20ke_io_out:ebiaddr_pout[1]|                  ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[1]                                                                                                                                                             ;
;             |apex20ke_io_out:ebiaddr_pout[20]|                 ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[20]                                                                                                                                                            ;
;             |apex20ke_io_out:ebiaddr_pout[21]|                 ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[21]                                                                                                                                                            ;
;             |apex20ke_io_out:ebiaddr_pout[22]|                 ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[22]                                                                                                                                                            ;
;             |apex20ke_io_out:ebiaddr_pout[23]|                 ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[23]                                                                                                                                                            ;
;             |apex20ke_io_out:ebiaddr_pout[24]|                 ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[24]                                                                                                                                                            ;
;             |apex20ke_io_out:ebiaddr_pout[2]|                  ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[2]                                                                                                                                                             ;
;             |apex20ke_io_out:ebiaddr_pout[3]|                  ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[3]                                                                                                                                                             ;
;             |apex20ke_io_out:ebiaddr_pout[4]|                  ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[4]                                                                                                                                                             ;
;             |apex20ke_io_out:ebiaddr_pout[5]|                  ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[5]                                                                                                                                                             ;
;             |apex20ke_io_out:ebiaddr_pout[6]|                  ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[6]                                                                                                                                                             ;
;             |apex20ke_io_out:ebiaddr_pout[7]|                  ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[7]                                                                                                                                                             ;
;             |apex20ke_io_out:ebiaddr_pout[8]|                  ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[8]                                                                                                                                                             ;
;             |apex20ke_io_out:ebiaddr_pout[9]|                  ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiaddr_pout[9]                                                                                                                                                             ;
;             |apex20ke_io_out:ebibe_pout[0]|                    ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebibe_pout[0]                                                                                                                                                               ;
;             |apex20ke_io_out:ebibe_pout[1]|                    ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebibe_pout[1]                                                                                                                                                               ;
;             |apex20ke_io_out:ebiclk_pout|                      ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiclk_pout                                                                                                                                                                 ;
;             |apex20ke_io_out:ebicsn_pout[0]|                   ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebicsn_pout[0]                                                                                                                                                              ;
;             |apex20ke_io_out:ebicsn_pout[1]|                   ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebicsn_pout[1]                                                                                                                                                              ;
;             |apex20ke_io_out:ebicsn_pout[2]|                   ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebicsn_pout[2]                                                                                                                                                              ;
;             |apex20ke_io_out:ebicsn_pout[3]|                   ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebicsn_pout[3]                                                                                                                                                              ;
;             |apex20ke_io_out:ebioen_pout|                      ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebioen_pout                                                                                                                                                                 ;
;             |apex20ke_io_out:ebiwen_pout|                      ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:ebiwen_pout                                                                                                                                                                 ;
;             |apex20ke_io_out:sdramaddr_pout[0]|                ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramaddr_pout[0]                                                                                                                                                           ;
;             |apex20ke_io_out:sdramaddr_pout[10]|               ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramaddr_pout[10]                                                                                                                                                          ;
;             |apex20ke_io_out:sdramaddr_pout[11]|               ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramaddr_pout[11]                                                                                                                                                          ;
;             |apex20ke_io_out:sdramaddr_pout[12]|               ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramaddr_pout[12]                                                                                                                                                          ;
;             |apex20ke_io_out:sdramaddr_pout[13]|               ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramaddr_pout[13]                                                                                                                                                          ;
;             |apex20ke_io_out:sdramaddr_pout[14]|               ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramaddr_pout[14]                                                                                                                                                          ;
;             |apex20ke_io_out:sdramaddr_pout[1]|                ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramaddr_pout[1]                                                                                                                                                           ;
;             |apex20ke_io_out:sdramaddr_pout[2]|                ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramaddr_pout[2]                                                                                                                                                           ;
;             |apex20ke_io_out:sdramaddr_pout[3]|                ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramaddr_pout[3]                                                                                                                                                           ;
;             |apex20ke_io_out:sdramaddr_pout[4]|                ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramaddr_pout[4]                                                                                                                                                           ;
;             |apex20ke_io_out:sdramaddr_pout[5]|                ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramaddr_pout[5]                                                                                                                                                           ;
;             |apex20ke_io_out:sdramaddr_pout[6]|                ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramaddr_pout[6]                                                                                                                                                           ;
;             |apex20ke_io_out:sdramaddr_pout[7]|                ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramaddr_pout[7]                                                                                                                                                           ;
;             |apex20ke_io_out:sdramaddr_pout[8]|                ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramaddr_pout[8]                                                                                                                                                           ;
;             |apex20ke_io_out:sdramaddr_pout[9]|                ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramaddr_pout[9]                                                                                                                                                           ;
;             |apex20ke_io_out:sdramcasn_pout|                   ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramcasn_pout                                                                                                                                                              ;
;             |apex20ke_io_out:sdramclk_pout|                    ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramclk_pout                                                                                                                                                               ;
;             |apex20ke_io_out:sdramclke_pout|                   ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramclke_pout                                                                                                                                                              ;
;             |apex20ke_io_out:sdramclkn_pout|                   ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramclkn_pout                                                                                                                                                              ;
;             |apex20ke_io_out:sdramcsn_pout[0]|                 ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramcsn_pout[0]                                                                                                                                                            ;
;             |apex20ke_io_out:sdramcsn_pout[1]|                 ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramcsn_pout[1]                                                                                                                                                            ;
;             |apex20ke_io_out:sdramdqm_pout[0]|                 ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramdqm_pout[0]                                                                                                                                                            ;
;             |apex20ke_io_out:sdramdqm_pout[1]|                 ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramdqm_pout[1]                                                                                                                                                            ;
;             |apex20ke_io_out:sdramdqm_pout[2]|                 ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramdqm_pout[2]                                                                                                                                                            ;
;             |apex20ke_io_out:sdramdqm_pout[3]|                 ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramdqm_pout[3]                                                                                                                                                            ;
;             |apex20ke_io_out:sdramrasn_pout|                   ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramrasn_pout                                                                                                                                                              ;
;             |apex20ke_io_out:sdramwen_pout|                    ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:sdramwen_pout                                                                                                                                                               ;
;             |apex20ke_io_out:uartdtrn_pout|                    ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:uartdtrn_pout                                                                                                                                                               ;
;             |apex20ke_io_out:uartrtsn_pout|                    ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:uartrtsn_pout                                                                                                                                                               ;
;             |apex20ke_io_out:uarttxd_pout|                     ; 0 (0)       ; 0         ; 0           ; 1    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simpletest|stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_out:uarttxd_pout                                                                                                                                                                ;
;    |timer:timer_inst|                                          ; 48 (0)      ; 48        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 48 (0)           ; |simpletest|timer:timer_inst                                                                                                                                                                                                                                               ;
;       |lpm_counter:systime_cnt_rtl_353|                        ; 48 (0)      ; 48        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 48 (0)           ; |simpletest|timer:timer_inst|lpm_counter:systime_cnt_rtl_353                                                                                                                                                                                                               ;
;          |alt_synch_counter:wysi_counter|                      ; 48 (48)     ; 48        ; 0           ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 48 (48)          ; |simpletest|timer:timer_inst|lpm_counter:systime_cnt_rtl_353|alt_synch_counter:wysi_counter                                                                                                                                                                                ;
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


-----------------------------------
; Analysis & Synthesis Equations  ;
-----------------------------------
The equations can be found in C:\work_lbnl\IceCubeCVS\dom-fpga\stf\ComEPXA4\simpletest.map.eqn.


----------------------------------
; Analysis & Synthesis Messages  ;
----------------------------------
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
  Info: Version 3.0 Build 245 10/09/2003 Service Pack 2 SJ Full Version
  Info: Processing started: Wed Nov 19 14:19:33 2003
Info: Command: quartus_map --import_settings_files=on --export_settings_files=off simpletest -c simpletest
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\DCREV_DPR.tdf
  Info: Found entity 1: DCREV_DPR
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Tcal\DCOM_tcal_timer.tdf
  Info: Found entity 1: DCOM_tcal_timer
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\DCC_DPR.tdf
  Info: Found entity 1: DCC_DPR
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Rx_chan\rx_packet_ct.tdf
  Info: Found entity 1: rx_packet_ct
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Rx_chan\rx_dpr_adr_ct.tdf
  Info: Found entity 1: rx_dpr_adr_ct
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Rx_chan\Rx_dpr_ctrl.tdf
  Info: Found entity 1: Rx_dpr_ctrl
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\reset_ct2.tdf
  Info: Found entity 1: reset_ct2
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Rx_chan\DC_Rx_chan_dpr.bdf
  Info: Found entity 1: DC_Rx_chan_dpr
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Tx_chan\tx_dpr_radr_ct.tdf
  Info: Found entity 1: tx_dpr_radr_ct
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Tx_chan\Tx_dpr_ctrl.tdf
  Info: Found entity 1: Tx_dpr_ctrl
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Tx_chan\tx_packet_ct.tdf
  Info: Found entity 1: tx_packet_ct
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Rx_chan\or16b.tdf
  Info: Found entity 1: or16b
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Tx_chan\DC_Tx_chan_dpr.bdf
  Info: Found entity 1: DC_Tx_chan_dpr
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\dcom_dpr.bdf
  Info: Found entity 1: dcom_dpr
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\DCREV.tdf
  Info: Found entity 1: DCREV
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Rx_chan\UART\rxct4.tdf
  Info: Found entity 1: rxct4
Info: Found 2 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\dec_threshold.vhd
  Info: Found design unit 1: dec_threshold-syn
  Info: Found entity 1: dec_threshold
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\DC_CTRL.tdf
  Info: Found entity 1: DC_CTRL
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Mono_flop\mono.bdf
  Info: Found entity 1: mono
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Parity\Par_74180.bdf
  Info: Found entity 1: Par_74180
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Tx_chan\txshr10.tdf
  Info: Found entity 1: txshr10
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Tx_chan\dac_tab_10_trap.tdf
  Info: Found entity 1: dac_tab_10_trap
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Tx_chan\DC_SEND.tdf
  Info: Found entity 1: DC_SEND
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Tx_chan\dc_tx_fifo.tdf
  Info: Found entity 1: dc_tx_fifo
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Tx_chan\dc_tx_plct.tdf
  Info: Found entity 1: dc_tx_plct
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Tx_chan\tx_mux_4x8.tdf
  Info: Found entity 1: tx_mux_4x8
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Tx_chan\tx_pack_ct.tdf
  Info: Found entity 1: tx_pack_ct
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Tx_chan\TX_UART.tdf
  Info: Found entity 1: TX_UART
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Tx_chan\tx_uart_12.bdf
  Info: Found entity 1: tx_uart_12
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Tx_chan\txbitct.tdf
  Info: Found entity 1: txbitct
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Tx_chan\txct.tdf
  Info: Found entity 1: txct
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Tx_chan\control_byte.tdf
  Info: Found entity 1: control_byte
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Rx_chan\meanval\or10.tdf
  Info: Found entity 1: or10
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Rx_chan\meanval\dec2.tdf
  Info: Found entity 1: dec2
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Rx_chan\meanval\mean_val.gdf
  Info: Found entity 1: mean_val
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Rx_chan\meanval\mux4x10.tdf
  Info: Found entity 1: mux4x10
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Rx_chan\meanval\add10.tdf
  Info: Found entity 1: add10
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Rx_chan\RX_MREC.tdf
  Info: Found entity 1: RX_MREC
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Rx_chan\UART\RX_UART_12.bdf
  Info: Found entity 1: RX_UART_12
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Rx_chan\UART\rxct5.tdf
  Info: Found entity 1: rxct5
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Rx_chan\UART\rxct8.tdf
  Info: Found entity 1: rxct8
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Rx_chan\UART\rxshr8.tdf
  Info: Found entity 1: rxshr8
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Rx_chan\UART\UA_RX_12.tdf
  Info: Found entity 1: UA_RX_12
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Rx_chan\edges\sub10.tdf
  Info: Found entity 1: sub10
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Rx_chan\edges\ctup5.tdf
  Info: Found entity 1: ctup5
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Rx_chan\edges\edge_discr.tdf
  Info: Found entity 1: edge_discr
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Rx_chan\edges\HL_DEC.tdf
  Info: Found entity 1: HL_DEC
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Rx_chan\edges\HL_diff.gdf
  Info: Found entity 1: HL_diff
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Rx_chan\edges\cmp10.tdf
  Info: Found entity 1: cmp10
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Rx_chan\meanval\ctup4.tdf
  Info: Found entity 1: ctup4
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Rx_chan\rx_msg_ct.tdf
  Info: Found entity 1: rx_msg_ct
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Rx_chan\dc_rx_plct.tdf
  Info: Found entity 1: dc_rx_plct
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Rx_chan\DC_MREC.tdf
  Info: Found entity 1: DC_MREC
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Rx_chan\DC_Rx_chan_04.bdf
  Info: Found entity 1: DC_Rx_chan_04
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Rx_chan\dc_rx_fifo.tdf
  Info: Found entity 1: dc_rx_fifo
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Rx_chan\and8b.tdf
  Info: Found entity 1: and8b
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Rx_chan\or8b.tdf
  Info: Found entity 1: or8b
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Rx_chan\edges\adc_to_digital.tdf
  Info: Found entity 1: adc_to_digital
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Rx_chan\edges\ONE_DET.tdf
  Info: Found entity 1: ONE_DET
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Tx_chan\DC_Tx_chan_04.bdf
  Info: Found entity 1: DC_Tx_chan_04
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Tx_chan\dac_rs_tab_trap_01.tdf
  Info: Found entity 1: dac_rs_tab_trap_01
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Tx_chan\ID_HDR_BYTE_0.tdf
  Info: Found entity 1: ID_HDR_BYTE_0
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Tx_chan\ID_HDR_BYTE_2.tdf
  Info: Found entity 1: ID_HDR_BYTE_2
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Tx_chan\mux16x8.tdf
  Info: Found entity 1: mux16x8
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Tx_chan\shift_ct.tdf
  Info: Found entity 1: shift_ct
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Tx_chan\shrg48pld.tdf
  Info: Found entity 1: shrg48pld
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Tx_chan\dac_rs_tab_rect_01.tdf
  Info: Found entity 1: dac_rs_tab_rect_01
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Rx_chan\edges\adc_to_ser_dudt.tdf
  Info: Found entity 1: adc_to_ser_dudt
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Rx_chan\edges\GET_DUDT.tdf
  Info: Found entity 1: GET_DUDT
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Tcal\TCAL_Timer.tdf
  Info: Found entity 1: tcal_timer
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Tcal\dc_rapcal_lh.gdf
  Info: Found entity 1: dc_rapcal_lh
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Tcal\dc_tcal_ct.tdf
  Info: Found entity 1: dc_tcal_ct
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Tcal\DCTC_FWR.tdf
  Info: Found entity 1: DCTC_FWR
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Tcal\mux2x8.tdf
  Info: Found entity 1: mux2x8
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Tcal\RX_TCAL.tdf
  Info: Found entity 1: RX_TCAL
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Tcal\TCAL_SAMPLES.tdf
  Info: Found entity 1: TCAL_SAMPLES
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Tcal\comp_10.tdf
  Info: Found entity 1: comp_10
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Tcal\TCWF_64x10.tdf
  Info: Found entity 1: TCWF_64x10
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Tcal\TCWF_64x12.tdf
  Info: Found entity 1: TCWF_64x12
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Tcal\tcwf_af_ct.tdf
  Info: Found entity 1: tcwf_af_ct
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Tcal\tcwf_ct.tdf
  Info: Found entity 1: tcwf_ct
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Tcal\TCWF_FIFO_32x10.tdf
  Info: Found entity 1: TCWF_FIFO_32x10
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\common\com\Tcal\thr_add.tdf
  Info: Found entity 1: thr_add
Info: Found 2 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\stf\common\LED2ATWDdelay.vhd
  Info: Found design unit 1: led2atwddelay-arch_led2atwddelay
  Info: Found entity 1: led2atwddelay
Info: Found 2 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\stf\common\atwd_timestamp.vhd
  Info: Found design unit 1: atwd_timestamp-arch_atwd_timestamp
  Info: Found entity 1: atwd_timestamp
Info: Found 2 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\stf\common\atwd_ping_pong.vhd
  Info: Found design unit 1: atwd_ping_pong-arch_atwd_ping_pong
  Info: Found entity 1: atwd_ping_pong
Info: Found 2 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\stf\common\timer.vhd
  Info: Found design unit 1: timer-timer_arch
  Info: Found entity 1: timer
Info: Found 2 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\stf\common\slaveregister.vhd
  Info: Found design unit 1: slaveregister-arch_slaveregister
  Info: Found entity 1: slaveregister
Info: Found 2 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\stf\common\ahb_slave.vhd
  Info: Found design unit 1: ahb_slave-ahb_slave_arch
  Info: Found entity 1: ahb_slave
Info: Found 2 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\stf\common\atwd.vhd
  Info: Found design unit 1: atwd-arch_atwd
  Info: Found entity 1: atwd
Info: Found 2 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\stf\common\atwd_control.vhd
  Info: Found design unit 1: atwd_control-arch_atwd_control
  Info: Found entity 1: atwd_control
Info: Found 2 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\stf\common\atwd_readout.vhd
  Info: Found design unit 1: atwd_readout-arch_atwd_readout
  Info: Found entity 1: atwd_readout
Info: Found 2 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\stf\common\atwd_trigger.vhd
  Info: Found design unit 1: atwd_trigger-arch_atwd_trigger
  Info: Found entity 1: atwd_trigger
Info: Found 2 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\stf\common\coinc.vhd
  Info: Found design unit 1: coinc-arch_coinc
  Info: Found entity 1: coinc
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\stf\common\com_adc_mem.v
  Info: Found entity 1: com_adc_mem
Info: Found 2 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\stf\common\com_ADC_RX.vhd
  Info: Found design unit 1: com_adc_rc-arch_com_adc_rc
  Info: Found entity 1: com_adc_rc
Info: Found 2 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\stf\common\com_DAC_TX.vhd
  Info: Found design unit 1: com_dac_tx-arch_com_dac_tx
  Info: Found entity 1: com_dac_tx
Info: Found 2 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\stf\common\fe_r2r.vhd
  Info: Found design unit 1: fe_r2r-arch_fe_r2r
  Info: Found entity 1: fe_r2r
Info: Found 2 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\stf\common\fe_testpulse.vhd
  Info: Found design unit 1: fe_testpulse-fe_test_pulsearch
  Info: Found entity 1: fe_testpulse
Info: Found 2 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\stf\common\flash_adc.vhd
  Info: Found design unit 1: flash_adc-arch_flash_adc
  Info: Found entity 1: flash_adc
Info: Found 2 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\stf\common\flasher_board.vhd
  Info: Found design unit 1: flasher_board-flasher_board_arch
  Info: Found entity 1: flasher_board
Info: Found 2 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\stf\common\gray2bin.vhd
  Info: Found design unit 1: gray2bin-gray2bin
  Info: Found entity 1: gray2bin
Info: Found 2 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\stf\common\hit_counter.vhd
  Info: Found design unit 1: hit_counter-arch_hit_counter
  Info: Found entity 1: hit_counter
Info: Found 2 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\stf\common\hit_counter_ff.vhd
  Info: Found design unit 1: hit_counter_ff-arch_hit_counter_ff
  Info: Found entity 1: hit_counter_ff
Info: Found 2 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\stf\common\master_data_source.vhd
  Info: Found design unit 1: master_data_source-arch_master_data_source
  Info: Found entity 1: master_data_source
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\stf\common\pll2x.v
  Info: Found entity 1: pll2x
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\stf\common\pll4x.v
  Info: Found entity 1: pll4x
Info: Found 2 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\stf\common\r2r.vhd
  Info: Found design unit 1: r2r-arch_r2r
  Info: Found entity 1: r2r
Info: Found 2 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\stf\common\ROC.vhd
  Info: Found design unit 1: roc-arch_roc
  Info: Found entity 1: roc
Info: Found 2 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\stf\common\rs486.vhd
  Info: Found design unit 1: rs486-arch_rs486
  Info: Found entity 1: rs486
Info: Found 2 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\stf\common\single_led.vhd
  Info: Found design unit 1: single_led-single_led_arch
  Info: Found entity 1: single_led
Info: Found 2 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\stf\common\ahb_master.vhd
  Info: Found design unit 1: ahb_master-ahb_ahb_master
  Info: Found entity 1: ahb_master
Info: Found 2 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\stf\ComEPXA4\simpletest.vhd
  Info: Found design unit 1: simpletest-simpletest_arch
  Info: Found entity 1: simpletest
Warning: VHDL warning at simpletest.vhd(221): used initial value for variable dp0_portadataout because it was never assigned
Warning: VHDL warning at simpletest.vhd(249): used initial value for variable response_3 because it was never assigned
Warning: VHDL warning at simpletest.vhd(260): used initial value for variable com_adc_rdata because it was never assigned
Warning: VHDL warning at simpletest.vhd(390): used initial value for variable ctrl_err because it was never assigned
Warning: VHDL warning at simpletest.vhd(398): used initial value for variable sys_reset because it was never assigned
Warning: Tied undriven net com_status[23] at simpletest.vhd(361) to GND or VCC
Warning: Tied undriven net com_status[22] at simpletest.vhd(361) to GND or VCC
Warning: Tied undriven net com_status[21] at simpletest.vhd(361) to GND or VCC
Warning: Tied undriven net com_status[20] at simpletest.vhd(361) to GND or VCC
Warning: Tied undriven net com_status[19] at simpletest.vhd(361) to GND or VCC
Warning: Tied undriven net com_status[18] at simpletest.vhd(361) to GND or VCC
Warning: Tied undriven net com_status[17] at simpletest.vhd(361) to GND or VCC
Warning: Tied undriven net com_status[16] at simpletest.vhd(361) to GND or VCC
Warning: Tied undriven net com_status[15] at simpletest.vhd(361) to GND or VCC
Warning: Tied undriven net com_status[14] at simpletest.vhd(361) to GND or VCC
Warning: Tied undriven net com_status[13] at simpletest.vhd(361) to GND or VCC
Warning: Tied undriven net com_status[12] at simpletest.vhd(361) to GND or VCC
Warning: Tied undriven net com_status[11] at simpletest.vhd(361) to GND or VCC
Warning: Tied undriven net com_status[10] at simpletest.vhd(361) to GND or VCC
Warning: Tied undriven net com_status[9] at simpletest.vhd(361) to GND or VCC
Warning: Tied undriven net com_status[8] at simpletest.vhd(361) to GND or VCC
Warning: Tied undriven net com_status[7] at simpletest.vhd(361) to GND or VCC
Warning: Tied undriven net rx_addr[31] at simpletest.vhd(369) to GND or VCC
Warning: Tied undriven net rx_addr[30] at simpletest.vhd(369) to GND or VCC
Warning: Tied undriven net rx_addr[29] at simpletest.vhd(369) to GND or VCC
Warning: Tied undriven net rx_addr[28] at simpletest.vhd(369) to GND or VCC
Warning: Tied undriven net rx_addr[27] at simpletest.vhd(369) to GND or VCC
Warning: Tied undriven net rx_addr[26] at simpletest.vhd(369) to GND or VCC
Warning: Tied undriven net rx_addr[25] at simpletest.vhd(369) to GND or VCC
Warning: Tied undriven net rx_addr[24] at simpletest.vhd(369) to GND or VCC
Warning: Tied undriven net rx_addr[23] at simpletest.vhd(369) to GND or VCC
Warning: Tied undriven net rx_addr[22] at simpletest.vhd(369) to GND or VCC
Warning: Tied undriven net rx_addr[21] at simpletest.vhd(369) to GND or VCC
Warning: Tied undriven net rx_addr[20] at simpletest.vhd(369) to GND or VCC
Warning: Tied undriven net rx_addr[19] at simpletest.vhd(369) to GND or VCC
Warning: Tied undriven net rx_addr[18] at simpletest.vhd(369) to GND or VCC
Warning: Tied undriven net rx_addr[17] at simpletest.vhd(369) to GND or VCC
Warning: Tied undriven net rx_addr[16] at simpletest.vhd(369) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[31] at simpletest.vhd(371) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[30] at simpletest.vhd(371) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[29] at simpletest.vhd(371) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[28] at simpletest.vhd(371) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[27] at simpletest.vhd(371) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[26] at simpletest.vhd(371) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[25] at simpletest.vhd(371) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[24] at simpletest.vhd(371) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[23] at simpletest.vhd(371) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[22] at simpletest.vhd(371) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[21] at simpletest.vhd(371) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[20] at simpletest.vhd(371) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[19] at simpletest.vhd(371) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[18] at simpletest.vhd(371) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[17] at simpletest.vhd(371) to GND or VCC
Warning: Tied undriven net tx_dpr_radr[16] at simpletest.vhd(371) to GND or VCC
Info: Found 1 design units and 1 entities in source file c:\fpgatools\quartus\libraries\megafunctions\altclklock.tdf
  Info: Found entity 1: altclklock
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\stf\ComEPXA4\stripe.v
  Info: Found entity 1: stripe
Info: Found 1 design units and 1 entities in source file c:\fpgatools\quartus\libraries\megafunctions\alt_exc_stripe.tdf
  Info: Found entity 1: alt_exc_stripe
Info: Found 1 design units and 1 entities in source file c:\fpgatools\quartus\libraries\megafunctions\alt_exc_upcore.tdf
  Info: Found entity 1: alt_exc_upcore
Info: Found 1 design units and 1 entities in source file c:\fpgatools\quartus\libraries\megafunctions\apex20ke_io_in.v
  Info: Found entity 1: apex20ke_io_in
Info: Found 1 design units and 1 entities in source file c:\fpgatools\quartus\libraries\megafunctions\apex20ke_io_bidir_od.v
  Info: Found entity 1: apex20ke_io_bidir_od
Info: Found 1 design units and 1 entities in source file c:\fpgatools\quartus\libraries\megafunctions\apex20ke_io_out.v
  Info: Found entity 1: apex20ke_io_out
Info: Found 1 design units and 1 entities in source file c:\fpgatools\quartus\libraries\megafunctions\apex20ke_io_bidir.v
  Info: Found entity 1: apex20ke_io_bidir
Info: Found 1 design units and 1 entities in source file c:\fpgatools\quartus\libraries\megafunctions\alt_exc_dpram.tdf
  Info: Found entity 1: alt_exc_dpram
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\stf\ComEPXA4\version_rom.v
  Info: Found entity 1: version_rom
Info: Found 1 design units and 1 entities in source file c:\fpgatools\quartus\libraries\megafunctions\lpm_rom.tdf
  Info: Found entity 1: lpm_rom
Info: Found 1 design units and 1 entities in source file c:\fpgatools\quartus\libraries\megafunctions\altrom.tdf
  Info: Found entity 1: altrom
Info: Found 1 design units and 1 entities in source file c:\fpgatools\quartus\libraries\megafunctions\lpm_ram_dp.tdf
  Info: Found entity 1: lpm_ram_dp
Info: Found 1 design units and 1 entities in source file c:\fpgatools\quartus\libraries\megafunctions\altdpram.tdf
  Info: Found entity 1: altdpram
Info: Found 1 design units and 1 entities in source file c:\fpgatools\quartus\libraries\megafunctions\lpm_shiftreg.tdf
  Info: Found entity 1: lpm_shiftreg
Info: Found 1 design units and 1 entities in source file c:\fpgatools\quartus\libraries\megafunctions\lpm_counter.tdf
  Info: Found entity 1: lpm_counter
Info: Found 1 design units and 1 entities in source file c:\fpgatools\quartus\libraries\megafunctions\alt_synch_counter.tdf
  Info: Found entity 1: alt_synch_counter
Info: Found 1 design units and 1 entities in source file c:\fpgatools\quartus\libraries\megafunctions\lpm_constant.tdf
  Info: Found entity 1: lpm_constant
Info: Found 1 design units and 1 entities in source file c:\fpgatools\quartus\libraries\megafunctions\lpm_compare.tdf
  Info: Found entity 1: lpm_compare
Info: Found 1 design units and 1 entities in source file c:\fpgatools\quartus\libraries\megafunctions\comptree.tdf
  Info: Found entity 1: comptree
Info: Found 1 design units and 1 entities in source file c:\fpgatools\quartus\libraries\megafunctions\cmpchain.tdf
  Info: Found entity 1: cmpchain
Info: Found 1 design units and 1 entities in source file c:\fpgatools\quartus\libraries\megafunctions\altshift.tdf
  Info: Found entity 1: altshift
Info: Found 1 design units and 1 entities in source file c:\fpgatools\quartus\libraries\megafunctions\lpm_mux.tdf
  Info: Found entity 1: lpm_mux
Info: Found 1 design units and 1 entities in source file c:\fpgatools\quartus\libraries\megafunctions\bypassff.tdf
  Info: Found entity 1: bypassff
Info: Found 1 design units and 1 entities in source file c:\fpgatools\quartus\libraries\megafunctions\muxlut.tdf
  Info: Found entity 1: muxlut
Info: Found 1 design units and 1 entities in source file c:\fpgatools\quartus\libraries\megafunctions\lpm_or.tdf
  Info: Found entity 1: lpm_or
Info: Found 1 design units and 1 entities in source file c:\fpgatools\quartus\libraries\megafunctions\lpm_add_sub.tdf
  Info: Found entity 1: lpm_add_sub
Info: Found 1 design units and 1 entities in source file c:\fpgatools\quartus\libraries\megafunctions\addcore.tdf
  Info: Found entity 1: addcore
Info: Found 1 design units and 1 entities in source file c:\fpgatools\quartus\libraries\megafunctions\a_csnbuffer.tdf
  Info: Found entity 1: a_csnbuffer
Info: Found 1 design units and 1 entities in source file c:\fpgatools\quartus\libraries\megafunctions\lpm_decode.tdf
  Info: Found entity 1: lpm_decode
Info: Found 1 design units and 1 entities in source file c:\fpgatools\quartus\libraries\megafunctions\scfifo.tdf
  Info: Found entity 1: scfifo
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\stf\ComEPXA4\db\scfifo_66i.tdf
  Info: Found entity 1: scfifo_66i
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\stf\ComEPXA4\db\a_dpfifo_4dj.tdf
  Info: Found entity 1: a_dpfifo_4dj
Info: Found 1 design units and 1 entities in source file C:\work_lbnl\IceCubeCVS\dom-fpga\stf\ComEPXA4\db\a_fefifo_vve.tdf
  Info: Found entity 1: a_fefifo_vve
Warning: Reduced register dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|dudt[9] with stuck data_in port to stuck value GND
Warning: Reduced register dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|dudt[7] with stuck data_in port to stuck value GND
Warning: Reduced register dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|dudt[6] with stuck data_in port to stuck value GND
Warning: Reduced register dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|dudt[5] with stuck data_in port to stuck value GND
Warning: Reduced register dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|dudt[2] with stuck data_in port to stuck value GND
Warning: Reduced register master_data_source:inst_master_data_source|start_trans_local with stuck data_in port to stuck value GND
Info: Power-up level of register ahb_master:inst_ahb_master|slavehsize[1]~reg0 is not specified -- using unspecified power-up level
Warning: Reduced register ahb_master:inst_ahb_master|slavehsize[1]~reg0 with stuck data_in port to stuck value VCC
Warning: Reduced register ahb_slave:ahb_slave_inst|masterhresp[1]~reg0 with stuck data_in port to stuck value GND
Info: Inferred 13 megafunctions from design logic
  Info: Inferred lpm_counter megafunction (LPM_WIDTH=48) from the following logic: PGM_rtl_351
  Info: Inferred lpm_counter megafunction (LPM_WIDTH=3) from the following logic: CNT_rtl_352
  Info: Inferred lpm_counter megafunction (LPM_WIDTH=48) from the following logic: timer:timer_inst|systime_cnt_rtl_353
  Info: Inferred lpm_counter megafunction (LPM_WIDTH=32) from the following logic: ahb_master:inst_ahb_master|beat_count_rtl_354
  Info: Inferred lpm_counter megafunction (LPM_WIDTH=2) from the following logic: atwd:atwd1|atwd_readout:inst_atwd_readout|divide_cnt_rtl_355
  Info: Inferred lpm_counter megafunction (LPM_WIDTH=2) from the following logic: atwd:atwd0|atwd_readout:inst_atwd_readout|divide_cnt_rtl_356
  Info: Inferred lpm_counter megafunction (LPM_WIDTH=16) from the following logic: fe_testpulse:inst_fe_testpulse|cnt_rtl_357
  Info: Inferred lpm_counter megafunction (LPM_WIDTH=16) from the following logic: hit_counter:inst_hit_counter|oneSPEcnt_int_rtl_358
  Info: Inferred lpm_counter megafunction (LPM_WIDTH=16) from the following logic: hit_counter:inst_hit_counter|multiSPEcnt_int_rtl_359
  Info: Inferred lpm_counter megafunction (LPM_WIDTH=16) from the following logic: hit_counter_ff:inst_hit_counter_ff|oneSPEcnt_int_rtl_360
  Info: Inferred lpm_counter megafunction (LPM_WIDTH=16) from the following logic: hit_counter_ff:inst_hit_counter_ff|multiSPEcnt_int_rtl_361
  Info: Inferred lpm_counter megafunction (LPM_WIDTH=10) from the following logic: flash_adc:inst_flash_ADC|MEM_write_addr_rtl_362
  Info: Inferred lpm_counter megafunction (LPM_WIDTH=16) from the following logic: single_led:inst_single_led|cnt_rtl_363
Info: State machine |simpletest|dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg contains 22 states and 5 state bits
Info: State machine |simpletest|dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg1 contains 2 states and 1 state bits
Info: State machine |simpletest|dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg2 contains 8 states and 3 state bits
Info: State machine |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg contains 10 states and 4 state bits
Info: State machine |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|sreg contains 11 states and 4 state bits
Info: State machine |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg contains 7 states and 3 state bits
Info: State machine |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|sreg contains 10 states and 4 state bits
Info: State machine |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg contains 35 states and 6 state bits
Info: State machine |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|TX_UART:inst|sreg1 contains 6 states and 3 state bits
Info: State machine |simpletest|fe_r2r:inst_fe_r2r|state contains 4 states and 0 state bits
Info: State machine |simpletest|atwd:atwd1|atwd_readout:inst_atwd_readout|state contains 7 states and 0 state bits
Info: State machine |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state contains 12 states and 0 state bits
Info: State machine |simpletest|atwd:atwd0|atwd_readout:inst_atwd_readout|state contains 7 states and 0 state bits
Info: State machine |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state contains 12 states and 0 state bits
Info: State machine |simpletest|atwd_ping_pong:inst_atwd_ping_pong|atwd0_state contains 4 states and 0 state bits
Info: State machine |simpletest|atwd_ping_pong:inst_atwd_ping_pong|atwd1_state contains 4 states and 0 state bits
Info: State machine |simpletest|coinc:inst_coinc|state contains 3 states and 0 state bits
Info: State machine |simpletest|ahb_master:inst_ahb_master|master_state contains 3 states and 0 state bits
Info: State machine |simpletest|ahb_slave:ahb_slave_inst|slave_state contains 5 states and 0 state bits
Info: State machine |simpletest|roc:inst_ROC|RST_state contains 3 states and 0 state bits
Info: Selected Auto state machine encoding method for state machine |simpletest|dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg
Info: Encoding result for state machine |simpletest|dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg
  Info: Completed encoding using 22 state bits
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~36
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~35
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~34
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~33
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~32
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~31
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~30
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~29
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~28
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~27
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~26
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~25
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~24
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~23
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~22
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~21
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~20
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~19
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~18
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~17
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~16
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~15
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|COM_START uses code string 0000000000000000000000
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|CMD_WAIT uses code string 0000000000000000000011
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|DOM_REBOOT uses code string 0000000000000000000101
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|DRREQ_WT uses code string 0000000000000000001001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|REC_DAT uses code string 0000000000000000010001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|REC_PULSE uses code string 0000000000000000100001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|REC_WT uses code string 0000000000000001000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SEND_WT uses code string 0000000000000010000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SND_DAT uses code string 0000000000000100000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SND_DRAND uses code string 0000000000001000000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SND_DRBT uses code string 0000000000010000000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SND_EOF uses code string 0000000000100000000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SND_ID_STF uses code string 0000000001000000000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SND_IDLE uses code string 0000000010000000000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SND_MRNB uses code string 0000000100000000000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SND_MRWB uses code string 0000001000000000000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SND_MRWE uses code string 0000010000000000000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SND_PULSE uses code string 0000100000000000000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SND_STF uses code string 0001000000000000000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SND_TC_DAT uses code string 0010000000000000000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SND_TC_EOF uses code string 0100000000000000000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SYS_RESET uses code string 1000000000000000000001
Info: Selected Auto state machine encoding method for state machine |simpletest|dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg1
Info: Encoding result for state machine |simpletest|dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg1
  Info: Completed encoding using 1 state bits
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SV9
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|COM_OFF uses code string 0
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|COM_ON uses code string 1
Info: Selected Auto state machine encoding method for state machine |simpletest|dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg2
Info: Encoding result for state machine |simpletest|dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg2
  Info: Completed encoding using 8 state bits
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg2~19
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg2~18
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg2~17
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg2~16
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg2~15
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg2~14
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg2~13
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg2~12
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|FPGA_RDY uses code string 00000000
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|COM_RES uses code string 00000011
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|CRES_1 uses code string 00000101
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|CRES_2 uses code string 00001001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|CRES_3 uses code string 00010001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|CRES_WAIT uses code string 00100001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|DOM_RBT uses code string 01000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|WAIT_6ms uses code string 10000001
Info: Selected Auto state machine encoding method for state machine |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg
Info: Encoding result for state machine |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg
  Info: Completed encoding using 10 state bits
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~21
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~20
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~19
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~18
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~17
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~16
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~15
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~14
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~13
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~12
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|IDLE uses code string 0000000000
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|CHEK_EF uses code string 0000000011
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|DAT_VALID uses code string 0000000101
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|EXP_EDGE uses code string 0000001001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|EXP_EXTREM uses code string 0000010001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|FWR uses code string 0000100001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|LD_AF_CT uses code string 0001000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|RD_NEXT uses code string 0010000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|RxTIME uses code string 0100000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|SENT_WT uses code string 1000000001
Info: Selected Auto state machine encoding method for state machine |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|sreg
Info: Encoding result for state machine |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|sreg
  Info: Completed encoding using 11 state bits
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|sreg~22
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|sreg~21
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|sreg~20
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|sreg~19
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|sreg~18
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|sreg~17
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|sreg~16
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|sreg~15
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|sreg~14
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|sreg~13
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|sreg~12
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|STF_WAIT uses code string 00000000000
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|EOF_CHK uses code string 00000000011
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|EOF_ERR uses code string 00000000101
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|FIFO_WR uses code string 00000001001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|MSG_CTUP uses code string 00000010001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|MSTH uses code string 00000100001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|MSTL uses code string 00001000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|PCT uses code string 00010000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|PLD uses code string 00100000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|PLH uses code string 01000000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|PLL uses code string 10000000001
Info: Selected Auto state machine encoding method for state machine |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg
Info: Encoding result for state machine |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg
  Info: Completed encoding using 7 state bits
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~18
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~17
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~16
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~15
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~14
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~13
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~12
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|IDLE uses code string 0000000
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|HLWT uses code string 0000011
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|MAX_DUDT uses code string 0000101
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|MIN_DUDT uses code string 0001001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|START uses code string 0010001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|STB uses code string 0100001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|WT uses code string 1000001
Info: Selected Auto state machine encoding method for state machine |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|sreg
Info: Encoding result for state machine |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|sreg
  Info: Completed encoding using 10 state bits
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|sreg~21
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|sreg~20
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|sreg~19
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|sreg~18
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|sreg~17
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|sreg~16
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|sreg~15
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|sreg~14
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|sreg~13
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|sreg~12
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|RXIDLE uses code string 0000000000
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|CTRLERR uses code string 0000000011
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|CTRLSTB uses code string 0000000101
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|DATASTB uses code string 0000001001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|RXDAT uses code string 0000010001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|RXSTART uses code string 0000100001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|RXSTOP uses code string 0001000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|SHFT0 uses code string 0010000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|SHFT1 uses code string 0100000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|WT uses code string 1000000001
Info: Selected Auto state machine encoding method for state machine |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg
Info: Encoding result for state machine |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg
  Info: Completed encoding using 35 state bits
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~46
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~45
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~44
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~43
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~42
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~41
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~40
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~39
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~38
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~37
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~36
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~35
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~34
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~33
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~32
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~31
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~30
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~29
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~28
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~27
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~26
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~25
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~24
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~23
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~22
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~21
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~20
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~19
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~18
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~17
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~16
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~15
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~14
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~13
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~12
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|TMIDL uses code string 00000000000000000000000000000000000
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|CMD uses code string 00000000000000000000000000000000011
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|CMDSNT uses code string 00000000000000000000000000000000101
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|CMDWT uses code string 00000000000000000000000000000001001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|EOF uses code string 00000000000000000000000000000010001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|EOF_CHK uses code string 00000000000000000000000000000100001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|FCHK0 uses code string 00000000000000000000000000001000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|FCHK1 uses code string 00000000000000000000000000010000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|FCHK2 uses code string 00000000000000000000000000100000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|FCHK3 uses code string 00000000000000000000000001000000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|FRD uses code string 00000000000000000000000010000000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|ID_DATA_0 uses code string 00000000000000000000000100000000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|ID_DATA_1 uses code string 00000000000000000000001000000000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|ID_DATA_2 uses code string 00000000000000000000010000000000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|ID_DATA_3 uses code string 00000000000000000000100000000000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|ID_DATA_4 uses code string 00000000000000000001000000000000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|ID_DATA_5 uses code string 00000000000000000010000000000000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|ID_MSTH uses code string 00000000000000000100000000000000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|ID_MSTL uses code string 00000000000000001000000000000000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|ID_PLH uses code string 00000000000000010000000000000000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|ID_PLL uses code string 00000000000000100000000000000000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|ID_STF_SNT uses code string 00000000000001000000000000000000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|MSTH uses code string 00000000000010000000000000000000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|MSTL uses code string 00000000000100000000000000000000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|PCT uses code string 00000000001000000000000000000000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|PLH uses code string 00000000010000000000000000000000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|PLL uses code string 00000000100000000000000000000000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|RXSHR8 uses code string 00000001000000000000000000000000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|STF_SNT uses code string 00000010000000000000000000000000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|TC_RX_TIME uses code string 00000100000000000000000000000000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|TC_TX_TIME uses code string 00001000000000000000000000000000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|TCWFM_FRD uses code string 00010000000000000000000000000000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|TCWFM_H uses code string 00100000000000000000000000000000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|TCWFM_L uses code string 01000000000000000000000000000000001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|TXSHR8 uses code string 10000000000000000000000000000000001
Info: Selected Auto state machine encoding method for state machine |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|TX_UART:inst|sreg1
Info: Encoding result for state machine |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|TX_UART:inst|sreg1
  Info: Completed encoding using 6 state bits
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|TX_UART:inst|sreg1~17
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|TX_UART:inst|sreg1~16
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|TX_UART:inst|sreg1~15
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|TX_UART:inst|sreg1~14
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|TX_UART:inst|sreg1~13
    Info: Encoded state bit dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|TX_UART:inst|sreg1~12
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|TX_UART:inst|TXIDL uses code string 000000
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|TX_UART:inst|CLK_OFF uses code string 000011
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|TX_UART:inst|CLK_ON uses code string 000101
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|TX_UART:inst|TXCNT uses code string 001001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|TX_UART:inst|TXSHFT uses code string 010001
  Info: State |simpletest|dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|TX_UART:inst|TXSLD uses code string 100001
Info: Selected Auto state machine encoding method for state machine |simpletest|fe_r2r:inst_fe_r2r|state
Info: Encoding result for state machine |simpletest|fe_r2r:inst_fe_r2r|state
  Info: Completed encoding using 4 state bits
    Info: Encoded state bit fe_r2r:inst_fe_r2r|state~11
    Info: Encoded state bit fe_r2r:inst_fe_r2r|state~10
    Info: Encoded state bit fe_r2r:inst_fe_r2r|state~9
    Info: Encoded state bit fe_r2r:inst_fe_r2r|state~8
  Info: State |simpletest|fe_r2r:inst_fe_r2r|state.pup uses code string 0000
  Info: State |simpletest|fe_r2r:inst_fe_r2r|state.pdown uses code string 0011
  Info: State |simpletest|fe_r2r:inst_fe_r2r|state.nup uses code string 0101
  Info: State |simpletest|fe_r2r:inst_fe_r2r|state.ndown uses code string 1001
Info: Selected Auto state machine encoding method for state machine |simpletest|atwd:atwd1|atwd_readout:inst_atwd_readout|state
Info: Encoding result for state machine |simpletest|atwd:atwd1|atwd_readout:inst_atwd_readout|state
  Info: Completed encoding using 7 state bits
    Info: Encoded state bit atwd:atwd1|atwd_readout:inst_atwd_readout|state~14
    Info: Encoded state bit atwd:atwd1|atwd_readout:inst_atwd_readout|state~13
    Info: Encoded state bit atwd:atwd1|atwd_readout:inst_atwd_readout|state~12
    Info: Encoded state bit atwd:atwd1|atwd_readout:inst_atwd_readout|state~11
    Info: Encoded state bit atwd:atwd1|atwd_readout:inst_atwd_readout|state~10
    Info: Encoded state bit atwd:atwd1|atwd_readout:inst_atwd_readout|state~9
    Info: Encoded state bit atwd:atwd1|atwd_readout:inst_atwd_readout|state~8
  Info: State |simpletest|atwd:atwd1|atwd_readout:inst_atwd_readout|state.idle uses code string 0000000
  Info: State |simpletest|atwd:atwd1|atwd_readout:inst_atwd_readout|state.readout_low uses code string 0000011
  Info: State |simpletest|atwd:atwd1|atwd_readout:inst_atwd_readout|state.readout_high_read uses code string 0000101
  Info: State |simpletest|atwd:atwd1|atwd_readout:inst_atwd_readout|state.readout_high uses code string 0001001
  Info: State |simpletest|atwd:atwd1|atwd_readout:inst_atwd_readout|state.done uses code string 0010001
  Info: State |simpletest|atwd:atwd1|atwd_readout:inst_atwd_readout|state.done_delay_1 uses code string 0100001
  Info: State |simpletest|atwd:atwd1|atwd_readout:inst_atwd_readout|state.done_delay_2 uses code string 1000001
Info: Selected Auto state machine encoding method for state machine |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state
Info: Encoding result for state machine |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state
  Info: Completed encoding using 12 state bits
    Info: Encoded state bit atwd:atwd1|atwd_control:inst_atwd_control|state~19
    Info: Encoded state bit atwd:atwd1|atwd_control:inst_atwd_control|state~18
    Info: Encoded state bit atwd:atwd1|atwd_control:inst_atwd_control|state~17
    Info: Encoded state bit atwd:atwd1|atwd_control:inst_atwd_control|state~16
    Info: Encoded state bit atwd:atwd1|atwd_control:inst_atwd_control|state~15
    Info: Encoded state bit atwd:atwd1|atwd_control:inst_atwd_control|state~14
    Info: Encoded state bit atwd:atwd1|atwd_control:inst_atwd_control|state~13
    Info: Encoded state bit atwd:atwd1|atwd_control:inst_atwd_control|state~12
    Info: Encoded state bit atwd:atwd1|atwd_control:inst_atwd_control|state~11
    Info: Encoded state bit atwd:atwd1|atwd_control:inst_atwd_control|state~10
    Info: Encoded state bit atwd:atwd1|atwd_control:inst_atwd_control|state~9
    Info: Encoded state bit atwd:atwd1|atwd_control:inst_atwd_control|state~8
  Info: State |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state.power_up_init1 uses code string 000000000000
  Info: State |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state.digitize uses code string 000000000011
  Info: State |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state.idle uses code string 000000000101
  Info: State |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state.init_digitize uses code string 000000001001
  Info: State |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state.next_channel uses code string 000000010001
  Info: State |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state.atwdrecover uses code string 000000100001
  Info: State |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state.power_up_init2 uses code string 000001000001
  Info: State |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state.readout uses code string 000010000001
  Info: State |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state.readout_end uses code string 000100000001
  Info: State |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state.restart_atwd uses code string 001000000001
  Info: State |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state.settle uses code string 010000000001
  Info: State |simpletest|atwd:atwd1|atwd_control:inst_atwd_control|state.wait_trig_compl uses code string 100000000001
Info: Selected Auto state machine encoding method for state machine |simpletest|atwd:atwd0|atwd_readout:inst_atwd_readout|state
Info: Encoding result for state machine |simpletest|atwd:atwd0|atwd_readout:inst_atwd_readout|state
  Info: Completed encoding using 7 state bits
    Info: Encoded state bit atwd:atwd0|atwd_readout:inst_atwd_readout|state~14
    Info: Encoded state bit atwd:atwd0|atwd_readout:inst_atwd_readout|state~13
    Info: Encoded state bit atwd:atwd0|atwd_readout:inst_atwd_readout|state~12
    Info: Encoded state bit atwd:atwd0|atwd_readout:inst_atwd_readout|state~11
    Info: Encoded state bit atwd:atwd0|atwd_readout:inst_atwd_readout|state~10
    Info: Encoded state bit atwd:atwd0|atwd_readout:inst_atwd_readout|state~9
    Info: Encoded state bit atwd:atwd0|atwd_readout:inst_atwd_readout|state~8
  Info: State |simpletest|atwd:atwd0|atwd_readout:inst_atwd_readout|state.idle uses code string 0000000
  Info: State |simpletest|atwd:atwd0|atwd_readout:inst_atwd_readout|state.readout_low uses code string 0000011
  Info: State |simpletest|atwd:atwd0|atwd_readout:inst_atwd_readout|state.readout_high_read uses code string 0000101
  Info: State |simpletest|atwd:atwd0|atwd_readout:inst_atwd_readout|state.readout_high uses code string 0001001
  Info: State |simpletest|atwd:atwd0|atwd_readout:inst_atwd_readout|state.done uses code string 0010001
  Info: State |simpletest|atwd:atwd0|atwd_readout:inst_atwd_readout|state.done_delay_1 uses code string 0100001
  Info: State |simpletest|atwd:atwd0|atwd_readout:inst_atwd_readout|state.done_delay_2 uses code string 1000001
Info: Selected Auto state machine encoding method for state machine |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state
Info: Encoding result for state machine |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state
  Info: Completed encoding using 12 state bits
    Info: Encoded state bit atwd:atwd0|atwd_control:inst_atwd_control|state~19
    Info: Encoded state bit atwd:atwd0|atwd_control:inst_atwd_control|state~18
    Info: Encoded state bit atwd:atwd0|atwd_control:inst_atwd_control|state~17
    Info: Encoded state bit atwd:atwd0|atwd_control:inst_atwd_control|state~16
    Info: Encoded state bit atwd:atwd0|atwd_control:inst_atwd_control|state~15
    Info: Encoded state bit atwd:atwd0|atwd_control:inst_atwd_control|state~14
    Info: Encoded state bit atwd:atwd0|atwd_control:inst_atwd_control|state~13
    Info: Encoded state bit atwd:atwd0|atwd_control:inst_atwd_control|state~12
    Info: Encoded state bit atwd:atwd0|atwd_control:inst_atwd_control|state~11
    Info: Encoded state bit atwd:atwd0|atwd_control:inst_atwd_control|state~10
    Info: Encoded state bit atwd:atwd0|atwd_control:inst_atwd_control|state~9
    Info: Encoded state bit atwd:atwd0|atwd_control:inst_atwd_control|state~8
  Info: State |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state.power_up_init1 uses code string 000000000000
  Info: State |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state.digitize uses code string 000000000011
  Info: State |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state.idle uses code string 000000000101
  Info: State |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state.init_digitize uses code string 000000001001
  Info: State |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state.next_channel uses code string 000000010001
  Info: State |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state.atwdrecover uses code string 000000100001
  Info: State |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state.power_up_init2 uses code string 000001000001
  Info: State |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state.readout uses code string 000010000001
  Info: State |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state.readout_end uses code string 000100000001
  Info: State |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state.restart_atwd uses code string 001000000001
  Info: State |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state.settle uses code string 010000000001
  Info: State |simpletest|atwd:atwd0|atwd_control:inst_atwd_control|state.wait_trig_compl uses code string 100000000001
Info: Selected Auto state machine encoding method for state machine |simpletest|atwd_ping_pong:inst_atwd_ping_pong|atwd0_state
Info: Encoding result for state machine |simpletest|atwd_ping_pong:inst_atwd_ping_pong|atwd0_state
  Info: Completed encoding using 4 state bits
    Info: Encoded state bit atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~11
    Info: Encoded state bit atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~10
    Info: Encoded state bit atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~9
    Info: Encoded state bit atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~8
  Info: State |simpletest|atwd_ping_pong:inst_atwd_ping_pong|atwd0_state.st_idle uses code string 0000
  Info: State |simpletest|atwd_ping_pong:inst_atwd_ping_pong|atwd0_state.st_enable uses code string 0011
  Info: State |simpletest|atwd_ping_pong:inst_atwd_ping_pong|atwd0_state.st_triggered uses code string 0101
  Info: State |simpletest|atwd_ping_pong:inst_atwd_ping_pong|atwd0_state.st_reset uses code string 1001
Info: Selected Auto state machine encoding method for state machine |simpletest|atwd_ping_pong:inst_atwd_ping_pong|atwd1_state
Info: Encoding result for state machine |simpletest|atwd_ping_pong:inst_atwd_ping_pong|atwd1_state
  Info: Completed encoding using 4 state bits
    Info: Encoded state bit atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~11
    Info: Encoded state bit atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~10
    Info: Encoded state bit atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~9
    Info: Encoded state bit atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~8
  Info: State |simpletest|atwd_ping_pong:inst_atwd_ping_pong|atwd1_state.st_idle uses code string 0000
  Info: State |simpletest|atwd_ping_pong:inst_atwd_ping_pong|atwd1_state.st_enable uses code string 0011
  Info: State |simpletest|atwd_ping_pong:inst_atwd_ping_pong|atwd1_state.st_triggered uses code string 0101
  Info: State |simpletest|atwd_ping_pong:inst_atwd_ping_pong|atwd1_state.st_reset uses code string 1001
Info: Selected Auto state machine encoding method for state machine |simpletest|coinc:inst_coinc|state
Info: Encoding result for state machine |simpletest|coinc:inst_coinc|state
  Info: Completed encoding using 3 state bits
    Info: Encoded state bit coinc:inst_coinc|state~10
    Info: Encoded state bit coinc:inst_coinc|state~9
    Info: Encoded state bit coinc:inst_coinc|state~8
  Info: State |simpletest|coinc:inst_coinc|state.idle uses code string 000
  Info: State |simpletest|coinc:inst_coinc|state.pos uses code string 011
  Info: State |simpletest|coinc:inst_coinc|state.neg uses code string 101
Info: Selected Auto state machine encoding method for state machine |simpletest|ahb_master:inst_ahb_master|master_state
Info: Encoding result for state machine |simpletest|ahb_master:inst_ahb_master|master_state
  Info: Completed encoding using 3 state bits
    Info: Encoded state bit ahb_master:inst_ahb_master|master_state~10
    Info: Encoded state bit ahb_master:inst_ahb_master|master_state~9
    Info: Encoded state bit ahb_master:inst_ahb_master|master_state~8
  Info: State |simpletest|ahb_master:inst_ahb_master|master_state.address_phase uses code string 000
  Info: State |simpletest|ahb_master:inst_ahb_master|master_state.burst_phase uses code string 011
  Info: State |simpletest|ahb_master:inst_ahb_master|master_state.error_phase uses code string 101
Info: Selected Auto state machine encoding method for state machine |simpletest|ahb_slave:ahb_slave_inst|slave_state
Info: Encoding result for state machine |simpletest|ahb_slave:ahb_slave_inst|slave_state
  Info: Completed encoding using 5 state bits
    Info: Encoded state bit ahb_slave:ahb_slave_inst|slave_state~12
    Info: Encoded state bit ahb_slave:ahb_slave_inst|slave_state~11
    Info: Encoded state bit ahb_slave:ahb_slave_inst|slave_state~10
    Info: Encoded state bit ahb_slave:ahb_slave_inst|slave_state~9
    Info: Encoded state bit ahb_slave:ahb_slave_inst|slave_state~8
  Info: State |simpletest|ahb_slave:ahb_slave_inst|slave_state.address_phase uses code string 00000
  Info: State |simpletest|ahb_slave:ahb_slave_inst|slave_state.data_phase uses code string 00011
  Info: State |simpletest|ahb_slave:ahb_slave_inst|slave_state.burst_phase uses code string 00101
  Info: State |simpletest|ahb_slave:ahb_slave_inst|slave_state.error_phase uses code string 01001
  Info: State |simpletest|ahb_slave:ahb_slave_inst|slave_state.read_wait uses code string 10001
Info: Selected Auto state machine encoding method for state machine |simpletest|roc:inst_ROC|RST_state
Info: Encoding result for state machine |simpletest|roc:inst_ROC|RST_state
  Info: Completed encoding using 3 state bits
    Info: Encoded state bit roc:inst_ROC|RST_state~6
    Info: Encoded state bit roc:inst_ROC|RST_state~5
    Info: Encoded state bit roc:inst_ROC|RST_state~4
  Info: State |simpletest|roc:inst_ROC|RST_state.rst0 uses code string 000
  Info: State |simpletest|roc:inst_ROC|RST_state.rst1 uses code string 011
  Info: State |simpletest|roc:inst_ROC|RST_state.run uses code string 101
Info: Ignored 4 buffer(s)
  Info: Ignored 4 SOFT buffer(s)
Warning: Converted TRI buffer to OR gate or removed OPNDRN
  Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[0] that feeds logic to an OR gate
  Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[1] that feeds logic to an OR gate
  Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[2] that feeds logic to an OR gate
  Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[3] that feeds logic to an OR gate
  Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[4] that feeds logic to an OR gate
  Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[5] that feeds logic to an OR gate
  Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[6] that feeds logic to an OR gate
  Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[7] that feeds logic to an OR gate
  Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[8] that feeds logic to an OR gate
  Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[9] that feeds logic to an OR gate
  Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[10] that feeds logic to an OR gate
  Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[11] that feeds logic to an OR gate
  Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[12] that feeds logic to an OR gate
  Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[13] that feeds logic to an OR gate
  Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[14] that feeds logic to an OR gate
  Warning: Converting TRI node slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|otri[15] that feeds logic to an OR gate
Warning: Reduced register ahb_master:inst_ahb_master|master_state~9 with stuck data_in port to stuck value GND
Warning: Reduced register ahb_master:inst_ahb_master|slavehwrite~reg0 with stuck data_in port to stuck value GND
Warning: Reduced register ahb_master:inst_ahb_master|slavehtrans[0]~reg0 with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
  Info: Duplicate register roc:inst_ROC|RST_state~4 merged to single register dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg2~12
  Info: Duplicate register atwd:atwd1|atwd_control:inst_atwd_control|state~8 merged to single register atwd:atwd0|atwd_control:inst_atwd_control|state~8
  Info: Duplicate register dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~36 merged to single register dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|COMM_RESET~reg
  Info: Duplicate register dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|inst23[5] merged to single register dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|inst23[6]
  Info: Duplicate register dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|inst23[4] merged to single register dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|inst23[6]
  Info: Duplicate register dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|inst23[3] merged to single register dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|inst23[6]
  Info: Duplicate register dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|inst23[2] merged to single register dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|inst23[6]
  Info: Duplicate register dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|inst23[1] merged to single register dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|inst23[6]
  Info: Duplicate register dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~17 merged to single register dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|reboot_gnt~reg
  Info: Duplicate register dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|sreg~15 merged to single register dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|dstb~reg
  Info: Duplicate register ahb_master:inst_ahb_master|haddr[13] merged to single register ahb_master:inst_ahb_master|haddr[0]
  Info: Duplicate register ahb_master:inst_ahb_master|haddr[14] merged to single register ahb_master:inst_ahb_master|haddr[0]
  Info: Duplicate register ahb_master:inst_ahb_master|haddr[12] merged to single register ahb_master:inst_ahb_master|haddr[0]
  Info: Duplicate register ahb_master:inst_ahb_master|haddr[15] merged to single register ahb_master:inst_ahb_master|haddr[0]
  Info: Duplicate register ahb_master:inst_ahb_master|haddr[16] merged to single register ahb_master:inst_ahb_master|haddr[0]
  Info: Duplicate register ahb_master:inst_ahb_master|haddr[11] merged to single register ahb_master:inst_ahb_master|haddr[0]
  Info: Duplicate register ahb_master:inst_ahb_master|haddr[17] merged to single register ahb_master:inst_ahb_master|haddr[0]
  Info: Duplicate register ahb_master:inst_ahb_master|haddr[18] merged to single register ahb_master:inst_ahb_master|haddr[0]
  Info: Duplicate register ahb_master:inst_ahb_master|haddr[19] merged to single register ahb_master:inst_ahb_master|haddr[0]
  Info: Duplicate register ahb_master:inst_ahb_master|haddr[20] merged to single register ahb_master:inst_ahb_master|haddr[0]
  Info: Duplicate register ahb_master:inst_ahb_master|haddr[21] merged to single register ahb_master:inst_ahb_master|haddr[0]
  Info: Duplicate register ahb_master:inst_ahb_master|haddr[22] merged to single register ahb_master:inst_ahb_master|haddr[0]
  Info: Duplicate register ahb_master:inst_ahb_master|haddr[23] merged to single register ahb_master:inst_ahb_master|haddr[0]
  Info: Duplicate register ahb_master:inst_ahb_master|haddr[24] merged to single register ahb_master:inst_ahb_master|haddr[0]
  Info: Duplicate register ahb_master:inst_ahb_master|haddr[25] merged to single register ahb_master:inst_ahb_master|haddr[0]
  Info: Duplicate register ahb_master:inst_ahb_master|haddr[26] merged to single register ahb_master:inst_ahb_master|haddr[0]
  Info: Duplicate register ahb_master:inst_ahb_master|haddr[27] merged to single register ahb_master:inst_ahb_master|haddr[0]
  Info: Duplicate register ahb_master:inst_ahb_master|haddr[28] merged to single register ahb_master:inst_ahb_master|haddr[0]
  Info: Duplicate register ahb_master:inst_ahb_master|haddr[29] merged to single register ahb_master:inst_ahb_master|haddr[0]
  Info: Duplicate register ahb_master:inst_ahb_master|haddr[30] merged to single register ahb_master:inst_ahb_master|haddr[0]
  Info: Duplicate register ahb_master:inst_ahb_master|haddr[31] merged to single register ahb_master:inst_ahb_master|haddr[0]
  Info: Duplicate register ahb_master:inst_ahb_master|haddr[1] merged to single register ahb_master:inst_ahb_master|haddr[0]
  Info: Duplicate register ahb_master:inst_ahb_master|haddr[2] merged to single register ahb_master:inst_ahb_master|haddr[0]
  Info: Duplicate register ahb_master:inst_ahb_master|haddr[3] merged to single register ahb_master:inst_ahb_master|haddr[0]
  Info: Duplicate register ahb_master:inst_ahb_master|haddr[4] merged to single register ahb_master:inst_ahb_master|haddr[0]
  Info: Duplicate register ahb_master:inst_ahb_master|haddr[5] merged to single register ahb_master:inst_ahb_master|haddr[0]
  Info: Duplicate register ahb_master:inst_ahb_master|haddr[6] merged to single register ahb_master:inst_ahb_master|haddr[0]
  Info: Duplicate register ahb_master:inst_ahb_master|haddr[7] merged to single register ahb_master:inst_ahb_master|haddr[0]
  Info: Duplicate register ahb_master:inst_ahb_master|haddr[8] merged to single register ahb_master:inst_ahb_master|haddr[0]
  Info: Duplicate register ahb_master:inst_ahb_master|haddr[9] merged to single register ahb_master:inst_ahb_master|haddr[0]
  Info: Duplicate register ahb_master:inst_ahb_master|haddr[10] merged to single register ahb_master:inst_ahb_master|haddr[0]
  Info: Duplicate register dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|sreg~14 merged to single register dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|cstb~reg
  Info: Duplicate register atwd:atwd1|atwd_control:inst_atwd_control|state~14 merged to single register atwd:atwd0|atwd_control:inst_atwd_control|state~14
  Info: Duplicate register dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~17 merged to single register dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|rxd~reg
  Info: Duplicate register dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|sreg~20 merged to single register dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|shd~reg
  Info: Duplicate register dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|TX_UART:inst|sreg1~17 merged to single register dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|TX_UART:inst|txshld~reg
  Info: Duplicate register dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~16 merged to single register dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|msg_sent~reg
  Info: Duplicate register dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|sreg~14 merged to single register dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|msg_err~reg
  Info: Duplicate register dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|sreg~13 merged to single register dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|cerr~reg
  Info: Duplicate register dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|TX_UART:inst|txctclr~reg merged to single register dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|TX_UART:inst|txshclr~reg
  Info: Duplicate register dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|msg_rcvd~reg merged to single register dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|sreg~16
  Info: Duplicate register dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~20 merged to single register dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|pulse_rcvd~reg
  Info: Duplicate register dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|dudt[3] merged to single register dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|dudt[4]
  Info: Duplicate register dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|dudt[1] merged to single register dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|dudt[4]
  Info: Duplicate register dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|dudt[0] merged to single register dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|dudt[4]
  Info: Duplicate register dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|tcwf_rd_next~reg merged to single register dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~43
  Info: Duplicate register atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~8 merged to single register atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~8
  Info: Duplicate register dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_af_ct_sload~reg merged to single register dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~18
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Converted presettable and clearable register to equivalent circuits with latches. Registers will power-up to an undefined state, and DEVCLRn will place the registers in an undefined state.
Info: Duplicate registers merged to single register
  Info: Duplicate register dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|plct_sload_L~reg merged to single register dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|sreg~22
  Info: Duplicate register dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|plct_en~reg merged to single register dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|sreg~15
  Info: Duplicate register dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|plct_sload_H~reg merged to single register dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|DC_MREC:inst12|sreg~21
  Info: Duplicate register dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|sreg~12 merged to single register dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|UA_RX_12:inst6|ctclr~reg, power-up level changed
  Info: Duplicate register dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~19 merged to single register dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|rec_data~reg
  Info: Duplicate register dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|SV9 merged to single register dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|com_avail~reg
  Info: Duplicate register dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|tcal_psnd~reg merged to single register dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~32
  Info: Duplicate register dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~27 merged to single register dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|send_id~reg
  Info: Duplicate register dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|TX_UART:inst|sreg1~12 merged to single register dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|TX_UART:inst|txidle~reg, power-up level changed
  Info: Duplicate register dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|plct_en~reg merged to single register dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~22
  Info: Duplicate register dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|plct_sload_L~reg merged to single register dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~38
  Info: Duplicate register dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|plct_sload_H~reg merged to single register dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~37
  Info: Duplicate register dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|tcal_prec~reg merged to single register dcom_dpr:inst_dcom_dpr|DCC_DPR:DCC_DPR|sreg~20
  Info: Duplicate register dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|shift_ct_aclr~reg merged to single register dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~12, power-up level changed
  Info: Duplicate register dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|max_ena~reg merged to single register dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|adc_to_ser_dudt:inst18|GET_DUDT:get_dudt_stm|sreg~14
  Info: Duplicate register dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|rxtime_shr~reg merged to single register dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~39
  Info: Duplicate register dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|txtime_shr~reg merged to single register dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|DC_SEND:inst6|sreg~46
  Info: Duplicate register dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|rx_time_lat~reg merged to single register dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~16
  Info: Duplicate register dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|sreg~12 merged to single register dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|dc_rapcal_lh:inst29|DCTC_FWR:inst2|tcwf_aclr~reg, power-up level changed
Warning: Reduced register ahb_master:inst_ahb_master|haddr[0] with stuck data_in port to stuck value GND
Warning: TRI or OPNDRN buffers permanently disabled
  Warning: Node i~1
Warning: Output pins are stuck at VCC or GND
  Warning: Pin FPGA_LOADED stuck at GND
  Warning: Pin COM_TX_SLEEP stuck at GND
  Warning: Pin HDV_RxENA stuck at GND
  Warning: Pin HDV_TxENA stuck at GND
  Warning: Pin HDV_IN stuck at GND
  Warning: Pin FLASH_AD_STBY stuck at GND
  Warning: Pin ATWD0VDD_SUP stuck at VCC
  Warning: Pin ATWD1VDD_SUP stuck at VCC
  Warning: Pin PDL_FPGA_D[7] stuck at GND
  Warning: Pin PDL_FPGA_D[5] stuck at GND
  Warning: Pin PDL_FPGA_D[4] stuck at VCC
  Warning: Pin PDL_FPGA_D[3] stuck at GND
  Warning: Pin PDL_FPGA_D[2] stuck at VCC
  Warning: Pin PDL_FPGA_D[1] stuck at GND
  Warning: Pin PDL_FPGA_D[0] stuck at VCC
  Warning: Pin PGM[15] stuck at VCC
  Warning: Pin PGM[14] stuck at GND
  Warning: Pin PGM[13] stuck at GND
  Warning: Pin PGM[12] stuck at VCC
  Warning: Pin PGM[7] stuck at GND
  Warning: Pin PGM[6] stuck at GND
  Warning: Pin PGM[5] stuck at GND
  Warning: Pin PGM[4] stuck at GND
  Warning: Pin PGM[2] stuck at GND
  Warning: Pin PGM[1] stuck at GND
  Warning: Pin PGM[0] stuck at GND
Warning: CASCADE primitive dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|mux16x8:inst17|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|$00012 is fed by non-combinatorial logic
Info: Converted 39 single input CARRY primitives to CARRY_SUM primitives
Info: Found the following redundant logic cells in design
  Info: Logic cell stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp0
  Info: Logic cell stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp1
  Info: Logic cell dcom_dpr:inst_dcom_dpr|DC_Tx_chan_dpr:DC_Tx_chan_dpr|tx_uart_12:inst1|txct:inst1|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out
  Info: Logic cell dcom_dpr:inst_dcom_dpr|DC_Rx_chan_dpr:DC_Rx_chan|RX_UART_12:inst25|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out
Warning: Design contains 4 input pin(s) that do not drive logic
  Warning: No output dependent on input pin CLK3p
  Warning: No output dependent on input pin CLK4p
  Warning: No output dependent on input pin COM_AD_OTR
  Warning: No output dependent on input pin HDV_Rx
Info: Implemented 4148 device resources after synthesis - the final resource count might be different
  Info: Implemented 69 input pins
  Info: Implemented 159 output pins
  Info: Implemented 55 bidirectional pins
  Info: Implemented 3786 logic cells
  Info: Implemented 74 RAM segments
  Info: Implemented 2 ClockLock PLLs
  Info: Implemented 2 dual-port RAM elements in Excalibur device
  Info: Implemented 1 microprocessor core elements in Excalibur device
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 118 warnings
  Info: Processing ended: Wed Nov 19 14:21:36 2003
  Info: Elapsed time: 00:02:03
Info: Writing report file simpletest.map.rpt


