{ "Warning" "WFLOW_SR_MISSING_FILE" "D:/03_TASK/Hardware/VHDL/working/DE2-115/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_0kq1.tdf " "Warning (293002): Can't find design file D:/03_TASK/Hardware/VHDL/working/DE2-115/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_0kq1.tdf" {  } {  } 0 293002 "Can't find design file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFLOW_SR_MISSING_FILE" "D:/03_TASK/Hardware/VHDL/working/DE2-115/DE2_115_NIOS_HOST_MOUSE_VGA/ip/TERASIC_Binary_VGA_Controller/hdl/img_data_logo1151.mif " "Warning (293002): Can't find design file D:/03_TASK/Hardware/VHDL/working/DE2-115/DE2_115_NIOS_HOST_MOUSE_VGA/ip/TERASIC_Binary_VGA_Controller/hdl/img_data_logo1151.mif" {  } {  } 0 293002 "Can't find design file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFLOW_SR_MISSING_FILE" "D:/03_TASK/Hardware/VHDL/working/DE2-115/DE2_115_NIOS_HOST_MOUSE_VGA/ip/TERASIC_Binary_VGA_Controller/hdl/index_logo1151.mif " "Warning (293002): Can't find design file D:/03_TASK/Hardware/VHDL/working/DE2-115/DE2_115_NIOS_HOST_MOUSE_VGA/ip/TERASIC_Binary_VGA_Controller/hdl/index_logo1151.mif" {  } {  } 0 293002 "Can't find design file %1!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Info (293031): Detected changes in Quartus II Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_DELETED" "SLD_INFO QSYS_NAME DE2_115_SOPC HAS_SOPCINFO 1 GENERATION_ID 1354258592 " "Info (293030): Assignment SLD_INFO with value QSYS_NAME DE2_115_SOPC HAS_SOPCINFO 1 GENERATION_ID 1354258592 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "" 0 -1}  } {  } 0 293031 "Detected changes in Quartus II Settings File (.qsf)." 0 0 "" 0 -1}
{ "Warning" "WFLOW_SR_MISSING_FILE" "D:/03_TASK/Hardware/VHDL/working/DE2-115/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_0kq1.tdf " "Warning (293002): Can't find design file D:/03_TASK/Hardware/VHDL/working/DE2-115/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_0kq1.tdf" {  } {  } 0 293002 "Can't find design file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFLOW_SR_MISSING_FILE" "D:/03_TASK/Hardware/VHDL/working/DE2-115/DE2_115_NIOS_HOST_MOUSE_VGA/ip/TERASIC_Binary_VGA_Controller/hdl/img_data_logo1151.mif " "Warning (293002): Can't find design file D:/03_TASK/Hardware/VHDL/working/DE2-115/DE2_115_NIOS_HOST_MOUSE_VGA/ip/TERASIC_Binary_VGA_Controller/hdl/img_data_logo1151.mif" {  } {  } 0 293002 "Can't find design file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFLOW_SR_MISSING_FILE" "D:/03_TASK/Hardware/VHDL/working/DE2-115/DE2_115_NIOS_HOST_MOUSE_VGA/ip/TERASIC_Binary_VGA_Controller/hdl/index_logo1151.mif " "Warning (293002): Can't find design file D:/03_TASK/Hardware/VHDL/working/DE2-115/DE2_115_NIOS_HOST_MOUSE_VGA/ip/TERASIC_Binary_VGA_Controller/hdl/index_logo1151.mif" {  } {  } 0 293002 "Can't find design file %1!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Info (293031): Detected changes in Quartus II Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_DELETED" "SLD_INFO QSYS_NAME DE2_115_SOPC HAS_SOPCINFO 1 GENERATION_ID 1354258592 " "Info (293030): Assignment SLD_INFO with value QSYS_NAME DE2_115_SOPC HAS_SOPCINFO 1 GENERATION_ID 1354258592 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "" 0 -1}  } {  } 0 293031 "Detected changes in Quartus II Settings File (.qsf)." 0 0 "" 0 -1}
{ "Warning" "WFLOW_SR_MISSING_FILE" "D:/03_TASK/Hardware/VHDL/working/DE2-115/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_0kq1.tdf " "Warning (293002): Can't find design file D:/03_TASK/Hardware/VHDL/working/DE2-115/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_0kq1.tdf" {  } {  } 0 293002 "Can't find design file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFLOW_SR_MISSING_FILE" "D:/03_TASK/Hardware/VHDL/working/DE2-115/DE2_115_NIOS_HOST_MOUSE_VGA/ip/TERASIC_Binary_VGA_Controller/hdl/img_data_logo1151.mif " "Warning (293002): Can't find design file D:/03_TASK/Hardware/VHDL/working/DE2-115/DE2_115_NIOS_HOST_MOUSE_VGA/ip/TERASIC_Binary_VGA_Controller/hdl/img_data_logo1151.mif" {  } {  } 0 293002 "Can't find design file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFLOW_SR_MISSING_FILE" "D:/03_TASK/Hardware/VHDL/working/DE2-115/DE2_115_NIOS_HOST_MOUSE_VGA/ip/TERASIC_Binary_VGA_Controller/hdl/index_logo1151.mif " "Warning (293002): Can't find design file D:/03_TASK/Hardware/VHDL/working/DE2-115/DE2_115_NIOS_HOST_MOUSE_VGA/ip/TERASIC_Binary_VGA_Controller/hdl/index_logo1151.mif" {  } {  } 0 293002 "Can't find design file %1!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Info (293031): Detected changes in Quartus II Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_DELETED" "SLD_INFO QSYS_NAME DE2_115_SOPC HAS_SOPCINFO 1 GENERATION_ID 1354258592 " "Info (293030): Assignment SLD_INFO with value QSYS_NAME DE2_115_SOPC HAS_SOPCINFO 1 GENERATION_ID 1354258592 has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "" 0 -1}  } {  } 0 293031 "Detected changes in Quartus II Settings File (.qsf)." 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 28 09:54:09 2019 " "Info: Processing started: Sun Jul 28 09:54:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115_NIOS_HOST_MOUSE_VGA -c DE2_115_NIOS_HOST_MOUSE_VGA " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_NIOS_HOST_MOUSE_VGA -c DE2_115_NIOS_HOST_MOUSE_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_vhdl.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file ram_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_vhdl-Behavial " "Info (12022): Found design unit 1: RAM_vhdl-Behavial" {  } { { "RAM_vhdl.vhd" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/RAM_vhdl.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAM_vhdl " "Info (12023): Found entity 1: RAM_vhdl" {  } { { "RAM_vhdl.vhd" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/RAM_vhdl.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "map_initialization_vhdl.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file map_initialization_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 map_initialization_vhdl-Behavial " "Info (12022): Found design unit 1: map_initialization_vhdl-Behavial" {  } { { "map_initialization_vhdl.vhd" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/map_initialization_vhdl.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 map_initialization_vhdl " "Info (12023): Found entity 1: map_initialization_vhdl" {  } { { "map_initialization_vhdl.vhd" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/map_initialization_vhdl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dijkstra_vhdl.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file dijkstra_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dijkstra_vhdl-Behavial " "Info (12022): Found design unit 1: Dijkstra_vhdl-Behavial" {  } { { "Dijkstra_vhdl.vhd" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/Dijkstra_vhdl.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Dijkstra_vhdl " "Info (12023): Found entity 1: Dijkstra_vhdl" {  } { { "Dijkstra_vhdl.vhd" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/Dijkstra_vhdl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_vhdl.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file comparator_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_vhdl-Behavial " "Info (12022): Found design unit 1: comparator_vhdl-Behavial" {  } { { "comparator_vhdl.vhd" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/comparator_vhdl.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 comparator_vhdl " "Info (12023): Found entity 1: comparator_vhdl" {  } { { "comparator_vhdl.vhd" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/comparator_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_4_to_1_vhdl.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file comparator_4_to_1_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_4_to_1_vhdl-Behavial " "Info (12022): Found design unit 1: comparator_4_to_1_vhdl-Behavial" {  } { { "comparator_4_to_1_vhdl.vhd" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/comparator_4_to_1_vhdl.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 comparator_4_to_1_vhdl " "Info (12023): Found entity 1: comparator_4_to_1_vhdl" {  } { { "comparator_4_to_1_vhdl.vhd" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/comparator_4_to_1_vhdl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/terasic_binary_vga_controller/hdl/img_index.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file ip/terasic_binary_vga_controller/hdl/img_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_index " "Info (12023): Found entity 1: img_index" {  } { { "ip/TERASIC_Binary_VGA_Controller/hdl/img_index.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/ip/TERASIC_Binary_VGA_Controller/hdl/img_index.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/terasic_binary_vga_controller/hdl/img_data.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file ip/terasic_binary_vga_controller/hdl/img_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data " "Info (12023): Found entity 1: img_data" {  } { { "ip/TERASIC_Binary_VGA_Controller/hdl/img_data.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/ip/TERASIC_Binary_VGA_Controller/hdl/img_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/de2_115_sopc.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/de2_115_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC " "Info (12023): Found entity 1: DE2_115_SOPC" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Info (12023): Found entity 1: altera_irq_clock_crosser" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_irq_mapper.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_irq_mapper " "Info (12023): Found entity 1: DE2_115_SOPC_irq_mapper" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_irq_mapper.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Info (12023): Found entity 1: altera_avalon_st_clock_crosser" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Info (12023): Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Info (12023): Found entity 1: altera_merlin_width_adapter" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Info (12023): Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Info (12023): Found entity 1: altera_merlin_arbitrator" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Info (12023): Found entity 2: altera_merlin_arb_adder" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_rsp_xbar_mux_002.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_rsp_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_rsp_xbar_mux_002 " "Info (12023): Found entity 1: DE2_115_SOPC_rsp_xbar_mux_002" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rsp_xbar_mux_002.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rsp_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_rsp_xbar_demux_010.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_rsp_xbar_demux_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_rsp_xbar_demux_010 " "Info (12023): Found entity 1: DE2_115_SOPC_rsp_xbar_demux_010" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rsp_xbar_demux_010.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rsp_xbar_demux_010.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cmd_xbar_demux_002.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cmd_xbar_demux_002 " "Info (12023): Found entity 1: DE2_115_SOPC_cmd_xbar_demux_002" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cmd_xbar_demux_002.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_rsp_xbar_mux_001.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_rsp_xbar_mux_001 " "Info (12023): Found entity 1: DE2_115_SOPC_rsp_xbar_mux_001" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rsp_xbar_mux_001.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_rsp_xbar_mux.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_rsp_xbar_mux " "Info (12023): Found entity 1: DE2_115_SOPC_rsp_xbar_mux" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rsp_xbar_mux.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_rsp_xbar_demux_003.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_rsp_xbar_demux_003 " "Info (12023): Found entity 1: DE2_115_SOPC_rsp_xbar_demux_003" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rsp_xbar_demux_003.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_rsp_xbar_demux.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_rsp_xbar_demux " "Info (12023): Found entity 1: DE2_115_SOPC_rsp_xbar_demux" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rsp_xbar_demux.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cmd_xbar_mux.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cmd_xbar_mux " "Info (12023): Found entity 1: DE2_115_SOPC_cmd_xbar_mux" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cmd_xbar_mux.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cmd_xbar_demux_001.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cmd_xbar_demux_001 " "Info (12023): Found entity 1: DE2_115_SOPC_cmd_xbar_demux_001" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cmd_xbar_demux_001.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cmd_xbar_demux.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cmd_xbar_demux " "Info (12023): Found entity 1: DE2_115_SOPC_cmd_xbar_demux" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cmd_xbar_demux.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_reset_controller.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Info (12023): Found entity 1: altera_reset_controller" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Info (12023): Found entity 1: altera_reset_synchronizer" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Info (12021): Found 7 design units, including 7 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Info (12023): Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Info (12023): Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Info (12023): Found entity 5: altera_merlin_burst_adapter" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 378 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Info (12023): Found entity 7: altera_merlin_burst_adapter_full" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 433 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Info (12023): Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_id_router_010.sv 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_id_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_id_router_010_default_decode " "Info (12023): Found entity 1: DE2_115_SOPC_id_router_010_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_id_router_010.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_id_router_010.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_id_router_010 " "Info (12023): Found entity 2: DE2_115_SOPC_id_router_010" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_id_router_010.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_id_router_010.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_addr_router_002.sv 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_addr_router_002_default_decode " "Info (12023): Found entity 1: DE2_115_SOPC_addr_router_002_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_addr_router_002.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_addr_router_002.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_addr_router_002 " "Info (12023): Found entity 2: DE2_115_SOPC_addr_router_002" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_addr_router_002.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_addr_router_002.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_id_router_003.sv 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_id_router_003_default_decode " "Info (12023): Found entity 1: DE2_115_SOPC_id_router_003_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_id_router_003.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_id_router_003.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_id_router_003 " "Info (12023): Found entity 2: DE2_115_SOPC_id_router_003" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_id_router_003.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_id_router_003.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_id_router_002.sv 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_id_router_002_default_decode " "Info (12023): Found entity 1: DE2_115_SOPC_id_router_002_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_id_router_002.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_id_router_002.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_id_router_002 " "Info (12023): Found entity 2: DE2_115_SOPC_id_router_002" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_id_router_002.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_id_router_002.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_id_router.sv 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_id_router_default_decode " "Info (12023): Found entity 1: DE2_115_SOPC_id_router_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_id_router.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_id_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_id_router " "Info (12023): Found entity 2: DE2_115_SOPC_id_router" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_id_router.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_id_router.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_addr_router_001.sv 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_addr_router_001_default_decode " "Info (12023): Found entity 1: DE2_115_SOPC_addr_router_001_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_addr_router_001.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_addr_router_001.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_addr_router_001 " "Info (12023): Found entity 2: DE2_115_SOPC_addr_router_001" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_addr_router_001.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_addr_router_001.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_addr_router.sv 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_addr_router_default_decode " "Info (12023): Found entity 1: DE2_115_SOPC_addr_router_default_decode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_addr_router.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_addr_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_addr_router " "Info (12023): Found entity 2: DE2_115_SOPC_addr_router" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_addr_router.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_addr_router.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Info (12023): Found entity 1: altera_merlin_master_agent" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Info (12023): Found entity 1: altera_avalon_sc_fifo" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Info (12023): Found entity 1: altera_merlin_slave_agent" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Info (12023): Found entity 1: altera_merlin_slave_translator" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Info (12023): Found entity 1: altera_merlin_master_translator" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/cy7c67200_if.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/cy7c67200_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 CY7C67200_IF " "Info (12023): Found entity 1: CY7C67200_IF" {  } { { "DE2_115_SOPC/synthesis/submodules/CY7C67200_IF.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/CY7C67200_IF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_sysid.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_sysid " "Info (12023): Found entity 1: DE2_115_SOPC_sysid" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sysid.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu.v 28 28 " "Info (12021): Found 28 design units, including 28 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_ic_data_module " "Info (12023): Found entity 1: DE2_115_SOPC_cpu_ic_data_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_cpu_ic_tag_module " "Info (12023): Found entity 2: DE2_115_SOPC_cpu_ic_tag_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 DE2_115_SOPC_cpu_bht_module " "Info (12023): Found entity 3: DE2_115_SOPC_cpu_bht_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 DE2_115_SOPC_cpu_register_bank_a_module " "Info (12023): Found entity 4: DE2_115_SOPC_cpu_register_bank_a_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 DE2_115_SOPC_cpu_register_bank_b_module " "Info (12023): Found entity 5: DE2_115_SOPC_cpu_register_bank_b_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 DE2_115_SOPC_cpu_dc_tag_module " "Info (12023): Found entity 6: DE2_115_SOPC_cpu_dc_tag_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 DE2_115_SOPC_cpu_dc_data_module " "Info (12023): Found entity 7: DE2_115_SOPC_cpu_dc_data_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 DE2_115_SOPC_cpu_dc_victim_module " "Info (12023): Found entity 8: DE2_115_SOPC_cpu_dc_victim_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 DE2_115_SOPC_cpu_nios2_oci_debug " "Info (12023): Found entity 9: DE2_115_SOPC_cpu_nios2_oci_debug" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 DE2_115_SOPC_cpu_ociram_lpm_dram_bdp_component_module " "Info (12023): Found entity 10: DE2_115_SOPC_cpu_ociram_lpm_dram_bdp_component_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 DE2_115_SOPC_cpu_nios2_ocimem " "Info (12023): Found entity 11: DE2_115_SOPC_cpu_nios2_ocimem" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 759 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 DE2_115_SOPC_cpu_nios2_avalon_reg " "Info (12023): Found entity 12: DE2_115_SOPC_cpu_nios2_avalon_reg" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 905 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 DE2_115_SOPC_cpu_nios2_oci_break " "Info (12023): Found entity 13: DE2_115_SOPC_cpu_nios2_oci_break" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 999 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 DE2_115_SOPC_cpu_nios2_oci_xbrk " "Info (12023): Found entity 14: DE2_115_SOPC_cpu_nios2_oci_xbrk" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 1293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 DE2_115_SOPC_cpu_nios2_oci_dbrk " "Info (12023): Found entity 15: DE2_115_SOPC_cpu_nios2_oci_dbrk" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 1553 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 DE2_115_SOPC_cpu_nios2_oci_itrace " "Info (12023): Found entity 16: DE2_115_SOPC_cpu_nios2_oci_itrace" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 1741 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 DE2_115_SOPC_cpu_nios2_oci_td_mode " "Info (12023): Found entity 17: DE2_115_SOPC_cpu_nios2_oci_td_mode" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2040 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 DE2_115_SOPC_cpu_nios2_oci_dtrace " "Info (12023): Found entity 18: DE2_115_SOPC_cpu_nios2_oci_dtrace" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 DE2_115_SOPC_cpu_nios2_oci_compute_tm_count " "Info (12023): Found entity 19: DE2_115_SOPC_cpu_nios2_oci_compute_tm_count" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 DE2_115_SOPC_cpu_nios2_oci_fifowp_inc " "Info (12023): Found entity 20: DE2_115_SOPC_cpu_nios2_oci_fifowp_inc" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 DE2_115_SOPC_cpu_nios2_oci_fifocount_inc " "Info (12023): Found entity 21: DE2_115_SOPC_cpu_nios2_oci_fifocount_inc" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 DE2_115_SOPC_cpu_nios2_oci_fifo " "Info (12023): Found entity 22: DE2_115_SOPC_cpu_nios2_oci_fifo" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2360 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 DE2_115_SOPC_cpu_nios2_oci_pib " "Info (12023): Found entity 23: DE2_115_SOPC_cpu_nios2_oci_pib" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2865 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module " "Info (12023): Found entity 24: DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2933 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "25 DE2_115_SOPC_cpu_nios2_oci_im " "Info (12023): Found entity 25: DE2_115_SOPC_cpu_nios2_oci_im" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3022 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "26 DE2_115_SOPC_cpu_nios2_performance_monitors " "Info (12023): Found entity 26: DE2_115_SOPC_cpu_nios2_performance_monitors" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "27 DE2_115_SOPC_cpu_nios2_oci " "Info (12023): Found entity 27: DE2_115_SOPC_cpu_nios2_oci" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "28 DE2_115_SOPC_cpu " "Info (12023): Found entity 28: DE2_115_SOPC_cpu" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3678 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_jtag_debug_module_sysclk.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_jtag_debug_module_sysclk " "Info (12023): Found entity 1: DE2_115_SOPC_cpu_jtag_debug_module_sysclk" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_jtag_debug_module_tck.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_jtag_debug_module_tck " "Info (12023): Found entity 1: DE2_115_SOPC_cpu_jtag_debug_module_tck" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_jtag_debug_module_tck.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_jtag_debug_module_wrapper.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_jtag_debug_module_wrapper " "Info (12023): Found entity 1: DE2_115_SOPC_cpu_jtag_debug_module_wrapper" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_mult_cell.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_mult_cell " "Info (12023): Found entity 1: DE2_115_SOPC_cpu_mult_cell" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_mult_cell.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_oci_test_bench.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_oci_test_bench " "Info (12023): Found entity 1: DE2_115_SOPC_cpu_oci_test_bench" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_oci_test_bench.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_test_bench.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_cpu_test_bench " "Info (12023): Found entity 1: DE2_115_SOPC_cpu_test_bench" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_test_bench.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Info (12023): Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Info (12023): Found entity 1: altera_avalon_dc_fifo" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Info (12023): Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/vga_nios_ctrl.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/vga_nios_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_NIOS_CTRL " "Info (12023): Found entity 1: VGA_NIOS_CTRL" {  } { { "DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/vga_osd_ram.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/vga_osd_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_OSD_RAM " "Info (12023): Found entity 1: VGA_OSD_RAM" {  } { { "DE2_115_SOPC/synthesis/submodules/VGA_OSD_RAM.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/VGA_OSD_RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/vga_controller.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Info (12023): Found entity 1: VGA_Controller" {  } { { "DE2_115_SOPC/synthesis/submodules/VGA_Controller.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/VGA_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/img_ram.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/img_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Img_RAM " "Info (12023): Found entity 1: Img_RAM" {  } { { "DE2_115_SOPC/synthesis/submodules/Img_RAM.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/Img_RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_timer_stamp.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_timer_stamp.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_timer_stamp " "Info (12023): Found entity 1: DE2_115_SOPC_timer_stamp" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_timer_stamp.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_timer_stamp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_pll.v 4 4 " "Info (12021): Found 4 design units, including 4 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_pll_dffpipe_l2c " "Info (12023): Found entity 1: DE2_115_SOPC_pll_dffpipe_l2c" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_pll_stdsync_sv6 " "Info (12023): Found entity 2: DE2_115_SOPC_pll_stdsync_sv6" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 DE2_115_SOPC_pll_altpll_ktn2 " "Info (12023): Found entity 3: DE2_115_SOPC_pll_altpll_ktn2" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 DE2_115_SOPC_pll " "Info (12023): Found entity 4: DE2_115_SOPC_pll" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_jtag_uart.v 7 7 " "Info (12021): Found 7 design units, including 7 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_jtag_uart_log_module " "Info (12023): Found entity 1: DE2_115_SOPC_jtag_uart_log_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_jtag_uart_sim_scfifo_w " "Info (12023): Found entity 2: DE2_115_SOPC_jtag_uart_sim_scfifo_w" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 DE2_115_SOPC_jtag_uart_scfifo_w " "Info (12023): Found entity 3: DE2_115_SOPC_jtag_uart_scfifo_w" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 DE2_115_SOPC_jtag_uart_drom_module " "Info (12023): Found entity 4: DE2_115_SOPC_jtag_uart_drom_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 DE2_115_SOPC_jtag_uart_sim_scfifo_r " "Info (12023): Found entity 5: DE2_115_SOPC_jtag_uart_sim_scfifo_r" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 DE2_115_SOPC_jtag_uart_scfifo_r " "Info (12023): Found entity 6: DE2_115_SOPC_jtag_uart_scfifo_r" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 DE2_115_SOPC_jtag_uart " "Info (12023): Found entity 7: DE2_115_SOPC_jtag_uart" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 540 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/seg7_if.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/seg7_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_IF " "Info (12023): Found entity 1: SEG7_IF" {  } { { "DE2_115_SOPC/synthesis/submodules/SEG7_IF.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/SEG7_IF.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "TERASIC_SRAM.v(46) " "Warning (10273): Verilog HDL warning at TERASIC_SRAM.v(46): extended using \"x\" or \"z\"" {  } { { "DE2_115_SOPC/synthesis/submodules/TERASIC_SRAM.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/TERASIC_SRAM.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/terasic_sram.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/terasic_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 TERASIC_SRAM " "Info (12023): Found entity 1: TERASIC_SRAM" {  } { { "DE2_115_SOPC/synthesis/submodules/TERASIC_SRAM.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/TERASIC_SRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2_115_SOPC_lcd.v(61) " "Warning (10273): Verilog HDL warning at DE2_115_SOPC_lcd.v(61): extended using \"x\" or \"z\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_lcd.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_lcd.v" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_lcd.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_lcd " "Info (12023): Found entity 1: DE2_115_SOPC_lcd" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_lcd.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_lcd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_ledr.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_ledr.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_ledr " "Info (12023): Found entity 1: DE2_115_SOPC_ledr" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_ledr.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_ledr.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_ledg.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_ledg.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_ledg " "Info (12023): Found entity 1: DE2_115_SOPC_ledg" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_ledg.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_ledg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_sw.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_sw " "Info (12023): Found entity 1: DE2_115_SOPC_sw" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sw.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_sma_out.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_sma_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_sma_out " "Info (12023): Found entity 1: DE2_115_SOPC_sma_out" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sma_out.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sma_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_sma_in.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_sma_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_sma_in " "Info (12023): Found entity 1: DE2_115_SOPC_sma_in" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sma_in.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sma_in.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_key.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_key " "Info (12023): Found entity 1: DE2_115_SOPC_key" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_key.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_sdram.v 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_sdram_input_efifo_module " "Info (12023): Found entity 1: DE2_115_SOPC_sdram_input_efifo_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_sdram " "Info (12023): Found entity 2: DE2_115_SOPC_sdram" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2_115_SOPC_sdram_test_component.v(236) " "Warning (10273): Verilog HDL warning at DE2_115_SOPC_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram_test_component.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2_115_SOPC_sdram_test_component.v(237) " "Warning (10273): Verilog HDL warning at DE2_115_SOPC_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram_test_component.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2_115_SOPC_sdram_test_component.v(238) " "Warning (10273): Verilog HDL warning at DE2_115_SOPC_sdram_test_component.v(238): extended using \"x\" or \"z\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram_test_component.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram_test_component.v" 238 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2_115_SOPC_sdram_test_component.v(239) " "Warning (10273): Verilog HDL warning at DE2_115_SOPC_sdram_test_component.v(239): extended using \"x\" or \"z\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram_test_component.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram_test_component.v" 239 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_sdram_test_component.v 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_sdram_test_component_ram_module " "Info (12023): Found entity 1: DE2_115_SOPC_sdram_test_component_ram_module" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram_test_component.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 DE2_115_SOPC_sdram_test_component " "Info (12023): Found entity 2: DE2_115_SOPC_sdram_test_component" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram_test_component.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram_test_component.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_sopc/synthesis/submodules/de2_115_sopc_timer.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sopc/synthesis/submodules/de2_115_sopc_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SOPC_timer " "Info (12023): Found entity 1: DE2_115_SOPC_timer" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_timer.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2_115_NIOS_HOST_MOUSE_VGA.v(567) " "Warning (10273): Verilog HDL warning at DE2_115_NIOS_HOST_MOUSE_VGA.v(567): extended using \"x\" or \"z\"" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 567 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2_115_NIOS_HOST_MOUSE_VGA.v(568) " "Warning (10273): Verilog HDL warning at DE2_115_NIOS_HOST_MOUSE_VGA.v(568): extended using \"x\" or \"z\"" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 568 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_nios_host_mouse_vga.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file de2_115_nios_host_mouse_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_NIOS_HOST_MOUSE_VGA " "Info (12023): Found entity 1: DE2_115_NIOS_HOST_MOUSE_VGA" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_115_SOPC_sdram.v(316) " "Warning (10037): Verilog HDL or VHDL warning at DE2_115_SOPC_sdram.v(316): conditional expression evaluates to a constant" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_115_SOPC_sdram.v(326) " "Warning (10037): Verilog HDL or VHDL warning at DE2_115_SOPC_sdram.v(326): conditional expression evaluates to a constant" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_115_SOPC_sdram.v(336) " "Warning (10037): Verilog HDL or VHDL warning at DE2_115_SOPC_sdram.v(336): conditional expression evaluates to a constant" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_115_SOPC_sdram.v(680) " "Warning (10037): Verilog HDL or VHDL warning at DE2_115_SOPC_sdram.v(680): conditional expression evaluates to a constant" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "VGA_NIOS_CTRL.v(113) " "Critical Warning (10846): Verilog HDL Instantiation warning at VGA_NIOS_CTRL.v(113): instance has no name" {  } { { "DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" 113 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_115_SOPC_cpu.v(2008) " "Warning (10037): Verilog HDL or VHDL warning at DE2_115_SOPC_cpu.v(2008): conditional expression evaluates to a constant" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2008 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_115_SOPC_cpu.v(2010) " "Warning (10037): Verilog HDL or VHDL warning at DE2_115_SOPC_cpu.v(2010): conditional expression evaluates to a constant" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2010 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_115_SOPC_cpu.v(2166) " "Warning (10037): Verilog HDL or VHDL warning at DE2_115_SOPC_cpu.v(2166): conditional expression evaluates to a constant" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2166 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_115_SOPC_cpu.v(3085) " "Warning (10037): Verilog HDL or VHDL warning at DE2_115_SOPC_cpu.v(3085): conditional expression evaluates to a constant" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3085 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115_NIOS_HOST_MOUSE_VGA " "Info (12127): Elaborating entity \"DE2_115_NIOS_HOST_MOUSE_VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR DE2_115_NIOS_HOST_MOUSE_VGA.v(409) " "Warning (10034): Output port \"FL_ADDR\" at DE2_115_NIOS_HOST_MOUSE_VGA.v(409) has no driver" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 409 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS DE2_115_NIOS_HOST_MOUSE_VGA.v(287) " "Warning (10034): Output port \"UART_CTS\" at DE2_115_NIOS_HOST_MOUSE_VGA.v(287) has no driver" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 287 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE2_115_NIOS_HOST_MOUSE_VGA.v(290) " "Warning (10034): Output port \"UART_TXD\" at DE2_115_NIOS_HOST_MOUSE_VGA.v(290) has no driver" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 290 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE2_115_NIOS_HOST_MOUSE_VGA.v(299) " "Warning (10034): Output port \"SD_CLK\" at DE2_115_NIOS_HOST_MOUSE_VGA.v(299) has no driver" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 299 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE2_115_NIOS_HOST_MOUSE_VGA.v(318) " "Warning (10034): Output port \"AUD_DACDAT\" at DE2_115_NIOS_HOST_MOUSE_VGA.v(318) has no driver" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 318 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE2_115_NIOS_HOST_MOUSE_VGA.v(320) " "Warning (10034): Output port \"AUD_XCK\" at DE2_115_NIOS_HOST_MOUSE_VGA.v(320) has no driver" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 320 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EEP_I2C_SCLK DE2_115_NIOS_HOST_MOUSE_VGA.v(323) " "Warning (10034): Output port \"EEP_I2C_SCLK\" at DE2_115_NIOS_HOST_MOUSE_VGA.v(323) has no driver" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 323 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE2_115_NIOS_HOST_MOUSE_VGA.v(327) " "Warning (10034): Output port \"I2C_SCLK\" at DE2_115_NIOS_HOST_MOUSE_VGA.v(327) has no driver" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 327 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N DE2_115_NIOS_HOST_MOUSE_VGA.v(410) " "Warning (10034): Output port \"FL_CE_N\" at DE2_115_NIOS_HOST_MOUSE_VGA.v(410) has no driver" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 410 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N DE2_115_NIOS_HOST_MOUSE_VGA.v(412) " "Warning (10034): Output port \"FL_OE_N\" at DE2_115_NIOS_HOST_MOUSE_VGA.v(412) has no driver" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 412 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N DE2_115_NIOS_HOST_MOUSE_VGA.v(415) " "Warning (10034): Output port \"FL_WE_N\" at DE2_115_NIOS_HOST_MOUSE_VGA.v(415) has no driver" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 415 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "PS2_CLK PS2_DAT DE2_115_NIOS_HOST_MOUSE_VGA.v(294) " "Warning (10665): Bidirectional port \"PS2_DAT\" at DE2_115_NIOS_HOST_MOUSE_VGA.v(294) has a one-way connection to bidirectional port \"PS2_CLK\"" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 294 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "PS2_CLK2 PS2_DAT2 DE2_115_NIOS_HOST_MOUSE_VGA.v(296) " "Warning (10665): Bidirectional port \"PS2_DAT2\" at DE2_115_NIOS_HOST_MOUSE_VGA.v(296) has a one-way connection to bidirectional port \"PS2_CLK2\"" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 296 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC DE2_115_SOPC:DE2_115_SOPC_inst " "Info (12128): Elaborating entity \"DE2_115_SOPC\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\"" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "DE2_115_SOPC_inst" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_timer DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_timer:timer " "Info (12128): Elaborating entity \"DE2_115_SOPC_timer\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_timer:timer\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "timer" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_sdram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram " "Info (12128): Elaborating entity \"DE2_115_SOPC_sdram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "sdram" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_sdram_input_efifo_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|DE2_115_SOPC_sdram_input_efifo_module:the_DE2_115_SOPC_sdram_input_efifo_module " "Info (12128): Elaborating entity \"DE2_115_SOPC_sdram_input_efifo_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|DE2_115_SOPC_sdram_input_efifo_module:the_DE2_115_SOPC_sdram_input_efifo_module\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" "the_DE2_115_SOPC_sdram_input_efifo_module" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_key DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_key:key " "Info (12128): Elaborating entity \"DE2_115_SOPC_key\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_key:key\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "key" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_sma_in DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sma_in:sma_in " "Info (12128): Elaborating entity \"DE2_115_SOPC_sma_in\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sma_in:sma_in\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "sma_in" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_sma_out DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sma_out:sma_out " "Info (12128): Elaborating entity \"DE2_115_SOPC_sma_out\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sma_out:sma_out\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "sma_out" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_sw DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sw:sw " "Info (12128): Elaborating entity \"DE2_115_SOPC_sw\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sw:sw\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "sw" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_ledg DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_ledg:ledg " "Info (12128): Elaborating entity \"DE2_115_SOPC_ledg\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_ledg:ledg\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "ledg" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_ledr DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_ledr:ledr " "Info (12128): Elaborating entity \"DE2_115_SOPC_ledr\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_ledr:ledr\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "ledr" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_lcd DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_lcd:lcd " "Info (12128): Elaborating entity \"DE2_115_SOPC_lcd\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_lcd:lcd\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "lcd" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TERASIC_SRAM DE2_115_SOPC:DE2_115_SOPC_inst\|TERASIC_SRAM:sram " "Info (12128): Elaborating entity \"TERASIC_SRAM\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|TERASIC_SRAM:sram\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "sram" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 TERASIC_SRAM.v(46) " "Warning (10230): Verilog HDL assignment warning at TERASIC_SRAM.v(46): truncated value with size 32 to match size of target (16)" {  } { { "DE2_115_SOPC/synthesis/submodules/TERASIC_SRAM.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/TERASIC_SRAM.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_IF DE2_115_SOPC:DE2_115_SOPC_inst\|SEG7_IF:seg7 " "Info (12128): Elaborating entity \"SEG7_IF\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|SEG7_IF:seg7\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "seg7" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_jtag_uart DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart " "Info (12128): Elaborating entity \"DE2_115_SOPC_jtag_uart\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "jtag_uart" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_jtag_uart_scfifo_w DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w " "Info (12128): Elaborating entity \"DE2_115_SOPC_jtag_uart_scfifo_w\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "the_DE2_115_SOPC_jtag_uart_scfifo_w" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo " "Info (12128): Elaborating entity \"scfifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "wfifo" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo " "Info (12130): Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 186 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo " "Info (12133): Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Info (12134): Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Info (12134): Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info (12134): Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info (12134): Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info (12134): Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Info (12134): Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info (12134): Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info (12134): Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info (12134): Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 186 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Info (12023): Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Info (12128): Elaborating entity \"scfifo_jr21\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Info (12023): Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Info (12128): Elaborating entity \"a_dpfifo_q131\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Info (12023): Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Info (12128): Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Info (12023): Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Info (12128): Elaborating entity \"cntr_do7\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Info (12023): Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Info (12128): Elaborating entity \"dpram_nl21\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Info (12023): Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Info (12128): Elaborating entity \"altsyncram_r1m1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Info (12023): Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Info (12128): Elaborating entity \"cntr_1ob\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_w:the_DE2_115_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_jtag_uart_scfifo_r DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r " "Info (12128): Elaborating entity \"DE2_115_SOPC_jtag_uart_scfifo_r\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|DE2_115_SOPC_jtag_uart_scfifo_r:the_DE2_115_SOPC_jtag_uart_scfifo_r\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "the_DE2_115_SOPC_jtag_uart_scfifo_r" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic " "Info (12128): Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "DE2_115_SOPC_jtag_uart_alt_jtag_atlantic" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic " "Info (12130): Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 777 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic " "Info (12133): Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_115_SOPC_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Info (12134): Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Info (12134): Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Info (12134): Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Info (12134): Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 777 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_pll DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pll:pll " "Info (12128): Elaborating entity \"DE2_115_SOPC_pll\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pll:pll\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "pll" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_pll_stdsync_sv6 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pll:pll\|DE2_115_SOPC_pll_stdsync_sv6:stdsync2 " "Info (12128): Elaborating entity \"DE2_115_SOPC_pll_stdsync_sv6\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pll:pll\|DE2_115_SOPC_pll_stdsync_sv6:stdsync2\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" "stdsync2" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_pll_dffpipe_l2c DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pll:pll\|DE2_115_SOPC_pll_stdsync_sv6:stdsync2\|DE2_115_SOPC_pll_dffpipe_l2c:dffpipe3 " "Info (12128): Elaborating entity \"DE2_115_SOPC_pll_dffpipe_l2c\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pll:pll\|DE2_115_SOPC_pll_stdsync_sv6:stdsync2\|DE2_115_SOPC_pll_dffpipe_l2c:dffpipe3\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" "dffpipe3" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_pll_altpll_ktn2 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pll:pll\|DE2_115_SOPC_pll_altpll_ktn2:sd1 " "Info (12128): Elaborating entity \"DE2_115_SOPC_pll_altpll_ktn2\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pll:pll\|DE2_115_SOPC_pll_altpll_ktn2:sd1\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" "sd1" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_timer_stamp DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_timer_stamp:timer_stamp " "Info (12128): Elaborating entity \"DE2_115_SOPC_timer_stamp\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_timer_stamp:timer_stamp\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "timer_stamp" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_NIOS_CTRL DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg " "Info (12128): Elaborating entity \"VGA_NIOS_CTRL\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "vpg" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 VGA_NIOS_CTRL.v(140) " "Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(140): truncated value with size 16 to match size of target (4)" {  } { { "DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(141) " "Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(141): truncated value with size 16 to match size of target (10)" {  } { { "DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(142) " "Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(142): truncated value with size 16 to match size of target (10)" {  } { { "DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(143) " "Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(143): truncated value with size 16 to match size of target (10)" {  } { { "DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(144) " "Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(144): truncated value with size 16 to match size of target (10)" {  } { { "DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(145) " "Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(145): truncated value with size 16 to match size of target (10)" {  } { { "DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(146) " "Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(146): truncated value with size 16 to match size of target (10)" {  } { { "DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(147) " "Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(147): truncated value with size 16 to match size of target (10)" {  } { { "DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(148) " "Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(148): truncated value with size 16 to match size of target (10)" {  } { { "DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(149) " "Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(149): truncated value with size 16 to match size of target (10)" {  } { { "DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(150) " "Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(150): truncated value with size 16 to match size of target (10)" {  } { { "DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(151) " "Warning (10230): Verilog HDL assignment warning at VGA_NIOS_CTRL.v(151): truncated value with size 16 to match size of target (10)" {  } { { "DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dijkstra_vhdl DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110 " "Info (12128): Elaborating entity \"Dijkstra_vhdl\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\"" {  } { { "DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" "comb_110" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sub_counter_reg_reg Dijkstra_vhdl.vhd(100) " "Warning (10036): Verilog HDL or VHDL warning at Dijkstra_vhdl.vhd(100): object \"sub_counter_reg_reg\" assigned a value but never read" {  } { { "Dijkstra_vhdl.vhd" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/Dijkstra_vhdl.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter Dijkstra_vhdl.vhd(224) " "Warning (10492): VHDL Process Statement warning at Dijkstra_vhdl.vhd(224): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dijkstra_vhdl.vhd" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/Dijkstra_vhdl.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "map_init_value Dijkstra_vhdl.vhd(225) " "Warning (10492): VHDL Process Statement warning at Dijkstra_vhdl.vhd(225): signal \"map_init_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dijkstra_vhdl.vhd" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/Dijkstra_vhdl.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter Dijkstra_vhdl.vhd(231) " "Warning (10492): VHDL Process Statement warning at Dijkstra_vhdl.vhd(231): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dijkstra_vhdl.vhd" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/Dijkstra_vhdl.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "New_reg Dijkstra_vhdl.vhd(236) " "Warning (10492): VHDL Process Statement warning at Dijkstra_vhdl.vhd(236): signal \"New_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dijkstra_vhdl.vhd" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/Dijkstra_vhdl.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_vhdl DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:0:uut_1 " "Info (12128): Elaborating entity \"RAM_vhdl\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:0:uut_1\"" {  } { { "Dijkstra_vhdl.vhd" "\\RAM_PREFETCH_BLOCK:0:uut_1" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/Dijkstra_vhdl.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map_initialization_vhdl DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|map_initialization_vhdl:\\RAM_PREFETCH_BLOCK:0:uut_2 " "Info (12128): Elaborating entity \"map_initialization_vhdl\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|map_initialization_vhdl:\\RAM_PREFETCH_BLOCK:0:uut_2\"" {  } { { "Dijkstra_vhdl.vhd" "\\RAM_PREFETCH_BLOCK:0:uut_2" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/Dijkstra_vhdl.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_vhdl DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|comparator_vhdl:comp_dist_1_4 " "Info (12128): Elaborating entity \"comparator_vhdl\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|comparator_vhdl:comp_dist_1_4\"" {  } { { "Dijkstra_vhdl.vhd" "comp_dist_1_4" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/Dijkstra_vhdl.vhd" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_4_to_1_vhdl DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|comparator_4_to_1_vhdl:comp_4_to_1 " "Info (12128): Elaborating entity \"comparator_4_to_1_vhdl\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|comparator_4_to_1_vhdl:comp_4_to_1\"" {  } { { "Dijkstra_vhdl.vhd" "comp_4_to_1" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/Dijkstra_vhdl.vhd" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_1 comparator_4_to_1_vhdl.vhd(26) " "Warning (10492): VHDL Process Statement warning at comparator_4_to_1_vhdl.vhd(26): signal \"new_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparator_4_to_1_vhdl.vhd" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/comparator_4_to_1_vhdl.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_2 comparator_4_to_1_vhdl.vhd(29) " "Warning (10492): VHDL Process Statement warning at comparator_4_to_1_vhdl.vhd(29): signal \"new_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparator_4_to_1_vhdl.vhd" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/comparator_4_to_1_vhdl.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_3 comparator_4_to_1_vhdl.vhd(32) " "Warning (10492): VHDL Process Statement warning at comparator_4_to_1_vhdl.vhd(32): signal \"new_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparator_4_to_1_vhdl.vhd" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/comparator_4_to_1_vhdl.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "new_4 comparator_4_to_1_vhdl.vhd(35) " "Warning (10492): VHDL Process Statement warning at comparator_4_to_1_vhdl.vhd(35): signal \"new_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparator_4_to_1_vhdl.vhd" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/comparator_4_to_1_vhdl.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|VGA_Controller:u0 " "Info (12128): Elaborating entity \"VGA_Controller\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|VGA_Controller:u0\"" {  } { { "DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" "u0" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(90) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(90): truncated value with size 32 to match size of target (10)" {  } { { "DE2_115_SOPC/synthesis/submodules/VGA_Controller.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/VGA_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(93) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(93): truncated value with size 32 to match size of target (10)" {  } { { "DE2_115_SOPC/synthesis/submodules/VGA_Controller.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/VGA_Controller.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(96) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(96): truncated value with size 32 to match size of target (10)" {  } { { "DE2_115_SOPC/synthesis/submodules/VGA_Controller.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/VGA_Controller.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(114) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(114): truncated value with size 32 to match size of target (10)" {  } { { "DE2_115_SOPC/synthesis/submodules/VGA_Controller.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/VGA_Controller.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(115) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(115): truncated value with size 32 to match size of target (10)" {  } { { "DE2_115_SOPC/synthesis/submodules/VGA_Controller.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/VGA_Controller.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 VGA_Controller.v(116) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(116): truncated value with size 32 to match size of target (20)" {  } { { "DE2_115_SOPC/synthesis/submodules/VGA_Controller.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/VGA_Controller.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(175) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(175): truncated value with size 32 to match size of target (10)" {  } { { "DE2_115_SOPC/synthesis/submodules/VGA_Controller.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/VGA_Controller.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(201) " "Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(201): truncated value with size 32 to match size of target (10)" {  } { { "DE2_115_SOPC/synthesis/submodules/VGA_Controller.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/VGA_Controller.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_OSD_RAM DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|VGA_OSD_RAM:u1 " "Info (12128): Elaborating entity \"VGA_OSD_RAM\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|VGA_OSD_RAM:u1\"" {  } { { "DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" "u1" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Img_RAM DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|VGA_OSD_RAM:u1\|Img_RAM:u0 " "Info (12128): Elaborating entity \"Img_RAM\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|VGA_OSD_RAM:u1\|Img_RAM:u0\"" {  } { { "DE2_115_SOPC/synthesis/submodules/VGA_OSD_RAM.v" "u0" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/VGA_OSD_RAM.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\"" {  } { { "DE2_115_SOPC/synthesis/submodules/Img_RAM.v" "altsyncram_component" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/Img_RAM.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\"" {  } { { "DE2_115_SOPC/synthesis/submodules/Img_RAM.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/Img_RAM.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info (12134): Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info (12134): Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info (12134): Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ip/TERASIC_Binary_VGA_Controller/hdl/Img_DATA_115.hex " "Info (12134): Parameter \"init_file\" = \"./ip/TERASIC_Binary_VGA_Controller/hdl/Img_DATA_115.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_B " "Info (12134): Parameter \"init_file_layout\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Info (12134): Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 38400 " "Info (12134): Parameter \"numwords_b\" = \"38400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info (12134): Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Info (12134): Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info (12134): Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Info (12134): Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Info (12134): Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Info (12134): Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Info (12134): Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Info (12134): Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DE2_115_SOPC/synthesis/submodules/Img_RAM.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/Img_RAM.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_acu1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_acu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_acu1 " "Info (12023): Found entity 1: altsyncram_acu1" {  } { { "db/altsyncram_acu1.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_acu1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_acu1 DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_acu1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_acu1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_acu1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_hua.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_hua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_hua " "Info (12023): Found entity 1: decode_hua" {  } { { "db/decode_hua.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/decode_hua.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_hua DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_acu1:auto_generated\|decode_hua:decode2 " "Info (12128): Elaborating entity \"decode_hua\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_acu1:auto_generated\|decode_hua:decode2\"" {  } { { "db/altsyncram_acu1.tdf" "decode2" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_acu1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_aaa.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_aaa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_aaa " "Info (12023): Found entity 1: decode_aaa" {  } { { "db/decode_aaa.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/decode_aaa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_aaa DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_acu1:auto_generated\|decode_aaa:rden_decode_b " "Info (12128): Elaborating entity \"decode_aaa\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_acu1:auto_generated\|decode_aaa:rden_decode_b\"" {  } { { "db/altsyncram_acu1.tdf" "rden_decode_b" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_acu1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1pb.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1pb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1pb " "Info (12023): Found entity 1: mux_1pb" {  } { { "db/mux_1pb.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/mux_1pb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1pb DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_acu1:auto_generated\|mux_1pb:mux3 " "Info (12128): Elaborating entity \"mux_1pb\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_acu1:auto_generated\|mux_1pb:mux3\"" {  } { { "db/altsyncram_acu1.tdf" "mux3" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_acu1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_data DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|img_data:img_data_inst " "Info (12128): Elaborating entity \"img_data\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|img_data:img_data_inst\"" {  } { { "DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" "img_data_inst" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|img_data:img_data_inst\|altsyncram:altsyncram_component\"" {  } { { "ip/TERASIC_Binary_VGA_Controller/hdl/img_data.v" "altsyncram_component" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/ip/TERASIC_Binary_VGA_Controller/hdl/img_data.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|img_data:img_data_inst\|altsyncram:altsyncram_component\"" {  } { { "ip/TERASIC_Binary_VGA_Controller/hdl/img_data.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/ip/TERASIC_Binary_VGA_Controller/hdl/img_data.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|img_data:img_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info (12134): Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file img_data_logo1151.mif " "Info (12134): Parameter \"init_file\" = \"img_data_logo1151.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Info (12134): Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info (12134): Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Info (12134): Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Info (12134): Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info (12134): Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ip/TERASIC_Binary_VGA_Controller/hdl/img_data.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/ip/TERASIC_Binary_VGA_Controller/hdl/img_data.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1tc1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1tc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1tc1 " "Info (12023): Found entity 1: altsyncram_1tc1" {  } { { "db/altsyncram_1tc1.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_1tc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1tc1 DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_1tc1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_1tc1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_1tc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_index DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|img_index:img_index_inst " "Info (12128): Elaborating entity \"img_index\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|img_index:img_index_inst\"" {  } { { "DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" "img_index_inst" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "ip/TERASIC_Binary_VGA_Controller/hdl/img_index.v" "altsyncram_component" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/ip/TERASIC_Binary_VGA_Controller/hdl/img_index.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "ip/TERASIC_Binary_VGA_Controller/hdl/img_index.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/ip/TERASIC_Binary_VGA_Controller/hdl/img_index.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|img_index:img_index_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info (12134): Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file index_logo1151.mif " "Info (12134): Parameter \"init_file\" = \"index_logo1151.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info (12134): Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info (12134): Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Info (12134): Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info (12134): Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Info (12134): Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ip/TERASIC_Binary_VGA_Controller/hdl/img_index.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/ip/TERASIC_Binary_VGA_Controller/hdl/img_index.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gfc1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gfc1 " "Info (12023): Found entity 1: altsyncram_gfc1" {  } { { "db/altsyncram_gfc1.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_gfc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gfc1 DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_gfc1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_gfc1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_gfc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io " "Info (12128): Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "clock_crossing_io" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_avalon_mm_clock_crossing_bridge.v(175) " "Warning (10230): Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(175): truncated value with size 32 to match size of target (9)" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_avalon_mm_clock_crossing_bridge.v(177) " "Warning (10230): Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(177): truncated value with size 32 to match size of target (9)" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo " "Info (12128): Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Info (12128): Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u " "Info (12128): Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u " "Info (12130): Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u " "Info (12133): Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Info (12134): Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DE2_115_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo " "Info (12128): Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Info (12128): Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu " "Info (12128): Elaborating entity \"DE2_115_SOPC_cpu\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "cpu" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_test_bench DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_test_bench:the_DE2_115_SOPC_cpu_test_bench " "Info (12128): Elaborating entity \"DE2_115_SOPC_cpu_test_bench\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_test_bench:the_DE2_115_SOPC_cpu_test_bench\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_test_bench" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 6015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_ic_data_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_ic_data_module:DE2_115_SOPC_cpu_ic_data " "Info (12128): Elaborating entity \"DE2_115_SOPC_cpu_ic_data_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_ic_data_module:DE2_115_SOPC_cpu_ic_data\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "DE2_115_SOPC_cpu_ic_data" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_ic_data_module:DE2_115_SOPC_cpu_ic_data\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_ic_data_module:DE2_115_SOPC_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_altsyncram" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Info (12023): Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_ic_data_module:DE2_115_SOPC_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_cjd1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_ic_data_module:DE2_115_SOPC_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_ic_tag_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_ic_tag_module:DE2_115_SOPC_cpu_ic_tag " "Info (12128): Elaborating entity \"DE2_115_SOPC_cpu_ic_tag_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_ic_tag_module:DE2_115_SOPC_cpu_ic_tag\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "DE2_115_SOPC_cpu_ic_tag" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 7106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_ic_tag_module:DE2_115_SOPC_cpu_ic_tag\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_ic_tag_module:DE2_115_SOPC_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_altsyncram" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q8h1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q8h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q8h1 " "Info (12023): Found entity 1: altsyncram_q8h1" {  } { { "db/altsyncram_q8h1.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_q8h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q8h1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_ic_tag_module:DE2_115_SOPC_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_q8h1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_q8h1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_ic_tag_module:DE2_115_SOPC_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_q8h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_bht_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_bht_module:DE2_115_SOPC_cpu_bht " "Info (12128): Elaborating entity \"DE2_115_SOPC_cpu_bht_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_bht_module:DE2_115_SOPC_cpu_bht\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "DE2_115_SOPC_cpu_bht" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 7310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_bht_module:DE2_115_SOPC_cpu_bht\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_bht_module:DE2_115_SOPC_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_altsyncram" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fsg1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fsg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fsg1 " "Info (12023): Found entity 1: altsyncram_fsg1" {  } { { "db/altsyncram_fsg1.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_fsg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fsg1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_bht_module:DE2_115_SOPC_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_fsg1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_fsg1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_bht_module:DE2_115_SOPC_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_fsg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_register_bank_a_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_register_bank_a_module:DE2_115_SOPC_cpu_register_bank_a " "Info (12128): Elaborating entity \"DE2_115_SOPC_cpu_register_bank_a_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_register_bank_a_module:DE2_115_SOPC_cpu_register_bank_a\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "DE2_115_SOPC_cpu_register_bank_a" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 7456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_register_bank_a_module:DE2_115_SOPC_cpu_register_bank_a\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_register_bank_a_module:DE2_115_SOPC_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_altsyncram" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fag1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fag1 " "Info (12023): Found entity 1: altsyncram_fag1" {  } { { "db/altsyncram_fag1.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_fag1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fag1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_register_bank_a_module:DE2_115_SOPC_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fag1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_fag1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_register_bank_a_module:DE2_115_SOPC_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_register_bank_b_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_register_bank_b_module:DE2_115_SOPC_cpu_register_bank_b " "Info (12128): Elaborating entity \"DE2_115_SOPC_cpu_register_bank_b_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_register_bank_b_module:DE2_115_SOPC_cpu_register_bank_b\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "DE2_115_SOPC_cpu_register_bank_b" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 7477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_register_bank_b_module:DE2_115_SOPC_cpu_register_bank_b\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_register_bank_b_module:DE2_115_SOPC_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_altsyncram" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gag1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gag1 " "Info (12023): Found entity 1: altsyncram_gag1" {  } { { "db/altsyncram_gag1.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_gag1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gag1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_register_bank_b_module:DE2_115_SOPC_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_gag1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_gag1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_register_bank_b_module:DE2_115_SOPC_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_gag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_dc_tag_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_dc_tag_module:DE2_115_SOPC_cpu_dc_tag " "Info (12128): Elaborating entity \"DE2_115_SOPC_cpu_dc_tag_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_dc_tag_module:DE2_115_SOPC_cpu_dc_tag\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "DE2_115_SOPC_cpu_dc_tag" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 7910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_dc_tag_module:DE2_115_SOPC_cpu_dc_tag\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_dc_tag_module:DE2_115_SOPC_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_altsyncram" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fhg1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fhg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fhg1 " "Info (12023): Found entity 1: altsyncram_fhg1" {  } { { "db/altsyncram_fhg1.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_fhg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fhg1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_dc_tag_module:DE2_115_SOPC_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_fhg1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_fhg1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_dc_tag_module:DE2_115_SOPC_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_fhg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_dc_data_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_dc_data_module:DE2_115_SOPC_cpu_dc_data " "Info (12128): Elaborating entity \"DE2_115_SOPC_cpu_dc_data_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_dc_data_module:DE2_115_SOPC_cpu_dc_data\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "DE2_115_SOPC_cpu_dc_data" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 7964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_dc_data_module:DE2_115_SOPC_cpu_dc_data\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_dc_data_module:DE2_115_SOPC_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_altsyncram" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Info (12023): Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_dc_data_module:DE2_115_SOPC_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_kdf1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_dc_data_module:DE2_115_SOPC_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_dc_victim_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_dc_victim_module:DE2_115_SOPC_cpu_dc_victim " "Info (12128): Elaborating entity \"DE2_115_SOPC_cpu_dc_victim_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_dc_victim_module:DE2_115_SOPC_cpu_dc_victim\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "DE2_115_SOPC_cpu_dc_victim" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 7980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_dc_victim_module:DE2_115_SOPC_cpu_dc_victim\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_dc_victim_module:DE2_115_SOPC_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_altsyncram" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Info (12023): Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_dc_victim_module:DE2_115_SOPC_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_r3d1\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_dc_victim_module:DE2_115_SOPC_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_mult_cell DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell " "Info (12128): Elaborating entity \"DE2_115_SOPC_cpu_mult_cell\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_mult_cell" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 9857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altmult_add:the_altmult_add_part_1 " "Info (12128): Elaborating entity \"altmult_add\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_mult_cell.v" "the_altmult_add_part_1" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_mgr2.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_mgr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_mgr2 " "Info (12023): Found entity 1: mult_add_mgr2" {  } { { "db/mult_add_mgr2.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/mult_add_mgr2.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_mgr2 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated " "Info (12128): Elaborating entity \"mult_add_mgr2\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_ks81.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_ks81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_ks81 " "Info (12023): Found entity 1: ded_mult_ks81" {  } { { "db/ded_mult_ks81.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/ded_mult_ks81.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_ks81 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1 " "Info (12128): Elaborating entity \"ded_mult_ks81\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1\"" {  } { { "db/mult_add_mgr2.tdf" "ded_mult1" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/mult_add_mgr2.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_93c.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_93c " "Info (12023): Found entity 1: dffpipe_93c" {  } { { "db/dffpipe_93c.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/dffpipe_93c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_93c DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1\|dffpipe_93c:pre_result " "Info (12128): Elaborating entity \"dffpipe_93c\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1\|dffpipe_93c:pre_result\"" {  } { { "db/ded_mult_ks81.tdf" "pre_result" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/ded_mult_ks81.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altmult_add:the_altmult_add_part_2 " "Info (12128): Elaborating entity \"altmult_add\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_mult_cell.v" "the_altmult_add_part_2" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_mult_cell.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_ogr2.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_ogr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_ogr2 " "Info (12023): Found entity 1: mult_add_ogr2" {  } { { "db/mult_add_ogr2.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/mult_add_ogr2.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_ogr2 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_ogr2:auto_generated " "Info (12128): Elaborating entity \"mult_add_ogr2\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_mult_cell:the_DE2_115_SOPC_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_ogr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_oci DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci " "Info (12128): Elaborating entity \"DE2_115_SOPC_cpu_nios2_oci\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_nios2_oci" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 10097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_oci_debug DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_nios2_oci_debug " "Info (12128): Elaborating entity \"DE2_115_SOPC_cpu_nios2_oci_debug\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_nios2_oci_debug\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_nios2_oci_debug" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_ocimem DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_nios2_ocimem " "Info (12128): Elaborating entity \"DE2_115_SOPC_cpu_nios2_ocimem\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_nios2_ocimem\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_nios2_ocimem" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_ociram_lpm_dram_bdp_component_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_ociram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_ociram_lpm_dram_bdp_component " "Info (12128): Elaborating entity \"DE2_115_SOPC_cpu_ociram_lpm_dram_bdp_component_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_ociram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_ociram_lpm_dram_bdp_component\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "DE2_115_SOPC_cpu_ociram_lpm_dram_bdp_component" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_ociram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_ociram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_altsyncram" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j882.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j882.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j882 " "Info (12023): Found entity 1: altsyncram_j882" {  } { { "db/altsyncram_j882.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_j882.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j882 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_ociram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_j882:auto_generated " "Info (12128): Elaborating entity \"altsyncram_j882\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_nios2_ocimem\|DE2_115_SOPC_cpu_ociram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_j882:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_avalon_reg DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_nios2_avalon_reg " "Info (12128): Elaborating entity \"DE2_115_SOPC_cpu_nios2_avalon_reg\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_avalon_reg:the_DE2_115_SOPC_cpu_nios2_avalon_reg\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_nios2_avalon_reg" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_oci_break DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_break:the_DE2_115_SOPC_cpu_nios2_oci_break " "Info (12128): Elaborating entity \"DE2_115_SOPC_cpu_nios2_oci_break\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_break:the_DE2_115_SOPC_cpu_nios2_oci_break\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_nios2_oci_break" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_oci_xbrk DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_xbrk:the_DE2_115_SOPC_cpu_nios2_oci_xbrk " "Info (12128): Elaborating entity \"DE2_115_SOPC_cpu_nios2_oci_xbrk\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_xbrk:the_DE2_115_SOPC_cpu_nios2_oci_xbrk\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_nios2_oci_xbrk" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_oci_dbrk DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_dbrk:the_DE2_115_SOPC_cpu_nios2_oci_dbrk " "Info (12128): Elaborating entity \"DE2_115_SOPC_cpu_nios2_oci_dbrk\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_dbrk:the_DE2_115_SOPC_cpu_nios2_oci_dbrk\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_nios2_oci_dbrk" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_oci_itrace DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace " "Info (12128): Elaborating entity \"DE2_115_SOPC_cpu_nios2_oci_itrace\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_nios2_oci_itrace" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_oci_dtrace DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_dtrace:the_DE2_115_SOPC_cpu_nios2_oci_dtrace " "Info (12128): Elaborating entity \"DE2_115_SOPC_cpu_nios2_oci_dtrace\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_dtrace:the_DE2_115_SOPC_cpu_nios2_oci_dtrace\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_nios2_oci_dtrace" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_oci_td_mode DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_dtrace:the_DE2_115_SOPC_cpu_nios2_oci_dtrace\|DE2_115_SOPC_cpu_nios2_oci_td_mode:DE2_115_SOPC_cpu_nios2_oci_trc_ctrl_td_mode " "Info (12128): Elaborating entity \"DE2_115_SOPC_cpu_nios2_oci_td_mode\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_dtrace:the_DE2_115_SOPC_cpu_nios2_oci_dtrace\|DE2_115_SOPC_cpu_nios2_oci_td_mode:DE2_115_SOPC_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "DE2_115_SOPC_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_oci_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_nios2_oci_fifo " "Info (12128): Elaborating entity \"DE2_115_SOPC_cpu_nios2_oci_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_nios2_oci_fifo\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_nios2_oci_fifo" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_oci_compute_tm_count DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_nios2_oci_fifo\|DE2_115_SOPC_cpu_nios2_oci_compute_tm_count:DE2_115_SOPC_cpu_nios2_oci_compute_tm_count_tm_count " "Info (12128): Elaborating entity \"DE2_115_SOPC_cpu_nios2_oci_compute_tm_count\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_nios2_oci_fifo\|DE2_115_SOPC_cpu_nios2_oci_compute_tm_count:DE2_115_SOPC_cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "DE2_115_SOPC_cpu_nios2_oci_compute_tm_count_tm_count" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_oci_fifowp_inc DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_nios2_oci_fifo\|DE2_115_SOPC_cpu_nios2_oci_fifowp_inc:DE2_115_SOPC_cpu_nios2_oci_fifowp_inc_fifowp " "Info (12128): Elaborating entity \"DE2_115_SOPC_cpu_nios2_oci_fifowp_inc\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_nios2_oci_fifo\|DE2_115_SOPC_cpu_nios2_oci_fifowp_inc:DE2_115_SOPC_cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "DE2_115_SOPC_cpu_nios2_oci_fifowp_inc_fifowp" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_oci_fifocount_inc DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_nios2_oci_fifo\|DE2_115_SOPC_cpu_nios2_oci_fifocount_inc:DE2_115_SOPC_cpu_nios2_oci_fifocount_inc_fifocount " "Info (12128): Elaborating entity \"DE2_115_SOPC_cpu_nios2_oci_fifocount_inc\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_nios2_oci_fifo\|DE2_115_SOPC_cpu_nios2_oci_fifocount_inc:DE2_115_SOPC_cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "DE2_115_SOPC_cpu_nios2_oci_fifocount_inc_fifocount" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_oci_test_bench DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_nios2_oci_fifo\|DE2_115_SOPC_cpu_oci_test_bench:the_DE2_115_SOPC_cpu_oci_test_bench " "Info (12128): Elaborating entity \"DE2_115_SOPC_cpu_oci_test_bench\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_fifo:the_DE2_115_SOPC_cpu_nios2_oci_fifo\|DE2_115_SOPC_cpu_oci_test_bench:the_DE2_115_SOPC_cpu_oci_test_bench\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_oci_test_bench" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_oci_pib DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_pib:the_DE2_115_SOPC_cpu_nios2_oci_pib " "Info (12128): Elaborating entity \"DE2_115_SOPC_cpu_nios2_oci_pib\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_pib:the_DE2_115_SOPC_cpu_nios2_oci_pib\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_nios2_oci_pib" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_nios2_oci_im DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im " "Info (12128): Elaborating entity \"DE2_115_SOPC_cpu_nios2_oci_im\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_nios2_oci_im" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component " "Info (12128): Elaborating entity \"DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_altsyncram" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0a02.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0a02 " "Info (12023): Found entity 1: altsyncram_0a02" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_0a02.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0a02 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated " "Info (12128): Elaborating entity \"altsyncram_0a02\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_jtag_debug_module_wrapper DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper " "Info (12128): Elaborating entity \"DE2_115_SOPC_cpu_jtag_debug_module_wrapper\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_jtag_debug_module_tck DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\|DE2_115_SOPC_cpu_jtag_debug_module_tck:the_DE2_115_SOPC_cpu_jtag_debug_module_tck " "Info (12128): Elaborating entity \"DE2_115_SOPC_cpu_jtag_debug_module_tck\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\|DE2_115_SOPC_cpu_jtag_debug_module_tck:the_DE2_115_SOPC_cpu_jtag_debug_module_tck\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_jtag_debug_module_wrapper.v" "the_DE2_115_SOPC_cpu_jtag_debug_module_tck" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\|DE2_115_SOPC_cpu_jtag_debug_module_tck:the_DE2_115_SOPC_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info (12128): Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\|DE2_115_SOPC_cpu_jtag_debug_module_tck:the_DE2_115_SOPC_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_jtag_debug_module_tck.v" "the_altera_std_synchronizer" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cpu_jtag_debug_module_sysclk DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\|DE2_115_SOPC_cpu_jtag_debug_module_sysclk:the_DE2_115_SOPC_cpu_jtag_debug_module_sysclk " "Info (12128): Elaborating entity \"DE2_115_SOPC_cpu_jtag_debug_module_sysclk\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\|DE2_115_SOPC_cpu_jtag_debug_module_sysclk:the_DE2_115_SOPC_cpu_jtag_debug_module_sysclk\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_jtag_debug_module_wrapper.v" "the_DE2_115_SOPC_cpu_jtag_debug_module_sysclk" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_jtag_debug_module_phy " "Info (12128): Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_jtag_debug_module_phy\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_jtag_debug_module_wrapper.v" "DE2_115_SOPC_cpu_jtag_debug_module_phy" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Info (12128): Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE2_115_SOPC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_sysid DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sysid:sysid " "Info (12128): Elaborating entity \"DE2_115_SOPC_sysid\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sysid:sysid\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "sysid" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CY7C67200_IF DE2_115_SOPC:DE2_115_SOPC_inst\|CY7C67200_IF:cy7c67200_if_0 " "Info (12128): Elaborating entity \"CY7C67200_IF\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|CY7C67200_IF:cy7c67200_if_0\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "cy7c67200_if_0" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_master_translator:cpu_instruction_master_translator " "Info (12128): Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "cpu_instruction_master_translator" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_master_translator:cpu_data_master_translator " "Info (12128): Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "cpu_data_master_translator" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Info (12128): Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "cpu_jtag_debug_module_translator" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_translator:sdram_s1_translator " "Info (12128): Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "sdram_s1_translator" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_translator:sram_avalon_slave_translator " "Info (12128): Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_translator:sram_avalon_slave_translator\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "sram_avalon_slave_translator" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_translator:sma_in_s1_translator " "Info (12128): Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_translator:sma_in_s1_translator\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "sma_in_s1_translator" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Info (12128): Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 2100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_translator:pll_pll_slave_translator " "Info (12128): Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_translator:pll_pll_slave_translator\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "pll_pll_slave_translator" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 2158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_translator:timer_stamp_s1_translator " "Info (12128): Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_translator:timer_stamp_s1_translator\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "timer_stamp_s1_translator" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 2216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_translator:clock_crossing_io_s0_translator " "Info (12128): Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_translator:clock_crossing_io_s0_translator\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "clock_crossing_io_s0_translator" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_master_translator:clock_crossing_io_m0_translator " "Info (12128): Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_master_translator:clock_crossing_io_m0_translator\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "clock_crossing_io_m0_translator" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 2386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_translator:sysid_control_slave_translator " "Info (12128): Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "sysid_control_slave_translator" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 2444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_translator:key_s1_translator " "Info (12128): Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_translator:key_s1_translator\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "key_s1_translator" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 2502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_translator:lcd_control_slave_translator " "Info (12128): Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_translator:lcd_control_slave_translator\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "lcd_control_slave_translator" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 2734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_translator:seg7_avalon_slave_translator " "Info (12128): Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_translator:seg7_avalon_slave_translator\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "seg7_avalon_slave_translator" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 2792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_translator:vpg_s1_translator " "Info (12128): Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_translator:vpg_s1_translator\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "vpg_s1_translator" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 2850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator " "Info (12128): Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_translator:cy7c67200_if_0_hpi_translator\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "cy7c67200_if_0_hpi_translator" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sma_out_s1_translator_avalon_universal_slave_0_agent " "Info (12128): Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sma_out_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "sma_out_s1_translator_avalon_universal_slave_0_agent" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 2980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sma_out_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Info (12128): Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sma_out_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sma_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Info (12128): Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sma_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "sma_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 3021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Info (12128): Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "pll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 3175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Info (12128): Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 3514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent " "Info (12128): Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "sram_avalon_slave_translator_avalon_universal_slave_0_agent" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 3853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Info (12128): Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Info (12128): Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 3894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Info (12128): Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 3950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Info (12128): Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 4176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Info (12128): Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 4232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:cy7c67200_if_0_hpi_translator_avalon_universal_slave_0_agent " "Info (12128): Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:cy7c67200_if_0_hpi_translator_avalon_universal_slave_0_agent\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "cy7c67200_if_0_hpi_translator_avalon_universal_slave_0_agent" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 4304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:cy7c67200_if_0_hpi_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Info (12128): Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:cy7c67200_if_0_hpi_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_translator_avalon_universal_slave_0_agent_rsp_fifo " "Info (12128): Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "cy7c67200_if_0_hpi_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 4345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_master_agent:clock_crossing_io_m0_translator_avalon_universal_master_0_agent " "Info (12128): Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_master_agent:clock_crossing_io_m0_translator_avalon_universal_master_0_agent\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "clock_crossing_io_m0_translator_avalon_universal_master_0_agent" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 5120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_addr_router DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_addr_router:addr_router " "Info (12128): Elaborating entity \"DE2_115_SOPC_addr_router\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_addr_router:addr_router\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "addr_router" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 5362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_addr_router_default_decode DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_addr_router:addr_router\|DE2_115_SOPC_addr_router_default_decode:the_default_decode " "Info (12128): Elaborating entity \"DE2_115_SOPC_addr_router_default_decode\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_addr_router:addr_router\|DE2_115_SOPC_addr_router_default_decode:the_default_decode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_addr_router.sv" "the_default_decode" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_addr_router.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_addr_router_001 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_addr_router_001:addr_router_001 " "Info (12128): Elaborating entity \"DE2_115_SOPC_addr_router_001\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_addr_router_001:addr_router_001\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "addr_router_001" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 5378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_addr_router_001_default_decode DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_addr_router_001:addr_router_001\|DE2_115_SOPC_addr_router_001_default_decode:the_default_decode " "Info (12128): Elaborating entity \"DE2_115_SOPC_addr_router_001_default_decode\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_addr_router_001:addr_router_001\|DE2_115_SOPC_addr_router_001_default_decode:the_default_decode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_addr_router_001.sv" "the_default_decode" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_addr_router_001.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_id_router DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_id_router:id_router " "Info (12128): Elaborating entity \"DE2_115_SOPC_id_router\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_id_router:id_router\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "id_router" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 5394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_id_router_default_decode DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_id_router:id_router\|DE2_115_SOPC_id_router_default_decode:the_default_decode " "Info (12128): Elaborating entity \"DE2_115_SOPC_id_router_default_decode\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_id_router:id_router\|DE2_115_SOPC_id_router_default_decode:the_default_decode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_id_router.sv" "the_default_decode" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_id_router.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_id_router_002 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_id_router_002:id_router_002 " "Info (12128): Elaborating entity \"DE2_115_SOPC_id_router_002\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_id_router_002:id_router_002\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "id_router_002" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 5426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_id_router_002_default_decode DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_id_router_002:id_router_002\|DE2_115_SOPC_id_router_002_default_decode:the_default_decode " "Info (12128): Elaborating entity \"DE2_115_SOPC_id_router_002_default_decode\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_id_router_002:id_router_002\|DE2_115_SOPC_id_router_002_default_decode:the_default_decode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_id_router_002.sv" "the_default_decode" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_id_router_002.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_id_router_003 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_id_router_003:id_router_003 " "Info (12128): Elaborating entity \"DE2_115_SOPC_id_router_003\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_id_router_003:id_router_003\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "id_router_003" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 5442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_id_router_003_default_decode DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_id_router_003:id_router_003\|DE2_115_SOPC_id_router_003_default_decode:the_default_decode " "Info (12128): Elaborating entity \"DE2_115_SOPC_id_router_003_default_decode\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_id_router_003:id_router_003\|DE2_115_SOPC_id_router_003_default_decode:the_default_decode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_id_router_003.sv" "the_default_decode" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_id_router_003.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_addr_router_002 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_addr_router_002:addr_router_002 " "Info (12128): Elaborating entity \"DE2_115_SOPC_addr_router_002\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_addr_router_002:addr_router_002\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "addr_router_002" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 5554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_addr_router_002_default_decode DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_addr_router_002:addr_router_002\|DE2_115_SOPC_addr_router_002_default_decode:the_default_decode " "Info (12128): Elaborating entity \"DE2_115_SOPC_addr_router_002_default_decode\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_addr_router_002:addr_router_002\|DE2_115_SOPC_addr_router_002_default_decode:the_default_decode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_addr_router_002.sv" "the_default_decode" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_addr_router_002.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_id_router_010 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_id_router_010:id_router_010 " "Info (12128): Elaborating entity \"DE2_115_SOPC_id_router_010\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_id_router_010:id_router_010\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "id_router_010" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 5570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_id_router_010_default_decode DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_id_router_010:id_router_010\|DE2_115_SOPC_id_router_010_default_decode:the_default_decode " "Info (12128): Elaborating entity \"DE2_115_SOPC_id_router_010_default_decode\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_id_router_010:id_router_010\|DE2_115_SOPC_id_router_010_default_decode:the_default_decode\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_id_router_010.sv" "the_default_decode" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_id_router_010.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_traffic_limiter:limiter " "Info (12128): Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_traffic_limiter:limiter\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "limiter" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 5741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_traffic_limiter:limiter_001 " "Info (12128): Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_traffic_limiter:limiter_001\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "limiter_001" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 5784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_traffic_limiter:limiter_002 " "Info (12128): Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_traffic_limiter:limiter_002\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "limiter_002" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 5827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter " "Info (12128): Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "burst_adapter" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 5864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Info (12128): Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE2_115_SOPC:DE2_115_SOPC_inst\|altera_reset_controller:rst_controller " "Info (12128): Elaborating entity \"altera_reset_controller\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_reset_controller:rst_controller\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "rst_controller" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 5889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE2_115_SOPC:DE2_115_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Info (12128): Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cmd_xbar_demux DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cmd_xbar_demux:cmd_xbar_demux " "Info (12128): Elaborating entity \"DE2_115_SOPC_cmd_xbar_demux\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "cmd_xbar_demux" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 5968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cmd_xbar_demux_001 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Info (12128): Elaborating entity \"DE2_115_SOPC_cmd_xbar_demux_001\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "cmd_xbar_demux_001" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 6039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cmd_xbar_mux DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cmd_xbar_mux:cmd_xbar_mux " "Info (12128): Elaborating entity \"DE2_115_SOPC_cmd_xbar_mux\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "cmd_xbar_mux" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 6062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Info (12128): Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cmd_xbar_mux.sv" "arb" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cmd_xbar_mux.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Info (12128): Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_rsp_xbar_demux DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rsp_xbar_demux:rsp_xbar_demux " "Info (12128): Elaborating entity \"DE2_115_SOPC_rsp_xbar_demux\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "rsp_xbar_demux" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 6131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_rsp_xbar_demux_003 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Info (12128): Elaborating entity \"DE2_115_SOPC_rsp_xbar_demux_003\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "rsp_xbar_demux_003" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 6194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_rsp_xbar_mux DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rsp_xbar_mux:rsp_xbar_mux " "Info (12128): Elaborating entity \"DE2_115_SOPC_rsp_xbar_mux\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "rsp_xbar_mux" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 6325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Info (12128): Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rsp_xbar_mux.sv" "arb" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rsp_xbar_mux.sv" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Info (12128): Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_rsp_xbar_mux_001 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Info (12128): Elaborating entity \"DE2_115_SOPC_rsp_xbar_mux_001\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "rsp_xbar_mux_001" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 6396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Info (12128): Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rsp_xbar_mux_001.sv" "arb" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rsp_xbar_mux_001.sv" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Info (12128): Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_cmd_xbar_demux_002 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Info (12128): Elaborating entity \"DE2_115_SOPC_cmd_xbar_demux_002\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "cmd_xbar_demux_002" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 6461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_rsp_xbar_demux_010 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rsp_xbar_demux_010:rsp_xbar_demux_010 " "Info (12128): Elaborating entity \"DE2_115_SOPC_rsp_xbar_demux_010\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rsp_xbar_demux_010:rsp_xbar_demux_010\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "rsp_xbar_demux_010" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 6478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_rsp_xbar_mux_002 DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rsp_xbar_mux_002:rsp_xbar_mux_002 " "Info (12128): Elaborating entity \"DE2_115_SOPC_rsp_xbar_mux_002\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rsp_xbar_mux_002:rsp_xbar_mux_002\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "rsp_xbar_mux_002" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 6679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb " "Info (12128): Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rsp_xbar_mux_002.sv" "arb" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_rsp_xbar_mux_002.sv" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Info (12128): Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_width_adapter:width_adapter " "Info (12128): Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_width_adapter:width_adapter\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "width_adapter" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 6721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_width_adapter:width_adapter_001 " "Info (12128): Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "width_adapter_001" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 6763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_st_handshake_clock_crosser:crosser " "Info (12128): Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "crosser" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 6797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Info (12128): Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_st_handshake_clock_crosser:crosser_004 " "Info (12128): Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_st_handshake_clock_crosser:crosser_004\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "crosser_004" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 6933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer " "Info (12128): Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_st_handshake_clock_crosser:crosser_004\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_115_SOPC_irq_mapper DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_irq_mapper:irq_mapper " "Info (12128): Elaborating entity \"DE2_115_SOPC_irq_mapper\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_irq_mapper:irq_mapper\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "irq_mapper" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 6979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser DE2_115_SOPC:DE2_115_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer " "Info (12128): Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "irq_synchronizer" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 6990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle DE2_115_SOPC:DE2_115_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Info (12128): Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Info (12130): Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "DE2_115_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Info (12133): Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Info (12134): Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Info (12134): Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DE2_115_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE2_115_SOPC:DE2_115_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Info (12128): Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u DE2_115_SOPC:DE2_115_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Info (12131): Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component 17 7 " "Warning (12020): Port \"address_b\" on the entity instantiation of \"DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3145 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_DE2_115_SOPC_cpu_nios2_oci_itrace 38 16 " "Warning (12020): Port \"jdo\" on the entity instantiation of \"the_DE2_115_SOPC_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "the_DE2_115_SOPC_cpu_nios2_oci_itrace" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3548 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning (14284): Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning (14285): Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_0a02.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2984 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3145 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3613 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 10097 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1618 0 0 } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_0a02.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2984 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3145 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3613 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 10097 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1618 0 0 } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_0a02.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2984 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3145 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3613 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 10097 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1618 0 0 } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_0a02.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2984 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3145 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3613 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 10097 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1618 0 0 } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_0a02.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2984 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3145 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3613 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 10097 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1618 0 0 } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_0a02.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2984 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3145 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3613 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 10097 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1618 0 0 } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_0a02.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2984 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3145 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3613 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 10097 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1618 0 0 } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_0a02.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2984 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3145 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3613 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 10097 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1618 0 0 } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\] " "Warning (14320): Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_0a02.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2984 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3145 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3613 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 10097 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1618 0 0 } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\] " "Warning (14320): Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_0a02.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2984 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3145 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3613 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 10097 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1618 0 0 } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\] " "Warning (14320): Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_0a02.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2984 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3145 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3613 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 10097 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1618 0 0 } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\] " "Warning (14320): Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_0a02.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2984 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3145 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3613 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 10097 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1618 0 0 } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\] " "Warning (14320): Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_0a02.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2984 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3145 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3613 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 10097 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1618 0 0 } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\] " "Warning (14320): Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_0a02.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2984 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3145 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3613 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 10097 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1618 0 0 } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\] " "Warning (14320): Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_0a02.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2984 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3145 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3613 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 10097 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1618 0 0 } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\] " "Warning (14320): Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_0a02.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2984 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3145 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3613 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 10097 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1618 0 0 } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\] " "Warning (14320): Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_0a02.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2984 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3145 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3613 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 10097 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1618 0 0 } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\] " "Warning (14320): Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_0a02.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2984 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3145 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3613 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 10097 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1618 0 0 } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\] " "Warning (14320): Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_0a02.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2984 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3145 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3613 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 10097 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1618 0 0 } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\] " "Warning (14320): Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_0a02.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2984 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3145 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3613 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 10097 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1618 0 0 } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\] " "Warning (14320): Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_0a02.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2984 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3145 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3613 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 10097 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1618 0 0 } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\] " "Warning (14320): Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_0a02.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2984 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3145 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3613 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 10097 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1618 0 0 } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\] " "Warning (14320): Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_0a02.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2984 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3145 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3613 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 10097 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1618 0 0 } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\] " "Warning (14320): Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_0a02.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2984 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3145 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3613 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 10097 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1618 0 0 } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\] " "Warning (14320): Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_0a02.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2984 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3145 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3613 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 10097 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1618 0 0 } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\] " "Warning (14320): Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_0a02.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2984 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3145 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3613 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 10097 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1618 0 0 } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\] " "Warning (14320): Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_0a02.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2984 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3145 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3613 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 10097 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1618 0 0 } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\] " "Warning (14320): Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_0a02.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2984 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3145 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3613 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 10097 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1618 0 0 } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\] " "Warning (14320): Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_0a02.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2984 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3145 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3613 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 10097 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1618 0 0 } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\] " "Warning (14320): Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_0a02.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2984 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3145 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3613 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 10097 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1618 0 0 } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\] " "Warning (14320): Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_0a02.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2984 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3145 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3613 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 10097 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1618 0 0 } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\] " "Warning (14320): Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_0a02.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2984 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3145 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3613 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 10097 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1618 0 0 } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\] " "Warning (14320): Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_0a02.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2984 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3145 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3613 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 10097 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1618 0 0 } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\] " "Warning (14320): Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_0a02.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2984 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3145 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3613 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 10097 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1618 0 0 } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\] " "Warning (14320): Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_0a02.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2984 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3145 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3613 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 10097 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1618 0 0 } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\] " "Warning (14320): Synthesized away node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component_module:DE2_115_SOPC_cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_0a02.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 2984 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3145 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 3613 0 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 10097 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1618 0 0 } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Warning (276027): Inferred dual-clock RAM node \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "" 0 -1}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Warning (276027): Inferred dual-clock RAM node \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "18 " "Info (19000): Inferred 18 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Info (276029): Inferred altsyncram megafunction from the following design logic: \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info (286033): Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 40 " "Info (286033): Parameter WIDTH_A set to 40" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Info (286033): Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Info (286033): Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 40 " "Info (286033): Parameter WIDTH_B set to 40" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Info (286033): Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Info (286033): Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info (286033): Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info (286033): Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info (286033): Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Info (286033): Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info (286033): Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info (286033): Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Info (276029): Inferred altsyncram megafunction from the following design logic: \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info (286033): Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Info (286033): Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Info (286033): Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Info (286033): Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Info (286033): Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Info (286033): Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Info (286033): Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info (286033): Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info (286033): Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info (286033): Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Info (286033): Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info (286033): Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info (286033): Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:15:uut_1\|mem_rtl_0 " "Info (276029): Inferred altsyncram megafunction from the following design logic: \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:15:uut_1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info (286033): Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Info (286033): Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Info (286033): Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Info (286033): Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Info (286033): Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Info (286033): Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Info (286033): Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info (286033): Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info (286033): Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info (286033): Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info (286033): Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info (286033): Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info (286033): Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:14:uut_1\|mem_rtl_0 " "Info (276029): Inferred altsyncram megafunction from the following design logic: \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:14:uut_1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info (286033): Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Info (286033): Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Info (286033): Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Info (286033): Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Info (286033): Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Info (286033): Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Info (286033): Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info (286033): Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info (286033): Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info (286033): Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info (286033): Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info (286033): Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info (286033): Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:13:uut_1\|mem_rtl_0 " "Info (276029): Inferred altsyncram megafunction from the following design logic: \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:13:uut_1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info (286033): Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Info (286033): Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Info (286033): Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Info (286033): Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Info (286033): Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Info (286033): Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Info (286033): Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info (286033): Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info (286033): Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info (286033): Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info (286033): Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info (286033): Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info (286033): Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:12:uut_1\|mem_rtl_0 " "Info (276029): Inferred altsyncram megafunction from the following design logic: \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:12:uut_1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info (286033): Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Info (286033): Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Info (286033): Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Info (286033): Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Info (286033): Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Info (286033): Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Info (286033): Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info (286033): Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info (286033): Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info (286033): Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info (286033): Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info (286033): Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info (286033): Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:11:uut_1\|mem_rtl_0 " "Info (276029): Inferred altsyncram megafunction from the following design logic: \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:11:uut_1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info (286033): Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Info (286033): Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Info (286033): Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Info (286033): Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Info (286033): Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Info (286033): Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Info (286033): Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info (286033): Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info (286033): Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info (286033): Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info (286033): Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info (286033): Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info (286033): Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:10:uut_1\|mem_rtl_0 " "Info (276029): Inferred altsyncram megafunction from the following design logic: \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:10:uut_1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info (286033): Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Info (286033): Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Info (286033): Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Info (286033): Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Info (286033): Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Info (286033): Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Info (286033): Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info (286033): Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info (286033): Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info (286033): Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info (286033): Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info (286033): Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info (286033): Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:9:uut_1\|mem_rtl_0 " "Info (276029): Inferred altsyncram megafunction from the following design logic: \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:9:uut_1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info (286033): Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Info (286033): Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Info (286033): Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Info (286033): Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Info (286033): Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Info (286033): Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Info (286033): Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info (286033): Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info (286033): Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info (286033): Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info (286033): Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info (286033): Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info (286033): Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:8:uut_1\|mem_rtl_0 " "Info (276029): Inferred altsyncram megafunction from the following design logic: \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:8:uut_1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info (286033): Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Info (286033): Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Info (286033): Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Info (286033): Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Info (286033): Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Info (286033): Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Info (286033): Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info (286033): Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info (286033): Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info (286033): Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info (286033): Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info (286033): Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info (286033): Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:7:uut_1\|mem_rtl_0 " "Info (276029): Inferred altsyncram megafunction from the following design logic: \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:7:uut_1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info (286033): Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Info (286033): Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Info (286033): Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Info (286033): Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Info (286033): Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Info (286033): Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Info (286033): Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info (286033): Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info (286033): Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info (286033): Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info (286033): Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info (286033): Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info (286033): Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:6:uut_1\|mem_rtl_0 " "Info (276029): Inferred altsyncram megafunction from the following design logic: \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:6:uut_1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info (286033): Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Info (286033): Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Info (286033): Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Info (286033): Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Info (286033): Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Info (286033): Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Info (286033): Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info (286033): Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info (286033): Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info (286033): Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info (286033): Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info (286033): Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info (286033): Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:5:uut_1\|mem_rtl_0 " "Info (276029): Inferred altsyncram megafunction from the following design logic: \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:5:uut_1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info (286033): Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Info (286033): Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Info (286033): Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Info (286033): Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Info (286033): Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Info (286033): Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Info (286033): Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info (286033): Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info (286033): Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info (286033): Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info (286033): Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info (286033): Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info (286033): Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:4:uut_1\|mem_rtl_0 " "Info (276029): Inferred altsyncram megafunction from the following design logic: \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:4:uut_1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info (286033): Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Info (286033): Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Info (286033): Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Info (286033): Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Info (286033): Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Info (286033): Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Info (286033): Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info (286033): Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info (286033): Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info (286033): Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info (286033): Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info (286033): Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info (286033): Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:3:uut_1\|mem_rtl_0 " "Info (276029): Inferred altsyncram megafunction from the following design logic: \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:3:uut_1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info (286033): Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Info (286033): Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Info (286033): Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Info (286033): Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Info (286033): Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Info (286033): Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Info (286033): Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info (286033): Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info (286033): Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info (286033): Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info (286033): Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info (286033): Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info (286033): Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:2:uut_1\|mem_rtl_0 " "Info (276029): Inferred altsyncram megafunction from the following design logic: \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:2:uut_1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info (286033): Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Info (286033): Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Info (286033): Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Info (286033): Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Info (286033): Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Info (286033): Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Info (286033): Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info (286033): Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info (286033): Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info (286033): Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info (286033): Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info (286033): Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info (286033): Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:1:uut_1\|mem_rtl_0 " "Info (276029): Inferred altsyncram megafunction from the following design logic: \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:1:uut_1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info (286033): Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Info (286033): Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Info (286033): Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Info (286033): Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Info (286033): Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Info (286033): Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Info (286033): Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info (286033): Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info (286033): Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info (286033): Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info (286033): Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info (286033): Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info (286033): Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:0:uut_1\|mem_rtl_0 " "Info (276029): Inferred altsyncram megafunction from the following design logic: \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:0:uut_1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info (286033): Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Info (286033): Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Info (286033): Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Info (286033): Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 11 " "Info (286033): Parameter WIDTH_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Info (286033): Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Info (286033): Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info (286033): Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info (286033): Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info (286033): Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info (286033): Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info (286033): Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info (286033): Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info (278001): Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|Add17 lpm_add_sub " "Info (278002): Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|Add17\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "Add17" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 8685 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Info (12130): Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Info (12133): Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info (12134): Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 40 " "Info (12134): Parameter \"WIDTH_A\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Info (12134): Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Info (12134): Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 40 " "Info (12134): Parameter \"WIDTH_B\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Info (12134): Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Info (12134): Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info (12134): Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info (12134): Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info (12134): Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info (12134): Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info (12134): Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info (12134): Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info (12134): Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ivc1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ivc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ivc1 " "Info (12023): Found entity 1: altsyncram_ivc1" {  } { { "db/altsyncram_ivc1.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_ivc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Info (12130): Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Info (12133): Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info (12134): Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Info (12134): Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Info (12134): Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Info (12134): Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Info (12134): Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Info (12134): Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Info (12134): Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info (12134): Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info (12134): Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info (12134): Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info (12134): Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info (12134): Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info (12134): Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info (12134): Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c3d1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c3d1 " "Info (12023): Found entity 1: altsyncram_c3d1" {  } { { "db/altsyncram_c3d1.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_c3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:15:uut_1\|altsyncram:mem_rtl_0 " "Info (12130): Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:15:uut_1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:15:uut_1\|altsyncram:mem_rtl_0 " "Info (12133): Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:15:uut_1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info (12134): Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Info (12134): Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Info (12134): Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Info (12134): Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 12 " "Info (12134): Parameter \"WIDTH_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Info (12134): Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Info (12134): Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info (12134): Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info (12134): Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info (12134): Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info (12134): Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info (12134): Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info (12134): Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info (12134): Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info (12134): Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_csg1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_csg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_csg1 " "Info (12023): Found entity 1: altsyncram_csg1" {  } { { "db/altsyncram_csg1.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_csg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:13:uut_1\|altsyncram:mem_rtl_0 " "Info (12130): Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:13:uut_1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:13:uut_1\|altsyncram:mem_rtl_0 " "Info (12133): Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:13:uut_1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info (12134): Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Info (12134): Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Info (12134): Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Info (12134): Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 10 " "Info (12134): Parameter \"WIDTH_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Info (12134): Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Info (12134): Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info (12134): Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info (12134): Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info (12134): Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info (12134): Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info (12134): Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info (12134): Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info (12134): Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info (12134): Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8sg1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8sg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8sg1 " "Info (12023): Found entity 1: altsyncram_8sg1" {  } { { "db/altsyncram_8sg1.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_8sg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:12:uut_1\|altsyncram:mem_rtl_0 " "Info (12130): Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:12:uut_1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:12:uut_1\|altsyncram:mem_rtl_0 " "Info (12133): Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:12:uut_1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info (12134): Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Info (12134): Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Info (12134): Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Info (12134): Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 11 " "Info (12134): Parameter \"WIDTH_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Info (12134): Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Info (12134): Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info (12134): Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info (12134): Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info (12134): Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info (12134): Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info (12134): Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info (12134): Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info (12134): Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info (12134): Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_asg1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_asg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_asg1 " "Info (12023): Found entity 1: altsyncram_asg1" {  } { { "db/altsyncram_asg1.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_asg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:9:uut_1\|altsyncram:mem_rtl_0 " "Info (12130): Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:9:uut_1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:9:uut_1\|altsyncram:mem_rtl_0 " "Info (12133): Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Dijkstra_vhdl:comb_110\|RAM_vhdl:\\RAM_PREFETCH_BLOCK:9:uut_1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info (12134): Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Info (12134): Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Info (12134): Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Info (12134): Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Info (12134): Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Info (12134): Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Info (12134): Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info (12134): Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info (12134): Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info (12134): Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info (12134): Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info (12134): Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info (12134): Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info (12134): Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Info (12134): Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_opg1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_opg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_opg1 " "Info (12023): Found entity 1: altsyncram_opg1" {  } { { "db/altsyncram_opg1.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/altsyncram_opg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|lpm_add_sub:Add17 " "Info (12130): Elaborated megafunction instantiation \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|lpm_add_sub:Add17\"" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 8685 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|lpm_add_sub:Add17 " "Info (12133): Instantiated megafunction \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|lpm_add_sub:Add17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Info (12134): Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Info (12134): Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info (12134): Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 8685 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Info (12023): Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Warning (12188): OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "Warning (12190): \"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "" 0 -1}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "" 0 -1}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Warning (265072): Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Warning (265073): Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "Warning (265074): The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "" 0 -1}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "" 0 -1}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "" 0 -1}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Warning (265069): Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "" 0 -1}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Info (265071): Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning (13039): The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Warning (13040): Bidir \"SD_CMD\" has no driver" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 300 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "Warning (13040): Bidir \"SD_DAT\[0\]\" has no driver" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 301 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "Warning (13040): Bidir \"SD_DAT\[1\]\" has no driver" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 301 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "Warning (13040): Bidir \"SD_DAT\[2\]\" has no driver" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 301 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "Warning (13040): Bidir \"SD_DAT\[3\]\" has no driver" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 301 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "Warning (13040): Bidir \"AUD_ADCLRCK\" has no driver" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 316 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "Warning (13040): Bidir \"AUD_BCLK\" has no driver" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 317 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "Warning (13040): Bidir \"AUD_DACLRCK\" has no driver" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 319 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EEP_I2C_SDAT " "Warning (13040): Bidir \"EEP_I2C_SDAT\" has no driver" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 324 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Warning (13040): Bidir \"I2C_SDAT\" has no driver" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 328 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET0_MDIO " "Warning (13040): Bidir \"ENET0_MDIO\" has no driver" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 334 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET1_MDIO " "Warning (13040): Bidir \"ENET1_MDIO\" has no driver" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 352 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "Warning (13040): Bidir \"FL_DQ\[0\]\" has no driver" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 411 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "Warning (13040): Bidir \"FL_DQ\[1\]\" has no driver" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 411 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "Warning (13040): Bidir \"FL_DQ\[2\]\" has no driver" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 411 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "Warning (13040): Bidir \"FL_DQ\[3\]\" has no driver" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 411 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "Warning (13040): Bidir \"FL_DQ\[4\]\" has no driver" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 411 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "Warning (13040): Bidir \"FL_DQ\[5\]\" has no driver" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 411 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "Warning (13040): Bidir \"FL_DQ\[6\]\" has no driver" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 411 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "Warning (13040): Bidir \"FL_DQ\[7\]\" has no driver" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 411 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[0\] " "Warning (13040): Bidir \"EX_IO\[0\]\" has no driver" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 440 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[1\] " "Warning (13040): Bidir \"EX_IO\[1\]\" has no driver" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 440 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[2\] " "Warning (13040): Bidir \"EX_IO\[2\]\" has no driver" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 440 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[3\] " "Warning (13040): Bidir \"EX_IO\[3\]\" has no driver" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 440 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[4\] " "Warning (13040): Bidir \"EX_IO\[4\]\" has no driver" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 440 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[5\] " "Warning (13040): Bidir \"EX_IO\[5\]\" has no driver" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 440 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EX_IO\[6\] " "Warning (13040): Bidir \"EX_IO\[6\]\" has no driver" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 440 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "Warning (13040): Bidir \"PS2_DAT\" has no driver" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 294 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "Warning (13040): Bidir \"PS2_DAT2\" has no driver" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 296 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info (13000): Registers with preset signals will power-up high" {  } { { "DE2_115_SOPC/synthesis/submodules/CY7C67200_IF.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/CY7C67200_IF.v" 43 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/CY7C67200_IF.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/CY7C67200_IF.v" 42 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/CY7C67200_IF.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/CY7C67200_IF.v" 41 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" 440 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" 277 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" 177 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" 354 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 5505 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 561 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" 304 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 5905 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 5937 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_jtag_uart.v" 606 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 982 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 5868 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 9434 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_timer_stamp.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_timer_stamp.v" 166 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_timer_stamp.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_timer_stamp.v" 175 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" 260 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_timer.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_timer.v" 166 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "Warning (13009): TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "PS2_CLK~synth " "Warning (13010): Node \"PS2_CLK~synth\"" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 293 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "PS2_CLK2~synth " "Warning (13010): Node \"PS2_CLK2~synth\"" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 295 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Warning (13410): Pin \"LCD_BLON\" is stuck at GND" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Warning (13410): Pin \"LCD_ON\" is stuck at VCC" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 282 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Warning (13410): Pin \"UART_CTS\" is stuck at GND" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 287 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Warning (13410): Pin \"UART_TXD\" is stuck at GND" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 290 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Warning (13410): Pin \"SD_CLK\" is stuck at GND" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 299 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Warning (13410): Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 311 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Warning (13410): Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 318 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Warning (13410): Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 320 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "EEP_I2C_SCLK GND " "Warning (13410): Pin \"EEP_I2C_SCLK\" is stuck at GND" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 323 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Warning (13410): Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 327 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Warning (13410): Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Warning (13410): Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 409 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Warning (13410): Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 409 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Warning (13410): Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 409 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Warning (13410): Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 409 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Warning (13410): Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 409 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Warning (13410): Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 409 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Warning (13410): Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 409 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Warning (13410): Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 409 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Warning (13410): Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 409 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Warning (13410): Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 409 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Warning (13410): Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 409 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Warning (13410): Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 409 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Warning (13410): Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 409 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Warning (13410): Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 409 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Warning (13410): Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 409 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Warning (13410): Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 409 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Warning (13410): Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 409 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Warning (13410): Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 409 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Warning (13410): Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 409 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Warning (13410): Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 409 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Warning (13410): Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 409 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Warning (13410): Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 409 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[22\] GND " "Warning (13410): Pin \"FL_ADDR\[22\]\" is stuck at GND" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 409 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Warning (13410): Pin \"FL_CE_N\" is stuck at GND" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 410 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Warning (13410): Pin \"FL_OE_N\" is stuck at GND" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 412 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N VCC " "Warning (13410): Pin \"FL_RST_N\" is stuck at VCC" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 413 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Warning (13410): Pin \"FL_WE_N\" is stuck at GND" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 415 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N VCC " "Warning (13410): Pin \"FL_WP_N\" is stuck at VCC" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 416 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Info (286031): Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1433 1433 " "Info (17049): 1433 registers lost all their fanouts during netlist optimizations. The first 1433 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[0\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[1\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[2\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[3\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[4\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[5\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[6\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[7\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[8\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[9\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[10\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[11\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[12\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[13\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[14\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[15\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[16\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[17\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[18\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[19\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[20\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[21\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[22\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[23\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[24\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[25\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[26\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[27\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[28\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[29\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[30\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[31\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[34\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[33\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[32\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[35\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_itrace:the_DE2_115_SOPC_cpu_nios2_oci_itrace\|itm\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[73\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[73\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[72\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[72\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[71\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[71\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[70\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[70\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[73\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[73\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[72\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[72\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[71\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[71\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[70\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[70\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:lcd_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[73\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:lcd_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[73\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:lcd_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[72\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:lcd_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[72\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:lcd_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[71\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:lcd_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[71\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:lcd_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[70\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:lcd_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[70\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:lcd_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[73\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:lcd_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[73\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:lcd_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[72\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:lcd_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[72\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:lcd_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[71\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:lcd_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[71\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:lcd_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[70\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:lcd_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[70\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[73\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[73\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[72\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[72\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[71\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[71\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[70\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[70\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[73\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[73\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[72\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[72\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[71\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[71\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[70\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[70\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:ledg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[73\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:ledg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[73\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:ledg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[72\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:ledg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[72\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:ledg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[71\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:ledg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[71\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:ledg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[70\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:ledg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[70\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:ledg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[73\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:ledg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[73\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:ledg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[72\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:ledg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[72\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:ledg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[71\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:ledg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[71\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:ledg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[70\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:ledg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[70\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[73\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[73\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[72\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[72\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[71\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[71\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[70\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[70\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[73\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[73\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[72\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[72\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[71\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[71\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[70\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:seg7_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[70\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[73\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[73\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[72\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[72\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[71\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[71\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[70\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[70\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[73\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[73\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[72\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[72\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[71\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[71\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[70\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[70\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:vpg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[73\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:vpg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[73\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:vpg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[72\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:vpg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[72\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:vpg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[71\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:vpg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[71\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:vpg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[70\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:vpg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[70\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:vpg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[73\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:vpg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[73\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:vpg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[72\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:vpg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[72\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:vpg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[71\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:vpg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[71\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:vpg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[70\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:vpg_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[70\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[73\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[73\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[72\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[72\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[71\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[71\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[70\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[70\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[73\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[73\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[72\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[72\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[71\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[71\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[70\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:ledr_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[70\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[73\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[73\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[72\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[72\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[71\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[71\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[70\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[70\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[73\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[73\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[72\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[72\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[71\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[71\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[70\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:cy7c67200_if_0_hpi_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[70\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[2\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[3\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[4\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[5\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[6\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[7\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[8\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[8\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[8\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[8\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[8\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[8\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[8\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[8\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[9\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[9\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[9\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[9\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[9\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[9\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[9\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[9\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[10\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[10\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[10\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[10\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[10\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[10\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[10\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[10\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[11\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[11\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[11\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[11\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[11\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[11\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[11\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[11\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[12\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[12\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[12\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[12\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[12\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[12\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[12\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[12\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[13\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[13\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[13\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[13\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[13\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[13\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[13\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[13\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[14\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[14\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[14\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[14\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[14\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[14\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[14\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[14\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[15\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[15\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[15\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[15\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[15\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[15\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[15\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[15\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[16\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[16\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[16\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[16\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[16\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[16\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[16\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[16\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[17\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[17\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[17\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[17\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[17\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[17\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[17\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[17\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[18\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[18\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[18\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[18\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[18\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[18\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[18\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[18\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[19\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[19\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[19\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[19\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[19\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[19\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[19\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[19\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[20\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[20\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[20\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[20\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[20\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[20\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[20\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[20\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[21\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[21\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[21\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[21\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[21\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[21\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[21\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[21\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[22\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[22\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[22\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[22\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[22\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[22\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[22\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[22\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[23\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[23\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[23\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[23\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[23\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[23\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[23\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[23\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[24\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[24\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[24\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[24\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[24\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[24\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[24\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[24\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[25\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[25\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[25\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[25\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[25\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[25\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[25\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[25\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[26\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[26\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[26\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[26\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[26\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[26\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[26\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[26\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[27\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[27\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[27\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[27\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[27\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[27\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[27\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[27\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[28\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[28\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[28\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[28\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[28\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[28\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[28\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[28\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[29\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[29\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[29\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[29\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[29\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[29\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[29\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[29\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[30\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[30\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[30\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[30\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[30\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[30\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[30\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[30\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[31\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[31\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[31\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[31\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[31\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[31\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[31\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[31\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[32\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[32\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[32\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[32\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[32\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[32\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[32\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[32\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[33\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[33\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[33\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[33\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[33\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[33\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[33\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[33\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[34\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[34\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[34\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[34\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[34\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[34\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[34\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[34\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[35\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[35\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[35\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[35\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[35\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[35\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[35\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[35\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[36\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[36\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[36\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[36\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[36\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[36\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[36\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[36\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[37\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[37\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[37\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[37\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[37\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[37\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[37\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[37\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[38\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[38\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[38\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[38\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[38\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[38\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[38\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[38\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[39\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[39\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[39\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[39\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[39\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[39\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[39\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[39\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[40\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[40\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[40\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[40\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[40\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[40\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[40\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[40\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[41\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[41\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[41\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[41\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[41\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[41\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[41\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[41\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[42\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[42\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[42\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[42\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[42\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[42\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[42\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[42\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[43\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[43\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[43\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[43\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[43\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[43\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[43\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[43\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[44\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[44\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[44\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[44\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[44\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[44\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[44\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[44\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[45\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[45\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[45\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[45\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[45\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[45\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[45\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[45\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[46\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[46\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[46\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[46\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[46\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[46\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[46\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[46\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[47\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[47\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[47\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[47\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[47\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[47\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[47\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[47\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[48\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[48\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[48\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[48\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[48\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[48\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[48\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[48\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[49\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[49\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[49\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[49\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[49\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[49\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[49\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[49\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[50\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[50\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[50\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[50\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[50\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[50\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[50\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[50\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[51\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[51\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[51\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[51\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[51\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[51\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[51\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[51\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[52\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[52\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[52\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[52\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[52\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[52\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[52\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[52\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[53\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[53\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[53\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[53\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[53\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[53\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[53\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[53\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[54\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[54\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[54\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[54\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[54\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[54\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[54\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[54\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[55\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[55\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[55\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[55\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[55\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[55\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[55\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[55\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[56\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[56\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[56\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[56\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[56\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[56\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[56\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[56\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[57\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[57\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[57\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[57\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[57\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[57\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[57\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[57\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[58\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[58\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[58\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[58\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[58\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[58\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[58\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[58\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[59\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[59\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[59\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[59\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[59\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[59\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[59\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[59\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[60\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[60\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[60\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[60\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[60\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[60\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[60\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[60\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[61\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[61\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[61\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[61\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[61\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[61\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[61\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[61\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[62\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[62\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[62\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[62\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[62\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[62\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[62\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[62\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[63\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[63\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[63\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[63\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[63\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[63\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[63\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[63\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[64\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[64\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[64\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[64\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[64\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[64\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[64\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[64\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[65\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[65\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[65\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[65\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[65\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[65\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[65\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[65\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[66\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[66\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[66\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[66\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[66\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[66\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[66\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[66\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[67\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[67\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[67\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[67\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[67\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[67\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[67\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[67\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[68\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[68\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[68\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[68\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[68\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[68\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[68\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[68\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[69\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[69\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[69\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[69\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[69\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[69\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[69\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[69\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[70\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[70\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[70\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[70\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[70\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[70\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[70\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[70\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[71\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[71\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[71\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[71\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[71\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[71\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[71\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[71\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[72\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[72\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[72\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[72\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[72\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[72\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[72\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[72\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[73\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[73\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[73\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[73\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[73\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[73\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[73\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[73\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[74\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[74\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[74\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[74\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[74\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[74\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[74\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[74\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[75\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[75\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[75\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[75\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[75\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[75\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[75\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[75\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[76\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[76\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[76\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[76\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[76\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[76\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[76\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[76\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[77\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[77\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[77\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[77\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[77\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[77\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[77\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[77\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[78\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[78\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[78\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[78\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[78\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[78\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[78\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[78\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[79\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[79\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[79\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[79\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[79\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[79\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[79\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[79\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[80\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[80\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[80\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[80\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[80\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[80\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[80\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[80\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[81\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[81\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[81\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[81\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[81\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[81\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[81\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[81\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[82\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[82\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[82\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[82\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[82\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[82\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[82\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[82\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[83\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[83\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[83\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[83\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[83\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[83\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[83\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[83\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[84\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[84\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[84\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[84\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[84\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[84\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[84\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[84\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[85\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[85\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[85\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[85\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[85\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[85\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[85\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[85\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[86\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[86\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[86\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[86\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[86\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[86\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[86\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[86\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[87\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[87\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[87\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[87\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[87\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[87\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[87\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[87\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[88\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[88\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[88\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[88\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[88\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[88\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[88\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[88\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[89\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[89\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[89\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[89\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[89\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[89\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[89\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[89\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[90\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[90\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[90\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[90\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[90\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[90\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[90\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[90\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[91\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[91\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[91\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[91\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[91\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[91\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[91\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[91\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[92\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[92\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[92\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[92\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[92\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[92\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[92\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[92\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[93\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[93\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[93\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[93\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[93\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[93\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[93\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[93\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[94\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[94\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[94\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[94\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[94\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[94\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[94\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[94\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[95\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[95\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[95\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[95\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[95\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[95\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[95\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[95\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[96\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[96\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[96\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[96\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[96\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[96\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[96\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[96\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[97\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[97\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[97\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[97\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[97\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[97\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[97\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[97\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[98\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[98\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[98\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[98\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[98\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[98\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[98\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[98\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[99\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[99\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[99\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[99\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[99\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[99\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[99\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[99\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[100\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[100\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[100\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[100\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[100\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[100\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[100\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[100\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[101\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[101\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[101\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[101\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[101\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[101\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[101\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[101\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[102\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[102\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[102\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[102\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[102\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[102\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[102\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[102\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[103\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[103\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[103\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[103\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[103\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[103\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[103\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[103\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[104\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[104\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[104\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[104\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[104\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[104\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[104\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[104\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[105\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[105\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[105\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[105\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[105\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[105\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[105\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[105\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[106\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[106\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[106\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[106\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[106\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[106\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[106\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[106\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[107\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[107\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[107\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[107\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[107\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[107\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[107\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[107\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[108\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[108\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[108\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[108\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[108\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[108\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[108\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[108\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[109\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[109\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[109\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[109\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[109\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[109\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[109\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[109\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[110\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[110\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[110\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[110\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[110\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[110\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[110\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[110\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[111\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[111\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[111\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[111\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[111\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[111\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[111\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[111\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[112\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[112\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[112\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[112\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[112\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[112\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[112\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[112\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[113\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[113\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[113\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[113\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[113\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[113\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[113\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[113\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[114\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[114\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[114\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[114\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[114\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[114\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[114\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[114\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[115\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[115\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[115\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[115\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[115\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[115\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[115\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[115\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[116\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[116\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[116\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[116\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[116\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[116\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[116\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[116\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[117\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[117\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[117\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[117\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[117\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[117\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[117\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[117\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[118\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[118\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[118\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[118\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[118\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[118\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[118\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[118\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[119\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[119\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[119\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[119\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[119\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[119\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[119\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[119\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[120\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[120\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[120\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[120\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[120\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[120\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[120\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[120\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[121\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[121\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[121\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[121\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[121\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[121\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[121\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[121\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[122\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[122\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[122\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[122\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[122\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[122\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[122\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[122\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[123\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[123\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[123\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[123\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[123\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[123\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[123\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[123\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[124\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[124\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[124\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[124\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[124\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[124\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[124\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[124\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[125\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[125\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[125\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[125\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[125\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[125\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[125\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[125\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[126\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[126\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[126\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[126\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[126\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[126\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[126\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[126\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[127\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[127\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[127\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[127\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[127\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[127\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[127\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[127\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[128\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[128\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[128\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[128\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[128\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[128\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[128\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[128\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[129\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[129\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[129\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[129\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[129\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[129\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[129\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[129\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[130\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[130\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[130\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[130\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[130\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[130\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[130\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[130\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[131\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[131\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[131\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[131\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[131\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[131\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[131\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[131\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[132\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[132\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[132\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[132\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[132\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[132\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[132\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[132\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[133\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[133\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[133\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[133\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[133\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[133\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[133\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[133\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[134\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[134\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[134\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[134\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[134\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[134\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[134\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[134\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[135\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[135\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[135\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[135\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[135\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[135\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[135\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[135\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[136\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[136\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[136\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[136\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[136\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[136\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[136\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[136\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[137\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[137\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[137\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[137\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[137\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[137\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[137\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[137\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[138\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[138\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[138\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[138\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[138\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[138\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[138\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[138\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[139\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[139\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[139\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[139\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[139\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[139\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[139\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[139\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[140\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[140\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[140\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[140\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[140\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[140\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[140\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[140\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[141\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[141\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[141\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[141\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[141\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[141\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[141\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[141\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[142\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[142\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[142\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[142\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[142\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[142\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[142\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[142\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[143\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[143\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[143\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[143\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[143\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[143\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[143\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[143\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[144\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[144\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[144\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[144\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[144\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[144\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[144\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[144\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[145\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[145\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[145\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[145\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[145\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[145\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[145\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[145\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[146\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[146\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[146\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[146\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[146\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[146\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[146\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[146\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[147\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[147\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[147\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[147\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[147\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[147\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[147\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[147\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[148\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[148\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[148\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[148\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[148\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[148\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[148\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[148\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[149\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[149\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[149\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[149\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[149\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[149\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[149\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[149\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[150\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[150\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[150\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[150\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[150\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[150\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[150\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[150\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[151\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[151\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[151\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[151\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[151\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[151\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[151\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[151\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[152\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[152\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[152\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[152\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[152\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[152\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[152\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[152\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[153\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[153\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[153\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[153\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[153\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[153\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[153\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[153\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[154\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[154\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[154\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[154\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[154\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[154\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[154\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[154\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[155\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[155\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[155\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[155\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[155\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[155\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[155\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[155\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[156\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[156\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[156\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[156\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[156\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[156\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[156\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[156\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[157\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[157\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[157\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[157\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[157\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[157\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[157\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[157\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[158\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[158\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[158\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[158\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[158\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[158\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[158\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[158\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[159\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[159\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[159\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[159\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[159\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[159\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[159\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[159\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[160\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[160\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[160\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[160\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[160\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[160\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[160\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[160\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[161\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[161\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[161\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[161\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[161\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[161\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[161\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[161\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[162\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[162\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[162\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[162\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[162\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[162\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[162\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[162\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[163\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[163\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[163\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[163\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[163\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[163\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[163\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[163\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[164\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[164\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[164\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[164\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[164\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[164\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[164\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[164\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[165\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[165\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[165\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[165\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[165\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[165\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[165\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[165\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[166\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[166\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[166\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[166\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[166\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[166\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[166\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[166\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[167\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[167\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[167\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[167\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[167\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[167\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[167\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[167\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[168\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[168\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[168\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[168\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[168\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[168\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[168\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[168\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[169\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[169\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[169\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[169\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[169\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[169\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[169\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[169\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[170\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[170\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[170\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[170\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[170\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[170\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[170\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[170\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[171\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[171\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[171\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[171\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[171\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[171\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[171\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[171\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[172\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[172\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[172\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[172\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[172\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[172\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[172\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[172\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[173\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[173\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[173\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[173\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[173\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[173\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[173\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[173\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[174\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[174\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[174\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[174\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[174\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[174\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[174\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[174\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[175\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[175\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[175\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[175\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[175\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[175\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[175\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[175\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[176\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[176\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[176\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[176\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[176\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[176\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[176\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[176\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[177\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[177\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[177\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[177\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[177\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[177\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[177\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[177\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[178\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[178\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[178\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[178\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[178\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[178\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[178\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[178\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[179\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[179\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[179\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[179\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[179\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[179\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[179\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[179\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[180\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[180\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[180\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[180\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[180\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[180\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[180\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[180\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[181\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[181\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[181\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[181\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[181\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[181\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[181\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[181\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[182\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[182\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[182\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[182\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[182\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[182\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[182\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[182\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[183\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[183\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[183\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[183\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[183\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[183\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[183\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[183\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[184\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[184\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[184\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[184\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[184\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[184\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[184\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[184\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[185\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[185\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[185\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[185\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[185\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[185\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[185\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[185\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[186\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[186\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[186\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[186\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[186\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[186\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[186\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[186\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[187\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[187\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[187\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[187\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[187\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[187\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[187\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[187\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[188\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[188\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[188\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[188\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[188\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[188\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[188\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[188\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[189\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[189\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[189\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[189\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[189\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[189\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[189\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[189\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[190\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[190\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[190\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[190\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[190\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[190\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[190\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[190\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[191\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[191\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[191\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[191\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[191\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[191\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[191\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[191\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[192\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[192\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[192\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[192\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[192\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[192\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[192\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[192\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[193\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[193\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[193\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[193\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[193\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[193\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[193\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[193\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[194\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[194\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[194\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[194\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[194\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[194\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[194\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[194\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[195\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[195\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[195\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[195\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[195\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[195\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[195\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[195\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[196\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[196\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[196\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[196\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[196\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[196\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[196\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[196\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[197\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[197\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[197\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[197\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[197\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[197\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[197\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[197\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[198\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[198\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[198\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[198\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[198\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[198\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[198\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[198\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[199\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[199\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[199\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[199\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[199\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[199\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[199\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[199\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[200\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[200\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[200\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[200\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[200\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[200\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[200\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[200\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[201\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[201\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[201\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[201\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[201\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[201\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[201\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[201\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[202\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[202\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[202\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[202\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[202\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[202\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[202\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[202\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[203\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[203\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[203\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[203\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[203\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[203\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[203\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[203\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[204\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[204\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[204\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[204\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[204\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[204\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[204\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[204\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[205\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[205\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[205\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[205\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[205\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[205\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[205\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[205\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[206\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[206\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[206\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[206\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[206\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[206\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[206\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[206\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[207\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[207\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[207\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[207\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[207\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[207\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[207\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[207\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[208\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[208\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[208\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[208\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[208\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[208\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[208\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[208\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[209\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[209\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[209\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[209\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[209\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[209\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[209\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[209\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[210\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[210\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[210\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[210\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[210\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[210\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[210\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[210\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[211\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[211\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[211\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[211\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[211\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[211\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[211\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[211\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[212\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[212\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[212\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[212\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[212\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[212\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[212\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[212\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[213\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[213\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[213\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[213\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[213\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[213\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[213\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[213\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[214\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[214\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[214\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[214\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[214\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[214\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[214\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[214\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[215\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[215\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[215\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[215\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[215\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[215\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[215\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[215\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[216\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[216\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[216\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[216\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[216\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[216\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[216\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[216\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[217\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[217\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[217\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[217\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[217\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[217\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[217\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[217\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[218\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[218\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[218\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[218\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[218\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[218\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[218\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[218\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[219\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[219\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[219\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[219\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[219\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[219\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[219\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[219\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[220\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[220\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[220\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[220\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[220\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[220\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[220\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[220\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[221\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[221\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[221\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[221\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[221\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[221\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[221\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[221\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[222\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[222\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[222\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[222\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[222\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[222\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[222\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[222\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[223\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[223\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[223\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[223\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[223\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[223\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[223\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[223\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[224\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[224\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[224\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[224\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[224\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[224\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[224\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[224\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[225\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[225\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[225\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[225\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[225\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[225\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[225\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[225\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[226\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[226\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[226\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[226\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[226\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[226\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[226\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[226\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[227\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[227\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[227\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[227\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[227\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[227\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[227\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[227\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[228\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[228\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[228\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[228\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[228\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[228\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[228\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[228\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[229\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[229\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[229\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[229\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[229\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[229\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[229\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[229\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[230\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[230\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[230\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[230\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[230\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[230\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[230\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[230\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[231\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[231\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[231\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[231\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[231\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[231\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[231\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[231\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[232\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[232\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[232\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[232\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[232\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[232\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[232\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[232\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[233\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[233\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[233\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[233\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[233\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[233\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[233\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[233\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[234\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[234\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[234\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[234\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[234\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[234\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[234\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[234\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[235\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[235\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[235\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[235\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[235\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[235\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[235\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[235\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[236\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[236\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[236\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[236\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[236\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[236\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[236\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[236\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[237\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[237\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[237\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[237\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[237\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[237\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[237\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[237\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[238\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[238\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[238\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[238\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[238\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[238\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[238\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[238\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[239\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[239\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[239\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[239\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[239\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[239\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[239\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[239\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[240\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[240\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[240\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[240\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[240\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[240\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[240\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[240\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[241\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[241\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[241\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[241\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[241\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[241\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[241\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[241\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[242\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[242\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[242\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[242\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[242\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[242\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[242\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[242\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[243\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[243\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[243\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[243\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[243\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[243\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[243\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[243\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[244\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[244\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[244\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[244\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[244\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[244\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[244\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[244\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[245\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[245\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[245\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[245\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[245\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[245\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[245\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[245\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[246\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[246\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[246\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[246\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[246\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[246\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[246\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[246\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[247\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[247\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[247\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[247\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[247\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[247\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[247\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[247\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[248\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[248\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[248\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[248\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[248\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[248\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[248\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[248\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[249\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[249\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[249\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[249\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[249\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[249\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[249\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[249\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[250\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[250\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[250\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[250\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[250\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[250\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[250\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[250\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[251\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[251\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[251\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[251\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[251\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[251\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[251\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[251\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[252\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[252\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[252\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[252\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[252\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[252\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[252\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[252\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[253\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[253\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[253\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[253\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[253\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[253\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[253\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[253\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[254\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[254\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[254\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[254\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[254\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[254\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[254\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[254\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[255\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[255\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[255\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[255\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[255\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[255\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[255\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[255\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[256\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[256\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[256\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[256\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[256\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[256\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[256\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[256\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[257\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[257\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[257\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[257\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[257\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[257\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[257\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[257\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[258\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[258\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[258\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[258\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[258\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[258\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[258\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[258\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[259\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[259\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[259\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[259\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[259\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[259\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[259\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[259\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[260\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[260\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[260\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[260\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[260\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[260\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[260\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[260\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[261\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[261\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[261\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[261\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[261\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[261\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[261\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[261\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[262\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[262\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[262\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[262\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[262\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[262\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[262\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[262\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[263\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[263\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[263\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[263\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[263\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[263\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[263\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[263\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[264\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[264\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[264\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[264\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[264\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[264\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[264\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[264\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[265\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[265\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[265\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[265\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[265\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[265\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[265\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[265\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[266\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[266\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[266\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[266\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[266\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[266\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[266\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[266\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[267\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[267\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[267\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[267\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[267\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[267\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[267\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[267\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[268\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[268\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[268\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[268\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[268\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[268\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[268\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[268\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[269\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[269\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[269\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[269\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[269\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[269\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[269\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[269\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[270\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[270\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[270\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[270\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[270\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[270\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[270\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[270\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[271\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[271\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[271\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[271\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[271\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[271\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[271\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[271\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[272\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[272\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[272\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[272\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[272\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[272\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[272\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[272\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[273\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[273\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[273\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[273\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[273\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[273\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[273\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[273\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[274\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[274\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[274\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[274\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[274\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[274\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[274\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[274\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[275\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[275\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[275\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[275\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[275\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[275\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[275\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[275\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[276\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[276\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[276\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[276\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[276\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[276\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[276\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[276\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[277\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[277\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[277\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[277\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[277\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[277\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[277\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[277\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[278\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[278\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[278\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[278\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[278\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[278\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[278\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[278\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[279\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[279\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[279\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[279\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[279\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[279\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[279\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[279\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[280\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[280\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[280\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[280\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[280\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[280\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[280\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[280\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[281\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[281\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[281\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[281\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[281\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[281\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[281\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[281\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[282\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[282\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[282\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[282\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[282\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[282\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[282\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[282\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[283\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[283\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[283\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[283\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[283\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[283\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[283\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[283\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[284\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[284\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[284\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[284\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[284\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[284\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[284\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[284\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[285\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[285\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[285\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[285\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[285\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[285\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[285\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[285\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[286\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[286\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[286\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[286\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[286\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[286\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[286\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[286\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[287\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[287\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[287\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[287\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[287\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[287\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[287\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[287\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[288\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[288\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[288\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[288\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[288\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[288\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[288\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[288\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:timer_stamp_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:timer_stamp_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:timer_stamp_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:timer_stamp_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:timer_stamp_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:timer_stamp_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:timer_stamp_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:timer_stamp_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:timer_stamp_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:timer_stamp_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:timer_stamp_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:timer_stamp_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:timer_stamp_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:timer_stamp_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:timer_stamp_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:timer_stamp_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sma_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sma_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sma_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sma_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sma_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sma_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sma_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sma_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sma_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sma_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sma_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sma_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sma_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sma_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sma_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sma_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:pll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sma_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sma_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sma_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sma_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sma_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sma_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sma_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sma_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sma_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[79\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sma_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[79\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sma_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[78\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sma_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[78\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sma_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[77\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sma_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[77\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sma_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[76\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sma_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[76\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|trc_jtag_addr\[0\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|trc_jtag_addr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|trc_jtag_addr\[16\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|trc_jtag_addr\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|trc_jtag_addr\[15\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|trc_jtag_addr\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|trc_jtag_addr\[14\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|trc_jtag_addr\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|trc_jtag_addr\[13\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|trc_jtag_addr\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|trc_jtag_addr\[12\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|trc_jtag_addr\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|trc_jtag_addr\[11\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|trc_jtag_addr\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|trc_jtag_addr\[10\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|trc_jtag_addr\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|trc_jtag_addr\[9\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|trc_jtag_addr\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|trc_jtag_addr\[8\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|trc_jtag_addr\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|trc_jtag_addr\[7\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|trc_jtag_addr\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|trc_jtag_addr\[6\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|trc_jtag_addr\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|trc_jtag_addr\[5\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|trc_jtag_addr\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|trc_jtag_addr\[4\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|trc_jtag_addr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|trc_jtag_addr\[3\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|trc_jtag_addr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|trc_jtag_addr\[2\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|trc_jtag_addr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|trc_jtag_addr\[1\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_im:the_DE2_115_SOPC_cpu_nios2_oci_im\|trc_jtag_addr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_width_adapter:width_adapter\|address_reg\[27\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_width_adapter:width_adapter\|address_reg\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_width_adapter:width_adapter\|address_reg\[26\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_width_adapter:width_adapter\|address_reg\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_width_adapter:width_adapter\|address_reg\[25\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_width_adapter:width_adapter\|address_reg\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_width_adapter:width_adapter\|address_reg\[24\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_width_adapter:width_adapter\|address_reg\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_width_adapter:width_adapter\|address_reg\[23\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_width_adapter:width_adapter\|address_reg\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_width_adapter:width_adapter\|address_reg\[22\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_width_adapter:width_adapter\|address_reg\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_width_adapter:width_adapter\|address_reg\[21\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_width_adapter:width_adapter\|address_reg\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[45\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[45\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[44\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[44\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[43\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[43\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[42\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[41\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[40\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[39\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[38\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[37\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[36\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[35\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[34\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[33\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[32\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[31\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[30\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[29\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[28\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[27\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[26\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[25\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[24\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[23\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[22\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[21\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[20\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[0\]\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[45\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[45\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[44\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[44\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[43\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[43\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[42\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[42\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[41\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[41\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[40\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[39\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[38\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[37\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[36\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[35\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[34\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[33\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[32\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[31\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[30\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[29\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[28\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[27\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[26\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[25\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[24\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[23\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[22\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[21\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[20\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|mem\[1\]\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[27\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[26\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[25\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[24\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[23\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[22\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[21\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[20\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[19\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[18\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[17\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[16\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[15\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[14\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[13\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[12\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[11\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[10\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[9\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[8\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[7\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[6\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[5\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[4\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[3\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[2\] " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_address_offset\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|m_next~9 " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|m_next~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|m_next~10 " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|m_next~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|m_next~13 " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|m_next~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|m_next~14 " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|m_next~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|m_next~16 " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|m_next~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|i_next~4 " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|i_next~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|i_next~5 " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|i_next~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|i_next~6 " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|i_next~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|i_state~14 " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|i_state~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|i_state~15 " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|i_state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|i_state~16 " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|i_state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\|DE2_115_SOPC_cpu_jtag_debug_module_tck:the_DE2_115_SOPC_cpu_jtag_debug_module_tck\|DRsize~3 " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\|DE2_115_SOPC_cpu_jtag_debug_module_tck:the_DE2_115_SOPC_cpu_jtag_debug_module_tck\|DRsize~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\|DE2_115_SOPC_cpu_jtag_debug_module_tck:the_DE2_115_SOPC_cpu_jtag_debug_module_tck\|DRsize~4 " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\|DE2_115_SOPC_cpu_jtag_debug_module_tck:the_DE2_115_SOPC_cpu_jtag_debug_module_tck\|DRsize~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\|DE2_115_SOPC_cpu_jtag_debug_module_tck:the_DE2_115_SOPC_cpu_jtag_debug_module_tck\|DRsize~5 " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\|DE2_115_SOPC_cpu_jtag_debug_module_tck:the_DE2_115_SOPC_cpu_jtag_debug_module_tck\|DRsize~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\|DE2_115_SOPC_cpu_jtag_debug_module_tck:the_DE2_115_SOPC_cpu_jtag_debug_module_tck\|DRsize.101 " "Info (17050): Register \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_jtag_debug_module_wrapper:the_DE2_115_SOPC_cpu_jtag_debug_module_wrapper\|DE2_115_SOPC_cpu_jtag_debug_module_tck:the_DE2_115_SOPC_cpu_jtag_debug_module_tck\|DRsize.101\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Info (286031): Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.map.smsg " "Info (144001): Generated suppressed messages file C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pll:pll\|DE2_115_SOPC_pll_altpll_ktn2:sd1\|pll7 " "Info (16011): Adding node \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pll:pll\|DE2_115_SOPC_pll_altpll_ktn2:sd1\|pll7\"" {  } {  } 0 16011 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Warning (21074): Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "Warning (15610): No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 250 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "Warning (15610): No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENETCLK_25 " "Warning (15610): No output dependent on input pin \"ENETCLK_25\"" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 252 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "Warning (15610): No output dependent on input pin \"UART_RTS\"" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 288 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "Warning (15610): No output dependent on input pin \"UART_RXD\"" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 289 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "Warning (15610): No output dependent on input pin \"SD_WP_N\"" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 302 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "Warning (15610): No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 315 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_CLK " "Warning (15610): No output dependent on input pin \"ENET0_RX_CLK\"" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 336 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_RX_DV " "Warning (15610): No output dependent on input pin \"ENET0_RX_DV\"" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 340 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_LINK100 " "Warning (15610): No output dependent on input pin \"ENET0_LINK100\"" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 346 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CLK " "Warning (15610): No output dependent on input pin \"ENET1_RX_CLK\"" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 354 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DV " "Warning (15610): No output dependent on input pin \"ENET1_RX_DV\"" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 358 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_LINK100 " "Warning (15610): No output dependent on input pin \"ENET1_LINK100\"" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "Warning (15610): No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 385 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12273 " "Info (21057): Implemented 12273 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "92 " "Info (21058): Implemented 92 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "249 " "Info (21059): Implemented 249 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "143 " "Info (21060): Implemented 143 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "10922 " "Info (21061): Implemented 10922 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "861 " "Info (21064): Implemented 861 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info (21065): Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Info (21062): Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 192 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 192 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "465 " "Info: Peak virtual memory: 465 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 28 09:56:22 2019 " "Info: Processing ended: Sun Jul 28 09:56:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:02:13 " "Info: Elapsed time: 00:02:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:14 " "Info: Total CPU time (on all processors): 00:02:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Info: Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 28 09:56:24 2019 " "Info: Processing started: Sun Jul 28 09:56:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_115_NIOS_HOST_MOUSE_VGA -c DE2_115_NIOS_HOST_MOUSE_VGA " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_115_NIOS_HOST_MOUSE_VGA -c DE2_115_NIOS_HOST_MOUSE_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_115_NIOS_HOST_MOUSE_VGA EP4CE115F29C7 " "Info (119006): Selected device EP4CE115F29C7 for design \"DE2_115_NIOS_HOST_MOUSE_VGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pll:pll\|DE2_115_SOPC_pll_altpll_ktn2:sd1\|pll7 Cyclone IV E PLL " "Warning (15536): Implemented PLL \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pll:pll\|DE2_115_SOPC_pll_altpll_ktn2:sd1\|pll7\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pll:pll\|DE2_115_SOPC_pll_altpll_ktn2:sd1\|wire_pll7_clk\[1\] -65.0 degrees -63.0 degrees " "Warning (15559): Can't achieve requested value -65.0 degrees for clock output DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pll:pll\|DE2_115_SOPC_pll_altpll_ktn2:sd1\|wire_pll7_clk\[1\] of parameter phase shift -- achieved value of -63.0 degrees" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" 150 -1 0 } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pll:pll\|DE2_115_SOPC_pll_altpll_ktn2:sd1\|wire_pll7_clk\[0\] 2 1 0 0 " "Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pll:pll\|DE2_115_SOPC_pll_altpll_ktn2:sd1\|wire_pll7_clk\[0\] port" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" 150 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pll:pll\|DE2_115_SOPC_pll_altpll_ktn2:sd1\|wire_pll7_clk\[1\] 2 1 -63 -1750 " "Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of -63 degrees (-1750 ps) for DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pll:pll\|DE2_115_SOPC_pll_altpll_ktn2:sd1\|wire_pll7_clk\[1\] port" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" 150 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pll:pll\|DE2_115_SOPC_pll_altpll_ktn2:sd1\|wire_pll7_clk\[2\] 1 5 0 0 " "Info (15099): Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pll:pll\|DE2_115_SOPC_pll_altpll_ktn2:sd1\|wire_pll7_clk\[2\] port" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" 150 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pll:pll\|DE2_115_SOPC_pll_altpll_ktn2:sd1\|wire_pll7_clk\[3\] 1 2 0 0 " "Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pll:pll\|DE2_115_SOPC_pll_altpll_ktn2:sd1\|wire_pll7_clk\[3\] port" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" 150 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" 192 -1 0 } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Info (176445): Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Info (176445): Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Info (176445): Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Info (176445): Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Info (176445): Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Info (176445): Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Info (176445): Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Info (176445): Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Info (176445): Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Info (169124): Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 37014 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 37016 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 37018 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 37020 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "38 " "Warning (176674): Following 38 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKOUT_P1 HSMC_CLKOUT_P1(n) " "Warning (176118): Pin \"HSMC_CLKOUT_P1\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKOUT_P1(n)\"" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_CLKOUT_P1 } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 430 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_CLKOUT_P1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 940 6071 6994 0} { 0 { 0 ""} 0 37038 6071 6994 0}  }  } } { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_CLKOUT_P1(n) } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_CLKOUT_P1(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKOUT_P2 HSMC_CLKOUT_P2(n) " "Warning (176118): Pin \"HSMC_CLKOUT_P2\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKOUT_P2(n)\"" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_CLKOUT_P2 } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 431 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_CLKOUT_P2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 941 6071 6994 0} { 0 { 0 ""} 0 37040 6071 6994 0}  }  } } { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_CLKOUT_P2(n) } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_CLKOUT_P2(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[0\] HSMC_TX_D_P\[0\](n) " "Warning (176118): Pin \"HSMC_TX_D_P\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[0\](n)\"" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[0] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 437 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 821 6071 6994 0} { 0 { 0 ""} 0 37042 6071 6994 0}  }  } } { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[0](n) } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[0](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[1\] HSMC_TX_D_P\[1\](n) " "Warning (176118): Pin \"HSMC_TX_D_P\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[1\](n)\"" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[1] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 437 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 822 6071 6994 0} { 0 { 0 ""} 0 37044 6071 6994 0}  }  } } { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[1](n) } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[1](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[2\] HSMC_TX_D_P\[2\](n) " "Warning (176118): Pin \"HSMC_TX_D_P\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[2\](n)\"" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[2] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 437 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 823 6071 6994 0} { 0 { 0 ""} 0 37046 6071 6994 0}  }  } } { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[2](n) } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[2](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[3\] HSMC_TX_D_P\[3\](n) " "Warning (176118): Pin \"HSMC_TX_D_P\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[3\](n)\"" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[3] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 437 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 824 6071 6994 0} { 0 { 0 ""} 0 37048 6071 6994 0}  }  } } { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[3](n) } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[3](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[4\] HSMC_TX_D_P\[4\](n) " "Warning (176118): Pin \"HSMC_TX_D_P\[4\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[4\](n)\"" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[4] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 437 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 825 6071 6994 0} { 0 { 0 ""} 0 37050 6071 6994 0}  }  } } { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[4](n) } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[4](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[5\] HSMC_TX_D_P\[5\](n) " "Warning (176118): Pin \"HSMC_TX_D_P\[5\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[5\](n)\"" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[5] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 437 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 826 6071 6994 0} { 0 { 0 ""} 0 37052 6071 6994 0}  }  } } { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[5](n) } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[5](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[6\] HSMC_TX_D_P\[6\](n) " "Warning (176118): Pin \"HSMC_TX_D_P\[6\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[6\](n)\"" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[6] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 437 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 827 6071 6994 0} { 0 { 0 ""} 0 37054 6071 6994 0}  }  } } { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[6](n) } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[6](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[7\] HSMC_TX_D_P\[7\](n) " "Warning (176118): Pin \"HSMC_TX_D_P\[7\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[7\](n)\"" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[7] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 437 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 828 6071 6994 0} { 0 { 0 ""} 0 37056 6071 6994 0}  }  } } { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[7](n) } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[7](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[8\] HSMC_TX_D_P\[8\](n) " "Warning (176118): Pin \"HSMC_TX_D_P\[8\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[8\](n)\"" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[8] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 437 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 829 6071 6994 0} { 0 { 0 ""} 0 37058 6071 6994 0}  }  } } { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[8](n) } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[8](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[9\] HSMC_TX_D_P\[9\](n) " "Warning (176118): Pin \"HSMC_TX_D_P\[9\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[9\](n)\"" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[9] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 437 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 830 6071 6994 0} { 0 { 0 ""} 0 37060 6071 6994 0}  }  } } { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[9](n) } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[9](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[10\] HSMC_TX_D_P\[10\](n) " "Warning (176118): Pin \"HSMC_TX_D_P\[10\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[10\](n)\"" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[10] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 437 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 831 6071 6994 0} { 0 { 0 ""} 0 37062 6071 6994 0}  }  } } { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[10](n) } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[10](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[11\] HSMC_TX_D_P\[11\](n) " "Warning (176118): Pin \"HSMC_TX_D_P\[11\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[11\](n)\"" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[11] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 437 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 832 6071 6994 0} { 0 { 0 ""} 0 37064 6071 6994 0}  }  } } { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[11](n) } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[11](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[12\] HSMC_TX_D_P\[12\](n) " "Warning (176118): Pin \"HSMC_TX_D_P\[12\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[12\](n)\"" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[12] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 437 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 833 6071 6994 0} { 0 { 0 ""} 0 37066 6071 6994 0}  }  } } { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[12](n) } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[12](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[13\] HSMC_TX_D_P\[13\](n) " "Warning (176118): Pin \"HSMC_TX_D_P\[13\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[13\](n)\"" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[13] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 437 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 834 6071 6994 0} { 0 { 0 ""} 0 37068 6071 6994 0}  }  } } { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[13](n) } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[13](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[14\] HSMC_TX_D_P\[14\](n) " "Warning (176118): Pin \"HSMC_TX_D_P\[14\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[14\](n)\"" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[14] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 437 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 835 6071 6994 0} { 0 { 0 ""} 0 37070 6071 6994 0}  }  } } { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[14](n) } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[14](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[15\] HSMC_TX_D_P\[15\](n) " "Warning (176118): Pin \"HSMC_TX_D_P\[15\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[15\](n)\"" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[15] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 437 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 836 6071 6994 0} { 0 { 0 ""} 0 37072 6071 6994 0}  }  } } { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[15](n) } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[15](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_TX_D_P\[16\] HSMC_TX_D_P\[16\](n) " "Warning (176118): Pin \"HSMC_TX_D_P\[16\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_TX_D_P\[16\](n)\"" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[16] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 437 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 837 6071 6994 0} { 0 { 0 ""} 0 37074 6071 6994 0}  }  } } { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_TX_D_P[16](n) } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_TX_D_P[16](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKIN_P1 HSMC_CLKIN_P1(n) " "Warning (176118): Pin \"HSMC_CLKIN_P1\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKIN_P1(n)\"" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_CLKIN_P1 } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 425 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_CLKIN_P1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 937 6071 6994 0} { 0 { 0 ""} 0 37076 6071 6994 0}  }  } } { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_CLKIN_P1(n) } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_CLKIN_P1(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_CLKIN_P2 HSMC_CLKIN_P2(n) " "Warning (176118): Pin \"HSMC_CLKIN_P2\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_CLKIN_P2(n)\"" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_CLKIN_P2 } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 426 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_CLKIN_P2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 938 6071 6994 0} { 0 { 0 ""} 0 37077 6071 6994 0}  }  } } { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_CLKIN_P2(n) } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_CLKIN_P2(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[0\] HSMC_RX_D_P\[0\](n) " "Warning (176118): Pin \"HSMC_RX_D_P\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[0\](n)\"" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[0] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 435 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 804 6071 6994 0} { 0 { 0 ""} 0 37078 6071 6994 0}  }  } } { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[0](n) } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[0](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[1\] HSMC_RX_D_P\[1\](n) " "Warning (176118): Pin \"HSMC_RX_D_P\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[1\](n)\"" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[1] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 435 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 805 6071 6994 0} { 0 { 0 ""} 0 37079 6071 6994 0}  }  } } { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[1](n) } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[1](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[2\] HSMC_RX_D_P\[2\](n) " "Warning (176118): Pin \"HSMC_RX_D_P\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[2\](n)\"" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[2] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 435 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 806 6071 6994 0} { 0 { 0 ""} 0 37080 6071 6994 0}  }  } } { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[2](n) } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[2](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[3\] HSMC_RX_D_P\[3\](n) " "Warning (176118): Pin \"HSMC_RX_D_P\[3\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[3\](n)\"" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[3] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 435 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 807 6071 6994 0} { 0 { 0 ""} 0 37081 6071 6994 0}  }  } } { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[3](n) } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[3](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[4\] HSMC_RX_D_P\[4\](n) " "Warning (176118): Pin \"HSMC_RX_D_P\[4\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[4\](n)\"" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[4] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 435 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 808 6071 6994 0} { 0 { 0 ""} 0 37082 6071 6994 0}  }  } } { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[4](n) } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[4](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[5\] HSMC_RX_D_P\[5\](n) " "Warning (176118): Pin \"HSMC_RX_D_P\[5\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[5\](n)\"" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[5] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 435 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 809 6071 6994 0} { 0 { 0 ""} 0 37083 6071 6994 0}  }  } } { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[5](n) } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[5](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[6\] HSMC_RX_D_P\[6\](n) " "Warning (176118): Pin \"HSMC_RX_D_P\[6\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[6\](n)\"" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[6] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 435 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 810 6071 6994 0} { 0 { 0 ""} 0 37084 6071 6994 0}  }  } } { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[6](n) } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[6](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[7\] HSMC_RX_D_P\[7\](n) " "Warning (176118): Pin \"HSMC_RX_D_P\[7\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[7\](n)\"" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[7] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 435 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 811 6071 6994 0} { 0 { 0 ""} 0 37085 6071 6994 0}  }  } } { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[7](n) } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[7](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[8\] HSMC_RX_D_P\[8\](n) " "Warning (176118): Pin \"HSMC_RX_D_P\[8\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[8\](n)\"" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[8] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 435 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 812 6071 6994 0} { 0 { 0 ""} 0 37086 6071 6994 0}  }  } } { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[8](n) } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[8](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[9\] HSMC_RX_D_P\[9\](n) " "Warning (176118): Pin \"HSMC_RX_D_P\[9\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[9\](n)\"" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[9] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 435 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 813 6071 6994 0} { 0 { 0 ""} 0 37087 6071 6994 0}  }  } } { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[9](n) } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[9](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[10\] HSMC_RX_D_P\[10\](n) " "Warning (176118): Pin \"HSMC_RX_D_P\[10\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[10\](n)\"" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[10] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 435 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 814 6071 6994 0} { 0 { 0 ""} 0 37088 6071 6994 0}  }  } } { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[10](n) } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[10](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[11\] HSMC_RX_D_P\[11\](n) " "Warning (176118): Pin \"HSMC_RX_D_P\[11\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[11\](n)\"" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[11] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 435 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 815 6071 6994 0} { 0 { 0 ""} 0 37089 6071 6994 0}  }  } } { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[11](n) } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[11](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[12\] HSMC_RX_D_P\[12\](n) " "Warning (176118): Pin \"HSMC_RX_D_P\[12\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[12\](n)\"" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[12] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 435 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 816 6071 6994 0} { 0 { 0 ""} 0 37090 6071 6994 0}  }  } } { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[12](n) } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[12](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[13\] HSMC_RX_D_P\[13\](n) " "Warning (176118): Pin \"HSMC_RX_D_P\[13\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[13\](n)\"" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[13] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 435 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 817 6071 6994 0} { 0 { 0 ""} 0 37091 6071 6994 0}  }  } } { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[13](n) } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[13](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[14\] HSMC_RX_D_P\[14\](n) " "Warning (176118): Pin \"HSMC_RX_D_P\[14\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[14\](n)\"" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[14] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 435 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 818 6071 6994 0} { 0 { 0 ""} 0 37092 6071 6994 0}  }  } } { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[14](n) } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[14](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[15\] HSMC_RX_D_P\[15\](n) " "Warning (176118): Pin \"HSMC_RX_D_P\[15\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[15\](n)\"" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[15] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 435 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 819 6071 6994 0} { 0 { 0 ""} 0 37093 6071 6994 0}  }  } } { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[15](n) } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[15](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "HSMC_RX_D_P\[16\] HSMC_RX_D_P\[16\](n) " "Warning (176118): Pin \"HSMC_RX_D_P\[16\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"HSMC_RX_D_P\[16\](n)\"" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[16] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 435 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 820 6071 6994 0} { 0 { 0 ""} 0 37094 6071 6994 0}  }  } } { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_RX_D_P[16](n) } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_RX_D_P[16](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info (332164): Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "MDCK2395 " "Info (332165): Entity MDCK2395" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical LJMV0916_0\] " "Info (332166): set_disable_timing \[get_cells -hierarchical LJMV0916_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_0\] " "Info (332166): set_disable_timing \[get_cells -hierarchical EPEO2888_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_1\] " "Info (332166): set_disable_timing \[get_cells -hierarchical EPEO2888_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_2\] " "Info (332166): set_disable_timing \[get_cells -hierarchical EPEO2888_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_3\] " "Info (332166): set_disable_timing \[get_cells -hierarchical EPEO2888_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_4\] " "Info (332166): set_disable_timing \[get_cells -hierarchical EPEO2888_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_5\] " "Info (332166): set_disable_timing \[get_cells -hierarchical EPEO2888_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_6\] " "Info (332166): set_disable_timing \[get_cells -hierarchical EPEO2888_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_7\] " "Info (332166): set_disable_timing \[get_cells -hierarchical EPEO2888_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical WCRO7487_0\] " "Info (332166): set_disable_timing \[get_cells -hierarchical WCRO7487_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Info (332165): Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Info (332165): Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Info (332165): Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "Info (332166): set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Info (332165): Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "Info (332166): set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info (332165): Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info (332166): create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info (332166): set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_SOPC/synthesis/submodules/altera_reset_controller.sdc " "Info (332104): Reading SDC File: 'DE2_115_SOPC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_reset_controller.sdc 17 *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|aclr pin " "Warning (332174): Ignored filter at altera_reset_controller.sdc(17): *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|aclr could not be matched with a pin" {  } { { "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.sdc" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_reset_controller.sdc 17 Argument <to> is an empty collection " "Warning (332049): Ignored set_false_path at altera_reset_controller.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_pins -compatibility_mode -nocase *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|aclr\] " "Info (332050): set_false_path -to \[get_pins -compatibility_mode -nocase *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|aclr\]" {  } { { "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.sdc" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1}  } { { "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.sdc" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.sdc " "Info (332104): Reading SDC File: 'DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_NIOS_HOST_MOUSE_VGA.sdc " "Info (332104): Reading SDC File: 'DE2_115_NIOS_HOST_MOUSE_VGA.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info (332110): Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\} \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\} " "Info (332110): create_generated_clock -source \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\} \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -63.00 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[1\]\} \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[1\]\} " "Info (332110): create_generated_clock -source \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -63.00 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[1\]\} \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\} \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\} " "Info (332110): create_generated_clock -source \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\} \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\} \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\} " "Info (332110): create_generated_clock -source \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\} \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Info (332151): Clock uncertainty calculation is delayed until the next update_timing_netlist call" {  } {  } 0 332151 "Clock uncertainty calculation is delayed until the next update_timing_netlist call" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|clk_NIOS_16\[0\] " "Warning (332060): Node: DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|clk_NIOS_16\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 9 clocks " "Info (332111): Found 9 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info (332111):   Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info (332111): ======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info (332111):  100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.030     clock_27 " "Info (332111):   37.030     clock_27" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_1 " "Info (332111):   20.000   clock_50_1" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_2 " "Info (332111):   20.000   clock_50_2" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_3 " "Info (332111):   20.000   clock_50_3" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\] " "Info (332111):   10.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[1\] " "Info (332111):   10.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\] " "Info (332111):  100.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\] " "Info (332111):   40.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Info (176353): Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 249 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 36960 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pll:pll\|DE2_115_SOPC_pll_altpll_ktn2:sd1\|wire_pll7_clk\[0\] (placed in counter C3 of PLL_1) " "Info (176353): Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pll:pll\|DE2_115_SOPC_pll_altpll_ktn2:sd1\|wire_pll7_clk\[0\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" 192 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_pll:pll|DE2_115_SOPC_pll_altpll_ktn2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 9376 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pll:pll\|DE2_115_SOPC_pll_altpll_ktn2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1) " "Info (176353): Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pll:pll\|DE2_115_SOPC_pll_altpll_ktn2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" 192 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_pll:pll|DE2_115_SOPC_pll_altpll_ktn2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 9376 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pll:pll\|DE2_115_SOPC_pll_altpll_ktn2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_1) " "Info (176353): Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pll:pll\|DE2_115_SOPC_pll_altpll_ktn2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" 192 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_pll:pll|DE2_115_SOPC_pll_altpll_ktn2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 9376 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pll:pll\|DE2_115_SOPC_pll_altpll_ktn2:sd1\|wire_pll7_clk\[3\] (placed in counter C2 of PLL_1) " "Info (176353): Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pll:pll\|DE2_115_SOPC_pll_altpll_ktn2:sd1\|wire_pll7_clk\[3\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" 192 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_pll:pll|DE2_115_SOPC_pll_altpll_ktn2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 9376 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 12094 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~CLKDRUSER  " "Info (176353): Automatically promoted node altera_internal_jtag~CLKDRUSER " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 12094 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|clk_NIOS_16\[0\]  " "Info (176353): Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|clk_NIOS_16\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Selector15~7 " "Info (176357): Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|Selector15~7" {  } { { "DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" 165 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|Selector15~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 18339 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" 135 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|clk_NIOS_16[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 9149 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1\|EPEO2888_7  " "Info (176353): Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1\|EPEO2888_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1\|EPEO2888_7~0 " "Info (176357): Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1\|EPEO2888_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 705 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 36165 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "pzdyqx.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 705 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1\|EPEO2888_7" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|EPEO2888_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 36015 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1\|WCRO7487_0  " "Info (176353): Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1\|WCRO7487_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "pzdyqx.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 803 0 0 } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|MDCK2395:\\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1\|WCRO7487_0" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|WCRO7487_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 36037 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~UPDATEUSER  " "Info (176353): Automatically promoted node altera_internal_jtag~UPDATEUSER " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|EHEH8502 " "Info (176357): Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|VELJ8121:JDCF0099\|EHEH8502" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/pzdyqx.vhd" 984 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|EHEH8502 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 35952 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 12094 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Info (176353): Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Info (176357): Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 12086 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|active_rnw~2 " "Info (176357): Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|active_rnw~2" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" 213 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sdram:sdram|active_rnw~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 14443 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|active_cs_n~0 " "Info (176357): Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|active_cs_n~0" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" 210 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sdram:sdram|active_cs_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 14456 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_nios2_oci_debug\|jtag_break~1 " "Info (176357): Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_nios2_oci_debug\|jtag_break~1" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 587 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci|DE2_115_SOPC_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_nios2_oci_debug|jtag_break~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 15906 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|i_refs\[0\] " "Info (176357): Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|i_refs\[0\]" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" 354 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sdram:sdram|i_refs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 10114 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|i_refs\[2\] " "Info (176357): Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|i_refs\[2\]" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" 354 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sdram:sdram|i_refs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 10112 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|i_refs\[1\] " "Info (176357): Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_sdram:sdram\|i_refs\[1\]" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_sdram.v" 354 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_sdram:sdram|i_refs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 10113 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|reset_16\[0\]~0 " "Info (176357): Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|reset_16\[0\]~0" {  } { { "DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" 135 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|reset_16[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 18349 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|trans_count_16\[0\]~1 " "Info (176357): Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|trans_count_16\[0\]~1" {  } { { "DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/VGA_NIOS_CTRL.v" 135 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|VGA_NIOS_CTRL:vpg|trans_count_16[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 18362 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "DE2_115_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 11220 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Info (176353): Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_nios2_oci_debug\|resetlatch~0 " "Info (176357): Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_nios2_oci_debug\|resetlatch~0" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 570 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci|DE2_115_SOPC_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_nios2_oci_debug|resetlatch~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 17877 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 12086 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Info (176353): Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|SEG7_IF:seg7\|reg_file~8 " "Info (176357): Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|SEG7_IF:seg7\|reg_file~8" {  } { { "DE2_115_SOPC/synthesis/submodules/SEG7_IF.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/SEG7_IF.v" 85 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|SEG7_IF:seg7|reg_file~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 13248 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|SEG7_IF:seg7\|reg_file~9 " "Info (176357): Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|SEG7_IF:seg7\|reg_file~9" {  } { { "DE2_115_SOPC/synthesis/submodules/SEG7_IF.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/SEG7_IF.v" 85 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|SEG7_IF:seg7|reg_file~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 13252 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|SEG7_IF:seg7\|reg_file~10 " "Info (176357): Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|SEG7_IF:seg7\|reg_file~10" {  } { { "DE2_115_SOPC/synthesis/submodules/SEG7_IF.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/SEG7_IF.v" 85 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|SEG7_IF:seg7|reg_file~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 13253 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|SEG7_IF:seg7\|reg_file~11 " "Info (176357): Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|SEG7_IF:seg7\|reg_file~11" {  } { { "DE2_115_SOPC/synthesis/submodules/SEG7_IF.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/SEG7_IF.v" 85 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|SEG7_IF:seg7|reg_file~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 13254 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|SEG7_IF:seg7\|reg_file~12 " "Info (176357): Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|SEG7_IF:seg7\|reg_file~12" {  } { { "DE2_115_SOPC/synthesis/submodules/SEG7_IF.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/SEG7_IF.v" 85 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|SEG7_IF:seg7|reg_file~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 13255 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|SEG7_IF:seg7\|reg_file~13 " "Info (176357): Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|SEG7_IF:seg7\|reg_file~13" {  } { { "DE2_115_SOPC/synthesis/submodules/SEG7_IF.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/SEG7_IF.v" 85 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|SEG7_IF:seg7|reg_file~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 13256 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|SEG7_IF:seg7\|reg_file~14 " "Info (176357): Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|SEG7_IF:seg7\|reg_file~14" {  } { { "DE2_115_SOPC/synthesis/submodules/SEG7_IF.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/SEG7_IF.v" 85 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|SEG7_IF:seg7|reg_file~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 13257 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|SEG7_IF:seg7\|reg_file\[11\]~15 " "Info (176357): Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|SEG7_IF:seg7\|reg_file\[11\]~15" {  } { { "DE2_115_SOPC/synthesis/submodules/SEG7_IF.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/SEG7_IF.v" 113 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|SEG7_IF:seg7|reg_file[11]~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 13258 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|SEG7_IF:seg7\|reg_file\[17\]~16 " "Info (176357): Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|SEG7_IF:seg7\|reg_file\[17\]~16" {  } { { "DE2_115_SOPC/synthesis/submodules/SEG7_IF.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/SEG7_IF.v" 113 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|SEG7_IF:seg7|reg_file[17]~16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 13259 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|SEG7_IF:seg7\|reg_file\[26\]~17 " "Info (176357): Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|SEG7_IF:seg7\|reg_file\[26\]~17" {  } { { "DE2_115_SOPC/synthesis/submodules/SEG7_IF.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/SEG7_IF.v" 113 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|SEG7_IF:seg7|reg_file[26]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 13260 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info (176358): Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "DE2_115_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 1577 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_nios2_oci_debug\|resetrequest  " "Info (176353): Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_nios2_ocimem\|MonWr~0 " "Info (176357): Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_nios2_ocimem\|MonWr~0" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 803 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci|DE2_115_SOPC_cpu_nios2_ocimem:the_DE2_115_SOPC_cpu_nios2_ocimem|MonWr~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 17196 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.v" 571 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_cpu:cpu\|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci\|DE2_115_SOPC_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_nios2_oci_debug\|resetrequest" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_cpu:cpu|DE2_115_SOPC_cpu_nios2_oci:the_DE2_115_SOPC_cpu_nios2_oci|DE2_115_SOPC_cpu_nios2_oci_debug:the_DE2_115_SOPC_cpu_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 3749 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pll:pll\|prev_reset  " "Info (176353): Automatically promoted node DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pll:pll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pll:pll\|readdata\[0\]~2 " "Info (176357): Destination node DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pll:pll\|readdata\[0\]~2" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" 251 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_pll:pll|readdata[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 17857 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" 262 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_pll:pll|prev_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 9407 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Info (176252): Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "98 EC " "Extra Info (176218): Packed 98 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Extra Info (176218): Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Extra Info (176218): Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "87 I/O Output Buffer " "Extra Info (176218): Packed 87 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "98 " "Extra Info (176220): Created 98 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pll:pll\|DE2_115_SOPC_pll_altpll_ktn2:sd1\|pll7 clk\[3\] VGA_CLK~output " "Warning (15064): PLL \"DE2_115_SOPC:DE2_115_SOPC_inst\|DE2_115_SOPC_pll:pll\|DE2_115_SOPC_pll_altpll_ktn2:sd1\|pll7\" output port clk\[3\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" 150 -1 0 } } { "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_pll.v" 282 0 0 } } { "DE2_115_SOPC/synthesis/DE2_115_SOPC.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/DE2_115_SOPC.v" 1519 0 0 } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 548 0 0 } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 307 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Warning (15709): Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_N1 " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_CLKIN_N1\"" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKIN_N2 " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_CLKIN_N2\"" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_N1 " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_CLKOUT_N1\"" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_CLKOUT_N2 " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_CLKOUT_N2\"" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_N\[0\]\"" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_N\[10\]\"" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_N\[11\]\"" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_N\[12\]\"" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_N\[13\]\"" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_N\[14\]\"" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_N\[15\]\"" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_N\[16\]\"" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_N\[1\]\"" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_N\[2\]\"" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_N\[3\]\"" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_N\[4\]\"" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_N\[5\]\"" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_N\[6\]\"" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_N\[7\]\"" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_N\[8\]\"" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_RX_D_N\[9\]\"" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_N\[0\]\"" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_N\[10\]\"" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_N\[11\]\"" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_N\[12\]\"" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_N\[13\]\"" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_N\[14\]\"" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_N\[15\]\"" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_N\[16\]\"" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_N\[1\]\"" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_N\[2\]\"" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_N\[3\]\"" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_N\[4\]\"" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_N\[5\]\"" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_N\[6\]\"" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_N\[7\]\"" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_N\[8\]\"" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Warning (15710): Ignored I/O standard assignment to node \"HSMC_TX_D_N\[9\]\"" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning (15705): Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Warning (15706): Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Warning (15706): Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Warning (15706): Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Warning (15706): Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Warning (15706): Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Warning (15706): Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Warning (15706): Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Warning (15706): Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Warning (15706): Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Warning (15706): Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Warning (15706): Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Warning (15706): Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Warning (15706): Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Warning (15706): Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Warning (15706): Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Warning (15706): Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Warning (15706): Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Warning (15706): Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Warning (15706): Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Warning (15706): Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Warning (15706): Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Warning (15706): Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Warning (15706): Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Warning (15706): Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Warning (15706): Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Warning (15706): Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Warning (15706): Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Warning (15706): Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Warning (15706): Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Warning (15706): Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Warning (15706): Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Warning (15706): Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Warning (15706): Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Warning (15706): Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Warning (15706): Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Warning (15706): Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Warning (15706): Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Warning (15706): Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Warning (15706): Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:22 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:22" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:16 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:22 " "Info (170192): Fitter placement operations ending: elapsed time is 00:01:22" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Info (170195): Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "34 X23_Y24 X33_Y36 " "Info (170196): Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X23_Y24 to location X33_Y36" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:54 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:54" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info (170201): Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "163 Cyclone IV E " "Warning (169177): 163 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Info (169178): Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { CLOCK2_50 } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 250 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK2_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 848 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Info (169178): Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { CLOCK3_50 } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 251 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK3_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 849 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENETCLK_25 3.3-V LVTTL A14 " "Info (169178): Pin ENETCLK_25 uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ENETCLK_25 } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 252 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENETCLK_25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 850 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RTS 3.3-V LVTTL J13 " "Info (169178): Pin UART_RTS uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { UART_RTS } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 288 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_RTS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 859 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Info (169178): Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { UART_RXD } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 289 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 860 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL AF14 " "Info (169178): Pin SD_WP_N uses I/O standard 3.3-V LVTTL at AF14" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SD_WP_N } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 302 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_WP_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 866 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Info (169178): Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { AUD_ADCDAT } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 315 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 872 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET0_LINK100 3.3-V LVTTL C14 " "Info (169178): Pin ENET0_LINK100 uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ENET0_LINK100 } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 346 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET0_LINK100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 895 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET1_LINK100 3.3-V LVTTL D13 " "Info (169178): Pin ENET1_LINK100 uses I/O standard 3.3-V LVTTL at D13" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ENET1_LINK100 } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 364 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET1_LINK100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 909 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDA_RXD 3.3-V LVTTL Y15 " "Info (169178): Pin IRDA_RXD uses I/O standard 3.3-V LVTTL at Y15" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { IRDA_RXD } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 385 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IRDA_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 919 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AD14 " "Info (169178): Pin SD_CMD uses I/O standard 3.3-V LVTTL at AD14" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SD_CMD } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 300 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 865 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AE14 " "Info (169178): Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AE14" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SD_DAT[0] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 301 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 616 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AF13 " "Info (169178): Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SD_DAT[1] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 301 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 617 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AB14 " "Info (169178): Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SD_DAT[2] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 301 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 618 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AC14 " "Info (169178): Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AC14" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SD_DAT[3] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 301 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 619 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Info (169178): Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 316 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 873 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Info (169178): Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 317 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 874 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Info (169178): Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 319 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 876 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EEP_I2C_SDAT 3.3-V LVTTL E14 " "Info (169178): Pin EEP_I2C_SDAT uses I/O standard 3.3-V LVTTL at E14" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { EEP_I2C_SDAT } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 324 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EEP_I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 879 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Info (169178): Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 328 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 881 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL AH8 " "Info (169178): Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH8" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 411 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 796 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL AF10 " "Info (169178): Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF10" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 411 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 797 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL AG10 " "Info (169178): Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 411 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 798 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL AH10 " "Info (169178): Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH10" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 411 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 799 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL AF11 " "Info (169178): Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF11" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 411 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 800 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL AG11 " "Info (169178): Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 411 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 801 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL AH11 " "Info (169178): Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 411 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 802 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL AF12 " "Info (169178): Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 411 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 803 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[0\] 3.3-V LVTTL J10 " "Info (169178): Pin EX_IO\[0\] uses I/O standard 3.3-V LVTTL at J10" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { EX_IO[0] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 440 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 838 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[1\] 3.3-V LVTTL J14 " "Info (169178): Pin EX_IO\[1\] uses I/O standard 3.3-V LVTTL at J14" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { EX_IO[1] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 440 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 839 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[2\] 3.3-V LVTTL H13 " "Info (169178): Pin EX_IO\[2\] uses I/O standard 3.3-V LVTTL at H13" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { EX_IO[2] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 440 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 840 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[3\] 3.3-V LVTTL H14 " "Info (169178): Pin EX_IO\[3\] uses I/O standard 3.3-V LVTTL at H14" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { EX_IO[3] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 440 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 841 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[4\] 3.3-V LVTTL F14 " "Info (169178): Pin EX_IO\[4\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { EX_IO[4] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 440 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 842 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[5\] 3.3-V LVTTL E10 " "Info (169178): Pin EX_IO\[5\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { EX_IO[5] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 440 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 843 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EX_IO\[6\] 3.3-V LVTTL D9 " "Info (169178): Pin EX_IO\[6\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { EX_IO[6] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 440 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 844 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Info (169178): Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 280 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 608 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Info (169178): Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 280 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 609 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Info (169178): Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 280 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 610 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Info (169178): Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 280 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 611 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Info (169178): Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 280 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 612 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Info (169178): Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 280 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 613 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Info (169178): Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 280 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 614 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Info (169178): Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 280 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 615 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Info (169178): Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { PS2_CLK } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 293 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 845 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Info (169178): Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { PS2_DAT } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 294 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 862 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK2 3.3-V LVTTL G5 " "Info (169178): Pin PS2_CLK2 uses I/O standard 3.3-V LVTTL at G5" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { PS2_CLK2 } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 295 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 846 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT2 3.3-V LVTTL F5 " "Info (169178): Pin PS2_DAT2 uses I/O standard 3.3-V LVTTL at F5" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { PS2_DAT2 } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 296 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_DAT2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 863 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL J6 " "Info (169178): Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 375 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 668 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL K4 " "Info (169178): Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 375 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 669 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J5 " "Info (169178): Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 375 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 670 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL K3 " "Info (169178): Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 375 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 671 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL J4 " "Info (169178): Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 375 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 672 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL J3 " "Info (169178): Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 375 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 673 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL J7 " "Info (169178): Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 375 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 674 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H6 " "Info (169178): Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 375 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 675 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL H3 " "Info (169178): Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 375 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 676 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL H4 " "Info (169178): Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 375 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 677 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL G1 " "Info (169178): Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 375 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 678 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL G2 " "Info (169178): Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 375 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 679 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL G3 " "Info (169178): Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 375 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 680 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL F1 " "Info (169178): Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 375 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 681 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL F3 " "Info (169178): Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 375 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 682 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL G4 " "Info (169178): Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 375 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_DATA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 683 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Info (169178): Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 394 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 701 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Info (169178): Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 394 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 702 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Info (169178): Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 394 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 703 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Info (169178): Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 394 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 704 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Info (169178): Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 394 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 705 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Info (169178): Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 394 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 706 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Info (169178): Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 394 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 707 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Info (169178): Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 394 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 708 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Info (169178): Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 394 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 709 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Info (169178): Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 394 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 710 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Info (169178): Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 394 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 711 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Info (169178): Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 394 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 712 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Info (169178): Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 394 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 713 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Info (169178): Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 394 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 714 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Info (169178): Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 394 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 715 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Info (169178): Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 394 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 716 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Info (169178): Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 394 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 717 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Info (169178): Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 394 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 718 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Info (169178): Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 394 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 719 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Info (169178): Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 394 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 720 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Info (169178): Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 394 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 721 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Info (169178): Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 394 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 722 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Info (169178): Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 394 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 723 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Info (169178): Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 394 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 724 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Info (169178): Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 394 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 725 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Info (169178): Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 394 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 726 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Info (169178): Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 394 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 727 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Info (169178): Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 394 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 728 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Info (169178): Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 394 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 729 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Info (169178): Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 394 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 730 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Info (169178): Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 394 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 731 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Info (169178): Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 394 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 732 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Info (169178): Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 402 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 757 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Info (169178): Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 402 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 758 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Info (169178): Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 402 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 759 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Info (169178): Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 402 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 760 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Info (169178): Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 402 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 761 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Info (169178): Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 402 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 762 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Info (169178): Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 402 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 763 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Info (169178): Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 402 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 764 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Info (169178): Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 402 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 765 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Info (169178): Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 402 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 766 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Info (169178): Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 402 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 767 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Info (169178): Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 402 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 768 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Info (169178): Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 402 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 769 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Info (169178): Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 402 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 770 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Info (169178): Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 402 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 771 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Info (169178): Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 402 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 772 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL AB22 " "Info (169178): Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at AB22" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { GPIO[0] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 419 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 485 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL AC15 " "Info (169178): Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at AC15" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { GPIO[1] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 419 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 486 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL AB21 " "Info (169178): Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { GPIO[2] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 419 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 487 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL Y17 " "Info (169178): Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { GPIO[3] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 419 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 488 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL AC21 " "Info (169178): Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { GPIO[4] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 419 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 489 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL Y16 " "Info (169178): Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { GPIO[5] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 419 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 490 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL AD21 " "Info (169178): Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { GPIO[6] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 419 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 491 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL AE16 " "Info (169178): Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { GPIO[7] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 419 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 492 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL AD15 " "Info (169178): Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { GPIO[8] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 419 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 493 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL AE15 " "Info (169178): Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { GPIO[9] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 419 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 494 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL AC19 " "Info (169178): Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { GPIO[10] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 419 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 495 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AF16 " "Info (169178): Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AF16" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { GPIO[11] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 419 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 496 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AD19 " "Info (169178): Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { GPIO[12] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 419 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 497 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL AF15 " "Info (169178): Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at AF15" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { GPIO[13] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 419 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 498 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL AF24 " "Info (169178): Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at AF24" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { GPIO[14] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 419 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 499 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AE21 " "Info (169178): Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AE21" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { GPIO[15] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 419 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 500 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AF25 " "Info (169178): Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AF25" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { GPIO[16] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 419 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 501 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL AC22 " "Info (169178): Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at AC22" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { GPIO[17] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 419 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 502 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AE22 " "Info (169178): Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { GPIO[18] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 419 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 467 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL AF21 " "Info (169178): Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at AF21" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { GPIO[19] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 419 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 468 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AF22 " "Info (169178): Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AF22" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { GPIO[20] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 419 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 469 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AD22 " "Info (169178): Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AD22" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { GPIO[21] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 419 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 470 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AG25 " "Info (169178): Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AG25" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { GPIO[22] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 419 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 471 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL AD25 " "Info (169178): Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at AD25" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { GPIO[23] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 419 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 472 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AH25 " "Info (169178): Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AH25" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { GPIO[24] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 419 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 473 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL AE25 " "Info (169178): Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at AE25" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { GPIO[25] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 419 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 474 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AG22 " "Info (169178): Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AG22" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { GPIO[26] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 419 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 475 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL AE24 " "Info (169178): Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at AE24" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { GPIO[27] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 419 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 476 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AH22 " "Info (169178): Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { GPIO[28] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 419 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 477 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL AF26 " "Info (169178): Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at AF26" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { GPIO[29] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 419 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 478 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AE20 " "Info (169178): Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AE20" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { GPIO[30] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 419 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 479 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL AG23 " "Info (169178): Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at AG23" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { GPIO[31] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 419 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 480 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AF20 " "Info (169178): Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AF20" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { GPIO[32] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 419 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 481 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL AH26 " "Info (169178): Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at AH26" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { GPIO[33] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 419 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 482 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AH23 " "Info (169178): Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AH23" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { GPIO[34] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 419 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 483 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AG26 " "Info (169178): Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AG26" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { GPIO[35] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 419 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 484 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_VS 3.3-V LVTTL E4 " "Info (169178): Pin TD_VS uses I/O standard 3.3-V LVTTL at E4" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { TD_VS } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 371 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_VS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 913 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_CLKIN0 3.0-V LVTTL AH15 " "Info (169178): Pin HSMC_CLKIN0 uses I/O standard 3.0-V LVTTL at AH15" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { HSMC_CLKIN0 } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 427 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HSMC_CLKIN0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 939 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 249 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 847 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_CLK27 3.3-V LVTTL B14 " "Info (169178): Pin TD_CLK27 uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { TD_CLK27 } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 367 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_CLK27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 910 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[0\] 3.3-V LVTTL E8 " "Info (169178): Pin TD_DATA\[0\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { TD_DATA[0] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 368 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 660 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[1\] 3.3-V LVTTL A7 " "Info (169178): Pin TD_DATA\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { TD_DATA[1] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 368 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 661 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[2\] 3.3-V LVTTL D8 " "Info (169178): Pin TD_DATA\[2\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { TD_DATA[2] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 368 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 662 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[3\] 3.3-V LVTTL C7 " "Info (169178): Pin TD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { TD_DATA[3] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 368 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 663 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[4\] 3.3-V LVTTL D7 " "Info (169178): Pin TD_DATA\[4\] uses I/O standard 3.3-V LVTTL at D7" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { TD_DATA[4] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 368 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 664 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[5\] 3.3-V LVTTL D6 " "Info (169178): Pin TD_DATA\[5\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { TD_DATA[5] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 368 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 665 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[6\] 3.3-V LVTTL E7 " "Info (169178): Pin TD_DATA\[6\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { TD_DATA[6] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 368 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 666 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[7\] 3.3-V LVTTL F7 " "Info (169178): Pin TD_DATA\[7\] uses I/O standard 3.3-V LVTTL at F7" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { TD_DATA[7] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 368 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 667 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_HS 3.3-V LVTTL E5 " "Info (169178): Pin TD_HS uses I/O standard 3.3-V LVTTL at E5" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { TD_HS } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 369 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TD_HS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 911 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL Y1 " "Info (169178): Pin FL_RY uses I/O standard 3.3-V LVTTL at Y1" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { FL_RY } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 414 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_RY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 934 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_CLKIN 3.3-V LVTTL AH14 " "Info (169178): Pin SMA_CLKIN uses I/O standard 3.3-V LVTTL at AH14" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SMA_CLKIN } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 255 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SMA_CLKIN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 851 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT 3.3-V LVTTL D5 " "Info (169178): Pin OTG_INT uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { OTG_INT } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 380 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_INT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 917 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "31 " "Warning (169064): Following 31 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Info (169065): Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SD_CMD } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 300 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 865 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Info (169065): Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SD_DAT[0] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 301 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 616 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Info (169065): Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SD_DAT[1] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 301 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 617 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Info (169065): Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SD_DAT[2] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 301 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 618 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Info (169065): Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { SD_DAT[3] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 301 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 619 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Info (169065): Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 316 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 873 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Info (169065): Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 317 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 874 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Info (169065): Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 319 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 876 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EEP_I2C_SDAT a permanently disabled " "Info (169065): Pin EEP_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { EEP_I2C_SDAT } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 324 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EEP_I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 879 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Info (169065): Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 328 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 881 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET0_MDIO a permanently disabled " "Info (169065): Pin ENET0_MDIO has a permanently disabled output enable" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ENET0_MDIO } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 334 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET0_MDIO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 885 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET1_MDIO a permanently disabled " "Info (169065): Pin ENET1_MDIO has a permanently disabled output enable" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ENET1_MDIO } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 352 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET1_MDIO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 899 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Info (169065): Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 411 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 796 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Info (169065): Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 411 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 797 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Info (169065): Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 411 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 798 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Info (169065): Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 411 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 799 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Info (169065): Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 411 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 800 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Info (169065): Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 411 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 801 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Info (169065): Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 411 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 802 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Info (169065): Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 411 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 803 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[0\] a permanently disabled " "Info (169065): Pin EX_IO\[0\] has a permanently disabled output enable" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { EX_IO[0] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 440 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 838 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[1\] a permanently disabled " "Info (169065): Pin EX_IO\[1\] has a permanently disabled output enable" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { EX_IO[1] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 440 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 839 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[2\] a permanently disabled " "Info (169065): Pin EX_IO\[2\] has a permanently disabled output enable" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { EX_IO[2] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 440 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 840 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[3\] a permanently disabled " "Info (169065): Pin EX_IO\[3\] has a permanently disabled output enable" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { EX_IO[3] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 440 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 841 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[4\] a permanently disabled " "Info (169065): Pin EX_IO\[4\] has a permanently disabled output enable" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { EX_IO[4] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 440 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 842 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[5\] a permanently disabled " "Info (169065): Pin EX_IO\[5\] has a permanently disabled output enable" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { EX_IO[5] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 440 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 843 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EX_IO\[6\] a permanently disabled " "Info (169065): Pin EX_IO\[6\] has a permanently disabled output enable" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { EX_IO[6] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 440 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EX_IO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 844 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently enabled " "Info (169065): Pin PS2_CLK has a permanently enabled output enable" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { PS2_CLK } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 293 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 845 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Info (169065): Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { PS2_DAT } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 294 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 862 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently enabled " "Info (169065): Pin PS2_CLK2 has a permanently enabled output enable" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { PS2_CLK2 } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 295 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_CLK2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 846 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Info (169065): Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { PS2_DAT2 } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE2_115_NIOS_HOST_MOUSE_VGA.v" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA.v" 296 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_DAT2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/" { { 0 { 0 ""} 0 863 6071 6994 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 132 s Quartus II 32-bit " "Info: Quartus II 32-bit Fitter was successful. 0 errors, 132 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "587 " "Info: Peak virtual memory: 587 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 28 10:00:12 2019 " "Info: Processing ended: Sun Jul 28 10:00:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:03:48 " "Info: Elapsed time: 00:03:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:48 " "Info: Total CPU time (on all processors): 00:03:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Info: Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 28 10:00:15 2019 " "Info: Processing started: Sun Jul 28 10:00:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE2_115_NIOS_HOST_MOUSE_VGA -c DE2_115_NIOS_HOST_MOUSE_VGA " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off DE2_115_NIOS_HOST_MOUSE_VGA -c DE2_115_NIOS_HOST_MOUSE_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Info: Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 28 10:00:15 2019 " "Info: Processing started: Sun Jul 28 10:00:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2_115_NIOS_HOST_MOUSE_VGA -c DE2_115_NIOS_HOST_MOUSE_VGA " "Info: Command: quartus_sta DE2_115_NIOS_HOST_MOUSE_VGA -c DE2_115_NIOS_HOST_MOUSE_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info (332164): Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "MDCK2395 " "Info (332165): Entity MDCK2395" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical LJMV0916_0\] " "Info (332166): set_disable_timing \[get_cells -hierarchical LJMV0916_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_0\] " "Info (332166): set_disable_timing \[get_cells -hierarchical EPEO2888_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_1\] " "Info (332166): set_disable_timing \[get_cells -hierarchical EPEO2888_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_2\] " "Info (332166): set_disable_timing \[get_cells -hierarchical EPEO2888_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_3\] " "Info (332166): set_disable_timing \[get_cells -hierarchical EPEO2888_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_4\] " "Info (332166): set_disable_timing \[get_cells -hierarchical EPEO2888_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_5\] " "Info (332166): set_disable_timing \[get_cells -hierarchical EPEO2888_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_6\] " "Info (332166): set_disable_timing \[get_cells -hierarchical EPEO2888_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_7\] " "Info (332166): set_disable_timing \[get_cells -hierarchical EPEO2888_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical WCRO7487_0\] " "Info (332166): set_disable_timing \[get_cells -hierarchical WCRO7487_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Info (332165): Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Info (332165): Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Info (332165): Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "Info (332166): set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Info (332165): Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "Info (332166): set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info (332165): Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info (332166): create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info (332166): set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_SOPC/synthesis/submodules/altera_reset_controller.sdc " "Info (332104): Reading SDC File: 'DE2_115_SOPC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_reset_controller.sdc 17 *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|aclr pin " "Warning (332174): Ignored filter at altera_reset_controller.sdc(17): *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|aclr could not be matched with a pin" {  } { { "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.sdc" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_reset_controller.sdc 17 Argument <to> is an empty collection " "Warning (332049): Ignored set_false_path at altera_reset_controller.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_pins -compatibility_mode -nocase *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|aclr\] " "Info (332050): set_false_path -to \[get_pins -compatibility_mode -nocase *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|aclr\]" {  } { { "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.sdc" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1}  } { { "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.sdc" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.sdc " "Info (332104): Reading SDC File: 'DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_NIOS_HOST_MOUSE_VGA.sdc " "Info (332104): Reading SDC File: 'DE2_115_NIOS_HOST_MOUSE_VGA.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info (332110): Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\} \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\} " "Info (332110): create_generated_clock -source \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\} \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -63.00 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[1\]\} \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[1\]\} " "Info (332110): create_generated_clock -source \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -63.00 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[1\]\} \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\} \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\} " "Info (332110): create_generated_clock -source \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\} \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\} \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\} " "Info (332110): create_generated_clock -source \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\} \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Info (332151): Clock uncertainty calculation is delayed until the next update_timing_netlist call" {  } {  } 0 332151 "Clock uncertainty calculation is delayed until the next update_timing_netlist call" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|clk_NIOS_16\[0\] " "Warning (332060): Node: DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|clk_NIOS_16\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.100 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.100 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.100 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.100 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.070 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.070 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.070 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.070 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.197 " "Info (332146): Worst-case setup slack is -2.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.197       -50.671 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]  " "Info (332119):    -2.197       -50.671 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.910       -17.092 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):    -0.910       -17.092 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.443         0.000 clock_50_1  " "Info (332119):    16.443         0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.713         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]  " "Info (332119):    38.713         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.652         0.000 altera_reserved_tck  " "Info (332119):    43.652         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.251 " "Info (332146): Worst-case hold slack is 0.251" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251         0.000 altera_reserved_tck  " "Info (332119):     0.251         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):     0.332         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]  " "Info (332119):     0.354         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403         0.000 clock_50_1  " "Info (332119):     0.403         0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]  " "Info (332119):     0.405         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.706 " "Info (332146): Worst-case recovery slack is 0.706" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.706         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):     0.706         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.927         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]  " "Info (332119):     5.927         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.562         0.000 clock_50_1  " "Info (332119):    17.562         0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.620         0.000 altera_reserved_tck  " "Info (332119):    42.620         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   93.267         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]  " "Info (332119):    93.267         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.451 " "Info (332146): Worst-case removal slack is -2.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.451        -2.451 altera_reserved_tck  " "Info (332119):    -2.451        -2.451 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.014         0.000 clock_50_1  " "Info (332119):     1.014         0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.751         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]  " "Info (332119):     2.751         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.881         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):     2.881         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.088         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]  " "Info (332119):     5.088         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.622 " "Info (332146): Worst-case minimum pulse width slack is 4.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.622         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):     4.622         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.684         0.000 clock_50_1  " "Info (332119):     9.684         0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 clock_50_2  " "Info (332119):    16.000         0.000 clock_50_2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 clock_50_3  " "Info (332119):    16.000         0.000 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.713         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]  " "Info (332119):    19.713         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.213         0.000 altera_reserved_tck  " "Info (332119):    29.213         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.030         0.000 clock_27  " "Info (332119):    33.030         0.000 clock_27 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.702         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]  " "Info (332119):    49.702         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info (115031): Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info (115030): Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Info (115017): Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 50 synchronizer chains. " "Info (332114): Report Metastability: Found 50 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Warning (210042): Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 32-bit " "Info: Quartus II 32-bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "544 " "Info: Peak virtual memory: 544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 28 10:00:35 2019 " "Info: Processing ended: Sun Jul 28 10:00:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Info: Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Info: Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|clk_NIOS_16\[0\] " "Warning (332060): Node: DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|clk_NIOS_16\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.100 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.100 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.100 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.100 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.070 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.070 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.070 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.070 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.657 " "Info (332146): Worst-case setup slack is -1.657" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.657       -37.494 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]  " "Info (332119):    -1.657       -37.494 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.474        -1.058 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):    -0.474        -1.058 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.749         0.000 clock_50_1  " "Info (332119):    16.749         0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.512         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]  " "Info (332119):    39.512         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.921         0.000 altera_reserved_tck  " "Info (332119):    43.921         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.037 " "Info (332146): Worst-case hold slack is 0.037" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.037         0.000 altera_reserved_tck  " "Info (332119):     0.037         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]  " "Info (332119):     0.324         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):     0.337         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354         0.000 clock_50_1  " "Info (332119):     0.354         0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]  " "Info (332119):     0.355         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.127 " "Info (332146): Worst-case recovery slack is 1.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.127         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):     1.127         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.315         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]  " "Info (332119):     6.315         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.738         0.000 clock_50_1  " "Info (332119):    17.738         0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.068         0.000 altera_reserved_tck  " "Info (332119):    43.068         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   93.917         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]  " "Info (332119):    93.917         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.417 " "Info (332146): Worst-case removal slack is -2.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.417        -2.417 altera_reserved_tck  " "Info (332119):    -2.417        -2.417 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.922         0.000 clock_50_1  " "Info (332119):     0.922         0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.436         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]  " "Info (332119):     2.436         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.551         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):     2.551         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.605         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]  " "Info (332119):     4.605         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.652 " "Info (332146): Worst-case minimum pulse width slack is 4.652" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.652         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):     4.652         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.690         0.000 clock_50_1  " "Info (332119):     9.690         0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 clock_50_2  " "Info (332119):    16.000         0.000 clock_50_2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 clock_50_3  " "Info (332119):    16.000         0.000 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.698         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]  " "Info (332119):    19.698         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.426         0.000 altera_reserved_tck  " "Info (332119):    29.426         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.030         0.000 clock_27  " "Info (332119):    33.030         0.000 clock_27 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.693         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]  " "Info (332119):    49.693         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 50 synchronizer chains. " "Info (332114): Report Metastability: Found 50 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 50 " "Info (332114): Number of Synchronizer Chains Found: 50" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info (332114): Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.202 ns " "Info (332114): Worst Case Available Settling Time: 9.202 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info (332114): " {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|clk_NIOS_16\[0\] " "Warning (332060): Node: DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|clk_NIOS_16\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.100 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.100 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.100 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.100 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.070 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.070 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.070 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.070 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.375 " "Info (332146): Worst-case setup slack is 1.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.375         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]  " "Info (332119):     1.375         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.115         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):     2.115         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.272         0.000 clock_50_1  " "Info (332119):    18.272         0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.180         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]  " "Info (332119):    44.180         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.452         0.000 altera_reserved_tck  " "Info (332119):    47.452         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.130 " "Info (332146): Worst-case hold slack is 0.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):     0.130         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]  " "Info (332119):     0.133         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]  " "Info (332119):     0.169         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181         0.000 altera_reserved_tck  " "Info (332119):     0.181         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182         0.000 clock_50_1  " "Info (332119):     0.182         0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.817 " "Info (332146): Worst-case recovery slack is 2.817" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.817         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):     2.817         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.845         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]  " "Info (332119):     7.845         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.756         0.000 clock_50_1  " "Info (332119):    18.756         0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.816         0.000 altera_reserved_tck  " "Info (332119):    45.816         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.348         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]  " "Info (332119):    96.348         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.982 " "Info (332146): Worst-case removal slack is -0.982" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.982        -0.982 altera_reserved_tck  " "Info (332119):    -0.982        -0.982 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.482         0.000 clock_50_1  " "Info (332119):     0.482         0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.433         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]  " "Info (332119):     1.433         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.513         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):     1.513         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.604         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]  " "Info (332119):     2.604         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.745 " "Info (332146): Worst-case minimum pulse width slack is 4.745" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.745         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):     4.745         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.245         0.000 clock_50_1  " "Info (332119):     9.245         0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 clock_50_2  " "Info (332119):    16.000         0.000 clock_50_2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 clock_50_3  " "Info (332119):    16.000         0.000 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.749         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]  " "Info (332119):    19.749         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.248         0.000 altera_reserved_tck  " "Info (332119):    29.248         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.030         0.000 clock_27  " "Info (332119):    33.030         0.000 clock_27 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.751         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]  " "Info (332119):    49.751         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 50 synchronizer chains. " "Info (332114): Report Metastability: Found 50 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 50 " "Info (332114): Number of Synchronizer Chains Found: 50" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info (332114): Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.912 ns " "Info (332114): Worst Case Available Settling Time: 11.912 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info (332114): " {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info (332102): Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info (332102): Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 9 s Quartus II 32-bit " "Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "463 " "Info: Peak virtual memory: 463 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 28 10:01:04 2019 " "Info: Processing ended: Sun Jul 28 10:01:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Info: Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Info: Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 343 s " "Info (293000): Quartus II Full Compilation was successful. 0 errors, 343 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
