// Seed: 2088091067
module module_0 (
    output supply0 id_0,
    input tri1 id_1,
    output wor id_2,
    output supply0 id_3
);
  parameter id_5 = 1;
  parameter id_6 = id_5 == id_5;
  wire id_7;
  assign id_7 = id_7;
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    input tri id_2
    , id_16, id_17,
    output tri id_3,
    output tri id_4,
    input tri1 id_5,
    output uwire id_6,
    input tri id_7,
    input tri0 id_8,
    output uwire id_9,
    input supply1 id_10,
    output wor id_11,
    input supply1 id_12,
    input supply1 id_13,
    input tri id_14
);
  logic [1 'b0 : -1] id_18;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_6,
      id_4
  );
endmodule
