# <img src="/notes/papers/tex/c464c32159fb6b1c835b3a18e61d617b.svg?invert_in_darkmode&sanitize=true" align="middle" width="117.41940374999999pt" height="22.831056599999986pt"/> - Ryan Williams

## Main Ideas

This is one of the most successful results thus far derived from exploiting the connections between faster <img src="/notes/papers/tex/95d4aeb7638140fd70ba48c1d0a76c2d.svg?invert_in_darkmode&sanitize=true" align="middle" width="25.890204449999988pt" height="20.09134050000002pt"/> algorithms and stronger circuit lower bounds.  Using ideas similar to the [Karp-Lipton Theorems](https://matthewkatzman.github.io/notes/background/karpLipton.html), Williams shows that the existence of a <img src="/notes/papers/tex/580d2dd5f5e10006692ef30c167f899b.svg?invert_in_darkmode&sanitize=true" align="middle" width="72.96195554999998pt" height="29.190975000000005pt"/> algorithm solving <img src="/notes/papers/tex/e7580cf94f7e56cdc50b4caab1ea57d6.svg?invert_in_darkmode&sanitize=true" align="middle" width="60.410476499999994pt" height="20.09134050000002pt"/> implies that <img src="/notes/papers/tex/c464c32159fb6b1c835b3a18e61d617b.svg?invert_in_darkmode&sanitize=true" align="middle" width="117.41940374999999pt" height="22.831056599999986pt"/>.  In order to show this, he utilizes the nondeterministic time hierarchy theorem to show that the <img src="/notes/papers/tex/3262497f78af8a499e76e85f7bdb9422.svg?invert_in_darkmode&sanitize=true" align="middle" width="54.42894764999999pt" height="22.55708729999998pt"/>-complete problem <img src="/notes/papers/tex/6bab82e097333608b39a4f0318a259f0.svg?invert_in_darkmode&sanitize=true" align="middle" width="289.35310305pt" height="29.190975000000005pt"/> (this is the language comprised of circuits with truth tables encoding satisfiable <img src="/notes/papers/tex/5dc642f297e291cfdde8982599601d7e.svg?invert_in_darkmode&sanitize=true" align="middle" width="8.219209349999991pt" height="21.18721440000001pt"/>-CNFs).  Then, assuming that <img src="/notes/papers/tex/94fdaf8e26e648fb2cf841509b689fa2.svg?invert_in_darkmode&sanitize=true" align="middle" width="117.41940374999999pt" height="22.55708729999998pt"/>, he is able to construct a <img src="/notes/papers/tex/e119a75a614a5a9010358e2c22694996.svg?invert_in_darkmode&sanitize=true" align="middle" width="72.2355678pt" height="28.92981300000002pt"/> algorithm for <img src="/notes/papers/tex/c9142515ff708cd84adf6c3fa602afce.svg?invert_in_darkmode&sanitize=true" align="middle" width="112.19088374999998pt" height="20.09134050000002pt"/>, contradicting the hierarchy and completing the proof.

This result is made up of two main parts:

1. Reducing solving <img src="/notes/papers/tex/c9142515ff708cd84adf6c3fa602afce.svg?invert_in_darkmode&sanitize=true" align="middle" width="112.19088374999998pt" height="20.09134050000002pt"/> in <img src="/notes/papers/tex/580d2dd5f5e10006692ef30c167f899b.svg?invert_in_darkmode&sanitize=true" align="middle" width="72.96195554999998pt" height="29.190975000000005pt"/> time to solving <img src="/notes/papers/tex/e7580cf94f7e56cdc50b4caab1ea57d6.svg?invert_in_darkmode&sanitize=true" align="middle" width="60.410476499999994pt" height="20.09134050000002pt"/> on circuits with <img src="/notes/papers/tex/55a049b8f161ae7cfeb0197d75aff967.svg?invert_in_darkmode&sanitize=true" align="middle" width="9.86687624999999pt" height="14.15524440000002pt"/> inputs and <img src="/notes/papers/tex/caffed0f63065b42501fe6d23e50bbf9.svg?invert_in_darkmode&sanitize=true" align="middle" width="17.132905349999987pt" height="27.91243950000002pt"/> size in <img src="/notes/papers/tex/580d2dd5f5e10006692ef30c167f899b.svg?invert_in_darkmode&sanitize=true" align="middle" width="72.96195554999998pt" height="29.190975000000005pt"/> time.
2. Constructing an algorithm solving <img src="/notes/papers/tex/e7580cf94f7e56cdc50b4caab1ea57d6.svg?invert_in_darkmode&sanitize=true" align="middle" width="60.410476499999994pt" height="20.09134050000002pt"/> in <img src="/notes/papers/tex/580d2dd5f5e10006692ef30c167f899b.svg?invert_in_darkmode&sanitize=true" align="middle" width="72.96195554999998pt" height="29.190975000000005pt"/> time.

## Reduction to <img src="/notes/papers/tex/a80f5ecaa8042cd91d0c3c3d8c2a99b0.svg?invert_in_darkmode&sanitize=true" align="middle" width="83.74385084999999pt" height="22.55708729999998pt"/>

### Guess a circuit to solve the problem

The basic idea is to nondeterministically guess a polynomial-sized circuit solving <img src="/notes/papers/tex/c9142515ff708cd84adf6c3fa602afce.svg?invert_in_darkmode&sanitize=true" align="middle" width="112.19088374999998pt" height="20.09134050000002pt"/> and use the circuit to solve <img src="/notes/papers/tex/c9142515ff708cd84adf6c3fa602afce.svg?invert_in_darkmode&sanitize=true" align="middle" width="112.19088374999998pt" height="20.09134050000002pt"/> on input circuit <img src="/notes/papers/tex/332cc365a4987aacce0ead01b8bdcc0b.svg?invert_in_darkmode&sanitize=true" align="middle" width="9.39498779999999pt" height="14.15524440000002pt"/> more efficiently.  It doesn't immediately help to guess a circuit for <img src="/notes/papers/tex/c9142515ff708cd84adf6c3fa602afce.svg?invert_in_darkmode&sanitize=true" align="middle" width="112.19088374999998pt" height="20.09134050000002pt"/>, as it would need to be verified, and an <img src="/notes/papers/tex/44ef1114da486eb37eea5ad4706dcb1a.svg?invert_in_darkmode&sanitize=true" align="middle" width="38.03635109999999pt" height="22.55708729999998pt"/> protocol does not help without access to randomness.

### Guess an easy witness circuit

Instead, Williams employs the [Easy Witness](https://matthewkatzman.github.io/notes/papers/easyWitness.html) technique to guess a circuit who's truth table encodes a satisfying assignment to the <img src="/notes/papers/tex/5dc642f297e291cfdde8982599601d7e.svg?invert_in_darkmode&sanitize=true" align="middle" width="8.219209349999991pt" height="21.18721440000001pt"/>-CNF <img src="/notes/papers/tex/083da1124b81d709f20f2575ae9138c3.svg?invert_in_darkmode&sanitize=true" align="middle" width="34.06973294999999pt" height="24.65753399999998pt"/>.  It's still not clear, however, that this can be checked faster than exhasutively.

### Guess and verify the easy witness circuit

WLOG, we assume that <img src="/notes/papers/tex/8d41ab09ae7be76584ba0a0206c3aaae.svg?invert_in_darkmode&sanitize=true" align="middle" width="27.843647699999988pt" height="24.65753399999998pt"/> outputs the <img src="/notes/papers/tex/2816079e0c533ee8a8148e5215141fe3.svg?invert_in_darkmode&sanitize=true" align="middle" width="18.06055514999999pt" height="27.91243950000002pt"/> clause of the <img src="/notes/papers/tex/5dc642f297e291cfdde8982599601d7e.svg?invert_in_darkmode&sanitize=true" align="middle" width="8.219209349999991pt" height="21.18721440000001pt"/>-CNF, and that our guessed witness circuit <img src="/notes/papers/tex/829155081bfc81fe0e227bcb9d85f0ec.svg?invert_in_darkmode&sanitize=true" align="middle" width="22.979505449999987pt" height="22.465723500000017pt"/> can encode the satisfying assignment on both the variables and their negations.  Then, feeding the three outputs of <img src="/notes/papers/tex/332cc365a4987aacce0ead01b8bdcc0b.svg?invert_in_darkmode&sanitize=true" align="middle" width="9.39498779999999pt" height="14.15524440000002pt"/> into distinct copies of <img src="/notes/papers/tex/829155081bfc81fe0e227bcb9d85f0ec.svg?invert_in_darkmode&sanitize=true" align="middle" width="22.979505449999987pt" height="22.465723500000017pt"/>, we need at least one of these outputs to be <img src="/notes/papers/tex/034d0a6be0424bffe9a6e7ac9236c0f5.svg?invert_in_darkmode&sanitize=true" align="middle" width="8.219209349999991pt" height="21.18721440000001pt"/> for each clause, so we simply take an OR over these three copies to obtain a circuit <img src="/notes/papers/tex/78ec2b7008296ce0561cf83393cb746d.svg?invert_in_darkmode&sanitize=true" align="middle" width="14.06623184999999pt" height="22.465723500000017pt"/>.  Note that <img src="/notes/papers/tex/78ec2b7008296ce0561cf83393cb746d.svg?invert_in_darkmode&sanitize=true" align="middle" width="14.06623184999999pt" height="22.465723500000017pt"/> is now the circuit that accepts if clause <img src="/notes/papers/tex/77a3b857d53fb44e33b53e4c8b68351a.svg?invert_in_darkmode&sanitize=true" align="middle" width="5.663225699999989pt" height="21.68300969999999pt"/> is satisfied by our guessed witness.  It is not enough for <img src="/notes/papers/tex/78ec2b7008296ce0561cf83393cb746d.svg?invert_in_darkmode&sanitize=true" align="middle" width="14.06623184999999pt" height="22.465723500000017pt"/> to be satisfiable, this tells us that a single clause of <img src="/notes/papers/tex/083da1124b81d709f20f2575ae9138c3.svg?invert_in_darkmode&sanitize=true" align="middle" width="34.06973294999999pt" height="24.65753399999998pt"/> is satisfied by our guess.  We need <img src="/notes/papers/tex/b87e77f2609be78cb2c53d79f3503c69.svg?invert_in_darkmode&sanitize=true" align="middle" width="25.02517214999999pt" height="22.465723500000017pt"/> to be unsatisfiable, in other words there is not a single clause that is not satisfied.  If this is the case we accept.

### Guess the witness circuits in <img src="/notes/papers/tex/28eff24ac0d17d1a919fe192b1b915f7.svg?invert_in_darkmode&sanitize=true" align="middle" width="41.072846099999985pt" height="22.55708729999998pt"/>

This algorithm is correct, but what if <img src="/notes/papers/tex/a17cf7a047e98b90d06031b49d9b3654.svg?invert_in_darkmode&sanitize=true" align="middle" width="84.96538379999998pt" height="22.831056599999986pt"/>?  An improved algorithm for <img src="/notes/papers/tex/e7580cf94f7e56cdc50b4caab1ea57d6.svg?invert_in_darkmode&sanitize=true" align="middle" width="60.410476499999994pt" height="20.09134050000002pt"/> only helps if we have an <img src="/notes/papers/tex/28eff24ac0d17d1a919fe192b1b915f7.svg?invert_in_darkmode&sanitize=true" align="middle" width="41.072846099999985pt" height="22.55708729999998pt"/> circuit to run it on.  There is still hope, however.  Because we are assuming throughout this process that <img src="/notes/papers/tex/94fdaf8e26e648fb2cf841509b689fa2.svg?invert_in_darkmode&sanitize=true" align="middle" width="117.41940374999999pt" height="22.55708729999998pt"/>, in particular we have <img src="/notes/papers/tex/ee60ed589a44cddcdae677571b9630b6.svg?invert_in_darkmode&sanitize=true" align="middle" width="75.91278089999999pt" height="22.55708729999998pt"/>.  Consider the problem given inputs <img src="/notes/papers/tex/916f0679823642ab7562419206bfad75.svg?invert_in_darkmode&sanitize=true" align="middle" width="27.966501749999992pt" height="22.465723500000017pt"/> where <img src="/notes/papers/tex/9b325b9e31e85137d1de765f43c0f8bc.svg?invert_in_darkmode&sanitize=true" align="middle" width="12.92464304999999pt" height="22.465723500000017pt"/> encodes a circuit, is <img src="/notes/papers/tex/f4272b724bec57f9e86ef14d41800725.svg?invert_in_darkmode&sanitize=true" align="middle" width="64.49611739999999pt" height="24.65753399999998pt"/>?  This problem is clearly in <img src="/notes/papers/tex/a4cf30090cf9c69b2183d5a7e2b9e77c.svg?invert_in_darkmode&sanitize=true" align="middle" width="12.92230829999999pt" height="22.55708729999998pt"/>, and thus in <img src="/notes/papers/tex/28eff24ac0d17d1a919fe192b1b915f7.svg?invert_in_darkmode&sanitize=true" align="middle" width="41.072846099999985pt" height="22.55708729999998pt"/>.  So there is an <img src="/notes/papers/tex/28eff24ac0d17d1a919fe192b1b915f7.svg?invert_in_darkmode&sanitize=true" align="middle" width="41.072846099999985pt" height="22.55708729999998pt"/> taking input <img src="/notes/papers/tex/d685be28f5dbcb008288cbc1f5d54d45.svg?invert_in_darkmode&sanitize=true" align="middle" width="52.54192019999999pt" height="24.65753399999998pt"/> and outputting <img src="/notes/papers/tex/9cfa87d83204231f2cfadae5dc6a7189.svg?invert_in_darkmode&sanitize=true" align="middle" width="45.236040299999985pt" height="24.65753399999998pt"/>, so fixing the input bits corresponding to <img src="/notes/papers/tex/829155081bfc81fe0e227bcb9d85f0ec.svg?invert_in_darkmode&sanitize=true" align="middle" width="22.979505449999987pt" height="22.465723500000017pt"/>, this circuit is an <img src="/notes/papers/tex/28eff24ac0d17d1a919fe192b1b915f7.svg?invert_in_darkmode&sanitize=true" align="middle" width="41.072846099999985pt" height="22.55708729999998pt"/> circuit equivalent to <img src="/notes/papers/tex/829155081bfc81fe0e227bcb9d85f0ec.svg?invert_in_darkmode&sanitize=true" align="middle" width="22.979505449999987pt" height="22.465723500000017pt"/>.  Of course, since this is a circuit family, we need to be able to generate these circuits at runtime.  So we just guess an <img src="/notes/papers/tex/28eff24ac0d17d1a919fe192b1b915f7.svg?invert_in_darkmode&sanitize=true" align="middle" width="41.072846099999985pt" height="22.55708729999998pt"/> easy witness <img src="/notes/papers/tex/55de7c977d70e96604c7d89b724a45b7.svg?invert_in_darkmode&sanitize=true" align="middle" width="22.979505449999987pt" height="24.7161288pt"/> instead.  Then we would like to construct <img src="/notes/papers/tex/78ec2b7008296ce0561cf83393cb746d.svg?invert_in_darkmode&sanitize=true" align="middle" width="14.06623184999999pt" height="22.465723500000017pt"/>, run our <img src="/notes/papers/tex/e7580cf94f7e56cdc50b4caab1ea57d6.svg?invert_in_darkmode&sanitize=true" align="middle" width="60.410476499999994pt" height="20.09134050000002pt"/> algorithm on <img src="/notes/papers/tex/b87e77f2609be78cb2c53d79f3503c69.svg?invert_in_darkmode&sanitize=true" align="middle" width="25.02517214999999pt" height="22.465723500000017pt"/>, and accept if the output is <img src="/notes/papers/tex/29632a9bf827ce0200454dd32fc3be82.svg?invert_in_darkmode&sanitize=true" align="middle" width="8.219209349999991pt" height="21.18721440000001pt"/>.  But there's one more problem - we still don't know if <img src="/notes/papers/tex/1a240769adc85674d782acc6491a3513.svg?invert_in_darkmode&sanitize=true" align="middle" width="70.55897144999999pt" height="22.55708729999998pt"/>, so <img src="/notes/papers/tex/78ec2b7008296ce0561cf83393cb746d.svg?invert_in_darkmode&sanitize=true" align="middle" width="14.06623184999999pt" height="22.465723500000017pt"/> is still not quite in <img src="/notes/papers/tex/28eff24ac0d17d1a919fe192b1b915f7.svg?invert_in_darkmode&sanitize=true" align="middle" width="41.072846099999985pt" height="22.55708729999998pt"/>.

### Guess and verify an equivalent <img src="/notes/papers/tex/28eff24ac0d17d1a919fe192b1b915f7.svg?invert_in_darkmode&sanitize=true" align="middle" width="41.072846099999985pt" height="22.55708729999998pt"/> circuit

Modifying the above slightly, we can also decide the output of gate <img src="/notes/papers/tex/36b5afebdba34564d884d347484ac0c7.svg?invert_in_darkmode&sanitize=true" align="middle" width="7.710416999999989pt" height="21.68300969999999pt"/> of circuit <img src="/notes/papers/tex/332cc365a4987aacce0ead01b8bdcc0b.svg?invert_in_darkmode&sanitize=true" align="middle" width="9.39498779999999pt" height="14.15524440000002pt"/> when run on input <img src="/notes/papers/tex/77a3b857d53fb44e33b53e4c8b68351a.svg?invert_in_darkmode&sanitize=true" align="middle" width="5.663225699999989pt" height="21.68300969999999pt"/> in polynomial time, so there is an <img src="/notes/papers/tex/28eff24ac0d17d1a919fe192b1b915f7.svg?invert_in_darkmode&sanitize=true" align="middle" width="41.072846099999985pt" height="22.55708729999998pt"/> circuit <img src="/notes/papers/tex/9b325b9e31e85137d1de765f43c0f8bc.svg?invert_in_darkmode&sanitize=true" align="middle" width="12.92464304999999pt" height="22.465723500000017pt"/> that does this on input <img src="/notes/papers/tex/6200347a9c5582b076159123cf7e83cb.svg?invert_in_darkmode&sanitize=true" align="middle" width="50.165831099999984pt" height="24.65753399999998pt"/>.  From the circuit <img src="/notes/papers/tex/332cc365a4987aacce0ead01b8bdcc0b.svg?invert_in_darkmode&sanitize=true" align="middle" width="9.39498779999999pt" height="14.15524440000002pt"/>, given a gate <img src="/notes/papers/tex/36b5afebdba34564d884d347484ac0c7.svg?invert_in_darkmode&sanitize=true" align="middle" width="7.710416999999989pt" height="21.68300969999999pt"/> we can determine its gate type (AND, OR, NOT, INPUT), and the two gates <img src="/notes/papers/tex/82b58c8d1599d08c33130ebcf4a2e7c8.svg?invert_in_darkmode&sanitize=true" align="middle" width="13.321977899999991pt" height="21.68300969999999pt"/> and <img src="/notes/papers/tex/981454b94267c6f3c7c16130c91dcac6.svg?invert_in_darkmode&sanitize=true" align="middle" width="13.321977899999991pt" height="21.68300969999999pt"/> that lead into it (WLOG we assume fan-in <img src="/notes/papers/tex/76c5792347bb90ef71cfbace628572cf.svg?invert_in_darkmode&sanitize=true" align="middle" width="8.219209349999991pt" height="21.18721440000001pt"/>).  Since this can be done in using a polynomially-sized CNF, there is an <img src="/notes/papers/tex/28eff24ac0d17d1a919fe192b1b915f7.svg?invert_in_darkmode&sanitize=true" align="middle" width="41.072846099999985pt" height="22.55708729999998pt"/> circuit <img src="/notes/papers/tex/3dd6c1a0a138e7b0c517ea2dc27c04aa.svg?invert_in_darkmode&sanitize=true" align="middle" width="20.37901634999999pt" height="22.465723500000017pt"/> that outputs <img src="/notes/papers/tex/d8fd565ded9585dd13b3f2206f32705d.svg?invert_in_darkmode&sanitize=true" align="middle" width="50.50799324999999pt" height="21.68300969999999pt"/> on input <img src="/notes/papers/tex/36b5afebdba34564d884d347484ac0c7.svg?invert_in_darkmode&sanitize=true" align="middle" width="7.710416999999989pt" height="21.68300969999999pt"/>.  From here, we can run <img src="/notes/papers/tex/b8bf9417178a721385d0e4524acf8700.svg?invert_in_darkmode&sanitize=true" align="middle" width="59.94627539999999pt" height="24.65753399999998pt"/> on <img src="/notes/papers/tex/36b5afebdba34564d884d347484ac0c7.svg?invert_in_darkmode&sanitize=true" align="middle" width="7.710416999999989pt" height="21.68300969999999pt"/>, <img src="/notes/papers/tex/82b58c8d1599d08c33130ebcf4a2e7c8.svg?invert_in_darkmode&sanitize=true" align="middle" width="13.321977899999991pt" height="21.68300969999999pt"/>, and <img src="/notes/papers/tex/981454b94267c6f3c7c16130c91dcac6.svg?invert_in_darkmode&sanitize=true" align="middle" width="13.321977899999991pt" height="21.68300969999999pt"/>.  These will output the values of <img src="/notes/papers/tex/332cc365a4987aacce0ead01b8bdcc0b.svg?invert_in_darkmode&sanitize=true" align="middle" width="9.39498779999999pt" height="14.15524440000002pt"/> at gates <img src="/notes/papers/tex/36b5afebdba34564d884d347484ac0c7.svg?invert_in_darkmode&sanitize=true" align="middle" width="7.710416999999989pt" height="21.68300969999999pt"/>, <img src="/notes/papers/tex/82b58c8d1599d08c33130ebcf4a2e7c8.svg?invert_in_darkmode&sanitize=true" align="middle" width="13.321977899999991pt" height="21.68300969999999pt"/>, and <img src="/notes/papers/tex/981454b94267c6f3c7c16130c91dcac6.svg?invert_in_darkmode&sanitize=true" align="middle" width="13.321977899999991pt" height="21.68300969999999pt"/>, and we can then verify with a constant-sized circuit <img src="/notes/papers/tex/4f4f4e395762a3af4575de74c019ebb5.svg?invert_in_darkmode&sanitize=true" align="middle" width="5.936097749999991pt" height="20.221802699999984pt"/> that <img src="/notes/papers/tex/4e9d08ae71ae59acb54e0d1c29f1d485.svg?invert_in_darkmode&sanitize=true" align="middle" width="266.275845pt" height="24.65753399999998pt"/>.  The circuit <img src="/notes/papers/tex/4f4f4e395762a3af4575de74c019ebb5.svg?invert_in_darkmode&sanitize=true" align="middle" width="5.936097749999991pt" height="20.221802699999984pt"/> composed with three copies of <img src="/notes/papers/tex/9b325b9e31e85137d1de765f43c0f8bc.svg?invert_in_darkmode&sanitize=true" align="middle" width="12.92464304999999pt" height="22.465723500000017pt"/> composed with <img src="/notes/papers/tex/3dd6c1a0a138e7b0c517ea2dc27c04aa.svg?invert_in_darkmode&sanitize=true" align="middle" width="20.37901634999999pt" height="22.465723500000017pt"/> creates an <img src="/notes/papers/tex/28eff24ac0d17d1a919fe192b1b915f7.svg?invert_in_darkmode&sanitize=true" align="middle" width="41.072846099999985pt" height="22.55708729999998pt"/> circuit <img src="/notes/papers/tex/84df98c65d88c6adf15d4645ffa25e47.svg?invert_in_darkmode&sanitize=true" align="middle" width="13.08219659999999pt" height="22.465723500000017pt"/> that, on input <img src="/notes/papers/tex/aa20264597f5a63b51587e0581c48f2c.svg?invert_in_darkmode&sanitize=true" align="middle" width="33.46496009999999pt" height="24.65753399999998pt"/>, outputs <img src="/notes/papers/tex/034d0a6be0424bffe9a6e7ac9236c0f5.svg?invert_in_darkmode&sanitize=true" align="middle" width="8.219209349999991pt" height="21.18721440000001pt"/> if and only if <img src="/notes/papers/tex/9b325b9e31e85137d1de765f43c0f8bc.svg?invert_in_darkmode&sanitize=true" align="middle" width="12.92464304999999pt" height="22.465723500000017pt"/> is correct on input <img src="/notes/papers/tex/77a3b857d53fb44e33b53e4c8b68351a.svg?invert_in_darkmode&sanitize=true" align="middle" width="5.663225699999989pt" height="21.68300969999999pt"/> at gate <img src="/notes/papers/tex/36b5afebdba34564d884d347484ac0c7.svg?invert_in_darkmode&sanitize=true" align="middle" width="7.710416999999989pt" height="21.68300969999999pt"/>.  With a small additional check that <img src="/notes/papers/tex/9b325b9e31e85137d1de765f43c0f8bc.svg?invert_in_darkmode&sanitize=true" align="middle" width="12.92464304999999pt" height="22.465723500000017pt"/> correctly outputs the input gates, we create an <img src="/notes/papers/tex/28eff24ac0d17d1a919fe192b1b915f7.svg?invert_in_darkmode&sanitize=true" align="middle" width="41.072846099999985pt" height="22.55708729999998pt"/> circuit <img src="/notes/papers/tex/7f081d1835e90a8884079517a9963dde.svg?invert_in_darkmode&sanitize=true" align="middle" width="16.87213934999999pt" height="24.7161288pt"/> such that <img src="/notes/papers/tex/ad4298abad6b90607defe7a428bba415.svg?invert_in_darkmode&sanitize=true" align="middle" width="27.83107964999999pt" height="24.7161288pt"/> is unsatisfiable if and only if <img src="/notes/papers/tex/9b325b9e31e85137d1de765f43c0f8bc.svg?invert_in_darkmode&sanitize=true" align="middle" width="12.92464304999999pt" height="22.465723500000017pt"/> is correct.  So, for our final algorithm, we have:

* Guess <img src="/notes/papers/tex/28eff24ac0d17d1a919fe192b1b915f7.svg?invert_in_darkmode&sanitize=true" align="middle" width="41.072846099999985pt" height="22.55708729999998pt"/> witness <img src="/notes/papers/tex/55de7c977d70e96604c7d89b724a45b7.svg?invert_in_darkmode&sanitize=true" align="middle" width="22.979505449999987pt" height="24.7161288pt"/>.
* Guess <img src="/notes/papers/tex/28eff24ac0d17d1a919fe192b1b915f7.svg?invert_in_darkmode&sanitize=true" align="middle" width="41.072846099999985pt" height="22.55708729999998pt"/> circuit <img src="/notes/papers/tex/9b325b9e31e85137d1de765f43c0f8bc.svg?invert_in_darkmode&sanitize=true" align="middle" width="12.92464304999999pt" height="22.465723500000017pt"/>.
* Construct <img src="/notes/papers/tex/28eff24ac0d17d1a919fe192b1b915f7.svg?invert_in_darkmode&sanitize=true" align="middle" width="41.072846099999985pt" height="22.55708729999998pt"/> circuit <img src="/notes/papers/tex/3dd6c1a0a138e7b0c517ea2dc27c04aa.svg?invert_in_darkmode&sanitize=true" align="middle" width="20.37901634999999pt" height="22.465723500000017pt"/>.
* Construct <img src="/notes/papers/tex/28eff24ac0d17d1a919fe192b1b915f7.svg?invert_in_darkmode&sanitize=true" align="middle" width="41.072846099999985pt" height="22.55708729999998pt"/> circuit <img src="/notes/papers/tex/ad4298abad6b90607defe7a428bba415.svg?invert_in_darkmode&sanitize=true" align="middle" width="27.83107964999999pt" height="24.7161288pt"/> using <img src="/notes/papers/tex/9b325b9e31e85137d1de765f43c0f8bc.svg?invert_in_darkmode&sanitize=true" align="middle" width="12.92464304999999pt" height="22.465723500000017pt"/> and <img src="/notes/papers/tex/3dd6c1a0a138e7b0c517ea2dc27c04aa.svg?invert_in_darkmode&sanitize=true" align="middle" width="20.37901634999999pt" height="22.465723500000017pt"/>.
* If <img src="/notes/papers/tex/ad4298abad6b90607defe7a428bba415.svg?invert_in_darkmode&sanitize=true" align="middle" width="27.83107964999999pt" height="24.7161288pt"/> is satisfiable, *reject*.
* Fix inputs to create <img src="/notes/papers/tex/28eff24ac0d17d1a919fe192b1b915f7.svg?invert_in_darkmode&sanitize=true" align="middle" width="41.072846099999985pt" height="22.55708729999998pt"/> circuit <img src="/notes/papers/tex/23cf0bdaec5f1835d3634e2964b11932.svg?invert_in_darkmode&sanitize=true" align="middle" width="91.07861729999999pt" height="24.7161288pt"/> with <img src="/notes/papers/tex/57b114de2466e9d3f996b2c31d5d4bb1.svg?invert_in_darkmode&sanitize=true" align="middle" width="12.97380149999999pt" height="21.68300969999999pt"/> the output gate of <img src="/notes/papers/tex/332cc365a4987aacce0ead01b8bdcc0b.svg?invert_in_darkmode&sanitize=true" align="middle" width="9.39498779999999pt" height="14.15524440000002pt"/>.
* Construct <img src="/notes/papers/tex/28eff24ac0d17d1a919fe192b1b915f7.svg?invert_in_darkmode&sanitize=true" align="middle" width="41.072846099999985pt" height="22.55708729999998pt"/> circuit <img src="/notes/papers/tex/78ec2b7008296ce0561cf83393cb746d.svg?invert_in_darkmode&sanitize=true" align="middle" width="14.06623184999999pt" height="22.465723500000017pt"/> using <img src="/notes/papers/tex/aca94dc4280088e4b15ee4be41751fd0.svg?invert_in_darkmode&sanitize=true" align="middle" width="13.18495034999999pt" height="24.7161288pt"/> and <img src="/notes/papers/tex/55de7c977d70e96604c7d89b724a45b7.svg?invert_in_darkmode&sanitize=true" align="middle" width="22.979505449999987pt" height="24.7161288pt"/>.
* *Accept* if and only if <img src="/notes/papers/tex/b87e77f2609be78cb2c53d79f3503c69.svg?invert_in_darkmode&sanitize=true" align="middle" width="25.02517214999999pt" height="22.465723500000017pt"/> is unsatisfiable.

So, since all of this can be constructed (or guessed) in polynomial time, if the <img src="/notes/papers/tex/e7580cf94f7e56cdc50b4caab1ea57d6.svg?invert_in_darkmode&sanitize=true" align="middle" width="60.410476499999994pt" height="20.09134050000002pt"/> algorithm runs in time <img src="/notes/papers/tex/580d2dd5f5e10006692ef30c167f899b.svg?invert_in_darkmode&sanitize=true" align="middle" width="72.96195554999998pt" height="29.190975000000005pt"/>, then so does the above nondeterministic algorithm solving <img src="/notes/papers/tex/c9142515ff708cd84adf6c3fa602afce.svg?invert_in_darkmode&sanitize=true" align="middle" width="112.19088374999998pt" height="20.09134050000002pt"/>.  This completes the proof that such an algorithm for <img src="/notes/papers/tex/e7580cf94f7e56cdc50b4caab1ea57d6.svg?invert_in_darkmode&sanitize=true" align="middle" width="60.410476499999994pt" height="20.09134050000002pt"/> gives <img src="/notes/papers/tex/c464c32159fb6b1c835b3a18e61d617b.svg?invert_in_darkmode&sanitize=true" align="middle" width="117.41940374999999pt" height="22.831056599999986pt"/>.  All that remains is to show:

## <img src="/notes/papers/tex/580d2dd5f5e10006692ef30c167f899b.svg?invert_in_darkmode&sanitize=true" align="middle" width="72.96195554999998pt" height="29.190975000000005pt"/> time algorithm for <img src="/notes/papers/tex/e7580cf94f7e56cdc50b4caab1ea57d6.svg?invert_in_darkmode&sanitize=true" align="middle" width="60.410476499999994pt" height="20.09134050000002pt"/>
