OpenROAD c1c315118e68926dfff368f85e13bf50adaa920f 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/current/runs/RUN__2022_06_04__22_38_42/tmp/merged.unpadded.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/current/runs/RUN__2022_06_04__22_38_42/tmp/merged.unpadded.nom.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/current/runs/RUN__2022_06_04__22_38_42/tmp/floorplan/6-pdn.def
[INFO ODB-0128] Design: tri_state_buffer
[INFO ODB-0130]     Created 5 pins.
[INFO ODB-0131]     Created 86 components and 261 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 256 connections.
[INFO ODB-0133]     Created 4 nets and 5 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/current/runs/RUN__2022_06_04__22_38_42/tmp/floorplan/6-pdn.def
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 460 2720
[INFO GPL-0004] CoreAreaLxLy: 5520 10880
[INFO GPL-0005] CoreAreaUxUy: 60260 65280
[INFO GPL-0006] NumInstances: 86
[INFO GPL-0007] NumPlaceInstances: 2
[INFO GPL-0008] NumFixedInstances: 84
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 4
[INFO GPL-0011] NumPins: 8
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 65840 76560
[INFO GPL-0014] CoreAreaLxLy: 5520 10880
[INFO GPL-0015] CoreAreaUxUy: 60260 65280
[INFO GPL-0016] CoreArea: 2977856000
[INFO GPL-0017] NonPlaceInstsArea: 205196800
[INFO GPL-0018] PlaceInstsArea: 15014400
[INFO GPL-0019] Util(%): 0.54
[INFO GPL-0020] StdInstsArea: 15014400
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00000001 HPWL: 202170
[InitialPlace]  Iter: 2 CG residual: 0.00000002 HPWL: 168315
[InitialPlace]  Iter: 3 CG residual: 0.00000000 HPWL: 161221
[InitialPlace]  Iter: 4 CG residual: 0.00000000 HPWL: 160130
[InitialPlace]  Iter: 5 CG residual: 0.00000000 HPWL: 160130
[INFO GPL-0031] FillerInit: NumGCells: 404
[INFO GPL-0032] FillerInit: NumGNets: 4
[INFO GPL-0033] FillerInit: NumGPins: 8
[INFO GPL-0023] TargetDensity: 0.55
[INFO GPL-0024] AveragePlaceInstArea: 7507200
[INFO GPL-0025] IdealBinArea: 13649454
[INFO GPL-0026] IdealBinCnt: 218
[INFO GPL-0027] TotalBinArea: 2977856000
[INFO GPL-0028] BinCnt: 8 8
[INFO GPL-0029] BinSize: 6843 6800
[INFO GPL-0030] NumBins: 64
[NesterovSolve] Iter: 1 overflow: 0 HPWL: 134586
[NesterovSolve] Finished with Overflow: 0.000000
###############################################################################
# Created by write_sdc
# Sat Jun  4 19:38:45 2022
###############################################################################
current_design tri_state_buffer
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name __VIRTUAL_CLK__ -period 10.0000 
set_clock_uncertainty 0.2500 __VIRTUAL_CLK__
set_input_delay 2.0000 -clock [get_clocks {__VIRTUAL_CLK__}] -add_delay [get_ports {enable}]
set_input_delay 2.0000 -clock [get_clocks {__VIRTUAL_CLK__}] -add_delay [get_ports {in}]
set_output_delay 2.0000 -clock [get_clocks {__VIRTUAL_CLK__}] -add_delay [get_ports {out}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {out}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {enable}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {in}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 5.0000 [current_design]
[INFO]: Setting RC values...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: enable (input port clocked by __VIRTUAL_CLK__)
Endpoint: out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
                  0.02    0.01    2.01 v enable (in)
     1    0.01                           enable (net)
                  0.02    0.00    2.01 v _1_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.03    2.05 ^ _1_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _0_ (net)
                  0.03    0.00    2.05 ^ _2_/TE_B (sky130_fd_sc_hd__ebufn_2)
                  0.00    0.04    2.08 v _2_/Z (sky130_fd_sc_hd__ebufn_2)
     1    0.04                           out (net)
                  0.00    0.00    2.08 v out (out)
                                  2.08   data arrival time

                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -2.08   data arrival time
-----------------------------------------------------------------------------
                                  3.83   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: in (input port clocked by __VIRTUAL_CLK__)
Endpoint: out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
                  0.03    0.02    2.02 ^ in (in)
     1    0.01                           in (net)
                  0.03    0.00    2.02 ^ _2_/A (sky130_fd_sc_hd__ebufn_2)
                  0.47    0.44    2.46 ^ _2_/Z (sky130_fd_sc_hd__ebufn_2)
     1    0.04                           out (net)
                  0.47    0.00    2.46 ^ out (out)
                                  2.46   data arrival time

                  0.00   10.00   10.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.46   data arrival time
-----------------------------------------------------------------------------
                                  5.29   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: in (input port clocked by __VIRTUAL_CLK__)
Endpoint: out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
                  0.03    0.02    2.02 ^ in (in)
     1    0.01                           in (net)
                  0.03    0.00    2.02 ^ _2_/A (sky130_fd_sc_hd__ebufn_2)
                  0.47    0.44    2.46 ^ _2_/Z (sky130_fd_sc_hd__ebufn_2)
     1    0.04                           out (net)
                  0.47    0.00    2.46 ^ out (out)
                                  2.46   data arrival time

                  0.00   10.00   10.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.46   data arrival time
-----------------------------------------------------------------------------
                                  5.29   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 5.29

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 3.83
worst_slack_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          2.26e-07   6.65e-07   1.37e-10   8.91e-07 100.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.26e-07   6.65e-07   1.37e-10   8.91e-07 100.0%
                          25.3%      74.7%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 220 u^2 7% utilization.
area_report_end
