{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 09 15:15:22 2024 " "Info: Processing started: Sat Nov 09 15:15:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off fsr_reg -c fsr_reg --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off fsr_reg -c fsr_reg --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "fsr_reg.vhd" "" { Text "C:/users/crossover/Documents/fsr_reg/fsr_reg.vhd" 10 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk_in " "Info: No valid register-to-register data paths exist for clock \"clk_in\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "mem_reg\[0\] abus_in\[1\] clk_in 5.721 ns register " "Info: tsu for register \"mem_reg\[0\]\" (data pin = \"abus_in\[1\]\", clock pin = \"clk_in\") is 5.721 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.119 ns + Longest pin register " "Info: + Longest pin to register delay is 8.119 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns abus_in\[1\] 1 PIN PIN_115 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_115; Fanout = 1; PIN Node = 'abus_in\[1\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[1] } "NODE_NAME" } } { "fsr_reg.vhd" "" { Text "C:/users/crossover/Documents/fsr_reg/fsr_reg.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.591 ns) + CELL(0.150 ns) 6.591 ns mem_reg\[0\]~0 2 COMB LCCOMB_X14_Y12_N0 1 " "Info: 2: + IC(5.591 ns) + CELL(0.150 ns) = 6.591 ns; Loc. = LCCOMB_X14_Y12_N0; Fanout = 1; COMB Node = 'mem_reg\[0\]~0'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.741 ns" { abus_in[1] mem_reg[0]~0 } "NODE_NAME" } } { "fsr_reg.vhd" "" { Text "C:/users/crossover/Documents/fsr_reg/fsr_reg.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.393 ns) 7.234 ns mem_reg\[0\]~2 3 COMB LCCOMB_X14_Y12_N28 8 " "Info: 3: + IC(0.250 ns) + CELL(0.393 ns) = 7.234 ns; Loc. = LCCOMB_X14_Y12_N28; Fanout = 8; COMB Node = 'mem_reg\[0\]~2'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { mem_reg[0]~0 mem_reg[0]~2 } "NODE_NAME" } } { "fsr_reg.vhd" "" { Text "C:/users/crossover/Documents/fsr_reg/fsr_reg.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.660 ns) 8.119 ns mem_reg\[0\] 4 REG LCFF_X14_Y12_N9 2 " "Info: 4: + IC(0.225 ns) + CELL(0.660 ns) = 8.119 ns; Loc. = LCFF_X14_Y12_N9; Fanout = 2; REG Node = 'mem_reg\[0\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { mem_reg[0]~2 mem_reg[0] } "NODE_NAME" } } { "fsr_reg.vhd" "" { Text "C:/users/crossover/Documents/fsr_reg/fsr_reg.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.053 ns ( 25.29 % ) " "Info: Total cell delay = 2.053 ns ( 25.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.066 ns ( 74.71 % ) " "Info: Total interconnect delay = 6.066 ns ( 74.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.119 ns" { abus_in[1] mem_reg[0]~0 mem_reg[0]~2 mem_reg[0] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.119 ns" { abus_in[1] {} abus_in[1]~combout {} mem_reg[0]~0 {} mem_reg[0]~2 {} mem_reg[0] {} } { 0.000ns 0.000ns 5.591ns 0.250ns 0.225ns } { 0.000ns 0.850ns 0.150ns 0.393ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "fsr_reg.vhd" "" { Text "C:/users/crossover/Documents/fsr_reg/fsr_reg.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.362 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 2.362 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk_in 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "fsr_reg.vhd" "" { Text "C:/users/crossover/Documents/fsr_reg/fsr_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk_in~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "fsr_reg.vhd" "" { Text "C:/users/crossover/Documents/fsr_reg/fsr_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.537 ns) 2.362 ns mem_reg\[0\] 3 REG LCFF_X14_Y12_N9 2 " "Info: 3: + IC(0.714 ns) + CELL(0.537 ns) = 2.362 ns; Loc. = LCFF_X14_Y12_N9; Fanout = 2; REG Node = 'mem_reg\[0\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { clk_in~clkctrl mem_reg[0] } "NODE_NAME" } } { "fsr_reg.vhd" "" { Text "C:/users/crossover/Documents/fsr_reg/fsr_reg.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.61 % ) " "Info: Total cell delay = 1.526 ns ( 64.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.836 ns ( 35.39 % ) " "Info: Total interconnect delay = 0.836 ns ( 35.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { clk_in clk_in~clkctrl mem_reg[0] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.362 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[0] {} } { 0.000ns 0.000ns 0.122ns 0.714ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.119 ns" { abus_in[1] mem_reg[0]~0 mem_reg[0]~2 mem_reg[0] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.119 ns" { abus_in[1] {} abus_in[1]~combout {} mem_reg[0]~0 {} mem_reg[0]~2 {} mem_reg[0] {} } { 0.000ns 0.000ns 5.591ns 0.250ns 0.225ns } { 0.000ns 0.850ns 0.150ns 0.393ns 0.660ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { clk_in clk_in~clkctrl mem_reg[0] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.362 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[0] {} } { 0.000ns 0.000ns 0.122ns 0.714ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in fsr_out\[3\] mem_reg\[3\] 7.570 ns register " "Info: tco from clock \"clk_in\" to destination pin \"fsr_out\[3\]\" through register \"mem_reg\[3\]\" is 7.570 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.362 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 2.362 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk_in 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "fsr_reg.vhd" "" { Text "C:/users/crossover/Documents/fsr_reg/fsr_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk_in~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "fsr_reg.vhd" "" { Text "C:/users/crossover/Documents/fsr_reg/fsr_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.537 ns) 2.362 ns mem_reg\[3\] 3 REG LCFF_X14_Y12_N23 2 " "Info: 3: + IC(0.714 ns) + CELL(0.537 ns) = 2.362 ns; Loc. = LCFF_X14_Y12_N23; Fanout = 2; REG Node = 'mem_reg\[3\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { clk_in~clkctrl mem_reg[3] } "NODE_NAME" } } { "fsr_reg.vhd" "" { Text "C:/users/crossover/Documents/fsr_reg/fsr_reg.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.61 % ) " "Info: Total cell delay = 1.526 ns ( 64.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.836 ns ( 35.39 % ) " "Info: Total interconnect delay = 0.836 ns ( 35.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { clk_in clk_in~clkctrl mem_reg[3] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.362 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[3] {} } { 0.000ns 0.000ns 0.122ns 0.714ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "fsr_reg.vhd" "" { Text "C:/users/crossover/Documents/fsr_reg/fsr_reg.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.958 ns + Longest register pin " "Info: + Longest register to pin delay is 4.958 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mem_reg\[3\] 1 REG LCFF_X14_Y12_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y12_N23; Fanout = 2; REG Node = 'mem_reg\[3\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_reg[3] } "NODE_NAME" } } { "fsr_reg.vhd" "" { Text "C:/users/crossover/Documents/fsr_reg/fsr_reg.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.170 ns) + CELL(2.788 ns) 4.958 ns fsr_out\[3\] 2 PIN PIN_57 0 " "Info: 2: + IC(2.170 ns) + CELL(2.788 ns) = 4.958 ns; Loc. = PIN_57; Fanout = 0; PIN Node = 'fsr_out\[3\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.958 ns" { mem_reg[3] fsr_out[3] } "NODE_NAME" } } { "fsr_reg.vhd" "" { Text "C:/users/crossover/Documents/fsr_reg/fsr_reg.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 56.23 % ) " "Info: Total cell delay = 2.788 ns ( 56.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.170 ns ( 43.77 % ) " "Info: Total interconnect delay = 2.170 ns ( 43.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.958 ns" { mem_reg[3] fsr_out[3] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.958 ns" { mem_reg[3] {} fsr_out[3] {} } { 0.000ns 2.170ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { clk_in clk_in~clkctrl mem_reg[3] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.362 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[3] {} } { 0.000ns 0.000ns 0.122ns 0.714ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.958 ns" { mem_reg[3] fsr_out[3] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.958 ns" { mem_reg[3] {} fsr_out[3] {} } { 0.000ns 2.170ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "rd_en dbus_out\[3\] 9.535 ns Longest " "Info: Longest tpd from source pin \"rd_en\" to destination pin \"dbus_out\[3\]\" is 9.535 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns rd_en 1 PIN PIN_53 8 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_53; Fanout = 8; PIN Node = 'rd_en'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_en } "NODE_NAME" } } { "fsr_reg.vhd" "" { Text "C:/users/crossover/Documents/fsr_reg/fsr_reg.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.003 ns) + CELL(2.682 ns) 9.535 ns dbus_out\[3\] 2 PIN PIN_4 0 " "Info: 2: + IC(6.003 ns) + CELL(2.682 ns) = 9.535 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'dbus_out\[3\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.685 ns" { rd_en dbus_out[3] } "NODE_NAME" } } { "fsr_reg.vhd" "" { Text "C:/users/crossover/Documents/fsr_reg/fsr_reg.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.532 ns ( 37.04 % ) " "Info: Total cell delay = 3.532 ns ( 37.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.003 ns ( 62.96 % ) " "Info: Total interconnect delay = 6.003 ns ( 62.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.535 ns" { rd_en dbus_out[3] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.535 ns" { rd_en {} rd_en~combout {} dbus_out[3] {} } { 0.000ns 0.000ns 6.003ns } { 0.000ns 0.850ns 2.682ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "mem_reg\[4\] dbus_in\[4\] clk_in -3.254 ns register " "Info: th for register \"mem_reg\[4\]\" (data pin = \"dbus_in\[4\]\", clock pin = \"clk_in\") is -3.254 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.362 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 2.362 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk_in 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "fsr_reg.vhd" "" { Text "C:/users/crossover/Documents/fsr_reg/fsr_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk_in~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "fsr_reg.vhd" "" { Text "C:/users/crossover/Documents/fsr_reg/fsr_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.537 ns) 2.362 ns mem_reg\[4\] 3 REG LCFF_X14_Y12_N17 2 " "Info: 3: + IC(0.714 ns) + CELL(0.537 ns) = 2.362 ns; Loc. = LCFF_X14_Y12_N17; Fanout = 2; REG Node = 'mem_reg\[4\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { clk_in~clkctrl mem_reg[4] } "NODE_NAME" } } { "fsr_reg.vhd" "" { Text "C:/users/crossover/Documents/fsr_reg/fsr_reg.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.61 % ) " "Info: Total cell delay = 1.526 ns ( 64.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.836 ns ( 35.39 % ) " "Info: Total interconnect delay = 0.836 ns ( 35.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { clk_in clk_in~clkctrl mem_reg[4] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.362 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[4] {} } { 0.000ns 0.000ns 0.122ns 0.714ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "fsr_reg.vhd" "" { Text "C:/users/crossover/Documents/fsr_reg/fsr_reg.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.882 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns dbus_in\[4\] 1 PIN PIN_126 1 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_126; Fanout = 1; PIN Node = 'dbus_in\[4\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_in[4] } "NODE_NAME" } } { "fsr_reg.vhd" "" { Text "C:/users/crossover/Documents/fsr_reg/fsr_reg.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.809 ns) + CELL(0.149 ns) 5.798 ns mem_reg\[4\]~feeder 2 COMB LCCOMB_X14_Y12_N16 1 " "Info: 2: + IC(4.809 ns) + CELL(0.149 ns) = 5.798 ns; Loc. = LCCOMB_X14_Y12_N16; Fanout = 1; COMB Node = 'mem_reg\[4\]~feeder'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.958 ns" { dbus_in[4] mem_reg[4]~feeder } "NODE_NAME" } } { "fsr_reg.vhd" "" { Text "C:/users/crossover/Documents/fsr_reg/fsr_reg.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.882 ns mem_reg\[4\] 3 REG LCFF_X14_Y12_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.882 ns; Loc. = LCFF_X14_Y12_N17; Fanout = 2; REG Node = 'mem_reg\[4\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { mem_reg[4]~feeder mem_reg[4] } "NODE_NAME" } } { "fsr_reg.vhd" "" { Text "C:/users/crossover/Documents/fsr_reg/fsr_reg.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.073 ns ( 18.24 % ) " "Info: Total cell delay = 1.073 ns ( 18.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.809 ns ( 81.76 % ) " "Info: Total interconnect delay = 4.809 ns ( 81.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.882 ns" { dbus_in[4] mem_reg[4]~feeder mem_reg[4] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.882 ns" { dbus_in[4] {} dbus_in[4]~combout {} mem_reg[4]~feeder {} mem_reg[4] {} } { 0.000ns 0.000ns 4.809ns 0.000ns } { 0.000ns 0.840ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.362 ns" { clk_in clk_in~clkctrl mem_reg[4] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.362 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[4] {} } { 0.000ns 0.000ns 0.122ns 0.714ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.882 ns" { dbus_in[4] mem_reg[4]~feeder mem_reg[4] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.882 ns" { dbus_in[4] {} dbus_in[4]~combout {} mem_reg[4]~feeder {} mem_reg[4] {} } { 0.000ns 0.000ns 4.809ns 0.000ns } { 0.000ns 0.840ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "88 " "Info: Peak virtual memory: 88 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 09 15:15:22 2024 " "Info: Processing ended: Sat Nov 09 15:15:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
