{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645602992621 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645602992628 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 23 13:26:32 2022 " "Processing started: Wed Feb 23 13:26:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645602992628 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645602992628 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off delay -c delay " "Command: quartus_map --read_settings_files=on --write_settings_files=off delay -c delay" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645602992628 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645602992994 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645602992994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cap_pro/sim/mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /cap_pro/sim/mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "../sim/Mux2to1.v" "" { Text "D:/Cap_pro/sim/Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645603002541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645603002541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cap_pro/sim/demux1to2.v 1 1 " "Found 1 design units, including 1 entities, in source file /cap_pro/sim/demux1to2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeMux1to2 " "Found entity 1: DeMux1to2" {  } { { "../sim/DeMux1to2.v" "" { Text "D:/Cap_pro/sim/DeMux1to2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645603002541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645603002541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cap_pro/sim/delay.v 1 1 " "Found 1 design units, including 1 entities, in source file /cap_pro/sim/delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "../sim/delay.v" "" { Text "D:/Cap_pro/sim/delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645603002551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645603002551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cap_pro/sim/d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file /cap_pro/sim/d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "../sim/D_FF.v" "" { Text "D:/Cap_pro/sim/D_FF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645603002553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645603002553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cap_pro/sim/butterfly.v 1 1 " "Found 1 design units, including 1 entities, in source file /cap_pro/sim/butterfly.v" { { "Info" "ISGN_ENTITY_NAME" "1 butterfly " "Found entity 1: butterfly" {  } { { "../sim/butterfly.v" "" { Text "D:/Cap_pro/sim/butterfly.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645603002556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645603002556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cap_pro/sim/add_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file /cap_pro/sim/add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "../sim/add_sub.v" "" { Text "D:/Cap_pro/sim/add_sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645603002558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645603002558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/test/rtl/half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /test/rtl/half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "../../Test/rtl/half_adder.v" "" { Text "D:/Test/rtl/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645603002560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645603002560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/test/rtl/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /test/rtl/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../../Test/rtl/full_adder.v" "" { Text "D:/Test/rtl/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645603002563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645603002563 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "delay " "Elaborating entity \"delay\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645603002576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeMux1to2 DeMux1to2:demux1 " "Elaborating entity \"DeMux1to2\" for hierarchy \"DeMux1to2:demux1\"" {  } { { "../sim/delay.v" "demux1" { Text "D:/Cap_pro/sim/delay.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645603002598 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y1 DeMux1to2.v(5) " "Verilog HDL Always Construct warning at DeMux1to2.v(5): inferring latch(es) for variable \"y1\", which holds its previous value in one or more paths through the always construct" {  } { { "../sim/DeMux1to2.v" "" { Text "D:/Cap_pro/sim/DeMux1to2.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1645603002599 "|delay|DeMux1to2:demux"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y2 DeMux1to2.v(5) " "Verilog HDL Always Construct warning at DeMux1to2.v(5): inferring latch(es) for variable \"y2\", which holds its previous value in one or more paths through the always construct" {  } { { "../sim/DeMux1to2.v" "" { Text "D:/Cap_pro/sim/DeMux1to2.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1645603002599 "|delay|DeMux1to2:demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[0\] DeMux1to2.v(5) " "Inferred latch for \"y2\[0\]\" at DeMux1to2.v(5)" {  } { { "../sim/DeMux1to2.v" "" { Text "D:/Cap_pro/sim/DeMux1to2.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645603002599 "|delay|DeMux1to2:demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[1\] DeMux1to2.v(5) " "Inferred latch for \"y2\[1\]\" at DeMux1to2.v(5)" {  } { { "../sim/DeMux1to2.v" "" { Text "D:/Cap_pro/sim/DeMux1to2.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645603002599 "|delay|DeMux1to2:demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[2\] DeMux1to2.v(5) " "Inferred latch for \"y2\[2\]\" at DeMux1to2.v(5)" {  } { { "../sim/DeMux1to2.v" "" { Text "D:/Cap_pro/sim/DeMux1to2.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645603002599 "|delay|DeMux1to2:demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y2\[3\] DeMux1to2.v(5) " "Inferred latch for \"y2\[3\]\" at DeMux1to2.v(5)" {  } { { "../sim/DeMux1to2.v" "" { Text "D:/Cap_pro/sim/DeMux1to2.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645603002599 "|delay|DeMux1to2:demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[0\] DeMux1to2.v(5) " "Inferred latch for \"y1\[0\]\" at DeMux1to2.v(5)" {  } { { "../sim/DeMux1to2.v" "" { Text "D:/Cap_pro/sim/DeMux1to2.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645603002599 "|delay|DeMux1to2:demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[1\] DeMux1to2.v(5) " "Inferred latch for \"y1\[1\]\" at DeMux1to2.v(5)" {  } { { "../sim/DeMux1to2.v" "" { Text "D:/Cap_pro/sim/DeMux1to2.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645603002599 "|delay|DeMux1to2:demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[2\] DeMux1to2.v(5) " "Inferred latch for \"y1\[2\]\" at DeMux1to2.v(5)" {  } { { "../sim/DeMux1to2.v" "" { Text "D:/Cap_pro/sim/DeMux1to2.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645603002599 "|delay|DeMux1to2:demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y1\[3\] DeMux1to2.v(5) " "Inferred latch for \"y1\[3\]\" at DeMux1to2.v(5)" {  } { { "../sim/DeMux1to2.v" "" { Text "D:/Cap_pro/sim/DeMux1to2.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645603002599 "|delay|DeMux1to2:demux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 Mux2to1:mux1 " "Elaborating entity \"Mux2to1\" for hierarchy \"Mux2to1:mux1\"" {  } { { "../sim/delay.v" "mux1" { Text "D:/Cap_pro/sim/delay.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645603002601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF D_FF:dff1 " "Elaborating entity \"D_FF\" for hierarchy \"D_FF:dff1\"" {  } { { "../sim/delay.v" "dff1" { Text "D:/Cap_pro/sim/delay.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645603002603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "butterfly butterfly:but " "Elaborating entity \"butterfly\" for hierarchy \"butterfly:but\"" {  } { { "../sim/delay.v" "but" { Text "D:/Cap_pro/sim/delay.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645603002605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub butterfly:but\|add_sub:add " "Elaborating entity \"add_sub\" for hierarchy \"butterfly:but\|add_sub:add\"" {  } { { "../sim/butterfly.v" "add" { Text "D:/Cap_pro/sim/butterfly.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645603002607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder butterfly:but\|add_sub:add\|full_adder:fa0 " "Elaborating entity \"full_adder\" for hierarchy \"butterfly:but\|add_sub:add\|full_adder:fa0\"" {  } { { "../sim/add_sub.v" "fa0" { Text "D:/Cap_pro/sim/add_sub.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645603002607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder butterfly:but\|add_sub:add\|full_adder:fa0\|half_adder:HA1 " "Elaborating entity \"half_adder\" for hierarchy \"butterfly:but\|add_sub:add\|full_adder:fa0\|half_adder:HA1\"" {  } { { "../../Test/rtl/full_adder.v" "HA1" { Text "D:/Test/rtl/full_adder.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645603002610 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1645603002945 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1645603003024 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1645603003024 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Implemented 34 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1645603003024 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1645603003024 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645603003074 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 23 13:26:43 2022 " "Processing ended: Wed Feb 23 13:26:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645603003074 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645603003074 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645603003074 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645603003074 ""}
