

================================================================
== Vitis HLS Report for 'decode_block_1_Pipeline_VITIS_LOOP_322_1'
================================================================
* Date:           Tue Jun 18 12:24:19 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.960 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.335 us|  0.335 us|   67|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_322_1  |       65|       65|         3|          1|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.77>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:322->benchmarks/chstone/jpeg/src/jpeg_decode.c:776]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%out_buf_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %out_buf"   --->   Operation 7 'read' 'out_buf_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.46ns)   --->   "%store_ln322 = store i7 0, i7 %i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:322->benchmarks/chstone/jpeg/src/jpeg_decode.c:776]   --->   Operation 8 'store' 'store_ln322' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i3"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_6 = load i7 %i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:322->benchmarks/chstone/jpeg/src/jpeg_decode.c:776]   --->   Operation 10 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.85ns)   --->   "%icmp_ln322 = icmp_eq  i7 %i_6, i7 64" [benchmarks/chstone/jpeg/src/jpeg_decode.c:322->benchmarks/chstone/jpeg/src/jpeg_decode.c:776]   --->   Operation 11 'icmp' 'icmp_ln322' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.85ns)   --->   "%add_ln322 = add i7 %i_6, i7 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:322->benchmarks/chstone/jpeg/src/jpeg_decode.c:776]   --->   Operation 12 'add' 'add_ln322' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln322 = br i1 %icmp_ln322, void %for.inc.i3.split, void %for.cond.i7.preheader.exitStub" [benchmarks/chstone/jpeg/src/jpeg_decode.c:322->benchmarks/chstone/jpeg/src/jpeg_decode.c:776]   --->   Operation 13 'br' 'br_ln322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln322 = zext i7 %i_6" [benchmarks/chstone/jpeg/src/jpeg_decode.c:322->benchmarks/chstone/jpeg/src/jpeg_decode.c:776]   --->   Operation 14 'zext' 'zext_ln322' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zigzag_index_addr = getelementptr i6 %zigzag_index, i64 0, i64 %zext_ln322" [benchmarks/chstone/jpeg/src/jpeg_decode.c:323->benchmarks/chstone/jpeg/src/jpeg_decode.c:776]   --->   Operation 15 'getelementptr' 'zigzag_index_addr' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (0.73ns)   --->   "%zigzag_index_load = load i6 %zigzag_index_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:323->benchmarks/chstone/jpeg/src/jpeg_decode.c:776]   --->   Operation 16 'load' 'zigzag_index_load' <Predicate = (!icmp_ln322)> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln322 = store i7 %add_ln322, i7 %i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:322->benchmarks/chstone/jpeg/src/jpeg_decode.c:776]   --->   Operation 17 'store' 'store_ln322' <Predicate = (!icmp_ln322)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.96>
ST_2 : Operation 18 [1/2] (0.73ns)   --->   "%zigzag_index_load = load i6 %zigzag_index_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:323->benchmarks/chstone/jpeg/src/jpeg_decode.c:776]   --->   Operation 18 'load' 'zigzag_index_load' <Predicate = true> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %zigzag_index_load, i2 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:323->benchmarks/chstone/jpeg/src/jpeg_decode.c:776]   --->   Operation 19 'bitconcatenate' 'shl_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln323 = zext i8 %shl_ln8" [benchmarks/chstone/jpeg/src/jpeg_decode.c:323->benchmarks/chstone/jpeg/src/jpeg_decode.c:776]   --->   Operation 20 'zext' 'zext_ln323' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.93ns)   --->   "%add_ln323 = add i10 %zext_ln323, i10 %out_buf_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:323->benchmarks/chstone/jpeg/src/jpeg_decode.c:776]   --->   Operation 21 'add' 'add_ln323' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln323, i32 2, i32 9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:323->benchmarks/chstone/jpeg/src/jpeg_decode.c:776]   --->   Operation 22 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln323_1 = zext i8 %lshr_ln4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:323->benchmarks/chstone/jpeg/src/jpeg_decode.c:776]   --->   Operation 23 'zext' 'zext_ln323_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%HuffBuff_addr = getelementptr i32 %HuffBuff, i64 0, i64 %zext_ln323_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:323->benchmarks/chstone/jpeg/src/jpeg_decode.c:776]   --->   Operation 24 'getelementptr' 'HuffBuff_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (1.29ns)   --->   "%HuffBuff_load = load i8 %HuffBuff_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:323->benchmarks/chstone/jpeg/src/jpeg_decode.c:776]   --->   Operation 25 'load' 'HuffBuff_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 33 'ret' 'ret_ln0' <Predicate = (icmp_ln322)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.59>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln322 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [benchmarks/chstone/jpeg/src/jpeg_decode.c:322->benchmarks/chstone/jpeg/src/jpeg_decode.c:776]   --->   Operation 26 'specpipeline' 'specpipeline_ln322' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln322 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [benchmarks/chstone/jpeg/src/jpeg_decode.c:322->benchmarks/chstone/jpeg/src/jpeg_decode.c:776]   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln322' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln322 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [benchmarks/chstone/jpeg/src/jpeg_decode.c:322->benchmarks/chstone/jpeg/src/jpeg_decode.c:776]   --->   Operation 28 'specloopname' 'specloopname_ln322' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/2] (1.29ns)   --->   "%HuffBuff_load = load i8 %HuffBuff_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:323->benchmarks/chstone/jpeg/src/jpeg_decode.c:776]   --->   Operation 29 'load' 'HuffBuff_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%QuantBuff_addr = getelementptr i32 %QuantBuff, i64 0, i64 %zext_ln322" [benchmarks/chstone/jpeg/src/jpeg_decode.c:323->benchmarks/chstone/jpeg/src/jpeg_decode.c:776]   --->   Operation 30 'getelementptr' 'QuantBuff_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.29ns)   --->   "%store_ln323 = store i32 %HuffBuff_load, i6 %QuantBuff_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:323->benchmarks/chstone/jpeg/src/jpeg_decode.c:776]   --->   Operation 31 'store' 'store_ln323' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln322 = br void %for.inc.i3" [benchmarks/chstone/jpeg/src/jpeg_decode.c:322->benchmarks/chstone/jpeg/src/jpeg_decode.c:776]   --->   Operation 32 'br' 'br_ln322' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_buf]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ HuffBuff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ QuantBuff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ zigzag_index]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 0100]
out_buf_read            (read             ) [ 0110]
store_ln322             (store            ) [ 0000]
br_ln0                  (br               ) [ 0000]
i_6                     (load             ) [ 0000]
icmp_ln322              (icmp             ) [ 0110]
add_ln322               (add              ) [ 0000]
br_ln322                (br               ) [ 0000]
zext_ln322              (zext             ) [ 0111]
zigzag_index_addr       (getelementptr    ) [ 0110]
store_ln322             (store            ) [ 0000]
zigzag_index_load       (load             ) [ 0000]
shl_ln8                 (bitconcatenate   ) [ 0000]
zext_ln323              (zext             ) [ 0000]
add_ln323               (add              ) [ 0000]
lshr_ln4                (partselect       ) [ 0000]
zext_ln323_1            (zext             ) [ 0000]
HuffBuff_addr           (getelementptr    ) [ 0101]
specpipeline_ln322      (specpipeline     ) [ 0000]
speclooptripcount_ln322 (speclooptripcount) [ 0000]
specloopname_ln322      (specloopname     ) [ 0000]
HuffBuff_load           (load             ) [ 0000]
QuantBuff_addr          (getelementptr    ) [ 0000]
store_ln323             (store            ) [ 0000]
br_ln322                (br               ) [ 0000]
ret_ln0                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_buf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_buf"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="HuffBuff">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HuffBuff"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="QuantBuff">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="QuantBuff"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zigzag_index">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zigzag_index"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="out_buf_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="10" slack="0"/>
<pin id="52" dir="0" index="1" bw="10" slack="0"/>
<pin id="53" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_buf_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="zigzag_index_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="6" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="7" slack="0"/>
<pin id="60" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="zigzag_index_addr/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="6" slack="0"/>
<pin id="65" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="zigzag_index_load/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="HuffBuff_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="8" slack="0"/>
<pin id="73" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="HuffBuff_addr/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="HuffBuff_load/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="QuantBuff_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="7" slack="2"/>
<pin id="86" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="QuantBuff_addr/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln323_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="6" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="0"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln323/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln322_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="7" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln322/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="i_6_load_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="7" slack="0"/>
<pin id="103" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_6/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="icmp_ln322_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="7" slack="0"/>
<pin id="106" dir="0" index="1" bw="7" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln322/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="add_ln322_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="7" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln322/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="zext_ln322_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="7" slack="0"/>
<pin id="118" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln322/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln322_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="7" slack="0"/>
<pin id="123" dir="0" index="1" bw="7" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln322/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="shl_ln8_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="6" slack="0"/>
<pin id="129" dir="0" index="2" bw="1" slack="0"/>
<pin id="130" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln8/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="zext_ln323_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln323/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="add_ln323_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="10" slack="1"/>
<pin id="141" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln323/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="lshr_ln4_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="0" index="1" bw="10" slack="0"/>
<pin id="146" dir="0" index="2" bw="3" slack="0"/>
<pin id="147" dir="0" index="3" bw="5" slack="0"/>
<pin id="148" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln4/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="zext_ln323_1_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln323_1/2 "/>
</bind>
</comp>

<comp id="158" class="1005" name="i_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="7" slack="0"/>
<pin id="160" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="165" class="1005" name="out_buf_read_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="10" slack="1"/>
<pin id="167" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="out_buf_read "/>
</bind>
</comp>

<comp id="170" class="1005" name="icmp_ln322_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln322 "/>
</bind>
</comp>

<comp id="174" class="1005" name="zext_ln322_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="2"/>
<pin id="176" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln322 "/>
</bind>
</comp>

<comp id="179" class="1005" name="zigzag_index_addr_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="6" slack="1"/>
<pin id="181" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zigzag_index_addr "/>
</bind>
</comp>

<comp id="184" class="1005" name="HuffBuff_addr_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="1"/>
<pin id="186" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="HuffBuff_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="18" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="18" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="69" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="76" pin="3"/><net_sink comp="89" pin=1"/></net>

<net id="95"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="108"><net_src comp="101" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="101" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="101" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="125"><net_src comp="110" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="63" pin="3"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="137"><net_src comp="126" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="24" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="138" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="152"><net_src comp="28" pin="0"/><net_sink comp="143" pin=3"/></net>

<net id="156"><net_src comp="143" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="161"><net_src comp="46" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="163"><net_src comp="158" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="164"><net_src comp="158" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="168"><net_src comp="50" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="173"><net_src comp="104" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="116" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="182"><net_src comp="56" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="187"><net_src comp="69" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="76" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: QuantBuff | {3 }
 - Input state : 
	Port: decode_block.1_Pipeline_VITIS_LOOP_322_1 : out_buf | {1 }
	Port: decode_block.1_Pipeline_VITIS_LOOP_322_1 : HuffBuff | {2 3 }
	Port: decode_block.1_Pipeline_VITIS_LOOP_322_1 : zigzag_index | {1 2 }
  - Chain level:
	State 1
		store_ln322 : 1
		i_6 : 1
		icmp_ln322 : 2
		add_ln322 : 2
		br_ln322 : 3
		zext_ln322 : 2
		zigzag_index_addr : 3
		zigzag_index_load : 4
		store_ln322 : 3
	State 2
		shl_ln8 : 1
		zext_ln323 : 2
		add_ln323 : 3
		lshr_ln4 : 4
		zext_ln323_1 : 5
		HuffBuff_addr : 6
		HuffBuff_load : 7
	State 3
		store_ln323 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln322_fu_110    |    0    |    14   |
|          |     add_ln323_fu_138    |    0    |    17   |
|----------|-------------------------|---------|---------|
|   icmp   |    icmp_ln322_fu_104    |    0    |    14   |
|----------|-------------------------|---------|---------|
|   read   | out_buf_read_read_fu_50 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    zext_ln322_fu_116    |    0    |    0    |
|   zext   |    zext_ln323_fu_134    |    0    |    0    |
|          |   zext_ln323_1_fu_153   |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|      shl_ln8_fu_126     |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|     lshr_ln4_fu_143     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    45   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  HuffBuff_addr_reg_184  |    8   |
|        i_reg_158        |    7   |
|    icmp_ln322_reg_170   |    1   |
|   out_buf_read_reg_165  |   10   |
|    zext_ln322_reg_174   |   64   |
|zigzag_index_addr_reg_179|    6   |
+-------------------------+--------+
|          Total          |   96   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_63 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_76 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||   0.92  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   45   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   96   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   96   |   63   |
+-----------+--------+--------+--------+
