<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:ext="http://exslt.org/common">
  <head>
    <title>ID_ISAR2</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">ID_ISAR2, Instruction Set Attribute Register 2</h1><p>The ID_ISAR2 characteristics are:</p><h2>Purpose</h2>
        <p>Provides information about the instruction sets implemented by the PE in AArch32 state.</p>

      
        <p>Must be interpreted with <a href="AArch32-id_isar0.html">ID_ISAR0</a>, <a href="AArch32-id_isar1.html">ID_ISAR1</a>, <a href="AArch32-id_isar3.html">ID_ISAR3</a>, <a href="AArch32-id_isar4.html">ID_ISAR4</a>, and <a href="AArch32-id_isar5.html">ID_ISAR5</a>.</p>

      
        <p>For general information about the interpretation of the ID registers see <span class="xref">'Principles of the ID scheme for fields in ID registers'</span>.</p>
      <h2>Configuration</h2><p>AArch32 System register ID_ISAR2 bits [31:0] are architecturally mapped to AArch64 System register <a href="AArch64-id_isar2_el1.html">ID_ISAR2_EL1[31:0]</a>.</p><p>This register is present only when EL1 is capable of using AArch32. Otherwise, direct accesses to ID_ISAR2 are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2>
        <p>ID_ISAR2 is a 32-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram" id="fieldset_0"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4"><a href="#fieldset_0-31_28">Reversal</a></td><td class="lr" colspan="4"><a href="#fieldset_0-27_24">PSR_AR</a></td><td class="lr" colspan="4"><a href="#fieldset_0-23_20">MultU</a></td><td class="lr" colspan="4"><a href="#fieldset_0-19_16">MultS</a></td><td class="lr" colspan="4"><a href="#fieldset_0-15_12">Mult</a></td><td class="lr" colspan="4"><a href="#fieldset_0-11_8">MultiAccessInt</a></td><td class="lr" colspan="4"><a href="#fieldset_0-7_4">MemHint</a></td><td class="lr" colspan="4"><a href="#fieldset_0-3_0">LoadStore</a></td></tr></tbody></table><h4 id="fieldset_0-31_28">Reversal, bits [31:28]</h4><div class="field">
      <p>Indicates the implemented Reversal instructions.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>Reversal</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>None implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Adds the <span class="instruction">REV</span>, <span class="instruction">REV16</span>, and <span class="instruction">REVSH</span> instructions.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td>
          <p>As for <span class="binarynumber">0b0001</span>, and adds the <span class="instruction">RBIT</span> instruction.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p>In Armv8-A, the only permitted value is <span class="binarynumber">0b0010</span>.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-27_24">PSR_AR, bits [27:24]</h4><div class="field">
      <p>Indicates the implemented A and R-profile instructions to manipulate the PSR.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>PSR_AR</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>None implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Adds the <span class="instruction">MRS</span> and <span class="instruction">MSR</span> instructions, and the exception return forms of data-processing instructions.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p>In Armv8-A, the only permitted value is <span class="binarynumber">0b0001</span>.</p>
<p>The exception return forms of the data-processing instructions are:</p>
<ul>
<li>In the A32 instruction set, data-processing instructions with the PC as the destination and the S bit set. These instructions might be affected by the WithShifts attribute.
</li><li>In the T32 instruction set, the <span class="instruction">SUBS PC</span>, <span class="instruction">LR</span>, <span class="instruction">#N</span> instruction.
</li></ul><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-23_20">MultU, bits [23:20]</h4><div class="field">
      <p>Indicates the implemented advanced unsigned Multiply instructions.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>MultU</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>None implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Adds the <span class="instruction">UMULL</span> and <span class="instruction">UMLAL</span> instructions.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td>
          <p>As for <span class="binarynumber">0b0001</span>, and adds the <span class="instruction">UMAAL</span> instruction.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p>In Armv8-A, the only permitted value is <span class="binarynumber">0b0010</span>.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-19_16">MultS, bits [19:16]</h4><div class="field">
      <p>Indicates the implemented advanced signed Multiply instructions.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>MultS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>None implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Adds the <span class="instruction">SMULL</span> and <span class="instruction">SMLAL</span> instructions.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td>
          <p>As for <span class="binarynumber">0b0001</span>, and adds the <span class="instruction">SMLABB</span>, <span class="instruction">SMLABT</span>, <span class="instruction">SMLALBB</span>, <span class="instruction">SMLALBT</span>, <span class="instruction">SMLALTB</span>, <span class="instruction">SMLALTT</span>, <span class="instruction">SMLATB</span>, <span class="instruction">SMLATT</span>, <span class="instruction">SMLAWB</span>, <span class="instruction">SMLAWT</span>, <span class="instruction">SMULBB</span>, <span class="instruction">SMULBT</span>, <span class="instruction">SMULTB</span>, <span class="instruction">SMULTT</span>, <span class="instruction">SMULWB</span>, and <span class="instruction">SMULWT</span> instructions. Also adds the Q bit in the PSRs.</p>
        </td></tr><tr><td class="bitfield">0b0011</td><td>
          <p>As for <span class="binarynumber">0b0010</span>, and adds the <span class="instruction">SMLAD</span>, <span class="instruction">SMLADX</span>, <span class="instruction">SMLALD</span>, <span class="instruction">SMLALDX</span>, <span class="instruction">SMLSD</span>, <span class="instruction">SMLSDX</span>, <span class="instruction">SMLSLD</span>, <span class="instruction">SMLSLDX</span>, <span class="instruction">SMMLA</span>, <span class="instruction">SMMLAR</span>, <span class="instruction">SMMLS</span>, <span class="instruction">SMMLSR</span>, <span class="instruction">SMMUL</span>, <span class="instruction">SMMULR</span>, <span class="instruction">SMUAD</span>, <span class="instruction">SMUADX</span>, <span class="instruction">SMUSD</span>, and <span class="instruction">SMUSDX</span> instructions.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p>In Armv8-A, the only permitted value is <span class="binarynumber">0b0011</span>.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-15_12">Mult, bits [15:12]</h4><div class="field">
      <p>Indicates the implemented additional Multiply instructions.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>Mult</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>No additional instructions implemented. This means only <span class="instruction">MUL</span> is implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Adds the <span class="instruction">MLA</span> instruction.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td>
          <p>As for <span class="binarynumber">0b0001</span>, and adds the <span class="instruction">MLS</span> instruction.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p>In Armv8-A, the only permitted value is <span class="binarynumber">0b0010</span>.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-11_8">MultiAccessInt, bits [11:8]</h4><div class="field">
      <p>Indicates the support for interruptible multi-access instructions.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>MultiAccessInt</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>No support. This means the <span class="instruction">LDM</span> and <span class="instruction">STM</span> instructions are not interruptible.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p><span class="instruction">LDM</span> and <span class="instruction">STM</span> instructions are restartable.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td>
          <p><span class="instruction">LDM</span> and <span class="instruction">STM</span> instructions are continuable.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p>In Armv8-A, the only permitted value is <span class="binarynumber">0b0000</span>.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-7_4">MemHint, bits [7:4]</h4><div class="field">
      <p>Indicates the implemented Memory Hint instructions.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>MemHint</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>None implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Adds the <span class="instruction">PLD</span> instruction.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td>
          <p>Adds the <span class="instruction">PLD</span> instruction. (<span class="binarynumber">0b0001</span> and <span class="binarynumber">0b0010</span> have identical effects.)</p>
        </td></tr><tr><td class="bitfield">0b0011</td><td>
          <p>As for <span class="binarynumber">0b0001</span> (or <span class="binarynumber">0b0010</span>), and adds the <span class="instruction">PLI</span> instruction.</p>
        </td></tr><tr><td class="bitfield">0b0100</td><td>
          <p>As for <span class="binarynumber">0b0011</span>, and adds the <span class="instruction">PLDW</span> instruction.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p>In Armv8-A, the only permitted value is <span class="binarynumber">0b0100</span>.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-3_0">LoadStore, bits [3:0]</h4><div class="field">
      <p>Indicates the implemented additional load/store instructions.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>LoadStore</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>No additional load/store instructions implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>Adds the <span class="instruction">LDRD</span> and <span class="instruction">STRD</span> instructions.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td>
          <p>As for <span class="binarynumber">0b0001</span>, and adds the Load Acquire (<span class="instruction">LDAB</span>, <span class="instruction">LDAH</span>, <span class="instruction">LDA</span>, <span class="instruction">LDAEXB</span>, <span class="instruction">LDAEXH</span>, <span class="instruction">LDAEX</span>, <span class="instruction">LDAEXD</span>) and Store Release (<span class="instruction">STLB</span>, <span class="instruction">STLH</span>, <span class="instruction">STL</span>, <span class="instruction">STLEXB</span>, <span class="instruction">STLEXH</span>, <span class="instruction">STLEX</span>, <span class="instruction">STLEXD</span>) instructions.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p>In Armv8-A, the only permitted value is <span class="binarynumber">0b0010</span>.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><div class="access_mechanisms"><h2>Accessing ID_ISAR2</h2><p>Accesses to this register use the following encodings in the System register encoding space:</p><div><h4 class="assembler">MRC{&lt;c&gt;}{&lt;q&gt;} &lt;coproc&gt;, {#}&lt;opc1&gt;, &lt;Rt&gt;, &lt;CRn&gt;, &lt;CRm&gt;{, {#}&lt;opc2&gt;}</h4></div><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1111</td><td>0b000</td><td>0b0000</td><td>0b0010</td><td>0b010</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HSTR_EL2.T0 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HSTR.T0 == '1' then
        AArch32.TakeHypTrapException(0x03);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TID3 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HCR.TID3 == '1' then
        AArch32.TakeHypTrapException(0x03);
    else
        R[t] = ID_ISAR2;
elsif PSTATE.EL == EL2 then
    R[t] = ID_ISAR2;
elsif PSTATE.EL == EL3 then
    R[t] = ID_ISAR2;
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">26/03/2024 09:49; 67c0ae5282a7629ba0ea0ba7267b43cd4f7939f6</p><p class="copyconf">Copyright © 2010-2024 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
