build

**/*.gen
**/ip/

**/*.log


## Xilinx
**/*.cache
**/*.hw
**/*.ip_user_files
**/*.sim
**/*.runs
**/*.srcs/*
*_ooc.xdc
*.bxml
*.jou
*pid*
.Xil

## Xcelium/sim
xcelium.d*
**/.icflow/sim/*
.simvision
waves.shm
xrun.*
restore.tcl*

## HDL Tools
.generated/
generated/
.rtl
outputs
hw/
.outputs
sim_build
results.xml 

## Python
sw/dist
**/.venv
**/__pycache__
**/*pycache*

## Docs
.icflow
.$*
docs/site

## vendor things
*.tar.gz

## Other temp files
*.swp

