Cadence Genus(TM) Synthesis Solution.
Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[20:23:40.381788] Configured Lic search path (23.02-s003): 5280@hs-lic3.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:

Version: 23.11-s100_1, built Mon Apr 22 02:28:10 PDT 2024
Options: 
Date:    Fri Jan 31 20:23:40 2025
Host:    cae-europractice1.othr.de (x86_64 w/Linux 5.15.0-210.163.7.el8uek.x86_64) (1core*16cpus*16physical cpus*AMD Ryzen Threadripper PRO 5975WX 32-Cores 512KB) (32569880KB)
PID:     3279968
OS:      Red Hat Enterprise Linux release 8.10 (Ootpa)

Checking out license: Genus_Synthesis
[20:23:40.297553] Periodic Lic check successful
[20:23:40.821856] Feature usage summary:
[20:23:40.821857] Genus_Synthesis



***********************************************************************************************************
***********************************************************************************************************



Finished executable startup (0 seconds elapsed).

Loading tool scripts...
Finished loading tool scripts (10 seconds elapsed).

WARNING: This version of the tool is 284 days old.
@genus:root: 1> read_hdl SRC/fabric_netlists.v
	specify
	      |
Warning : Ignoring unsynthesizable declaration. [VLOGPT-33]
        : Specify block in file '/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_scl_9T.v' on line 30, column 8.
	specify
	      |
Warning : Ignoring unsynthesizable declaration. [VLOGPT-33]
        : Specify block in file '/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_scl_9T.v' on line 96, column 8.
	specify
	      |
Warning : Ignoring unsynthesizable declaration. [VLOGPT-33]
        : Specify block in file '/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_scl_9T.v' on line 124, column 8.
	specify
	      |
Warning : Ignoring unsynthesizable declaration. [VLOGPT-33]
        : Specify block in file '/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_scl_9T.v' on line 142, column 8.
	specify
	      |
Warning : Ignoring unsynthesizable declaration. [VLOGPT-33]
        : Specify block in file '/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_scl_9T.v' on line 160, column 8.
	specify
	      |
Warning : Ignoring unsynthesizable declaration. [VLOGPT-33]
        : Specify block in file '/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_scl_9T.v' on line 179, column 8.
	specify
	      |
Warning : Ignoring unsynthesizable declaration. [VLOGPT-33]
        : Specify block in file '/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_scl_9T.v' on line 198, column 8.
	specify
	      |
Warning : Ignoring unsynthesizable declaration. [VLOGPT-33]
        : Specify block in file '/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_scl_9T.v' on line 218, column 8.
	specify
	      |
Warning : Ignoring unsynthesizable declaration. [VLOGPT-33]
        : Specify block in file '/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_scl_9T.v' on line 247, column 8.
	specify
	      |
Warning : Ignoring unsynthesizable declaration. [VLOGPT-33]
        : Specify block in file '/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_scl_9T.v' on line 288, column 8.
	specify
	      |
Warning : Ignoring unsynthesizable declaration. [VLOGPT-33]
        : Specify block in file '/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_scl_9T.v' on line 328, column 8.
	specify
	      |
Warning : Ignoring unsynthesizable declaration. [VLOGPT-33]
        : Specify block in file '/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_scl_9T.v' on line 361, column 8.
	specify
	      |
Warning : Ignoring unsynthesizable declaration. [VLOGPT-33]
        : Specify block in file '/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_scl_9T.v' on line 399, column 8.
	specify
	      |
Warning : Ignoring unsynthesizable declaration. [VLOGPT-33]
        : Specify block in file '/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_scl_9T.v' on line 473, column 8.
	specify
	      |
Warning : Ignoring unsynthesizable declaration. [VLOGPT-33]
        : Specify block in file '/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_scl_9T.v' on line 554, column 8.
	specify
	      |
Warning : Ignoring unsynthesizable declaration. [VLOGPT-33]
        : Specify block in file '/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_scl_9T.v' on line 700, column 8.
	specify
	      |
Warning : Ignoring unsynthesizable declaration. [VLOGPT-33]
        : Specify block in file '/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_scl_9T.v' on line 838, column 8.
	specify
	      |
Warning : Ignoring unsynthesizable declaration. [VLOGPT-33]
        : Specify block in file '/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_scl_9T.v' on line 894, column 8.
	specify
	      |
Warning : Ignoring unsynthesizable declaration. [VLOGPT-33]
        : Specify block in file '/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_scl_9T.v' on line 938, column 8.
	specify
	      |
Warning : Ignoring unsynthesizable declaration. [VLOGPT-33]
        : Specify block in file '/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_scl_9T.v' on line 955, column 8.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'VLOGPT-33'.
	altos_latch_sr_1 (int_fwire_IQ, notifier, delayed_G, delayed_D, int_fwire_s, int_fwire_r);
	                 |
Error   : Instance name required for module instance. [VLOGPT-58] [read_hdl]
        : in file '/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_scl_9T.v' on line 4187, column 19.
        : According to Verilog IEEE standard it is mandatory to give instance name while instantiating a module. For more details see the 'module instantiation syntax' section in the Verilog IEEE Reference manual.
primitive altos_latch (q, v, clk, d);
                    |
Error   : Feature not supported for synthesis. [VLOGPT-30] [read_hdl]
        : UDP in file '/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_scl_9T.v' on line 4494, column 21.
        : The following features are not supported for synthesis:
    - primitive
    - configuration
    - all 'mos' gates
    - all 'rtran' gates
    - all 'tranif' gates
    - pullup/pulldown gates.
For more information on supported and unsupported features, refer to 'Verilog Constructs and Level of Support' table in 'HDL Modeling Guide'.
primitive altos_dff_err (q, clk, d);
                      |
Error   : Feature not supported for synthesis. [VLOGPT-30] [read_hdl]
        : UDP in file '/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_scl_9T.v' on line 4513, column 23.
primitive altos_dff (q, v, clk, d, xcr);
                  |
Error   : Feature not supported for synthesis. [VLOGPT-30] [read_hdl]
        : UDP in file '/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_scl_9T.v' on line 4528, column 19.
primitive altos_dff_r_err (q, clk, d, r);
                        |
Error   : Feature not supported for synthesis. [VLOGPT-30] [read_hdl]
        : UDP in file '/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_scl_9T.v' on line 4556, column 25.
primitive altos_dff_r (q, v, clk, d, r, xcr);
                    |
Error   : Feature not supported for synthesis. [VLOGPT-30] [read_hdl]
        : UDP in file '/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_scl_9T.v' on line 4575, column 21.
primitive altos_dff_s_err (q, clk, d, s);
                        |
Error   : Feature not supported for synthesis. [VLOGPT-30] [read_hdl]
        : UDP in file '/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_scl_9T.v' on line 4610, column 25.
primitive altos_dff_s (q, v, clk, d, s, xcr);
                    |
Error   : Feature not supported for synthesis. [VLOGPT-30] [read_hdl]
        : UDP in file '/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_scl_9T.v' on line 4629, column 21.
primitive altos_dff_sr_err (q, clk, d, s, r);
                         |
Error   : Feature not supported for synthesis. [VLOGPT-30] [read_hdl]
        : UDP in file '/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_scl_9T.v' on line 4664, column 26.
primitive altos_dff_sr_0 (q, v, clk, d, s, r, xcr);
                       |
Error   : Feature not supported for synthesis. [VLOGPT-30] [read_hdl]
        : UDP in file '/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_scl_9T.v' on line 4686, column 24.
primitive altos_dff_sr_1 (q, v, clk, d, s, r, xcr);
                       |
Error   : Feature not supported for synthesis. [VLOGPT-30] [read_hdl]
        : UDP in file '/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_scl_9T.v' on line 4734, column 24.
primitive altos_latch_r (q, v, clk, d, r);
                      |
Error   : Feature not supported for synthesis. [VLOGPT-30] [read_hdl]
        : UDP in file '/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_scl_9T.v' on line 4782, column 23.
primitive altos_latch_s (q, v, clk, d, s);
                      |
Error   : Feature not supported for synthesis. [VLOGPT-30] [read_hdl]
        : UDP in file '/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_scl_9T.v' on line 4805, column 23.
primitive altos_latch_sr_0 (q, v, clk, d, s, r);
                         |
Error   : Feature not supported for synthesis. [VLOGPT-30] [read_hdl]
        : UDP in file '/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_scl_9T.v' on line 4828, column 26.
primitive altos_latch_sr_1 (q, v, clk, d, s, r);
                         |
Error   : Feature not supported for synthesis. [VLOGPT-30] [read_hdl]
        : UDP in file '/home/cae1/Desktop/FPGA-OpenFPGA/Fabric/tasks/synthesizable_verilog/sky130_scl_9T.v' on line 4853, column 26.
input OUT;
         |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'OUT' in file '/home/cae1/Desktop/PDK/skywater-pdk/libraries/sky130_fd_io/latest/cells/top_gpio_ovtv2/sky130_fd_io__top_gpio_ovtv2.behavioral.v' on line 23, column 10.
        : When `default_nettype is none, each input and inout port declaration requires a corresponding net type.
input OE_N;
          |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'OE_N' in file '/home/cae1/Desktop/PDK/skywater-pdk/libraries/sky130_fd_io/latest/cells/top_gpio_ovtv2/sky130_fd_io__top_gpio_ovtv2.behavioral.v' on line 24, column 11.
input HLD_H_N;
             |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'HLD_H_N' in file '/home/cae1/Desktop/PDK/skywater-pdk/libraries/sky130_fd_io/latest/cells/top_gpio_ovtv2/sky130_fd_io__top_gpio_ovtv2.behavioral.v' on line 25, column 14.
input ENABLE_H;
              |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'ENABLE_H' in file '/home/cae1/Desktop/PDK/skywater-pdk/libraries/sky130_fd_io/latest/cells/top_gpio_ovtv2/sky130_fd_io__top_gpio_ovtv2.behavioral.v' on line 26, column 15.
input ENABLE_INP_H;
                  |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'ENABLE_INP_H' in file '/home/cae1/Desktop/PDK/skywater-pdk/libraries/sky130_fd_io/latest/cells/top_gpio_ovtv2/sky130_fd_io__top_gpio_ovtv2.behavioral.v' on line 27, column 19.
input ENABLE_VDDA_H;
                   |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'ENABLE_VDDA_H' in file '/home/cae1/Desktop/PDK/skywater-pdk/libraries/sky130_fd_io/latest/cells/top_gpio_ovtv2/sky130_fd_io__top_gpio_ovtv2.behavioral.v' on line 28, column 20.
input ENABLE_VDDIO;
                  |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'ENABLE_VDDIO' in file '/home/cae1/Desktop/PDK/skywater-pdk/libraries/sky130_fd_io/latest/cells/top_gpio_ovtv2/sky130_fd_io__top_gpio_ovtv2.behavioral.v' on line 29, column 19.
input ENABLE_VSWITCH_H;
                      |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'ENABLE_VSWITCH_H' in file '/home/cae1/Desktop/PDK/skywater-pdk/libraries/sky130_fd_io/latest/cells/top_gpio_ovtv2/sky130_fd_io__top_gpio_ovtv2.behavioral.v' on line 30, column 23.
input INP_DIS;
             |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'INP_DIS' in file '/home/cae1/Desktop/PDK/skywater-pdk/libraries/sky130_fd_io/latest/cells/top_gpio_ovtv2/sky130_fd_io__top_gpio_ovtv2.behavioral.v' on line 31, column 14.
input VTRIP_SEL;
               |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'VTRIP_SEL' in file '/home/cae1/Desktop/PDK/skywater-pdk/libraries/sky130_fd_io/latest/cells/top_gpio_ovtv2/sky130_fd_io__top_gpio_ovtv2.behavioral.v' on line 32, column 16.
input HYS_TRIM;
              |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'HYS_TRIM' in file '/home/cae1/Desktop/PDK/skywater-pdk/libraries/sky130_fd_io/latest/cells/top_gpio_ovtv2/sky130_fd_io__top_gpio_ovtv2.behavioral.v' on line 33, column 15.
input SLOW;
          |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'SLOW' in file '/home/cae1/Desktop/PDK/skywater-pdk/libraries/sky130_fd_io/latest/cells/top_gpio_ovtv2/sky130_fd_io__top_gpio_ovtv2.behavioral.v' on line 34, column 11.
input [1:0] SLEW_CTL;
                    |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'SLEW_CTL' in file '/home/cae1/Desktop/PDK/skywater-pdk/libraries/sky130_fd_io/latest/cells/top_gpio_ovtv2/sky130_fd_io__top_gpio_ovtv2.behavioral.v' on line 35, column 21.
input HLD_OVR;
             |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'HLD_OVR' in file '/home/cae1/Desktop/PDK/skywater-pdk/libraries/sky130_fd_io/latest/cells/top_gpio_ovtv2/sky130_fd_io__top_gpio_ovtv2.behavioral.v' on line 36, column 14.
input ANALOG_EN;
               |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'ANALOG_EN' in file '/home/cae1/Desktop/PDK/skywater-pdk/libraries/sky130_fd_io/latest/cells/top_gpio_ovtv2/sky130_fd_io__top_gpio_ovtv2.behavioral.v' on line 37, column 16.
input ANALOG_SEL;
                |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'ANALOG_SEL' in file '/home/cae1/Desktop/PDK/skywater-pdk/libraries/sky130_fd_io/latest/cells/top_gpio_ovtv2/sky130_fd_io__top_gpio_ovtv2.behavioral.v' on line 38, column 17.
input ANALOG_POL;
                |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'ANALOG_POL' in file '/home/cae1/Desktop/PDK/skywater-pdk/libraries/sky130_fd_io/latest/cells/top_gpio_ovtv2/sky130_fd_io__top_gpio_ovtv2.behavioral.v' on line 39, column 17.
input [2:0] DM;
              |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'DM' in file '/home/cae1/Desktop/PDK/skywater-pdk/libraries/sky130_fd_io/latest/cells/top_gpio_ovtv2/sky130_fd_io__top_gpio_ovtv2.behavioral.v' on line 40, column 15.
input [1:0] IB_MODE_SEL;
                       |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'IB_MODE_SEL' in file '/home/cae1/Desktop/PDK/skywater-pdk/libraries/sky130_fd_io/latest/cells/top_gpio_ovtv2/sky130_fd_io__top_gpio_ovtv2.behavioral.v' on line 41, column 24.
input VINREF;
            |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'VINREF' in file '/home/cae1/Desktop/PDK/skywater-pdk/libraries/sky130_fd_io/latest/cells/top_gpio_ovtv2/sky130_fd_io__top_gpio_ovtv2.behavioral.v' on line 42, column 13.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'VLOGPT-43'.
initial slow_1_delay = SLOW_1_DELAY;
      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/cae1/Desktop/PDK/skywater-pdk/libraries/sky130_fd_io/latest/cells/top_gpio_ovtv2/sky130_fd_io__top_gpio_ovtv2.behavioral.v' on line 253, column 7.
        : For example, the following constructs will be ignored:
    - initial block
    - final block
    - program block
    - property block
    - sequence block
    - covergroup
    - checker block
    - gate drive strength
    - system task enable
    - reg declaration with initial value
    - specify block.
initial slow_0_delay = SLOW_0_DELAY;
      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/cae1/Desktop/PDK/skywater-pdk/libraries/sky130_fd_io/latest/cells/top_gpio_ovtv2/sky130_fd_io__top_gpio_ovtv2.behavioral.v' on line 254, column 7.
initial slew_00_delay = SLEW_00_DELAY;
      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/cae1/Desktop/PDK/skywater-pdk/libraries/sky130_fd_io/latest/cells/top_gpio_ovtv2/sky130_fd_io__top_gpio_ovtv2.behavioral.v' on line 255, column 7.
initial slew_01_delay = SLEW_01_DELAY;
      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/cae1/Desktop/PDK/skywater-pdk/libraries/sky130_fd_io/latest/cells/top_gpio_ovtv2/sky130_fd_io__top_gpio_ovtv2.behavioral.v' on line 256, column 7.
initial slew_10_delay = SLEW_10_DELAY;
      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/cae1/Desktop/PDK/skywater-pdk/libraries/sky130_fd_io/latest/cells/top_gpio_ovtv2/sky130_fd_io__top_gpio_ovtv2.behavioral.v' on line 257, column 7.
initial slew_11_delay = SLEW_11_DELAY;
      |
Warning : Ignoring unsynthesizable construct. [VLOGPT-37]
        : Initial in file '/home/cae1/Desktop/PDK/skywater-pdk/libraries/sky130_fd_io/latest/cells/top_gpio_ovtv2/sky130_fd_io__top_gpio_ovtv2.behavioral.v' on line 258, column 7.
bufif1 (pull1, strong0) #slow_delay dm2 (PAD, out_final, x_on_pad===1 ? 1'bx : (pad_tristate===0 && dm_final===3'b010));
                                  |
Warning : Ignoring unsynthesizable delay specifier (#<n>) mentioned in verilog file. These delay numbers are for simulation purpose only. [VLOGPT-35]
        : in file '/home/cae1/Desktop/PDK/skywater-pdk/libraries/sky130_fd_io/latest/cells/top_gpio_ovtv2/sky130_fd_io__top_gpio_ovtv2.behavioral.v' on line 284, column 35.
        : All delay numbers assigned or used in behavioral code are for simulation purposes only and are not synthesizable. These values are ignored during synthesis. This warning is issued only once per module.
    disable LATCH_dm; dm_final <= 3'bxxx;
                   |
Error   : Disable statement must apply to containing block or task. [VLOGPT-204] [read_hdl]
        : in file '/home/cae1/Desktop/PDK/skywater-pdk/libraries/sky130_fd_io/latest/cells/top_gpio_ovtv2/sky130_fd_io__top_gpio_ovtv2.behavioral.v' on line 356, column 20.
        : A disable statement may be used to disable the block or task which (directly or indirectly) contains the disable, but may not be used to disable any other blocks or tasks.
    disable LATCH_inp_dis; inp_dis_final <= 1'bx;
                        |
Error   : Disable statement must apply to containing block or task. [VLOGPT-204] [read_hdl]
        : in file '/home/cae1/Desktop/PDK/skywater-pdk/libraries/sky130_fd_io/latest/cells/top_gpio_ovtv2/sky130_fd_io__top_gpio_ovtv2.behavioral.v' on line 375, column 25.
    disable LATCH_ib_mode_sel; ib_mode_sel_final <= 2'bxx;
                            |
Error   : Disable statement must apply to containing block or task. [VLOGPT-204] [read_hdl]
        : in file '/home/cae1/Desktop/PDK/skywater-pdk/libraries/sky130_fd_io/latest/cells/top_gpio_ovtv2/sky130_fd_io__top_gpio_ovtv2.behavioral.v' on line 394, column 29.
    disable LATCH_slew_ctl_final; slew_ctl_final <= 2'bxx;
                               |
Error   : Disable statement must apply to containing block or task. [VLOGPT-204] [read_hdl]
        : in file '/home/cae1/Desktop/PDK/skywater-pdk/libraries/sky130_fd_io/latest/cells/top_gpio_ovtv2/sky130_fd_io__top_gpio_ovtv2.behavioral.v' on line 413, column 32.
    disable LATCH_vtrip_sel; vtrip_sel_final <= 1'bx;
                          |
Error   : Disable statement must apply to containing block or task. [VLOGPT-204] [read_hdl]
        : in file '/home/cae1/Desktop/PDK/skywater-pdk/libraries/sky130_fd_io/latest/cells/top_gpio_ovtv2/sky130_fd_io__top_gpio_ovtv2.behavioral.v' on line 432, column 27.
    disable LATCH_vtrip_sel; vtrip_sel_final <= 1'bx;
                                                |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Expecting token ';', found 'number' in file '/home/cae1/Desktop/PDK/skywater-pdk/libraries/sky130_fd_io/latest/cells/top_gpio_ovtv2/sky130_fd_io__top_gpio_ovtv2.behavioral.v' on line 432, column 49.
        : Invalid Verilog syntax is parsed, or unsupported Verilog syntax is encountered.
1
@genus:root: 2> exit

Lic Summary:
[14:06:23.030907] Cdslmd servers: hs-lic3
[14:06:23.556306] Feature usage summary:
[14:06:23.556307] Genus_Synthesis

Normal exit.