set a(0-1358) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(9,32) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-1351 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-20 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-1683 {}}} SUCCS {{66 0 0 0-1361 {}} {258 0 0 0-1352 {}} {256 0 0 0-1683 {}}} CYCLES {}}
set a(0-1359) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(10,32) QUANTITY 1 NAME r:io_read(r:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-1351 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-21 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-1680 {}}} SUCCS {{66 0 0 0-1361 {}} {130 0 0 0-1352 {}} {256 0 0 0-1680 {}}} CYCLES {}}
set a(0-1360) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-1351 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-22 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{130 0 0 0-1352 {}}} CYCLES {}}
set a(0-1361) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_in_wait(7) QUANTITY 1 NAME io_read(run) TYPE {SYNC IN} DELAY {0.00 ns} PAR 0-1351 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-23 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{66 0 0 0-1359 {}} {66 0 0 0-1358 {}}} SUCCS {{66 0 0 0-1674 {}} {66 0 0 0-1677 {}} {66 0 0 0-1680 {}} {66 0 0 0-1683 {}} {66 0 0 0-1686 {}}} CYCLES {}}
set a(0-1362) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-1351 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-24 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{259 0 0 0-1363 {}} {130 0 0 0-1352 {}}} CYCLES {}}
set a(0-1363) {AREA_SCORE {} NAME sel TYPE SELECT PAR 0-1351 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-25 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-1362 {}}} SUCCS {{131 0 0 0-1364 {}} {130 0 0 0-1352 {}} {130 0 0 0-1670 {}} {130 0 0 0-1671 {}} {146 0 0 0-1672 {}}} CYCLES {}}
set a(0-1364) {AREA_SCORE {} NAME STAGE_LOOP:i:asn(STAGE_LOOP:i(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1351 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-26 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-1363 {}} {772 0 0 0-1352 {}}} SUCCS {{259 0 0 0-1352 {}}} CYCLES {}}
set a(0-1365) {AREA_SCORE {} NAME STAGE_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1352 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-27 LOC {0 1.0 1 0.9312499999999999 1 0.9312499999999999 1 0.9312499999999999 1 0.9312499999999999} PREDS {{774 0 0 0-1669 {}}} SUCCS {{259 0 0 0-1366 {}} {130 0 0 0-1353 {}} {256 0 0 0-1669 {}}} CYCLES {}}
set a(0-1366) {AREA_SCORE 9.60 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,11) QUANTITY 1 NAME STAGE_LOOP:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-1352 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-28 LOC {1 0.0 1 0.9312499999999999 1 0.9312499999999999 1 0.9999998749999999 1 0.9999998749999999} PREDS {{259 0 0 0-1365 {}}} SUCCS {{258 0 0 0-1353 {}}} CYCLES {}}
set a(0-1367) {AREA_SCORE {} NAME COMP_LOOP:k:asn(COMP_LOOP:k(10:2)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1352 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-29 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-1353 {}}} SUCCS {{258 0 0 0-1353 {}}} CYCLES {}}
set a(0-1368) {AREA_SCORE {} NAME COMP_LOOP:asn(exit:COMP_LOOP.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1352 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-30 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-1353 {}}} SUCCS {{259 0 0 0-1353 {}}} CYCLES {}}
set a(0-1369) {AREA_SCORE {} NAME COMP_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-31 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-1661 {}}} SUCCS {{259 0 0 0-1370 {}} {256 0 0 0-1661 {}}} CYCLES {}}
set a(0-1370) {AREA_SCORE {} NAME COMP_LOOP-1:break(COMP_LOOP) TYPE TERMINATE PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-32 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-1369 {}}} SUCCS {{128 0 0 0-1382 {}} {64 0 0 0-1354 {}}} CYCLES {}}
set a(0-1371) {AREA_SCORE {} NAME STAGE_LOOP:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-33 LOC {0 1.0 1 0.19775355 1 0.19775355 1 0.19775355 1 0.19775355} PREDS {} SUCCS {{259 0 0 0-1372 {}} {130 0 0 0-1354 {}}} CYCLES {}}
set a(0-1372) {AREA_SCORE {} NAME COMP_LOOP-1:STAGE_LOOP:i:not#1 TYPE NOT PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-34 LOC {0 1.0 1 0.19775355 1 0.19775355 1 0.19775355} PREDS {{259 0 0 0-1371 {}}} SUCCS {{259 0 0 0-1373 {}} {130 0 0 0-1354 {}}} CYCLES {}}
set a(0-1373) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,4,0,4) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:acc TYPE ACCU DELAY {0.95 ns} PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-35 LOC {1 0.0 1 0.19775355 1 0.19775355 1 0.315878425 1 0.315878425} PREDS {{259 0 0 0-1372 {}}} SUCCS {{259 0 0 0-1374 {}} {130 0 0 0-1354 {}} {258 0 0 0-1450 {}} {258 0 0 0-1518 {}}} CYCLES {}}
set a(0-1374) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-36 LOC {1 0.118125 1 0.31587855 1 0.31587855 1 0.384628425 1 0.384628425} PREDS {{259 0 0 0-1373 {}}} SUCCS {{258 0 0 0-1377 {}} {130 0 0 0-1354 {}}} CYCLES {}}
set a(0-1375) {AREA_SCORE {} NAME COMP_LOOP:k:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-37 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.38462854999999996} PREDS {{774 0 0 0-1653 {}}} SUCCS {{259 0 0 0-1376 {}} {130 0 0 0-1354 {}} {256 0 0 0-1653 {}}} CYCLES {}}
set a(0-1376) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0) TYPE READSLICE PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-38 LOC {0 1.0 1 0.0 1 0.0 1 0.38462854999999996} PREDS {{259 0 0 0-1375 {}}} SUCCS {{259 0 0 0-1377 {}} {130 0 0 0-1354 {}}} CYCLES {}}
set a(0-1377) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(9,0,9,0,9) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:mul TYPE MUL DELAY {3.67 ns} PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-39 LOC {1 0.18687499999999999 1 0.38462854999999996 1 0.38462854999999996 1 0.8437498859999999 1 0.8437498859999999} PREDS {{259 0 0 0-1376 {}} {258 0 0 0-1374 {}}} SUCCS {{259 0 0 0-1378 {}} {258 0 0 0-1380 {}} {130 0 0 0-1354 {}}} CYCLES {}}
set a(0-1378) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc TYPE CONCATENATE PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-40 LOC {1 0.6459964499999999 1 0.84375 1 0.84375 1 0.84375} PREDS {{259 0 0 0-1377 {}}} SUCCS {{259 0 0.750 0-1379 {}} {130 0 0 0-1354 {}}} CYCLES {}}
set a(0-1379) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(11,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-41 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 0.750 0-1378 {}}} SUCCS {{258 0 0 0-1354 {}}} CYCLES {}}
set a(0-1380) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc TYPE CONCATENATE PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-42 LOC {1 0.6459964499999999 1 0.84375 1 0.84375 1 0.84375} PREDS {{258 0 0 0-1377 {}}} SUCCS {{259 0 0.750 0-1381 {}} {130 0 0 0-1354 {}}} CYCLES {}}
set a(0-1381) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(12,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-43 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 0.750 0-1380 {}}} SUCCS {{258 0 0 0-1354 {}}} CYCLES {}}
set a(0-1382) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:asn(VEC_LOOP:j)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-44 LOC {0 1.0 2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{128 0 0 0-1370 {}} {772 0 0 0-1354 {}}} SUCCS {{259 0 0 0-1354 {}}} CYCLES {}}
set a(0-1383) {AREA_SCORE {} NAME mult:res:asn(mult:res#1.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-45 LOC {0 1.0 6 0.636875 6 0.636875 6 0.636875 6 0.636875} PREDS {} SUCCS {{258 0 0 0-1415 {}}} CYCLES {}}
set a(0-1384) {AREA_SCORE {} NAME VEC_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-46 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.624375} PREDS {{774 0 0 0-1439 {}}} SUCCS {{259 0 0 0-1385 {}} {130 0 0 0-1438 {}} {256 0 0 0-1439 {}}} CYCLES {}}
set a(0-1385) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j#1)(9-2) TYPE READSLICE PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-47 LOC {0 1.0 1 0.0 1 0.0 5 0.624375} PREDS {{259 0 0 0-1384 {}}} SUCCS {{258 0 0 0-1388 {}} {130 0 0 0-1438 {}}} CYCLES {}}
set a(0-1386) {AREA_SCORE {} NAME COMP_LOOP:k:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-48 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.624375} PREDS {} SUCCS {{259 0 0 0-1387 {}} {130 0 0 0-1438 {}}} CYCLES {}}
set a(0-1387) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#1 TYPE READSLICE PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-49 LOC {0 1.0 1 0.0 1 0.0 5 0.624375} PREDS {{259 0 0 0-1386 {}}} SUCCS {{259 0 0 0-1388 {}} {130 0 0 0-1438 {}}} CYCLES {}}
set a(0-1388) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 1 NAME VEC_LOOP:acc TYPE ACCU DELAY {1.01 ns} PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-50 LOC {1 0.0 1 0.624375 1 0.624375 1 0.7499998750000001 5 0.7499998750000001} PREDS {{259 0 0 0-1387 {}} {258 0 0 0-1385 {}}} SUCCS {{258 0 0 0-1391 {}} {258 0 0 0-1423 {}} {130 0 0 0-1438 {}}} CYCLES {}}
set a(0-1389) {AREA_SCORE {} NAME VEC_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-51 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.75} PREDS {{774 0 0 0-1439 {}}} SUCCS {{259 0 0 0-1390 {}} {130 0 0 0-1438 {}} {256 0 0 0-1439 {}}} CYCLES {}}
set a(0-1390) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j#1)(1-0)#1 TYPE READSLICE PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-52 LOC {0 1.0 1 0.0 1 0.0 5 0.75} PREDS {{259 0 0 0-1389 {}}} SUCCS {{259 0 0 0-1391 {}} {130 0 0 0-1438 {}}} CYCLES {}}
set a(0-1391) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-53 LOC {1 0.125625 1 0.75 1 0.75 5 0.75} PREDS {{259 0 0 0-1390 {}} {258 0 0 0-1388 {}}} SUCCS {{259 0 1.500 0-1392 {}} {130 0 0 0-1438 {}}} CYCLES {}}
set a(0-1392) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-54 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 1.500 0-1391 {}} {774 0 1.500 0-1431 {}} {774 0 1.500 0-1424 {}}} SUCCS {{258 0 0 0-1416 {}} {256 0 0 0-1424 {}} {258 0 0 0-1426 {}} {256 0 0 0-1431 {}} {130 0 0 0-1438 {}}} CYCLES {}}
set a(0-1393) {AREA_SCORE {} NAME COMP_LOOP:k:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-55 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.49124999999999996} PREDS {} SUCCS {{259 0 0 0-1394 {}} {130 0 0 0-1438 {}}} CYCLES {}}
set a(0-1394) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#2 TYPE READSLICE PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-56 LOC {0 1.0 1 0.0 1 0.0 2 0.49124999999999996} PREDS {{259 0 0 0-1393 {}}} SUCCS {{259 0 0 0-1395 {}} {130 0 0 0-1438 {}}} CYCLES {}}
set a(0-1395) {AREA_SCORE {} NAME VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-57 LOC {0 1.0 1 0.49124999999999996 1 0.49124999999999996 2 0.49124999999999996} PREDS {{259 0 0 0-1394 {}}} SUCCS {{258 0 0 0-1397 {}} {130 0 0 0-1438 {}}} CYCLES {}}
set a(0-1396) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-58 LOC {0 1.0 1 0.49124999999999996 1 0.49124999999999996 2 0.49124999999999996} PREDS {} SUCCS {{259 0 0 0-1397 {}} {130 0 0 0-1438 {}}} CYCLES {}}
set a(0-1397) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#12 TYPE ACCU DELAY {1.03 ns} PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-59 LOC {1 0.0 1 0.49124999999999996 1 0.49124999999999996 1 0.620624875 2 0.620624875} PREDS {{259 0 0 0-1396 {}} {258 0 0 0-1395 {}}} SUCCS {{258 0 0 0-1400 {}} {130 0 0 0-1438 {}}} CYCLES {}}
set a(0-1398) {AREA_SCORE {} NAME VEC_LOOP:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-60 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.620625} PREDS {{774 0 0 0-1439 {}}} SUCCS {{259 0 0 0-1399 {}} {130 0 0 0-1438 {}} {256 0 0 0-1439 {}}} CYCLES {}}
set a(0-1399) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:j)(9-0)#5 TYPE READSLICE PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-61 LOC {0 1.0 1 0.0 1 0.0 2 0.620625} PREDS {{259 0 0 0-1398 {}}} SUCCS {{259 0 0 0-1400 {}} {130 0 0 0-1438 {}}} CYCLES {}}
set a(0-1400) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-1:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-62 LOC {1 0.129375 1 0.620625 1 0.620625 1 0.749999875 2 0.749999875} PREDS {{259 0 0 0-1399 {}} {258 0 0 0-1397 {}}} SUCCS {{259 0 1.500 0-1401 {}} {258 0 1.500 0-1431 {}} {130 0 0 0-1438 {}}} CYCLES {}}
set a(0-1401) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-63 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 1.500 0-1400 {}} {774 0 1.500 0-1431 {}} {774 0 1.500 0-1424 {}}} SUCCS {{259 0 0 0-1402 {}} {258 0 0 0-1403 {}} {256 0 0 0-1424 {}} {256 0 0 0-1431 {}} {130 0 0 0-1438 {}}} CYCLES {}}
set a(0-1402) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-1:mult:z:mul TYPE MUL DELAY {6.10 ns} PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-64 LOC {3 0.0 3 0.2380429 3 0.2380429 3 0.999999903 5 0.999999903} PREDS {{259 0 0 0-1401 {}}} SUCCS {{258 0 0 0-1407 {}} {130 0 0 0-1438 {}}} CYCLES {}}
set a(0-1403) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-1:mult:t:mul TYPE MUL DELAY {6.10 ns} PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-65 LOC {3 0.0 4 0.2380429 4 0.2380429 4 0.999999903 4 0.999999903} PREDS {{258 0 0 0-1401 {}}} SUCCS {{259 0 0 0-1404 {}} {130 0 0 0-1438 {}}} CYCLES {}}
set a(0-1404) {AREA_SCORE {} NAME COMP_LOOP-1:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32) TYPE READSLICE PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-66 LOC {3 0.7619570999999999 4 1.0 4 1.0 5 0.2380429} PREDS {{259 0 0 0-1403 {}}} SUCCS {{259 0 0 0-1405 {}} {130 0 0 0-1438 {}}} CYCLES {}}
set a(0-1405) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-1:mult:z_:mul TYPE MUL DELAY {6.10 ns} PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-67 LOC {4 0.0 5 0.0674179 5 0.0674179 5 0.8293749029999999 5 0.999999903} PREDS {{259 0 0 0-1404 {}}} SUCCS {{259 0 0 0-1406 {}} {130 0 0 0-1438 {}}} CYCLES {}}
set a(0-1406) {AREA_SCORE {} NAME COMP_LOOP-1:mult:z_:not TYPE NOT PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-68 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 6 0.123125} PREDS {{259 0 0 0-1405 {}}} SUCCS {{259 0 0 0-1407 {}} {130 0 0 0-1438 {}}} CYCLES {}}
set a(0-1407) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-1:mult:res:acc TYPE ACCU DELAY {1.36 ns} PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-69 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 5 0.999999875 6 0.293749875} PREDS {{259 0 0 0-1406 {}} {258 0 0 0-1402 {}}} SUCCS {{259 0 0 0-1408 {}} {258 0 0 0-1414 {}} {258 0 0 0-1415 {}} {130 0 0 0-1438 {}}} CYCLES {}}
set a(0-1408) {AREA_SCORE {} NAME mult:if:conc TYPE CONCATENATE PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-70 LOC {4 0.9325821 6 0.29375 6 0.29375 6 0.29375} PREDS {{259 0 0 0-1407 {}}} SUCCS {{258 0 0 0-1410 {}} {130 0 0 0-1438 {}}} CYCLES {}}
set a(0-1409) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:not#1 TYPE NOT PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-71 LOC {0 1.0 6 0.29375 6 0.29375 6 0.29375} PREDS {} SUCCS {{259 0 0 0-1410 {}} {130 0 0 0-1438 {}}} CYCLES {}}
set a(0-1410) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 1 NAME mult:if:acc TYPE ACCU DELAY {1.38 ns} PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-72 LOC {5 0.0 6 0.29375 6 0.29375 6 0.46624987500000004 6 0.46624987500000004} PREDS {{259 0 0 0-1409 {}} {258 0 0 0-1408 {}}} SUCCS {{259 0 0 0-1411 {}} {130 0 0 0-1438 {}}} CYCLES {}}
set a(0-1411) {AREA_SCORE {} NAME COMP_LOOP-1:mult:slc()(32) TYPE READSLICE PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-73 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-1410 {}}} SUCCS {{259 0 0 0-1412 {}} {258 0 0 0-1415 {}} {130 0 0 0-1438 {}}} CYCLES {}}
set a(0-1412) {AREA_SCORE {} NAME COMP_LOOP-1:mult:sel TYPE SELECT PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-74 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-1411 {}}} SUCCS {{146 0 0 0-1413 {}} {146 0 0 0-1414 {}}} CYCLES {}}
set a(0-1413) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:not#2 TYPE NOT PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-75 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{146 0 0 0-1412 {}}} SUCCS {{259 0 0 0-1414 {}} {130 0 0 0-1438 {}}} CYCLES {}}
set a(0-1414) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-1:mult:if:acc TYPE ACCU DELAY {1.36 ns} PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-76 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.636874875 6 0.636874875} PREDS {{259 0 0 0-1413 {}} {146 0 0 0-1412 {}} {258 0 0 0-1407 {}}} SUCCS {{259 0 0 0-1415 {}} {130 0 0 0-1438 {}}} CYCLES {}}
set a(0-1415) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 1 NAME mult:mux TYPE MUX DELAY {0.08 ns} PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-77 LOC {5 0.34312499999999996 6 0.636875 6 0.636875 6 0.646874875 6 0.646874875} PREDS {{259 0 0 0-1414 {}} {258 0 0 0-1411 {}} {258 0 0 0-1407 {}} {258 0 0 0-1383 {}}} SUCCS {{259 0 0 0-1416 {}} {258 0 0 0-1425 {}} {130 0 0 0-1438 {}}} CYCLES {}}
set a(0-1416) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-1:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-78 LOC {5 0.35312499999999997 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-1415 {}} {258 0 0 0-1392 {}}} SUCCS {{259 0 0 0-1417 {}} {130 0 0 0-1438 {}}} CYCLES {}}
set a(0-1417) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.base TYPE {C-CORE PORT} PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-79 LOC {5 0.5237499999999999 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-1416 {}} {128 0 0 0-1419 {}}} SUCCS {{258 0 0 0-1419 {}} {130 0 0 0-1438 {}}} CYCLES {}}
set a(0-1418) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.m TYPE {C-CORE PORT} PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-80 LOC {5 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-1419 {}}} SUCCS {{259 0 0 0-1419 {}} {130 0 0 0-1438 {}}} CYCLES {}}
set a(0-1419) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_9e6b06881060c48119593246171fb95f6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-1:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-81 LOC {5 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-1418 {}} {258 0 0 0-1417 {}}} SUCCS {{128 0 0 0-1417 {}} {128 0 0 0-1418 {}} {259 0 0 0-1420 {}}} CYCLES {}}
set a(0-1420) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.return TYPE {C-CORE PORT} PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-82 LOC {6 0.04 7 0.75 7 0.75 7 0.75} PREDS {{259 0 0 0-1419 {}}} SUCCS {{258 0 1.500 0-1424 {}} {130 0 0 0-1438 {}}} CYCLES {}}
set a(0-1421) {AREA_SCORE {} NAME VEC_LOOP:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-83 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.75} PREDS {{774 0 0 0-1439 {}}} SUCCS {{259 0 0 0-1422 {}} {130 0 0 0-1438 {}} {256 0 0 0-1439 {}}} CYCLES {}}
set a(0-1422) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j#1)(1-0) TYPE READSLICE PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-84 LOC {0 1.0 1 0.0 1 0.0 7 0.75} PREDS {{259 0 0 0-1421 {}}} SUCCS {{259 0 0 0-1423 {}} {130 0 0 0-1438 {}}} CYCLES {}}
set a(0-1423) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-85 LOC {1 0.125625 7 0.75 7 0.75 7 0.75} PREDS {{259 0 0 0-1422 {}} {258 0 0 0-1388 {}}} SUCCS {{259 0 1.500 0-1424 {}} {130 0 0 0-1438 {}}} CYCLES {}}
set a(0-1424) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-86 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-1424 {}} {259 0 1.500 0-1423 {}} {258 0 1.500 0-1420 {}} {256 0 0 0-1401 {}} {256 0 0 0-1392 {}} {774 0 0 0-1431 {}}} SUCCS {{774 0 1.500 0-1392 {}} {774 0 1.500 0-1401 {}} {774 0 0 0-1424 {}} {258 0 0 0-1431 {}} {130 0 0 0-1438 {}}} CYCLES {}}
set a(0-1425) {AREA_SCORE {} NAME COMP_LOOP-1:factor2:not TYPE NOT PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-87 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-1415 {}}} SUCCS {{259 0 0 0-1426 {}} {130 0 0 0-1438 {}}} CYCLES {}}
set a(0-1426) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-1:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-88 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-1425 {}} {258 0 0 0-1392 {}}} SUCCS {{259 0 0 0-1427 {}} {130 0 0 0-1438 {}}} CYCLES {}}
set a(0-1427) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.base TYPE {C-CORE PORT} PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-89 LOC {5 0.5237499999999999 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-1426 {}} {128 0 0 0-1429 {}}} SUCCS {{258 0 0 0-1429 {}} {130 0 0 0-1438 {}}} CYCLES {}}
set a(0-1428) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.m TYPE {C-CORE PORT} PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-90 LOC {5 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-1429 {}}} SUCCS {{259 0 0 0-1429 {}} {130 0 0 0-1438 {}}} CYCLES {}}
set a(0-1429) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_a48ff83301b11bc89e50b3ecfb088e71634e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-1:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-91 LOC {5 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-1428 {}} {258 0 0 0-1427 {}}} SUCCS {{128 0 0 0-1427 {}} {128 0 0 0-1428 {}} {259 0 0 0-1430 {}}} CYCLES {}}
set a(0-1430) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.return TYPE {C-CORE PORT} PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-92 LOC {6 0.04 7 1.0 7 1.0 8 0.75} PREDS {{259 0 0 0-1429 {}}} SUCCS {{259 0 1.500 0-1431 {}} {130 0 0 0-1438 {}}} CYCLES {}}
set a(0-1431) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-93 LOC {7 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-1431 {}} {259 0 1.500 0-1430 {}} {258 0 0 0-1424 {}} {256 0 0 0-1401 {}} {258 0 1.500 0-1400 {}} {256 0 0 0-1392 {}}} SUCCS {{774 0 1.500 0-1392 {}} {774 0 1.500 0-1401 {}} {774 0 0 0-1424 {}} {774 0 0 0-1431 {}} {130 0 0 0-1438 {}}} CYCLES {}}
set a(0-1432) {AREA_SCORE {} NAME VEC_LOOP:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-94 LOC {0 1.0 1 0.6775 1 0.6775 1 0.6775 9 0.6775} PREDS {{774 0 0 0-1439 {}}} SUCCS {{259 0 0 0-1433 {}} {130 0 0 0-1438 {}} {256 0 0 0-1439 {}}} CYCLES {}}
set a(0-1433) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-1:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.36 ns} PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-95 LOC {1 0.0 1 0.6775 1 0.6775 1 0.848124875 9 0.848124875} PREDS {{259 0 0 0-1432 {}}} SUCCS {{259 0 0 0-1434 {}} {130 0 0 0-1438 {}} {258 0 0 0-1439 {}}} CYCLES {}}
set a(0-1434) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:j)(31-10) TYPE READSLICE PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-96 LOC {1 0.170625 1 0.8481249999999999 1 0.8481249999999999 9 0.8481249999999999} PREDS {{259 0 0 0-1433 {}}} SUCCS {{259 0 0 0-1435 {}} {130 0 0 0-1438 {}}} CYCLES {}}
set a(0-1435) {AREA_SCORE 22.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(22,0,1,1,23) QUANTITY 1 NAME COMP_LOOP-1:VEC_LOOP:acc TYPE ACCU DELAY {1.22 ns} PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-97 LOC {1 0.170625 1 0.8481249999999999 1 0.8481249999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-1434 {}}} SUCCS {{259 0 0 0-1436 {}} {130 0 0 0-1438 {}}} CYCLES {}}
set a(0-1436) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(VEC_LOOP:acc)(22) TYPE READSLICE PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-98 LOC {1 0.3225 1 1.0 1 1.0 9 1.0} PREDS {{259 0 0 0-1435 {}}} SUCCS {{259 0 0 0-1437 {}} {130 0 0 0-1438 {}}} CYCLES {}}
set a(0-1437) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:not TYPE NOT PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-99 LOC {1 0.3225 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-1436 {}}} SUCCS {{259 0 0 0-1438 {}}} CYCLES {}}
set a(0-1438) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-1354 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-100 LOC {8 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-1437 {}} {130 0 0 0-1436 {}} {130 0 0 0-1435 {}} {130 0 0 0-1434 {}} {130 0 0 0-1433 {}} {130 0 0 0-1432 {}} {130 0 0 0-1431 {}} {130 0 0 0-1430 {}} {130 0 0 0-1428 {}} {130 0 0 0-1427 {}} {130 0 0 0-1426 {}} {130 0 0 0-1425 {}} {130 0 0 0-1424 {}} {130 0 0 0-1423 {}} {130 0 0 0-1422 {}} {130 0 0 0-1421 {}} {130 0 0 0-1420 {}} {130 0 0 0-1418 {}} {130 0 0 0-1417 {}} {130 0 0 0-1416 {}} {130 0 0 0-1415 {}} {130 0 0 0-1414 {}} {130 0 0 0-1413 {}} {130 0 0 0-1411 {}} {130 0 0 0-1410 {}} {130 0 0 0-1409 {}} {130 0 0 0-1408 {}} {130 0 0 0-1407 {}} {130 0 0 0-1406 {}} {130 0 0 0-1405 {}} {130 0 0 0-1404 {}} {130 0 0 0-1403 {}} {130 0 0 0-1402 {}} {130 0 0 0-1401 {}} {130 0 0 0-1400 {}} {130 0 0 0-1399 {}} {130 0 0 0-1398 {}} {130 0 0 0-1397 {}} {130 0 0 0-1396 {}} {130 0 0 0-1395 {}} {130 0 0 0-1394 {}} {130 0 0 0-1393 {}} {130 0 0 0-1392 {}} {130 0 0 0-1391 {}} {130 0 0 0-1390 {}} {130 0 0 0-1389 {}} {130 0 0 0-1388 {}} {130 0 0 0-1387 {}} {130 0 0 0-1386 {}} {130 0 0 0-1385 {}} {130 0 0 0-1384 {}}} SUCCS {{129 0 0 0-1439 {}}} CYCLES {}}
set a(0-1439) {AREA_SCORE {} NAME asn(VEC_LOOP:j#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1354 LOC {8 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-1439 {}} {129 0 0 0-1438 {}} {258 0 0 0-1433 {}} {256 0 0 0-1432 {}} {256 0 0 0-1421 {}} {256 0 0 0-1398 {}} {256 0 0 0-1389 {}} {256 0 0 0-1384 {}}} SUCCS {{774 0 0 0-1384 {}} {774 0 0 0-1389 {}} {774 0 0 0-1398 {}} {774 0 0 0-1421 {}} {774 0 0 0-1432 {}} {772 0 0 0-1439 {}}} CYCLES {}}
set a(0-1354) {CHI {0-1383 0-1384 0-1385 0-1386 0-1387 0-1388 0-1389 0-1390 0-1391 0-1392 0-1393 0-1394 0-1395 0-1396 0-1397 0-1398 0-1399 0-1400 0-1401 0-1402 0-1403 0-1404 0-1405 0-1406 0-1407 0-1408 0-1409 0-1410 0-1411 0-1412 0-1413 0-1414 0-1415 0-1416 0-1417 0-1418 0-1419 0-1420 0-1421 0-1422 0-1423 0-1424 0-1425 0-1426 0-1427 0-1428 0-1429 0-1430 0-1431 0-1432 0-1433 0-1434 0-1435 0-1436 0-1437 0-1438 0-1439} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {23130 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 23130 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 23130 NAME COMP_LOOP-1:VEC_LOOP TYPE LOOP DELAY {231310.00 ns} PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-101 LOC {2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1382 {}} {258 0 0 0-1381 {}} {130 0 0 0-1380 {}} {258 0 0 0-1379 {}} {130 0 0 0-1378 {}} {130 0 0 0-1377 {}} {130 0 0 0-1376 {}} {130 0 0 0-1375 {}} {130 0 0 0-1374 {}} {130 0 0 0-1373 {}} {130 0 0 0-1372 {}} {130 0 0 0-1371 {}} {64 0 0 0-1370 {}} {774 0 0 0-1653 {}}} SUCCS {{772 0 0 0-1382 {}} {131 0 0 0-1440 {}} {130 0 0 0-1441 {}} {130 0 0 0-1442 {}} {130 0 0 0-1443 {}} {130 0 0 0-1444 {}} {130 0 0 0-1445 {}} {130 0 0 0-1446 {}} {130 0 0 0-1447 {}} {130 0 0 0-1448 {}} {130 0 0 0-1449 {}} {64 0 0 0-1355 {}} {256 0 0 0-1653 {}}} CYCLES {}}
set a(0-1440) {AREA_SCORE {} NAME COMP_LOOP-2:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-102 LOC {2 1.0 3 0.8687499999999999 3 0.8687499999999999 3 0.8687499999999999} PREDS {{131 0 0 0-1354 {}}} SUCCS {{259 0 0 0-1441 {}} {130 0 0 0-1449 {}}} CYCLES {}}
set a(0-1441) {AREA_SCORE {} NAME COMP_LOOP-2:not#3 TYPE NOT PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-103 LOC {2 1.0 3 0.8687499999999999 3 0.8687499999999999 3 0.8687499999999999} PREDS {{259 0 0 0-1440 {}} {130 0 0 0-1354 {}}} SUCCS {{259 0 0 0-1442 {}} {130 0 0 0-1449 {}}} CYCLES {}}
set a(0-1442) {AREA_SCORE {} NAME COMP_LOOP-2:COMP_LOOP:conc TYPE CONCATENATE PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-104 LOC {2 1.0 3 0.8687499999999999 3 0.8687499999999999 3 0.8687499999999999} PREDS {{259 0 0 0-1441 {}} {130 0 0 0-1354 {}}} SUCCS {{258 0 0 0-1446 {}} {130 0 0 0-1449 {}}} CYCLES {}}
set a(0-1443) {AREA_SCORE {} NAME COMP_LOOP:k:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-105 LOC {2 1.0 3 0.0 3 0.0 3 0.0 3 0.8687499999999999} PREDS {{130 0 0 0-1354 {}} {774 0 0 0-1653 {}}} SUCCS {{259 0 0 0-1444 {}} {130 0 0 0-1449 {}} {256 0 0 0-1653 {}}} CYCLES {}}
set a(0-1444) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#4 TYPE READSLICE PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-106 LOC {2 1.0 3 0.0 3 0.0 3 0.8687499999999999} PREDS {{259 0 0 0-1443 {}} {130 0 0 0-1354 {}}} SUCCS {{259 0 0 0-1445 {}} {130 0 0 0-1449 {}}} CYCLES {}}
set a(0-1445) {AREA_SCORE {} NAME COMP_LOOP:conc#3 TYPE CONCATENATE PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-107 LOC {2 1.0 3 0.8687499999999999 3 0.8687499999999999 3 0.8687499999999999} PREDS {{259 0 0 0-1444 {}} {130 0 0 0-1354 {}}} SUCCS {{259 0 0 0-1446 {}} {130 0 0 0-1449 {}}} CYCLES {}}
set a(0-1446) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 2 NAME COMP_LOOP-2:acc TYPE ACCU DELAY {1.05 ns} PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-108 LOC {3 0.0 3 0.8687499999999999 3 0.8687499999999999 3 0.9999998749999999 3 0.9999998749999999} PREDS {{259 0 0 0-1445 {}} {258 0 0 0-1442 {}} {130 0 0 0-1354 {}}} SUCCS {{259 0 0 0-1447 {}} {130 0 0 0-1449 {}}} CYCLES {}}
set a(0-1447) {AREA_SCORE {} NAME COMP_LOOP-2:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-109 LOC {3 0.13125 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-1446 {}} {130 0 0 0-1354 {}}} SUCCS {{259 0 0 0-1448 {}} {130 0 0 0-1449 {}}} CYCLES {}}
set a(0-1448) {AREA_SCORE {} NAME COMP_LOOP-2:not TYPE NOT PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-110 LOC {3 0.13125 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-1447 {}} {130 0 0 0-1354 {}}} SUCCS {{259 0 0 0-1449 {}}} CYCLES {}}
set a(0-1449) {AREA_SCORE {} NAME COMP_LOOP-2:break(COMP_LOOP) TYPE TERMINATE PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-111 LOC {3 0.13125 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-1448 {}} {130 0 0 0-1447 {}} {130 0 0 0-1446 {}} {130 0 0 0-1445 {}} {130 0 0 0-1444 {}} {130 0 0 0-1443 {}} {130 0 0 0-1442 {}} {130 0 0 0-1441 {}} {130 0 0 0-1440 {}} {130 0 0 0-1354 {}}} SUCCS {{128 0 0 0-1457 {}} {64 0 0 0-1355 {}}} CYCLES {}}
set a(0-1450) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-112 LOC {1 0.118125 2 0.3109344 2 0.3109344 2 0.379684275 2 0.379684275} PREDS {{258 0 0 0-1373 {}}} SUCCS {{258 0 0 0-1454 {}} {130 0 0 0-1355 {}} {258 0 0 0-1596 {}}} CYCLES {}}
set a(0-1451) {AREA_SCORE {} NAME COMP_LOOP:k:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-113 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.3796844} PREDS {{774 0 0 0-1653 {}}} SUCCS {{259 0 0 0-1452 {}} {130 0 0 0-1355 {}} {256 0 0 0-1653 {}}} CYCLES {}}
set a(0-1452) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#5 TYPE READSLICE PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-114 LOC {0 1.0 2 0.0 2 0.0 2 0.3796844} PREDS {{259 0 0 0-1451 {}}} SUCCS {{259 0 0 0-1453 {}} {130 0 0 0-1355 {}}} CYCLES {}}
set a(0-1453) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#1 TYPE CONCATENATE PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-115 LOC {0 1.0 2 0.3796844 2 0.3796844 2 0.3796844} PREDS {{259 0 0 0-1452 {}}} SUCCS {{259 0 0 0-1454 {}} {130 0 0 0-1355 {}}} CYCLES {}}
set a(0-1454) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-116 LOC {1 0.18687499999999999 2 0.3796844 2 0.3796844 2 0.8437498775 2 0.8437498775} PREDS {{259 0 0 0-1453 {}} {258 0 0 0-1450 {}}} SUCCS {{259 0 0.750 0-1455 {}} {258 0 0.750 0-1456 {}} {130 0 0 0-1355 {}}} CYCLES {}}
set a(0-1455) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(11,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-117 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 0.750 0-1454 {}}} SUCCS {{258 0 0 0-1355 {}}} CYCLES {}}
set a(0-1456) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(12,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-118 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{258 0 0.750 0-1454 {}}} SUCCS {{258 0 0 0-1355 {}}} CYCLES {}}
set a(0-1457) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#2(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-119 LOC {3 0.0 3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{128 0 0 0-1449 {}} {772 0 0 0-1355 {}}} SUCCS {{259 0 0 0-1355 {}}} CYCLES {}}
set a(0-1458) {AREA_SCORE {} NAME mult:res:asn(mult:res#2.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-120 LOC {0 1.0 6 0.636875 6 0.636875 6 0.636875 6 0.636875} PREDS {} SUCCS {{258 0 0 0-1488 {}}} CYCLES {}}
set a(0-1459) {AREA_SCORE {} NAME VEC_LOOP:j:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-121 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.620625} PREDS {{774 0 0 0-1507 {}}} SUCCS {{259 0 0 0-1460 {}} {130 0 0 0-1506 {}} {256 0 0 0-1507 {}}} CYCLES {}}
set a(0-1460) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#2(10:0))(9-0) TYPE READSLICE PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-122 LOC {0 1.0 1 0.0 1 0.0 5 0.620625} PREDS {{259 0 0 0-1459 {}}} SUCCS {{258 0 0 0-1464 {}} {130 0 0 0-1506 {}}} CYCLES {}}
set a(0-1461) {AREA_SCORE {} NAME COMP_LOOP:k:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-123 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.620625} PREDS {} SUCCS {{259 0 0 0-1462 {}} {130 0 0 0-1506 {}}} CYCLES {}}
set a(0-1462) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#6 TYPE READSLICE PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-124 LOC {0 1.0 1 0.0 1 0.0 5 0.620625} PREDS {{259 0 0 0-1461 {}}} SUCCS {{259 0 0 0-1463 {}} {130 0 0 0-1506 {}}} CYCLES {}}
set a(0-1463) {AREA_SCORE {} NAME VEC_LOOP:conc#2 TYPE CONCATENATE PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-125 LOC {0 1.0 1 0.620625 1 0.620625 5 0.620625} PREDS {{259 0 0 0-1462 {}}} SUCCS {{259 0 0 0-1464 {}} {130 0 0 0-1506 {}}} CYCLES {}}
set a(0-1464) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-126 LOC {1 0.0 1 0.620625 1 0.620625 1 0.749999875 5 0.749999875} PREDS {{259 0 0 0-1463 {}} {258 0 0 0-1460 {}}} SUCCS {{259 0 1.500 0-1465 {}} {258 0 1.500 0-1494 {}} {130 0 0 0-1506 {}}} CYCLES {}}
set a(0-1465) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-127 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 1.500 0-1464 {}} {774 0 1.500 0-1501 {}} {774 0 1.500 0-1494 {}}} SUCCS {{258 0 0 0-1489 {}} {256 0 0 0-1494 {}} {258 0 0 0-1496 {}} {256 0 0 0-1501 {}} {130 0 0 0-1506 {}}} CYCLES {}}
set a(0-1466) {AREA_SCORE {} NAME COMP_LOOP:k:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-128 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.49124999999999996} PREDS {} SUCCS {{259 0 0 0-1467 {}} {130 0 0 0-1506 {}}} CYCLES {}}
set a(0-1467) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#7 TYPE READSLICE PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-129 LOC {0 1.0 1 0.0 1 0.0 2 0.49124999999999996} PREDS {{259 0 0 0-1466 {}}} SUCCS {{259 0 0 0-1468 {}} {130 0 0 0-1506 {}}} CYCLES {}}
set a(0-1468) {AREA_SCORE {} NAME VEC_LOOP:conc#3 TYPE CONCATENATE PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-130 LOC {0 1.0 1 0.49124999999999996 1 0.49124999999999996 2 0.49124999999999996} PREDS {{259 0 0 0-1467 {}}} SUCCS {{258 0 0 0-1470 {}} {130 0 0 0-1506 {}}} CYCLES {}}
set a(0-1469) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-131 LOC {0 1.0 1 0.49124999999999996 1 0.49124999999999996 2 0.49124999999999996} PREDS {} SUCCS {{259 0 0 0-1470 {}} {130 0 0 0-1506 {}}} CYCLES {}}
set a(0-1470) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#13 TYPE ACCU DELAY {1.03 ns} PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-132 LOC {1 0.0 1 0.49124999999999996 1 0.49124999999999996 1 0.620624875 2 0.620624875} PREDS {{259 0 0 0-1469 {}} {258 0 0 0-1468 {}}} SUCCS {{258 0 0 0-1473 {}} {130 0 0 0-1506 {}}} CYCLES {}}
set a(0-1471) {AREA_SCORE {} NAME VEC_LOOP:j:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-133 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.620625} PREDS {{774 0 0 0-1507 {}}} SUCCS {{259 0 0 0-1472 {}} {130 0 0 0-1506 {}} {256 0 0 0-1507 {}}} CYCLES {}}
set a(0-1472) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#2(10:0))(9-0)#1 TYPE READSLICE PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-134 LOC {0 1.0 1 0.0 1 0.0 2 0.620625} PREDS {{259 0 0 0-1471 {}}} SUCCS {{259 0 0 0-1473 {}} {130 0 0 0-1506 {}}} CYCLES {}}
set a(0-1473) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-135 LOC {1 0.129375 1 0.620625 1 0.620625 1 0.749999875 2 0.749999875} PREDS {{259 0 0 0-1472 {}} {258 0 0 0-1470 {}}} SUCCS {{259 0 1.500 0-1474 {}} {258 0 1.500 0-1501 {}} {130 0 0 0-1506 {}}} CYCLES {}}
set a(0-1474) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-136 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 1.500 0-1473 {}} {774 0 1.500 0-1501 {}} {774 0 1.500 0-1494 {}}} SUCCS {{259 0 0 0-1475 {}} {258 0 0 0-1476 {}} {256 0 0 0-1494 {}} {256 0 0 0-1501 {}} {130 0 0 0-1506 {}}} CYCLES {}}
set a(0-1475) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-2:mult:z:mul TYPE MUL DELAY {6.10 ns} PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-137 LOC {3 0.0 3 0.2380429 3 0.2380429 3 0.999999903 5 0.999999903} PREDS {{259 0 0 0-1474 {}}} SUCCS {{258 0 0 0-1480 {}} {130 0 0 0-1506 {}}} CYCLES {}}
set a(0-1476) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-2:mult:t:mul TYPE MUL DELAY {6.10 ns} PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-138 LOC {3 0.0 4 0.2380429 4 0.2380429 4 0.999999903 4 0.999999903} PREDS {{258 0 0 0-1474 {}}} SUCCS {{259 0 0 0-1477 {}} {130 0 0 0-1506 {}}} CYCLES {}}
set a(0-1477) {AREA_SCORE {} NAME COMP_LOOP-2:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32) TYPE READSLICE PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-139 LOC {3 0.7619570999999999 4 1.0 4 1.0 5 0.2380429} PREDS {{259 0 0 0-1476 {}}} SUCCS {{259 0 0 0-1478 {}} {130 0 0 0-1506 {}}} CYCLES {}}
set a(0-1478) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-2:mult:z_:mul TYPE MUL DELAY {6.10 ns} PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-140 LOC {4 0.0 5 0.0674179 5 0.0674179 5 0.8293749029999999 5 0.999999903} PREDS {{259 0 0 0-1477 {}}} SUCCS {{259 0 0 0-1479 {}} {130 0 0 0-1506 {}}} CYCLES {}}
set a(0-1479) {AREA_SCORE {} NAME COMP_LOOP-2:mult:z_:not TYPE NOT PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-141 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 6 0.123125} PREDS {{259 0 0 0-1478 {}}} SUCCS {{259 0 0 0-1480 {}} {130 0 0 0-1506 {}}} CYCLES {}}
set a(0-1480) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-2:mult:res:acc TYPE ACCU DELAY {1.36 ns} PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-142 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 5 0.999999875 6 0.293749875} PREDS {{259 0 0 0-1479 {}} {258 0 0 0-1475 {}}} SUCCS {{259 0 0 0-1481 {}} {258 0 0 0-1487 {}} {258 0 0 0-1488 {}} {130 0 0 0-1506 {}}} CYCLES {}}
set a(0-1481) {AREA_SCORE {} NAME mult:if:conc#1 TYPE CONCATENATE PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-143 LOC {4 0.9325821 6 0.29375 6 0.29375 6 0.29375} PREDS {{259 0 0 0-1480 {}}} SUCCS {{258 0 0 0-1483 {}} {130 0 0 0-1506 {}}} CYCLES {}}
set a(0-1482) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:not#1 TYPE NOT PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-144 LOC {0 1.0 6 0.29375 6 0.29375 6 0.29375} PREDS {} SUCCS {{259 0 0 0-1483 {}} {130 0 0 0-1506 {}}} CYCLES {}}
set a(0-1483) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 1 NAME mult:if:acc#1 TYPE ACCU DELAY {1.38 ns} PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-145 LOC {5 0.0 6 0.29375 6 0.29375 6 0.46624987500000004 6 0.46624987500000004} PREDS {{259 0 0 0-1482 {}} {258 0 0 0-1481 {}}} SUCCS {{259 0 0 0-1484 {}} {130 0 0 0-1506 {}}} CYCLES {}}
set a(0-1484) {AREA_SCORE {} NAME COMP_LOOP-2:mult:slc()(32) TYPE READSLICE PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-146 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-1483 {}}} SUCCS {{259 0 0 0-1485 {}} {258 0 0 0-1488 {}} {130 0 0 0-1506 {}}} CYCLES {}}
set a(0-1485) {AREA_SCORE {} NAME COMP_LOOP-2:mult:sel TYPE SELECT PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-147 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-1484 {}}} SUCCS {{146 0 0 0-1486 {}} {146 0 0 0-1487 {}}} CYCLES {}}
set a(0-1486) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:not#2 TYPE NOT PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-148 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{146 0 0 0-1485 {}}} SUCCS {{259 0 0 0-1487 {}} {130 0 0 0-1506 {}}} CYCLES {}}
set a(0-1487) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-2:mult:if:acc TYPE ACCU DELAY {1.36 ns} PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-149 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.636874875 6 0.636874875} PREDS {{259 0 0 0-1486 {}} {146 0 0 0-1485 {}} {258 0 0 0-1480 {}}} SUCCS {{259 0 0 0-1488 {}} {130 0 0 0-1506 {}}} CYCLES {}}
set a(0-1488) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 1 NAME mult:mux#1 TYPE MUX DELAY {0.08 ns} PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-150 LOC {5 0.34312499999999996 6 0.636875 6 0.636875 6 0.646874875 6 0.646874875} PREDS {{259 0 0 0-1487 {}} {258 0 0 0-1484 {}} {258 0 0 0-1480 {}} {258 0 0 0-1458 {}}} SUCCS {{259 0 0 0-1489 {}} {258 0 0 0-1495 {}} {130 0 0 0-1506 {}}} CYCLES {}}
set a(0-1489) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-2:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-151 LOC {5 0.35312499999999997 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-1488 {}} {258 0 0 0-1465 {}}} SUCCS {{259 0 0 0-1490 {}} {130 0 0 0-1506 {}}} CYCLES {}}
set a(0-1490) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.base TYPE {C-CORE PORT} PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-152 LOC {5 0.5237499999999999 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-1489 {}} {128 0 0 0-1492 {}}} SUCCS {{258 0 0 0-1492 {}} {130 0 0 0-1506 {}}} CYCLES {}}
set a(0-1491) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.m TYPE {C-CORE PORT} PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-153 LOC {5 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-1492 {}}} SUCCS {{259 0 0 0-1492 {}} {130 0 0 0-1506 {}}} CYCLES {}}
set a(0-1492) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_9e6b06881060c48119593246171fb95f6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-2:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-154 LOC {5 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-1491 {}} {258 0 0 0-1490 {}}} SUCCS {{128 0 0 0-1490 {}} {128 0 0 0-1491 {}} {259 0 0 0-1493 {}}} CYCLES {}}
set a(0-1493) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.return TYPE {C-CORE PORT} PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-155 LOC {6 0.04 7 0.75 7 0.75 7 0.75} PREDS {{259 0 0 0-1492 {}}} SUCCS {{259 0 1.500 0-1494 {}} {130 0 0 0-1506 {}}} CYCLES {}}
set a(0-1494) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-156 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-1494 {}} {259 0 1.500 0-1493 {}} {256 0 0 0-1474 {}} {256 0 0 0-1465 {}} {258 0 1.500 0-1464 {}} {774 0 0 0-1501 {}}} SUCCS {{774 0 1.500 0-1465 {}} {774 0 1.500 0-1474 {}} {774 0 0 0-1494 {}} {258 0 0 0-1501 {}} {130 0 0 0-1506 {}}} CYCLES {}}
set a(0-1495) {AREA_SCORE {} NAME COMP_LOOP-2:factor2:not TYPE NOT PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-157 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-1488 {}}} SUCCS {{259 0 0 0-1496 {}} {130 0 0 0-1506 {}}} CYCLES {}}
set a(0-1496) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-2:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-158 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-1495 {}} {258 0 0 0-1465 {}}} SUCCS {{259 0 0 0-1497 {}} {130 0 0 0-1506 {}}} CYCLES {}}
set a(0-1497) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.base TYPE {C-CORE PORT} PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-159 LOC {5 0.5237499999999999 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-1496 {}} {128 0 0 0-1499 {}}} SUCCS {{258 0 0 0-1499 {}} {130 0 0 0-1506 {}}} CYCLES {}}
set a(0-1498) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.m TYPE {C-CORE PORT} PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-160 LOC {5 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-1499 {}}} SUCCS {{259 0 0 0-1499 {}} {130 0 0 0-1506 {}}} CYCLES {}}
set a(0-1499) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_a48ff83301b11bc89e50b3ecfb088e71634e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-2:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-161 LOC {5 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-1498 {}} {258 0 0 0-1497 {}}} SUCCS {{128 0 0 0-1497 {}} {128 0 0 0-1498 {}} {259 0 0 0-1500 {}}} CYCLES {}}
set a(0-1500) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.return TYPE {C-CORE PORT} PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-162 LOC {6 0.04 7 1.0 7 1.0 8 0.75} PREDS {{259 0 0 0-1499 {}}} SUCCS {{259 0 1.500 0-1501 {}} {130 0 0 0-1506 {}}} CYCLES {}}
set a(0-1501) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-163 LOC {7 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-1501 {}} {259 0 1.500 0-1500 {}} {258 0 0 0-1494 {}} {256 0 0 0-1474 {}} {258 0 1.500 0-1473 {}} {256 0 0 0-1465 {}}} SUCCS {{774 0 1.500 0-1465 {}} {774 0 1.500 0-1474 {}} {774 0 0 0-1494 {}} {774 0 0 0-1501 {}} {130 0 0 0-1506 {}}} CYCLES {}}
set a(0-1502) {AREA_SCORE {} NAME VEC_LOOP:j:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-164 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-1507 {}}} SUCCS {{259 0 0 0-1503 {}} {130 0 0 0-1506 {}} {256 0 0 0-1507 {}}} CYCLES {}}
set a(0-1503) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#2(10:0))(9-0)#2 TYPE READSLICE PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-165 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-1502 {}}} SUCCS {{259 0 0 0-1504 {}} {130 0 0 0-1506 {}}} CYCLES {}}
set a(0-1504) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 2 NAME COMP_LOOP-2:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-166 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-1503 {}}} SUCCS {{259 0 0 0-1505 {}} {130 0 0 0-1506 {}} {258 0 0 0-1507 {}}} CYCLES {}}
set a(0-1505) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#2(10:0))(10) TYPE READSLICE PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-167 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-1504 {}}} SUCCS {{259 0 0 0-1506 {}}} CYCLES {}}
set a(0-1506) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-1355 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-168 LOC {8 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-1505 {}} {130 0 0 0-1504 {}} {130 0 0 0-1503 {}} {130 0 0 0-1502 {}} {130 0 0 0-1501 {}} {130 0 0 0-1500 {}} {130 0 0 0-1498 {}} {130 0 0 0-1497 {}} {130 0 0 0-1496 {}} {130 0 0 0-1495 {}} {130 0 0 0-1494 {}} {130 0 0 0-1493 {}} {130 0 0 0-1491 {}} {130 0 0 0-1490 {}} {130 0 0 0-1489 {}} {130 0 0 0-1488 {}} {130 0 0 0-1487 {}} {130 0 0 0-1486 {}} {130 0 0 0-1484 {}} {130 0 0 0-1483 {}} {130 0 0 0-1482 {}} {130 0 0 0-1481 {}} {130 0 0 0-1480 {}} {130 0 0 0-1479 {}} {130 0 0 0-1478 {}} {130 0 0 0-1477 {}} {130 0 0 0-1476 {}} {130 0 0 0-1475 {}} {130 0 0 0-1474 {}} {130 0 0 0-1473 {}} {130 0 0 0-1472 {}} {130 0 0 0-1471 {}} {130 0 0 0-1470 {}} {130 0 0 0-1469 {}} {130 0 0 0-1468 {}} {130 0 0 0-1467 {}} {130 0 0 0-1466 {}} {130 0 0 0-1465 {}} {130 0 0 0-1464 {}} {130 0 0 0-1463 {}} {130 0 0 0-1462 {}} {130 0 0 0-1461 {}} {130 0 0 0-1460 {}} {130 0 0 0-1459 {}}} SUCCS {{129 0 0 0-1507 {}}} CYCLES {}}
set a(0-1507) {AREA_SCORE {} NAME asn(VEC_LOOP:j#2(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1355 LOC {8 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-1507 {}} {129 0 0 0-1506 {}} {258 0 0 0-1504 {}} {256 0 0 0-1502 {}} {256 0 0 0-1471 {}} {256 0 0 0-1459 {}}} SUCCS {{774 0 0 0-1459 {}} {774 0 0 0-1471 {}} {774 0 0 0-1502 {}} {772 0 0 0-1507 {}}} CYCLES {}}
set a(0-1355) {CHI {0-1458 0-1459 0-1460 0-1461 0-1462 0-1463 0-1464 0-1465 0-1466 0-1467 0-1468 0-1469 0-1470 0-1471 0-1472 0-1473 0-1474 0-1475 0-1476 0-1477 0-1478 0-1479 0-1480 0-1481 0-1482 0-1483 0-1484 0-1485 0-1486 0-1487 0-1488 0-1489 0-1490 0-1491 0-1492 0-1493 0-1494 0-1495 0-1496 0-1497 0-1498 0-1499 0-1500 0-1501 0-1502 0-1503 0-1504 0-1505 0-1506 0-1507} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {23130 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 23130 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 23130 NAME COMP_LOOP-2:VEC_LOOP TYPE LOOP DELAY {231310.00 ns} PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-169 LOC {3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-1457 {}} {258 0 0 0-1456 {}} {258 0 0 0-1455 {}} {130 0 0 0-1454 {}} {130 0 0 0-1453 {}} {130 0 0 0-1452 {}} {130 0 0 0-1451 {}} {130 0 0 0-1450 {}} {64 0 0 0-1449 {}} {64 0 0 0-1354 {}} {774 0 0 0-1653 {}}} SUCCS {{772 0 0 0-1457 {}} {131 0 0 0-1508 {}} {130 0 0 0-1509 {}} {130 0 0 0-1510 {}} {130 0 0 0-1511 {}} {130 0 0 0-1512 {}} {130 0 0 0-1513 {}} {130 0 0 0-1514 {}} {130 0 0 0-1515 {}} {130 0 0 0-1516 {}} {130 0 0 0-1517 {}} {64 0 0 0-1356 {}} {256 0 0 0-1653 {}}} CYCLES {}}
set a(0-1508) {AREA_SCORE {} NAME COMP_LOOP-3:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-170 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{131 0 0 0-1355 {}}} SUCCS {{259 0 0 0-1509 {}} {130 0 0 0-1517 {}}} CYCLES {}}
set a(0-1509) {AREA_SCORE {} NAME COMP_LOOP-3:not#3 TYPE NOT PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-171 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{259 0 0 0-1508 {}} {130 0 0 0-1355 {}}} SUCCS {{259 0 0 0-1510 {}} {130 0 0 0-1517 {}}} CYCLES {}}
set a(0-1510) {AREA_SCORE {} NAME COMP_LOOP-3:COMP_LOOP:conc TYPE CONCATENATE PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-172 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{259 0 0 0-1509 {}} {130 0 0 0-1355 {}}} SUCCS {{258 0 0 0-1514 {}} {130 0 0 0-1517 {}}} CYCLES {}}
set a(0-1511) {AREA_SCORE {} NAME COMP_LOOP:k:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-173 LOC {3 1.0 4 0.0 4 0.0 4 0.0 4 0.8687499999999999} PREDS {{130 0 0 0-1355 {}} {774 0 0 0-1653 {}}} SUCCS {{259 0 0 0-1512 {}} {130 0 0 0-1517 {}} {256 0 0 0-1653 {}}} CYCLES {}}
set a(0-1512) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#8 TYPE READSLICE PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-174 LOC {3 1.0 4 0.0 4 0.0 4 0.8687499999999999} PREDS {{259 0 0 0-1511 {}} {130 0 0 0-1355 {}}} SUCCS {{259 0 0 0-1513 {}} {130 0 0 0-1517 {}}} CYCLES {}}
set a(0-1513) {AREA_SCORE {} NAME COMP_LOOP:conc#6 TYPE CONCATENATE PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-175 LOC {3 1.0 4 0.8687499999999999 4 0.8687499999999999 4 0.8687499999999999} PREDS {{259 0 0 0-1512 {}} {130 0 0 0-1355 {}}} SUCCS {{259 0 0 0-1514 {}} {130 0 0 0-1517 {}}} CYCLES {}}
set a(0-1514) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 2 NAME COMP_LOOP-3:acc TYPE ACCU DELAY {1.05 ns} PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-176 LOC {4 0.0 4 0.8687499999999999 4 0.8687499999999999 4 0.9999998749999999 4 0.9999998749999999} PREDS {{259 0 0 0-1513 {}} {258 0 0 0-1510 {}} {130 0 0 0-1355 {}}} SUCCS {{259 0 0 0-1515 {}} {130 0 0 0-1517 {}}} CYCLES {}}
set a(0-1515) {AREA_SCORE {} NAME COMP_LOOP-3:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-177 LOC {4 0.13125 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-1514 {}} {130 0 0 0-1355 {}}} SUCCS {{259 0 0 0-1516 {}} {130 0 0 0-1517 {}}} CYCLES {}}
set a(0-1516) {AREA_SCORE {} NAME COMP_LOOP-3:not TYPE NOT PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-178 LOC {4 0.13125 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-1515 {}} {130 0 0 0-1355 {}}} SUCCS {{259 0 0 0-1517 {}}} CYCLES {}}
set a(0-1517) {AREA_SCORE {} NAME COMP_LOOP-3:break(COMP_LOOP) TYPE TERMINATE PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-179 LOC {4 0.13125 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-1516 {}} {130 0 0 0-1515 {}} {130 0 0 0-1514 {}} {130 0 0 0-1513 {}} {130 0 0 0-1512 {}} {130 0 0 0-1511 {}} {130 0 0 0-1510 {}} {130 0 0 0-1509 {}} {130 0 0 0-1508 {}} {130 0 0 0-1355 {}}} SUCCS {{128 0 0 0-1527 {}} {64 0 0 0-1356 {}}} CYCLES {}}
set a(0-1518) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-180 LOC {1 0.118125 3 0.3109344 3 0.3109344 3 0.379684275 3 0.379684275} PREDS {{258 0 0 0-1373 {}}} SUCCS {{258 0 0 0-1522 {}} {130 0 0 0-1356 {}}} CYCLES {}}
set a(0-1519) {AREA_SCORE {} NAME COMP_LOOP:k:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-181 LOC {0 1.0 3 0.0 3 0.0 3 0.0 3 0.3796844} PREDS {{774 0 0 0-1653 {}}} SUCCS {{259 0 0 0-1520 {}} {130 0 0 0-1356 {}} {256 0 0 0-1653 {}}} CYCLES {}}
set a(0-1520) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#9 TYPE READSLICE PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-182 LOC {0 1.0 3 0.0 3 0.0 3 0.3796844} PREDS {{259 0 0 0-1519 {}}} SUCCS {{259 0 0 0-1521 {}} {130 0 0 0-1356 {}}} CYCLES {}}
set a(0-1521) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#2 TYPE CONCATENATE PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-183 LOC {0 1.0 3 0.3796844 3 0.3796844 3 0.3796844} PREDS {{259 0 0 0-1520 {}}} SUCCS {{259 0 0 0-1522 {}} {130 0 0 0-1356 {}}} CYCLES {}}
set a(0-1522) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-184 LOC {1 0.18687499999999999 3 0.3796844 3 0.3796844 3 0.8437498775 3 0.8437498775} PREDS {{259 0 0 0-1521 {}} {258 0 0 0-1518 {}}} SUCCS {{259 0 0 0-1523 {}} {258 0 0 0-1525 {}} {130 0 0 0-1356 {}}} CYCLES {}}
set a(0-1523) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#7 TYPE CONCATENATE PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-185 LOC {1 0.6509406 3 0.84375 3 0.84375 3 0.84375} PREDS {{259 0 0 0-1522 {}}} SUCCS {{259 0 0.750 0-1524 {}} {130 0 0 0-1356 {}}} CYCLES {}}
set a(0-1524) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(11,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-186 LOC {1 1.0 3 0.95 3 1.0 4 0.2999998749999999 4 0.2999998749999999} PREDS {{259 0 0.750 0-1523 {}}} SUCCS {{258 0 0 0-1356 {}}} CYCLES {}}
set a(0-1525) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#1 TYPE CONCATENATE PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-187 LOC {1 0.6509406 3 0.84375 3 0.84375 3 0.84375} PREDS {{258 0 0 0-1522 {}}} SUCCS {{259 0 0.750 0-1526 {}} {130 0 0 0-1356 {}}} CYCLES {}}
set a(0-1526) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(12,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-188 LOC {1 1.0 3 0.95 3 1.0 4 0.2999998749999999 4 0.2999998749999999} PREDS {{259 0 0.750 0-1525 {}}} SUCCS {{258 0 0 0-1356 {}}} CYCLES {}}
set a(0-1527) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j#3(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-189 LOC {4 0.0 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{128 0 0 0-1517 {}} {772 0 0 0-1356 {}}} SUCCS {{259 0 0 0-1356 {}}} CYCLES {}}
set a(0-1528) {AREA_SCORE {} NAME mult:res:asn(mult:res#3.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-190 LOC {0 1.0 6 0.636875 6 0.636875 6 0.636875 6 0.636875} PREDS {} SUCCS {{258 0 0 0-1561 {}}} CYCLES {}}
set a(0-1529) {AREA_SCORE {} NAME VEC_LOOP:j:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-191 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.6224999999999999} PREDS {{774 0 0 0-1583 {}}} SUCCS {{259 0 0 0-1530 {}} {130 0 0 0-1582 {}} {256 0 0 0-1583 {}}} CYCLES {}}
set a(0-1530) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(10:0))(9-1) TYPE READSLICE PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-192 LOC {0 1.0 1 0.0 1 0.0 5 0.6224999999999999} PREDS {{259 0 0 0-1529 {}}} SUCCS {{258 0 0 0-1534 {}} {130 0 0 0-1582 {}}} CYCLES {}}
set a(0-1531) {AREA_SCORE {} NAME COMP_LOOP:k:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-193 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.6224999999999999} PREDS {} SUCCS {{259 0 0 0-1532 {}} {130 0 0 0-1582 {}}} CYCLES {}}
set a(0-1532) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#10 TYPE READSLICE PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-194 LOC {0 1.0 1 0.0 1 0.0 5 0.6224999999999999} PREDS {{259 0 0 0-1531 {}}} SUCCS {{259 0 0 0-1533 {}} {130 0 0 0-1582 {}}} CYCLES {}}
set a(0-1533) {AREA_SCORE {} NAME VEC_LOOP:conc#5 TYPE CONCATENATE PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-195 LOC {0 1.0 1 0.6224999999999999 1 0.6224999999999999 5 0.6224999999999999} PREDS {{259 0 0 0-1532 {}}} SUCCS {{259 0 0 0-1534 {}} {130 0 0 0-1582 {}}} CYCLES {}}
set a(0-1534) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 1 NAME VEC_LOOP:acc#11 TYPE ACCU DELAY {1.02 ns} PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-196 LOC {1 0.0 1 0.6224999999999999 1 0.6224999999999999 1 0.749999875 5 0.749999875} PREDS {{259 0 0 0-1533 {}} {258 0 0 0-1530 {}}} SUCCS {{258 0 0 0-1537 {}} {258 0 0 0-1569 {}} {130 0 0 0-1582 {}}} CYCLES {}}
set a(0-1535) {AREA_SCORE {} NAME VEC_LOOP:j:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-197 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.75} PREDS {{774 0 0 0-1583 {}}} SUCCS {{259 0 0 0-1536 {}} {130 0 0 0-1582 {}} {256 0 0 0-1583 {}}} CYCLES {}}
set a(0-1536) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(10:0))(0)#1 TYPE READSLICE PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-198 LOC {0 1.0 1 0.0 1 0.0 5 0.75} PREDS {{259 0 0 0-1535 {}}} SUCCS {{259 0 0 0-1537 {}} {130 0 0 0-1582 {}}} CYCLES {}}
set a(0-1537) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-199 LOC {1 0.1275 1 0.75 1 0.75 5 0.75} PREDS {{259 0 0 0-1536 {}} {258 0 0 0-1534 {}}} SUCCS {{259 0 1.500 0-1538 {}} {130 0 0 0-1582 {}}} CYCLES {}}
set a(0-1538) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-200 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 1.500 0-1537 {}} {774 0 1.500 0-1577 {}} {774 0 1.500 0-1570 {}}} SUCCS {{258 0 0 0-1562 {}} {256 0 0 0-1570 {}} {258 0 0 0-1572 {}} {256 0 0 0-1577 {}} {130 0 0 0-1582 {}}} CYCLES {}}
set a(0-1539) {AREA_SCORE {} NAME COMP_LOOP:k:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-201 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.49124999999999996} PREDS {} SUCCS {{259 0 0 0-1540 {}} {130 0 0 0-1582 {}}} CYCLES {}}
set a(0-1540) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#11 TYPE READSLICE PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-202 LOC {0 1.0 1 0.0 1 0.0 2 0.49124999999999996} PREDS {{259 0 0 0-1539 {}}} SUCCS {{259 0 0 0-1541 {}} {130 0 0 0-1582 {}}} CYCLES {}}
set a(0-1541) {AREA_SCORE {} NAME VEC_LOOP:conc#6 TYPE CONCATENATE PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-203 LOC {0 1.0 1 0.49124999999999996 1 0.49124999999999996 2 0.49124999999999996} PREDS {{259 0 0 0-1540 {}}} SUCCS {{258 0 0 0-1543 {}} {130 0 0 0-1582 {}}} CYCLES {}}
set a(0-1542) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-204 LOC {0 1.0 1 0.49124999999999996 1 0.49124999999999996 2 0.49124999999999996} PREDS {} SUCCS {{259 0 0 0-1543 {}} {130 0 0 0-1582 {}}} CYCLES {}}
set a(0-1543) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#14 TYPE ACCU DELAY {1.03 ns} PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-205 LOC {1 0.0 1 0.49124999999999996 1 0.49124999999999996 1 0.620624875 2 0.620624875} PREDS {{259 0 0 0-1542 {}} {258 0 0 0-1541 {}}} SUCCS {{258 0 0 0-1546 {}} {130 0 0 0-1582 {}}} CYCLES {}}
set a(0-1544) {AREA_SCORE {} NAME VEC_LOOP:j:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-206 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.620625} PREDS {{774 0 0 0-1583 {}}} SUCCS {{259 0 0 0-1545 {}} {130 0 0 0-1582 {}} {256 0 0 0-1583 {}}} CYCLES {}}
set a(0-1545) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(10:0))(9-0) TYPE READSLICE PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-207 LOC {0 1.0 1 0.0 1 0.0 2 0.620625} PREDS {{259 0 0 0-1544 {}}} SUCCS {{259 0 0 0-1546 {}} {130 0 0 0-1582 {}}} CYCLES {}}
set a(0-1546) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-3:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-208 LOC {1 0.129375 1 0.620625 1 0.620625 1 0.749999875 2 0.749999875} PREDS {{259 0 0 0-1545 {}} {258 0 0 0-1543 {}}} SUCCS {{259 0 1.500 0-1547 {}} {258 0 1.500 0-1577 {}} {130 0 0 0-1582 {}}} CYCLES {}}
set a(0-1547) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-209 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 1.500 0-1546 {}} {774 0 1.500 0-1577 {}} {774 0 1.500 0-1570 {}}} SUCCS {{259 0 0 0-1548 {}} {258 0 0 0-1549 {}} {256 0 0 0-1570 {}} {256 0 0 0-1577 {}} {130 0 0 0-1582 {}}} CYCLES {}}
set a(0-1548) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-3:mult:z:mul TYPE MUL DELAY {6.10 ns} PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-210 LOC {3 0.0 3 0.2380429 3 0.2380429 3 0.999999903 5 0.999999903} PREDS {{259 0 0 0-1547 {}}} SUCCS {{258 0 0 0-1553 {}} {130 0 0 0-1582 {}}} CYCLES {}}
set a(0-1549) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-3:mult:t:mul TYPE MUL DELAY {6.10 ns} PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-211 LOC {3 0.0 4 0.2380429 4 0.2380429 4 0.999999903 4 0.999999903} PREDS {{258 0 0 0-1547 {}}} SUCCS {{259 0 0 0-1550 {}} {130 0 0 0-1582 {}}} CYCLES {}}
set a(0-1550) {AREA_SCORE {} NAME COMP_LOOP-3:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32) TYPE READSLICE PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-212 LOC {3 0.7619570999999999 4 1.0 4 1.0 5 0.2380429} PREDS {{259 0 0 0-1549 {}}} SUCCS {{259 0 0 0-1551 {}} {130 0 0 0-1582 {}}} CYCLES {}}
set a(0-1551) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-3:mult:z_:mul TYPE MUL DELAY {6.10 ns} PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-213 LOC {4 0.0 5 0.0674179 5 0.0674179 5 0.8293749029999999 5 0.999999903} PREDS {{259 0 0 0-1550 {}}} SUCCS {{259 0 0 0-1552 {}} {130 0 0 0-1582 {}}} CYCLES {}}
set a(0-1552) {AREA_SCORE {} NAME COMP_LOOP-3:mult:z_:not TYPE NOT PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-214 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 6 0.123125} PREDS {{259 0 0 0-1551 {}}} SUCCS {{259 0 0 0-1553 {}} {130 0 0 0-1582 {}}} CYCLES {}}
set a(0-1553) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-3:mult:res:acc TYPE ACCU DELAY {1.36 ns} PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-215 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 5 0.999999875 6 0.293749875} PREDS {{259 0 0 0-1552 {}} {258 0 0 0-1548 {}}} SUCCS {{259 0 0 0-1554 {}} {258 0 0 0-1560 {}} {258 0 0 0-1561 {}} {130 0 0 0-1582 {}}} CYCLES {}}
set a(0-1554) {AREA_SCORE {} NAME mult:if:conc#2 TYPE CONCATENATE PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-216 LOC {4 0.9325821 6 0.29375 6 0.29375 6 0.29375} PREDS {{259 0 0 0-1553 {}}} SUCCS {{258 0 0 0-1556 {}} {130 0 0 0-1582 {}}} CYCLES {}}
set a(0-1555) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:not#1 TYPE NOT PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-217 LOC {0 1.0 6 0.29375 6 0.29375 6 0.29375} PREDS {} SUCCS {{259 0 0 0-1556 {}} {130 0 0 0-1582 {}}} CYCLES {}}
set a(0-1556) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 1 NAME mult:if:acc#2 TYPE ACCU DELAY {1.38 ns} PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-218 LOC {5 0.0 6 0.29375 6 0.29375 6 0.46624987500000004 6 0.46624987500000004} PREDS {{259 0 0 0-1555 {}} {258 0 0 0-1554 {}}} SUCCS {{259 0 0 0-1557 {}} {130 0 0 0-1582 {}}} CYCLES {}}
set a(0-1557) {AREA_SCORE {} NAME COMP_LOOP-3:mult:slc()(32) TYPE READSLICE PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-219 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-1556 {}}} SUCCS {{259 0 0 0-1558 {}} {258 0 0 0-1561 {}} {130 0 0 0-1582 {}}} CYCLES {}}
set a(0-1558) {AREA_SCORE {} NAME COMP_LOOP-3:mult:sel TYPE SELECT PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-220 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-1557 {}}} SUCCS {{146 0 0 0-1559 {}} {146 0 0 0-1560 {}}} CYCLES {}}
set a(0-1559) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:not#2 TYPE NOT PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-221 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{146 0 0 0-1558 {}}} SUCCS {{259 0 0 0-1560 {}} {130 0 0 0-1582 {}}} CYCLES {}}
set a(0-1560) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-3:mult:if:acc TYPE ACCU DELAY {1.36 ns} PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-222 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.636874875 6 0.636874875} PREDS {{259 0 0 0-1559 {}} {146 0 0 0-1558 {}} {258 0 0 0-1553 {}}} SUCCS {{259 0 0 0-1561 {}} {130 0 0 0-1582 {}}} CYCLES {}}
set a(0-1561) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 1 NAME mult:mux#2 TYPE MUX DELAY {0.08 ns} PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-223 LOC {5 0.34312499999999996 6 0.636875 6 0.636875 6 0.646874875 6 0.646874875} PREDS {{259 0 0 0-1560 {}} {258 0 0 0-1557 {}} {258 0 0 0-1553 {}} {258 0 0 0-1528 {}}} SUCCS {{259 0 0 0-1562 {}} {258 0 0 0-1571 {}} {130 0 0 0-1582 {}}} CYCLES {}}
set a(0-1562) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-3:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-224 LOC {5 0.35312499999999997 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-1561 {}} {258 0 0 0-1538 {}}} SUCCS {{259 0 0 0-1563 {}} {130 0 0 0-1582 {}}} CYCLES {}}
set a(0-1563) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.base TYPE {C-CORE PORT} PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-225 LOC {5 0.5237499999999999 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-1562 {}} {128 0 0 0-1565 {}}} SUCCS {{258 0 0 0-1565 {}} {130 0 0 0-1582 {}}} CYCLES {}}
set a(0-1564) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.m TYPE {C-CORE PORT} PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-226 LOC {5 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-1565 {}}} SUCCS {{259 0 0 0-1565 {}} {130 0 0 0-1582 {}}} CYCLES {}}
set a(0-1565) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_9e6b06881060c48119593246171fb95f6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-3:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-227 LOC {5 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-1564 {}} {258 0 0 0-1563 {}}} SUCCS {{128 0 0 0-1563 {}} {128 0 0 0-1564 {}} {259 0 0 0-1566 {}}} CYCLES {}}
set a(0-1566) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.return TYPE {C-CORE PORT} PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-228 LOC {6 0.04 7 0.75 7 0.75 7 0.75} PREDS {{259 0 0 0-1565 {}}} SUCCS {{258 0 1.500 0-1570 {}} {130 0 0 0-1582 {}}} CYCLES {}}
set a(0-1567) {AREA_SCORE {} NAME VEC_LOOP:j:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-229 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.75} PREDS {{774 0 0 0-1583 {}}} SUCCS {{259 0 0 0-1568 {}} {130 0 0 0-1582 {}} {256 0 0 0-1583 {}}} CYCLES {}}
set a(0-1568) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(10:0))(0) TYPE READSLICE PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-230 LOC {0 1.0 1 0.0 1 0.0 7 0.75} PREDS {{259 0 0 0-1567 {}}} SUCCS {{259 0 0 0-1569 {}} {130 0 0 0-1582 {}}} CYCLES {}}
set a(0-1569) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-231 LOC {1 0.1275 7 0.75 7 0.75 7 0.75} PREDS {{259 0 0 0-1568 {}} {258 0 0 0-1534 {}}} SUCCS {{259 0 1.500 0-1570 {}} {130 0 0 0-1582 {}}} CYCLES {}}
set a(0-1570) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-232 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-1570 {}} {259 0 1.500 0-1569 {}} {258 0 1.500 0-1566 {}} {256 0 0 0-1547 {}} {256 0 0 0-1538 {}} {774 0 0 0-1577 {}}} SUCCS {{774 0 1.500 0-1538 {}} {774 0 1.500 0-1547 {}} {774 0 0 0-1570 {}} {258 0 0 0-1577 {}} {130 0 0 0-1582 {}}} CYCLES {}}
set a(0-1571) {AREA_SCORE {} NAME COMP_LOOP-3:factor2:not TYPE NOT PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-233 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-1561 {}}} SUCCS {{259 0 0 0-1572 {}} {130 0 0 0-1582 {}}} CYCLES {}}
set a(0-1572) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-3:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-234 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-1571 {}} {258 0 0 0-1538 {}}} SUCCS {{259 0 0 0-1573 {}} {130 0 0 0-1582 {}}} CYCLES {}}
set a(0-1573) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.base TYPE {C-CORE PORT} PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-235 LOC {5 0.5237499999999999 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-1572 {}} {128 0 0 0-1575 {}}} SUCCS {{258 0 0 0-1575 {}} {130 0 0 0-1582 {}}} CYCLES {}}
set a(0-1574) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.m TYPE {C-CORE PORT} PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-236 LOC {5 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-1575 {}}} SUCCS {{259 0 0 0-1575 {}} {130 0 0 0-1582 {}}} CYCLES {}}
set a(0-1575) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_a48ff83301b11bc89e50b3ecfb088e71634e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-3:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-237 LOC {5 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-1574 {}} {258 0 0 0-1573 {}}} SUCCS {{128 0 0 0-1573 {}} {128 0 0 0-1574 {}} {259 0 0 0-1576 {}}} CYCLES {}}
set a(0-1576) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.return TYPE {C-CORE PORT} PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-238 LOC {6 0.04 7 1.0 7 1.0 8 0.75} PREDS {{259 0 0 0-1575 {}}} SUCCS {{259 0 1.500 0-1577 {}} {130 0 0 0-1582 {}}} CYCLES {}}
set a(0-1577) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-239 LOC {7 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-1577 {}} {259 0 1.500 0-1576 {}} {258 0 0 0-1570 {}} {256 0 0 0-1547 {}} {258 0 1.500 0-1546 {}} {256 0 0 0-1538 {}}} SUCCS {{774 0 1.500 0-1538 {}} {774 0 1.500 0-1547 {}} {774 0 0 0-1570 {}} {774 0 0 0-1577 {}} {130 0 0 0-1582 {}}} CYCLES {}}
set a(0-1578) {AREA_SCORE {} NAME VEC_LOOP:j:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-240 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-1583 {}}} SUCCS {{259 0 0 0-1579 {}} {130 0 0 0-1582 {}} {256 0 0 0-1583 {}}} CYCLES {}}
set a(0-1579) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(10:0))(9-0)#1 TYPE READSLICE PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-241 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-1578 {}}} SUCCS {{259 0 0 0-1580 {}} {130 0 0 0-1582 {}}} CYCLES {}}
set a(0-1580) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 2 NAME COMP_LOOP-3:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-242 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-1579 {}}} SUCCS {{259 0 0 0-1581 {}} {130 0 0 0-1582 {}} {258 0 0 0-1583 {}}} CYCLES {}}
set a(0-1581) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j#3(10:0))(10) TYPE READSLICE PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-243 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-1580 {}}} SUCCS {{259 0 0 0-1582 {}}} CYCLES {}}
set a(0-1582) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-1356 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-244 LOC {8 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-1581 {}} {130 0 0 0-1580 {}} {130 0 0 0-1579 {}} {130 0 0 0-1578 {}} {130 0 0 0-1577 {}} {130 0 0 0-1576 {}} {130 0 0 0-1574 {}} {130 0 0 0-1573 {}} {130 0 0 0-1572 {}} {130 0 0 0-1571 {}} {130 0 0 0-1570 {}} {130 0 0 0-1569 {}} {130 0 0 0-1568 {}} {130 0 0 0-1567 {}} {130 0 0 0-1566 {}} {130 0 0 0-1564 {}} {130 0 0 0-1563 {}} {130 0 0 0-1562 {}} {130 0 0 0-1561 {}} {130 0 0 0-1560 {}} {130 0 0 0-1559 {}} {130 0 0 0-1557 {}} {130 0 0 0-1556 {}} {130 0 0 0-1555 {}} {130 0 0 0-1554 {}} {130 0 0 0-1553 {}} {130 0 0 0-1552 {}} {130 0 0 0-1551 {}} {130 0 0 0-1550 {}} {130 0 0 0-1549 {}} {130 0 0 0-1548 {}} {130 0 0 0-1547 {}} {130 0 0 0-1546 {}} {130 0 0 0-1545 {}} {130 0 0 0-1544 {}} {130 0 0 0-1543 {}} {130 0 0 0-1542 {}} {130 0 0 0-1541 {}} {130 0 0 0-1540 {}} {130 0 0 0-1539 {}} {130 0 0 0-1538 {}} {130 0 0 0-1537 {}} {130 0 0 0-1536 {}} {130 0 0 0-1535 {}} {130 0 0 0-1534 {}} {130 0 0 0-1533 {}} {130 0 0 0-1532 {}} {130 0 0 0-1531 {}} {130 0 0 0-1530 {}} {130 0 0 0-1529 {}}} SUCCS {{129 0 0 0-1583 {}}} CYCLES {}}
set a(0-1583) {AREA_SCORE {} NAME asn(VEC_LOOP:j#3(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1356 LOC {8 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-1583 {}} {129 0 0 0-1582 {}} {258 0 0 0-1580 {}} {256 0 0 0-1578 {}} {256 0 0 0-1567 {}} {256 0 0 0-1544 {}} {256 0 0 0-1535 {}} {256 0 0 0-1529 {}}} SUCCS {{774 0 0 0-1529 {}} {774 0 0 0-1535 {}} {774 0 0 0-1544 {}} {774 0 0 0-1567 {}} {774 0 0 0-1578 {}} {772 0 0 0-1583 {}}} CYCLES {}}
set a(0-1356) {CHI {0-1528 0-1529 0-1530 0-1531 0-1532 0-1533 0-1534 0-1535 0-1536 0-1537 0-1538 0-1539 0-1540 0-1541 0-1542 0-1543 0-1544 0-1545 0-1546 0-1547 0-1548 0-1549 0-1550 0-1551 0-1552 0-1553 0-1554 0-1555 0-1556 0-1557 0-1558 0-1559 0-1560 0-1561 0-1562 0-1563 0-1564 0-1565 0-1566 0-1567 0-1568 0-1569 0-1570 0-1571 0-1572 0-1573 0-1574 0-1575 0-1576 0-1577 0-1578 0-1579 0-1580 0-1581 0-1582 0-1583} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {23130 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 23130 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 23130 NAME COMP_LOOP-3:VEC_LOOP TYPE LOOP DELAY {231310.00 ns} PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-245 LOC {4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-1527 {}} {258 0 0 0-1526 {}} {130 0 0 0-1525 {}} {258 0 0 0-1524 {}} {130 0 0 0-1523 {}} {130 0 0 0-1522 {}} {130 0 0 0-1521 {}} {130 0 0 0-1520 {}} {130 0 0 0-1519 {}} {130 0 0 0-1518 {}} {64 0 0 0-1517 {}} {64 0 0 0-1355 {}} {774 0 0 0-1653 {}}} SUCCS {{772 0 0 0-1527 {}} {131 0 0 0-1584 {}} {130 0 0 0-1585 {}} {130 0 0 0-1586 {}} {130 0 0 0-1587 {}} {130 0 0 0-1588 {}} {130 0 0 0-1589 {}} {130 0 0 0-1590 {}} {130 0 0 0-1591 {}} {130 0 0 0-1592 {}} {64 0 0 0-1357 {}} {256 0 0 0-1653 {}}} CYCLES {}}
set a(0-1584) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(10-3) TYPE READSLICE PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-246 LOC {4 1.0 5 0.8724999999999999 5 0.8724999999999999 5 0.8724999999999999} PREDS {{131 0 0 0-1356 {}}} SUCCS {{259 0 0 0-1585 {}} {130 0 0 0-1592 {}}} CYCLES {}}
set a(0-1585) {AREA_SCORE {} NAME COMP_LOOP-4:not#3 TYPE NOT PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-247 LOC {4 1.0 5 0.8724999999999999 5 0.8724999999999999 5 0.8724999999999999} PREDS {{259 0 0 0-1584 {}} {130 0 0 0-1356 {}}} SUCCS {{259 0 0 0-1586 {}} {130 0 0 0-1592 {}}} CYCLES {}}
set a(0-1586) {AREA_SCORE {} NAME COMP_LOOP-4:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-248 LOC {4 1.0 5 0.8724999999999999 5 0.8724999999999999 5 0.8724999999999999} PREDS {{259 0 0 0-1585 {}} {130 0 0 0-1356 {}}} SUCCS {{258 0 0 0-1589 {}} {130 0 0 0-1592 {}}} CYCLES {}}
set a(0-1587) {AREA_SCORE {} NAME COMP_LOOP:k:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-249 LOC {4 1.0 5 0.0 5 0.0 5 0.0 5 0.8724999999999999} PREDS {{130 0 0 0-1356 {}} {774 0 0 0-1653 {}}} SUCCS {{259 0 0 0-1588 {}} {130 0 0 0-1592 {}} {256 0 0 0-1653 {}}} CYCLES {}}
set a(0-1588) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#13 TYPE READSLICE PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-250 LOC {4 1.0 5 0.0 5 0.0 5 0.8724999999999999} PREDS {{259 0 0 0-1587 {}} {130 0 0 0-1356 {}}} SUCCS {{259 0 0 0-1589 {}} {130 0 0 0-1592 {}}} CYCLES {}}
set a(0-1589) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,9) QUANTITY 1 NAME COMP_LOOP:acc TYPE ACCU DELAY {1.02 ns} PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-251 LOC {5 0.0 5 0.8724999999999999 5 0.8724999999999999 5 0.999999875 5 0.999999875} PREDS {{259 0 0 0-1588 {}} {258 0 0 0-1586 {}} {130 0 0 0-1356 {}}} SUCCS {{259 0 0 0-1590 {}} {130 0 0 0-1592 {}}} CYCLES {}}
set a(0-1590) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc)(8) TYPE READSLICE PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-252 LOC {5 0.1275 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-1589 {}} {130 0 0 0-1356 {}}} SUCCS {{259 0 0 0-1591 {}} {130 0 0 0-1592 {}}} CYCLES {}}
set a(0-1591) {AREA_SCORE {} NAME COMP_LOOP-4:not TYPE NOT PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-253 LOC {5 0.1275 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-1590 {}} {130 0 0 0-1356 {}}} SUCCS {{259 0 0 0-1592 {}}} CYCLES {}}
set a(0-1592) {AREA_SCORE {} NAME COMP_LOOP-4:break(COMP_LOOP) TYPE TERMINATE PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-254 LOC {5 0.1275 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-1591 {}} {130 0 0 0-1590 {}} {130 0 0 0-1589 {}} {130 0 0 0-1588 {}} {130 0 0 0-1587 {}} {130 0 0 0-1586 {}} {130 0 0 0-1585 {}} {130 0 0 0-1584 {}} {130 0 0 0-1356 {}}} SUCCS {{128 0 0 0-1599 {}} {64 0 0 0-1357 {}}} CYCLES {}}
set a(0-1593) {AREA_SCORE {} NAME COMP_LOOP:k:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-255 LOC {0 1.0 4 0.0 4 0.0 4 0.0 4 0.3796844} PREDS {{774 0 0 0-1653 {}}} SUCCS {{259 0 0 0-1594 {}} {130 0 0 0-1357 {}} {256 0 0 0-1653 {}}} CYCLES {}}
set a(0-1594) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#3 TYPE READSLICE PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-256 LOC {0 1.0 4 0.0 4 0.0 4 0.3796844} PREDS {{259 0 0 0-1593 {}}} SUCCS {{259 0 0 0-1595 {}} {130 0 0 0-1357 {}}} CYCLES {}}
set a(0-1595) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#3 TYPE CONCATENATE PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-257 LOC {0 1.0 4 0.3796844 4 0.3796844 4 0.3796844} PREDS {{259 0 0 0-1594 {}}} SUCCS {{259 0 0 0-1596 {}} {130 0 0 0-1357 {}}} CYCLES {}}
set a(0-1596) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(10,0,10,0,10) QUANTITY 1 NAME COMP_LOOP-4:twiddle_f:mul TYPE MUL DELAY {3.71 ns} PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-258 LOC {1 0.18687499999999999 4 0.3796844 4 0.3796844 4 0.8437498775 4 0.8437498775} PREDS {{259 0 0 0-1595 {}} {258 0 0 0-1450 {}}} SUCCS {{259 0 0.750 0-1597 {}} {258 0 0.750 0-1598 {}} {130 0 0 0-1357 {}}} CYCLES {}}
set a(0-1597) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(11,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-259 LOC {1 1.0 4 0.95 4 1.0 5 0.2999998749999999 5 0.2999998749999999} PREDS {{259 0 0.750 0-1596 {}}} SUCCS {{258 0 0 0-1357 {}}} CYCLES {}}
set a(0-1598) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(12,10,32,1024,1024,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-260 LOC {1 1.0 4 0.95 4 1.0 5 0.2999998749999999 5 0.2999998749999999} PREDS {{258 0 0.750 0-1596 {}}} SUCCS {{258 0 0 0-1357 {}}} CYCLES {}}
set a(0-1599) {AREA_SCORE {} NAME VEC_LOOP:j:asn(VEC_LOOP:j(10:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-261 LOC {5 0.0 5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{128 0 0 0-1592 {}} {772 0 0 0-1357 {}}} SUCCS {{259 0 0 0-1357 {}}} CYCLES {}}
set a(0-1600) {AREA_SCORE {} NAME mult:res:asn(mult:res.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-262 LOC {0 1.0 6 0.636875 6 0.636875 6 0.636875 6 0.636875} PREDS {} SUCCS {{258 0 0 0-1630 {}}} CYCLES {}}
set a(0-1601) {AREA_SCORE {} NAME VEC_LOOP:j:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-263 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.620625} PREDS {{774 0 0 0-1649 {}}} SUCCS {{259 0 0 0-1602 {}} {130 0 0 0-1648 {}} {256 0 0 0-1649 {}}} CYCLES {}}
set a(0-1602) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0) TYPE READSLICE PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-264 LOC {0 1.0 1 0.0 1 0.0 5 0.620625} PREDS {{259 0 0 0-1601 {}}} SUCCS {{258 0 0 0-1606 {}} {130 0 0 0-1648 {}}} CYCLES {}}
set a(0-1603) {AREA_SCORE {} NAME COMP_LOOP:k:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-265 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.620625} PREDS {} SUCCS {{259 0 0 0-1604 {}} {130 0 0 0-1648 {}}} CYCLES {}}
set a(0-1604) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#14 TYPE READSLICE PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-266 LOC {0 1.0 1 0.0 1 0.0 5 0.620625} PREDS {{259 0 0 0-1603 {}}} SUCCS {{259 0 0 0-1605 {}} {130 0 0 0-1648 {}}} CYCLES {}}
set a(0-1605) {AREA_SCORE {} NAME VEC_LOOP:conc#8 TYPE CONCATENATE PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-267 LOC {0 1.0 1 0.620625 1 0.620625 5 0.620625} PREDS {{259 0 0 0-1604 {}}} SUCCS {{259 0 0 0-1606 {}} {130 0 0 0-1648 {}}} CYCLES {}}
set a(0-1606) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.03 ns} PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-268 LOC {1 0.0 1 0.620625 1 0.620625 1 0.749999875 5 0.749999875} PREDS {{259 0 0 0-1605 {}} {258 0 0 0-1602 {}}} SUCCS {{259 0 1.500 0-1607 {}} {258 0 1.500 0-1636 {}} {130 0 0 0-1648 {}}} CYCLES {}}
set a(0-1607) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-269 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 6 0.2999998749999999} PREDS {{259 0 1.500 0-1606 {}} {774 0 1.500 0-1643 {}} {774 0 1.500 0-1636 {}}} SUCCS {{258 0 0 0-1631 {}} {256 0 0 0-1636 {}} {258 0 0 0-1638 {}} {256 0 0 0-1643 {}} {130 0 0 0-1648 {}}} CYCLES {}}
set a(0-1608) {AREA_SCORE {} NAME COMP_LOOP:k:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-270 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.49124999999999996} PREDS {} SUCCS {{259 0 0 0-1609 {}} {130 0 0 0-1648 {}}} CYCLES {}}
set a(0-1609) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#15 TYPE READSLICE PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-271 LOC {0 1.0 1 0.0 1 0.0 2 0.49124999999999996} PREDS {{259 0 0 0-1608 {}}} SUCCS {{259 0 0 0-1610 {}} {130 0 0 0-1648 {}}} CYCLES {}}
set a(0-1610) {AREA_SCORE {} NAME VEC_LOOP:conc#9 TYPE CONCATENATE PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-272 LOC {0 1.0 1 0.49124999999999996 1 0.49124999999999996 2 0.49124999999999996} PREDS {{259 0 0 0-1609 {}}} SUCCS {{258 0 0 0-1612 {}} {130 0 0 0-1648 {}}} CYCLES {}}
set a(0-1611) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-273 LOC {0 1.0 1 0.49124999999999996 1 0.49124999999999996 2 0.49124999999999996} PREDS {} SUCCS {{259 0 0 0-1612 {}} {130 0 0 0-1648 {}}} CYCLES {}}
set a(0-1612) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME VEC_LOOP:acc#15 TYPE ACCU DELAY {1.03 ns} PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-274 LOC {1 0.0 1 0.49124999999999996 1 0.49124999999999996 1 0.620624875 2 0.620624875} PREDS {{259 0 0 0-1611 {}} {258 0 0 0-1610 {}}} SUCCS {{258 0 0 0-1615 {}} {130 0 0 0-1648 {}}} CYCLES {}}
set a(0-1613) {AREA_SCORE {} NAME VEC_LOOP:j:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-275 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 0.620625} PREDS {{774 0 0 0-1649 {}}} SUCCS {{259 0 0 0-1614 {}} {130 0 0 0-1648 {}} {256 0 0 0-1649 {}}} CYCLES {}}
set a(0-1614) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#1 TYPE READSLICE PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-276 LOC {0 1.0 1 0.0 1 0.0 2 0.620625} PREDS {{259 0 0 0-1613 {}}} SUCCS {{259 0 0 0-1615 {}} {130 0 0 0-1648 {}}} CYCLES {}}
set a(0-1615) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.03 ns} PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-277 LOC {1 0.129375 1 0.620625 1 0.620625 1 0.749999875 2 0.749999875} PREDS {{259 0 0 0-1614 {}} {258 0 0 0-1612 {}}} SUCCS {{259 0 1.500 0-1616 {}} {258 0 1.500 0-1643 {}} {130 0 0 0-1648 {}}} CYCLES {}}
set a(0-1616) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-278 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 1.500 0-1615 {}} {774 0 1.500 0-1643 {}} {774 0 1.500 0-1636 {}}} SUCCS {{259 0 0 0-1617 {}} {258 0 0 0-1618 {}} {256 0 0 0-1636 {}} {256 0 0 0-1643 {}} {130 0 0 0-1648 {}}} CYCLES {}}
set a(0-1617) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-4:mult:z:mul TYPE MUL DELAY {6.10 ns} PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-279 LOC {3 0.0 3 0.2380429 3 0.2380429 3 0.999999903 5 0.999999903} PREDS {{259 0 0 0-1616 {}}} SUCCS {{258 0 0 0-1622 {}} {130 0 0 0-1648 {}}} CYCLES {}}
set a(0-1618) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-4:mult:t:mul TYPE MUL DELAY {6.10 ns} PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-280 LOC {3 0.0 4 0.2380429 4 0.2380429 4 0.999999903 4 0.999999903} PREDS {{258 0 0 0-1616 {}}} SUCCS {{259 0 0 0-1619 {}} {130 0 0 0-1648 {}}} CYCLES {}}
set a(0-1619) {AREA_SCORE {} NAME COMP_LOOP-4:operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(63-32) TYPE READSLICE PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-281 LOC {3 0.7619570999999999 4 1.0 4 1.0 5 0.2380429} PREDS {{259 0 0 0-1618 {}}} SUCCS {{259 0 0 0-1620 {}} {130 0 0 0-1648 {}}} CYCLES {}}
set a(0-1620) {AREA_SCORE 2480.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(32,0,32,0,64) QUANTITY 1 NAME COMP_LOOP-4:mult:z_:mul TYPE MUL DELAY {6.10 ns} PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-282 LOC {4 0.0 5 0.0674179 5 0.0674179 5 0.8293749029999999 5 0.999999903} PREDS {{259 0 0 0-1619 {}}} SUCCS {{259 0 0 0-1621 {}} {130 0 0 0-1648 {}}} CYCLES {}}
set a(0-1621) {AREA_SCORE {} NAME COMP_LOOP-4:mult:z_:not TYPE NOT PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-283 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 6 0.123125} PREDS {{259 0 0 0-1620 {}}} SUCCS {{259 0 0 0-1622 {}} {130 0 0 0-1648 {}}} CYCLES {}}
set a(0-1622) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-4:mult:res:acc TYPE ACCU DELAY {1.36 ns} PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-284 LOC {4 0.7619570999999999 5 0.829375 5 0.829375 5 0.999999875 6 0.293749875} PREDS {{259 0 0 0-1621 {}} {258 0 0 0-1617 {}}} SUCCS {{259 0 0 0-1623 {}} {258 0 0 0-1629 {}} {258 0 0 0-1630 {}} {130 0 0 0-1648 {}}} CYCLES {}}
set a(0-1623) {AREA_SCORE {} NAME mult:if:conc#3 TYPE CONCATENATE PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-285 LOC {4 0.9325821 6 0.29375 6 0.29375 6 0.29375} PREDS {{259 0 0 0-1622 {}}} SUCCS {{258 0 0 0-1625 {}} {130 0 0 0-1648 {}}} CYCLES {}}
set a(0-1624) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:not#1 TYPE NOT PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-286 LOC {0 1.0 6 0.29375 6 0.29375 6 0.29375} PREDS {} SUCCS {{259 0 0 0-1625 {}} {130 0 0 0-1648 {}}} CYCLES {}}
set a(0-1625) {AREA_SCORE 33.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(33,0,32,0,33) QUANTITY 1 NAME mult:if:acc#3 TYPE ACCU DELAY {1.38 ns} PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-287 LOC {5 0.0 6 0.29375 6 0.29375 6 0.46624987500000004 6 0.46624987500000004} PREDS {{259 0 0 0-1624 {}} {258 0 0 0-1623 {}}} SUCCS {{259 0 0 0-1626 {}} {130 0 0 0-1648 {}}} CYCLES {}}
set a(0-1626) {AREA_SCORE {} NAME COMP_LOOP-4:mult:slc()(32) TYPE READSLICE PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-288 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-1625 {}}} SUCCS {{259 0 0 0-1627 {}} {258 0 0 0-1630 {}} {130 0 0 0-1648 {}}} CYCLES {}}
set a(0-1627) {AREA_SCORE {} NAME COMP_LOOP-4:mult:sel TYPE SELECT PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-289 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{259 0 0 0-1626 {}}} SUCCS {{146 0 0 0-1628 {}} {146 0 0 0-1629 {}}} CYCLES {}}
set a(0-1628) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:not#2 TYPE NOT PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-290 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.46625} PREDS {{146 0 0 0-1627 {}}} SUCCS {{259 0 0 0-1629 {}} {130 0 0 0-1648 {}}} CYCLES {}}
set a(0-1629) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-4:mult:if:acc TYPE ACCU DELAY {1.36 ns} PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-291 LOC {5 0.1725 6 0.46625 6 0.46625 6 0.636874875 6 0.636874875} PREDS {{259 0 0 0-1628 {}} {146 0 0 0-1627 {}} {258 0 0 0-1622 {}}} SUCCS {{259 0 0 0-1630 {}} {130 0 0 0-1648 {}}} CYCLES {}}
set a(0-1630) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(32,1,2) QUANTITY 1 NAME mult:mux#3 TYPE MUX DELAY {0.08 ns} PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-292 LOC {5 0.34312499999999996 6 0.636875 6 0.636875 6 0.646874875 6 0.646874875} PREDS {{259 0 0 0-1629 {}} {258 0 0 0-1626 {}} {258 0 0 0-1622 {}} {258 0 0 0-1600 {}}} SUCCS {{259 0 0 0-1631 {}} {258 0 0 0-1637 {}} {130 0 0 0-1648 {}}} CYCLES {}}
set a(0-1631) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-4:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-293 LOC {5 0.35312499999999997 6 0.646875 6 0.646875 6 0.817499875 6 0.817499875} PREDS {{259 0 0 0-1630 {}} {258 0 0 0-1607 {}}} SUCCS {{259 0 0 0-1632 {}} {130 0 0 0-1648 {}}} CYCLES {}}
set a(0-1632) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.base TYPE {C-CORE PORT} PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-294 LOC {5 0.5237499999999999 6 0.8175 6 0.8175 6 0.8175} PREDS {{259 0 0 0-1631 {}} {128 0 0 0-1634 {}}} SUCCS {{258 0 0 0-1634 {}} {130 0 0 0-1648 {}}} CYCLES {}}
set a(0-1633) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.m TYPE {C-CORE PORT} PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-295 LOC {5 0.0 6 0.8175 6 0.8175 6 0.8175} PREDS {{128 0 0 0-1634 {}}} SUCCS {{259 0 0 0-1634 {}} {130 0 0 0-1648 {}}} CYCLES {}}
set a(0-1634) {AREA_SCORE 97.00 LIBRARY cluster MODULE modulo_add_9e6b06881060c48119593246171fb95f6028() QUANTITY 1 MINCLKPRD 1.46 NAME COMP_LOOP-4:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.46 ns} PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-296 LOC {5 1.0 6 0.854 6 1.0 7 0.03999987499999991 7 0.03999987499999991} PREDS {{259 0 0 0-1633 {}} {258 0 0 0-1632 {}}} SUCCS {{128 0 0 0-1632 {}} {128 0 0 0-1633 {}} {259 0 0 0-1635 {}}} CYCLES {}}
set a(0-1635) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.return TYPE {C-CORE PORT} PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-297 LOC {6 0.04 7 0.75 7 0.75 7 0.75} PREDS {{259 0 0 0-1634 {}}} SUCCS {{259 0 1.500 0-1636 {}} {130 0 0 0-1648 {}}} CYCLES {}}
set a(0-1636) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-298 LOC {6 1.0 7 0.95 7 1.0 8 0.01249987500000005 8 0.01249987500000005} PREDS {{774 0 0 0-1636 {}} {259 0 1.500 0-1635 {}} {256 0 0 0-1616 {}} {256 0 0 0-1607 {}} {258 0 1.500 0-1606 {}} {774 0 0 0-1643 {}}} SUCCS {{774 0 1.500 0-1607 {}} {774 0 1.500 0-1616 {}} {774 0 0 0-1636 {}} {258 0 0 0-1643 {}} {130 0 0 0-1648 {}}} CYCLES {}}
set a(0-1637) {AREA_SCORE {} NAME COMP_LOOP-4:factor2:not TYPE NOT PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-299 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 7 0.6487499999999999} PREDS {{258 0 0 0-1630 {}}} SUCCS {{259 0 0 0-1638 {}} {130 0 0 0-1648 {}}} CYCLES {}}
set a(0-1638) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 5 NAME COMP_LOOP-4:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-300 LOC {5 0.35312499999999997 6 0.6487499999999999 6 0.6487499999999999 6 0.819374875 7 0.819374875} PREDS {{259 0 0 0-1637 {}} {258 0 0 0-1607 {}}} SUCCS {{259 0 0 0-1639 {}} {130 0 0 0-1648 {}}} CYCLES {}}
set a(0-1639) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.base TYPE {C-CORE PORT} PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-301 LOC {5 0.5237499999999999 6 0.819375 6 0.819375 7 0.819375} PREDS {{259 0 0 0-1638 {}} {128 0 0 0-1641 {}}} SUCCS {{258 0 0 0-1641 {}} {130 0 0 0-1648 {}}} CYCLES {}}
set a(0-1640) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.m TYPE {C-CORE PORT} PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-302 LOC {5 0.0 6 0.819375 6 0.819375 7 0.819375} PREDS {{128 0 0 0-1641 {}}} SUCCS {{259 0 0 0-1641 {}} {130 0 0 0-1648 {}}} CYCLES {}}
set a(0-1641) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_a48ff83301b11bc89e50b3ecfb088e71634e() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-4:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-303 LOC {5 1.0 6 0.855 6 1.0 7 0.03999987499999991 8 0.03999987499999991} PREDS {{259 0 0 0-1640 {}} {258 0 0 0-1639 {}}} SUCCS {{128 0 0 0-1639 {}} {128 0 0 0-1640 {}} {259 0 0 0-1642 {}}} CYCLES {}}
set a(0-1642) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.return TYPE {C-CORE PORT} PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-304 LOC {6 0.04 7 1.0 7 1.0 8 0.75} PREDS {{259 0 0 0-1641 {}}} SUCCS {{259 0 1.500 0-1643 {}} {130 0 0 0-1648 {}}} CYCLES {}}
set a(0-1643) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-305 LOC {7 1.0 8 0.95 8 1.0 9 0.01249987500000005 9 0.01249987500000005} PREDS {{774 0 0 0-1643 {}} {259 0 1.500 0-1642 {}} {258 0 0 0-1636 {}} {256 0 0 0-1616 {}} {258 0 1.500 0-1615 {}} {256 0 0 0-1607 {}}} SUCCS {{774 0 1.500 0-1607 {}} {774 0 1.500 0-1616 {}} {774 0 0 0-1636 {}} {774 0 0 0-1643 {}} {130 0 0 0-1648 {}}} CYCLES {}}
set a(0-1644) {AREA_SCORE {} NAME VEC_LOOP:j:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-306 LOC {0 1.0 1 0.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{774 0 0 0-1649 {}}} SUCCS {{259 0 0 0-1645 {}} {130 0 0 0-1648 {}} {256 0 0 0-1649 {}}} CYCLES {}}
set a(0-1645) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(9-0)#2 TYPE READSLICE PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-307 LOC {0 1.0 1 0.0 1 0.0 9 0.8687499999999999} PREDS {{259 0 0 0-1644 {}}} SUCCS {{259 0 0 0-1646 {}} {130 0 0 0-1648 {}}} CYCLES {}}
set a(0-1646) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,10,0,11) QUANTITY 2 NAME COMP_LOOP-4:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.05 ns} PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-308 LOC {1 0.0 1 0.8687499999999999 1 0.8687499999999999 1 0.9999998749999999 9 0.9999998749999999} PREDS {{259 0 0 0-1645 {}}} SUCCS {{259 0 0 0-1647 {}} {130 0 0 0-1648 {}} {258 0 0 0-1649 {}}} CYCLES {}}
set a(0-1647) {AREA_SCORE {} NAME VEC_LOOP:j:slc(VEC_LOOP:j(10:0))(10) TYPE READSLICE PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-309 LOC {1 0.13125 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-1646 {}}} SUCCS {{259 0 0 0-1648 {}}} CYCLES {}}
set a(0-1648) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-1357 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-310 LOC {8 0.012499999999999999 9 1.0 9 1.0 9 1.0} PREDS {{259 0 0 0-1647 {}} {130 0 0 0-1646 {}} {130 0 0 0-1645 {}} {130 0 0 0-1644 {}} {130 0 0 0-1643 {}} {130 0 0 0-1642 {}} {130 0 0 0-1640 {}} {130 0 0 0-1639 {}} {130 0 0 0-1638 {}} {130 0 0 0-1637 {}} {130 0 0 0-1636 {}} {130 0 0 0-1635 {}} {130 0 0 0-1633 {}} {130 0 0 0-1632 {}} {130 0 0 0-1631 {}} {130 0 0 0-1630 {}} {130 0 0 0-1629 {}} {130 0 0 0-1628 {}} {130 0 0 0-1626 {}} {130 0 0 0-1625 {}} {130 0 0 0-1624 {}} {130 0 0 0-1623 {}} {130 0 0 0-1622 {}} {130 0 0 0-1621 {}} {130 0 0 0-1620 {}} {130 0 0 0-1619 {}} {130 0 0 0-1618 {}} {130 0 0 0-1617 {}} {130 0 0 0-1616 {}} {130 0 0 0-1615 {}} {130 0 0 0-1614 {}} {130 0 0 0-1613 {}} {130 0 0 0-1612 {}} {130 0 0 0-1611 {}} {130 0 0 0-1610 {}} {130 0 0 0-1609 {}} {130 0 0 0-1608 {}} {130 0 0 0-1607 {}} {130 0 0 0-1606 {}} {130 0 0 0-1605 {}} {130 0 0 0-1604 {}} {130 0 0 0-1603 {}} {130 0 0 0-1602 {}} {130 0 0 0-1601 {}}} SUCCS {{129 0 0 0-1649 {}}} CYCLES {}}
set a(0-1649) {AREA_SCORE {} NAME asn(VEC_LOOP:j(10:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1357 LOC {8 0.0 9 0.0 9 0.0 9 0.0 9 1.0} PREDS {{772 0 0 0-1649 {}} {129 0 0 0-1648 {}} {258 0 0 0-1646 {}} {256 0 0 0-1644 {}} {256 0 0 0-1613 {}} {256 0 0 0-1601 {}}} SUCCS {{774 0 0 0-1601 {}} {774 0 0 0-1613 {}} {774 0 0 0-1644 {}} {772 0 0 0-1649 {}}} CYCLES {}}
set a(0-1357) {CHI {0-1600 0-1601 0-1602 0-1603 0-1604 0-1605 0-1606 0-1607 0-1608 0-1609 0-1610 0-1611 0-1612 0-1613 0-1614 0-1615 0-1616 0-1617 0-1618 0-1619 0-1620 0-1621 0-1622 0-1623 0-1624 0-1625 0-1626 0-1627 0-1628 0-1629 0-1630 0-1631 0-1632 0-1633 0-1634 0-1635 0-1636 0-1637 0-1638 0-1639 0-1640 0-1641 0-1642 0-1643 0-1644 0-1645 0-1646 0-1647 0-1648 0-1649} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 9 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {23130 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 9 TOTAL_CYCLES_IN 23130 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 23130 NAME COMP_LOOP-4:VEC_LOOP TYPE LOOP DELAY {231310.00 ns} PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-311 LOC {5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-1599 {}} {258 0 0 0-1598 {}} {258 0 0 0-1597 {}} {130 0 0 0-1596 {}} {130 0 0 0-1595 {}} {130 0 0 0-1594 {}} {130 0 0 0-1593 {}} {64 0 0 0-1592 {}} {64 0 0 0-1356 {}} {774 0 0 0-1653 {}}} SUCCS {{772 0 0 0-1599 {}} {131 0 0 0-1650 {}} {130 0 0 0-1651 {}} {130 0 0 0-1652 {}} {130 0 0 0-1653 {}} {130 0 0 0-1654 {}} {130 0 0 0-1655 {}} {130 0 0 0-1656 {}} {130 0 0 0-1657 {}} {130 0 0 0-1658 {}} {130 0 0 0-1659 {}} {130 0 0 0-1660 {}} {130 0 0 0-1661 {}}} CYCLES {}}
set a(0-1650) {AREA_SCORE {} NAME COMP_LOOP:k:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-312 LOC {5 1.0 5 1.0 5 1.0 5 1.0 6 0.7431249999999999} PREDS {{131 0 0 0-1357 {}} {774 0 0 0-1653 {}}} SUCCS {{259 0 0 0-1651 {}} {256 0 0 0-1653 {}}} CYCLES {}}
set a(0-1651) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(10:2))(7-0)#12 TYPE READSLICE PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-313 LOC {5 1.0 5 1.0 5 1.0 6 0.7431249999999999} PREDS {{259 0 0 0-1650 {}} {130 0 0 0-1357 {}}} SUCCS {{259 0 0 0-1652 {}}} CYCLES {}}
set a(0-1652) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,2,1,9) QUANTITY 1 NAME COMP_LOOP:acc#2 TYPE ACCU DELAY {1.01 ns} PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-314 LOC {6 0.0 6 0.7431249999999999 6 0.7431249999999999 6 0.868749875 6 0.868749875} PREDS {{259 0 0 0-1651 {}} {130 0 0 0-1357 {}}} SUCCS {{259 0 0 0-1653 {}} {258 0 0 0-1654 {}}} CYCLES {}}
set a(0-1653) {AREA_SCORE {} NAME COMP_LOOP:asn(COMP_LOOP:k(10:2).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-315 LOC {6 0.125625 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999 6 1.0} PREDS {{772 0 0 0-1653 {}} {259 0 0 0-1652 {}} {256 0 0 0-1650 {}} {130 0 0 0-1357 {}} {256 0 0 0-1593 {}} {256 0 0 0-1587 {}} {256 0 0 0-1356 {}} {256 0 0 0-1519 {}} {256 0 0 0-1511 {}} {256 0 0 0-1355 {}} {256 0 0 0-1451 {}} {256 0 0 0-1443 {}} {256 0 0 0-1354 {}} {256 0 0 0-1375 {}}} SUCCS {{774 0 0 0-1375 {}} {774 0 0 0-1354 {}} {774 0 0 0-1443 {}} {774 0 0 0-1451 {}} {774 0 0 0-1355 {}} {774 0 0 0-1511 {}} {774 0 0 0-1519 {}} {774 0 0 0-1356 {}} {774 0 0 0-1587 {}} {774 0 0 0-1593 {}} {774 0 0 0-1357 {}} {774 0 0 0-1650 {}} {772 0 0 0-1653 {}}} CYCLES {}}
set a(0-1654) {AREA_SCORE {} NAME COMP_LOOP:conc TYPE CONCATENATE PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-316 LOC {6 0.125625 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999} PREDS {{258 0 0 0-1652 {}} {130 0 0 0-1357 {}}} SUCCS {{258 0 0 0-1658 {}}} CYCLES {}}
set a(0-1655) {AREA_SCORE {} NAME COMP_LOOP-1:slc(STAGE_LOOP:lshift.psp)(10-1) TYPE READSLICE PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-317 LOC {5 1.0 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999} PREDS {{130 0 0 0-1357 {}}} SUCCS {{259 0 0 0-1656 {}}} CYCLES {}}
set a(0-1656) {AREA_SCORE {} NAME COMP_LOOP-1:not#3 TYPE NOT PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-318 LOC {5 1.0 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999} PREDS {{259 0 0 0-1655 {}} {130 0 0 0-1357 {}}} SUCCS {{259 0 0 0-1657 {}}} CYCLES {}}
set a(0-1657) {AREA_SCORE {} NAME COMP_LOOP-1:COMP_LOOP:conc TYPE CONCATENATE PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-319 LOC {5 1.0 6 0.8687499999999999 6 0.8687499999999999 6 0.8687499999999999} PREDS {{259 0 0 0-1656 {}} {130 0 0 0-1357 {}}} SUCCS {{259 0 0 0-1658 {}}} CYCLES {}}
set a(0-1658) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 1 NAME COMP_LOOP-1:acc TYPE ACCU DELAY {1.05 ns} PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-320 LOC {6 0.125625 6 0.8687499999999999 6 0.8687499999999999 6 0.9999998749999999 6 0.9999998749999999} PREDS {{259 0 0 0-1657 {}} {258 0 0 0-1654 {}} {130 0 0 0-1357 {}}} SUCCS {{259 0 0 0-1659 {}}} CYCLES {}}
set a(0-1659) {AREA_SCORE {} NAME COMP_LOOP-1:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-321 LOC {6 0.25687499999999996 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-1658 {}} {130 0 0 0-1357 {}}} SUCCS {{259 0 0 0-1660 {}}} CYCLES {}}
set a(0-1660) {AREA_SCORE {} NAME COMP_LOOP-1:not TYPE NOT PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-322 LOC {6 0.25687499999999996 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-1659 {}} {130 0 0 0-1357 {}}} SUCCS {{259 0 0 0-1661 {}}} CYCLES {}}
set a(0-1661) {AREA_SCORE {} NAME COMP_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1353 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-323 LOC {6 0.25687499999999996 6 1.0 6 1.0 6 1.0 6 1.0} PREDS {{772 0 0 0-1661 {}} {259 0 0 0-1660 {}} {130 0 0 0-1357 {}} {256 0 0 0-1369 {}}} SUCCS {{774 0 0 0-1369 {}} {772 0 0 0-1661 {}}} CYCLES {}}
set a(0-1353) {CHI {0-1369 0-1370 0-1371 0-1372 0-1373 0-1374 0-1375 0-1376 0-1377 0-1378 0-1379 0-1380 0-1381 0-1382 0-1354 0-1440 0-1441 0-1442 0-1443 0-1444 0-1445 0-1446 0-1447 0-1448 0-1449 0-1450 0-1451 0-1452 0-1453 0-1454 0-1455 0-1456 0-1457 0-1355 0-1508 0-1509 0-1510 0-1511 0-1512 0-1513 0-1514 0-1515 0-1516 0-1517 0-1518 0-1519 0-1520 0-1521 0-1522 0-1523 0-1524 0-1525 0-1526 0-1527 0-1356 0-1584 0-1585 0-1586 0-1587 0-1588 0-1589 0-1590 0-1591 0-1592 0-1593 0-1594 0-1595 0-1596 0-1597 0-1598 0-1599 0-1357 0-1650 0-1651 0-1652 0-1653 0-1654 0-1655 0-1656 0-1657 0-1658 0-1659 0-1660 0-1661} ITERATIONS 257 RESET_LATENCY {0 ?} CSTEPS 6 UNROLL 4 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {107940 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 1542 TOTAL_CYCLES_IN 15420 TOTAL_CYCLES_UNDER 92520 TOTAL_CYCLES 107940 NAME COMP_LOOP TYPE LOOP DELAY {1079410.00 ns} PAR 0-1352 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-324 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-1368 {}} {258 0 0 0-1367 {}} {258 0 0 0-1366 {}} {130 0 0 0-1365 {}} {774 0 0 0-1669 {}}} SUCCS {{772 0 0 0-1367 {}} {772 0 0 0-1368 {}} {131 0 0 0-1662 {}} {130 0 0 0-1663 {}} {130 0 0 0-1664 {}} {130 0 0 0-1665 {}} {130 0 0 0-1666 {}} {130 0 0 0-1667 {}} {130 0 0 0-1668 {}} {256 0 0 0-1669 {}}} CYCLES {}}
set a(0-1662) {AREA_SCORE {} NAME STAGE_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1352 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-325 LOC {1 1.0 2 0.761875 2 0.761875 2 0.761875 2 0.761875} PREDS {{131 0 0 0-1353 {}} {774 0 0 0-1669 {}}} SUCCS {{259 0 0 0-1663 {}} {130 0 0 0-1668 {}} {256 0 0 0-1669 {}}} CYCLES {}}
set a(0-1663) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,2,1,4) QUANTITY 1 NAME STAGE_LOOP:acc#1 TYPE ACCU DELAY {0.95 ns} PAR 0-1352 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-326 LOC {2 0.0 2 0.761875 2 0.761875 2 0.879999875 2 0.879999875} PREDS {{259 0 0 0-1662 {}} {130 0 0 0-1353 {}}} SUCCS {{259 0 0 0-1664 {}} {130 0 0 0-1668 {}} {258 0 0 0-1669 {}}} CYCLES {}}
set a(0-1664) {AREA_SCORE {} NAME STAGE_LOOP:i:not TYPE NOT PAR 0-1352 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-327 LOC {2 0.118125 2 0.88 2 0.88 2 0.88} PREDS {{259 0 0 0-1663 {}} {130 0 0 0-1353 {}}} SUCCS {{259 0 0 0-1665 {}} {130 0 0 0-1668 {}}} CYCLES {}}
set a(0-1665) {AREA_SCORE {} NAME STAGE_LOOP:conc#1 TYPE CONCATENATE PAR 0-1352 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-328 LOC {2 0.118125 2 0.88 2 0.88 2 0.88} PREDS {{259 0 0 0-1664 {}} {130 0 0 0-1353 {}}} SUCCS {{259 0 0 0-1666 {}} {130 0 0 0-1668 {}}} CYCLES {}}
set a(0-1666) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,5,0,5) QUANTITY 1 NAME STAGE_LOOP:acc TYPE ACCU DELAY {0.96 ns} PAR 0-1352 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-329 LOC {2 0.118125 2 0.88 2 0.88 2 0.999999875 2 0.999999875} PREDS {{259 0 0 0-1665 {}} {130 0 0 0-1353 {}}} SUCCS {{259 0 0 0-1667 {}} {130 0 0 0-1668 {}}} CYCLES {}}
set a(0-1667) {AREA_SCORE {} NAME STAGE_LOOP:slc(STAGE_LOOP:acc)(4) TYPE READSLICE PAR 0-1352 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-330 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1666 {}} {130 0 0 0-1353 {}}} SUCCS {{259 0 0 0-1668 {}}} CYCLES {}}
set a(0-1668) {AREA_SCORE {} NAME STAGE_LOOP:break(STAGE_LOOP) TYPE TERMINATE PAR 0-1352 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-331 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-1667 {}} {130 0 0 0-1666 {}} {130 0 0 0-1665 {}} {130 0 0 0-1664 {}} {130 0 0 0-1663 {}} {130 0 0 0-1662 {}} {130 0 0 0-1353 {}}} SUCCS {{129 0 0 0-1669 {}}} CYCLES {}}
set a(0-1669) {AREA_SCORE {} NAME asn(STAGE_LOOP:i(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1352 LOC {2 0.118125 2 0.88 2 0.88 2 0.88 2 1.0} PREDS {{772 0 0 0-1669 {}} {129 0 0 0-1668 {}} {258 0 0 0-1663 {}} {256 0 0 0-1662 {}} {256 0 0 0-1353 {}} {256 0 0 0-1365 {}}} SUCCS {{774 0 0 0-1365 {}} {774 0 0 0-1353 {}} {774 0 0 0-1662 {}} {772 0 0 0-1669 {}}} CYCLES {}}
set a(0-1352) {CHI {0-1365 0-1366 0-1367 0-1368 0-1353 0-1662 0-1663 0-1664 0-1665 0-1666 0-1667 0-1668 0-1669} ITERATIONS 10 RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {107960 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 20 TOTAL_CYCLES_IN 20 TOTAL_CYCLES_UNDER 107940 TOTAL_CYCLES 107960 NAME STAGE_LOOP TYPE LOOP DELAY {1079610.00 ns} PAR 0-1351 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-332 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-1364 {}} {130 0 0 0-1363 {}} {130 0 0 0-1362 {}} {130 0 0 0-1360 {}} {130 0 0 0-1359 {}} {258 0 0 0-1358 {}}} SUCCS {{772 0 0 0-1364 {}} {131 0 0 0-1670 {}} {130 0 0 0-1671 {}} {130 0 0 0-1672 {}} {130 0 0 0-1673 {}} {130 0 0 0-1674 {}} {130 0 0 0-1675 {}} {130 0 0 0-1676 {}} {130 0 0 0-1677 {}} {130 0 0 0-1678 {}} {130 0 0 0-1679 {}} {130 0 0 0-1680 {}} {130 0 0 0-1681 {}} {130 0 0 0-1682 {}} {130 0 0 0-1683 {}} {130 0 0 0-1684 {}} {130 0 0 0-1685 {}} {130 0 0 0-1686 {}} {130 0 0 0-1687 {}}} CYCLES {}}
set a(0-1670) {AREA_SCORE {} NAME DataOut TYPE {C-CORE PORT} PAR 0-1351 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-333 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{131 0 0 0-1352 {}} {130 0 0 0-1363 {}}} SUCCS {} CYCLES {}}
set a(0-1671) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_out_wait(13) QUANTITY 1 NAME if:io_write(complete) TYPE {SYNC OUT} DELAY {0.00 ns} PAR 0-1351 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-334 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{130 0 0 0-1352 {}} {130 0 0 0-1363 {}}} SUCCS {{66 0 0 0-1674 {}} {66 0 0 0-1677 {}} {66 0 0 0-1680 {}} {66 0 0 0-1683 {}} {66 0 0 0-1686 {}}} CYCLES {}}
set a(0-1672) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-1351 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-335 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{130 0 0 0-1352 {}} {146 0 0 0-1363 {}}} SUCCS {} CYCLES {}}
set a(0-1673) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-1351 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-336 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-1352 {}} {128 0 0 0-1674 {}}} SUCCS {{259 0 0 0-1674 {}}} CYCLES {}}
set a(0-1674) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1351 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-337 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-1674 {}} {259 0 0 0-1673 {}} {66 0 0 0-1671 {}} {130 0 0 0-1352 {}} {66 0 0 0-1361 {}}} SUCCS {{128 0 0 0-1673 {}} {772 0 0 0-1674 {}} {259 0 0 0-1675 {}}} CYCLES {}}
set a(0-1675) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-1351 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-338 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-1674 {}} {130 0 0 0-1352 {}}} SUCCS {} CYCLES {}}
set a(0-1676) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-1351 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-339 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-1352 {}} {128 0 0 0-1677 {}}} SUCCS {{259 0 0 0-1677 {}}} CYCLES {}}
set a(0-1677) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle:io_sync(twiddle:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1351 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-340 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-1677 {}} {259 0 0 0-1676 {}} {66 0 0 0-1671 {}} {130 0 0 0-1352 {}} {66 0 0 0-1361 {}}} SUCCS {{128 0 0 0-1676 {}} {772 0 0 0-1677 {}} {259 0 0 0-1678 {}}} CYCLES {}}
set a(0-1678) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-1351 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-341 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-1677 {}} {130 0 0 0-1352 {}}} SUCCS {} CYCLES {}}
set a(0-1679) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-1351 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-342 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-1352 {}} {128 0 0 0-1680 {}}} SUCCS {{259 0 0 0-1680 {}}} CYCLES {}}
set a(0-1680) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME r:io_sync(r:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1351 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-343 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-1680 {}} {259 0 0 0-1679 {}} {66 0 0 0-1671 {}} {130 0 0 0-1352 {}} {66 0 0 0-1361 {}} {256 0 0 0-1359 {}}} SUCCS {{774 0 0 0-1359 {}} {128 0 0 0-1679 {}} {772 0 0 0-1680 {}} {259 0 0 0-1681 {}}} CYCLES {}}
set a(0-1681) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-1351 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-344 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-1680 {}} {130 0 0 0-1352 {}}} SUCCS {} CYCLES {}}
set a(0-1682) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-1351 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-345 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-1352 {}} {128 0 0 0-1683 {}}} SUCCS {{259 0 0 0-1683 {}}} CYCLES {}}
set a(0-1683) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1351 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-346 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-1683 {}} {259 0 0 0-1682 {}} {66 0 0 0-1671 {}} {130 0 0 0-1352 {}} {66 0 0 0-1361 {}} {256 0 0 0-1358 {}}} SUCCS {{774 0 0 0-1358 {}} {128 0 0 0-1682 {}} {772 0 0 0-1683 {}} {259 0 0 0-1684 {}}} CYCLES {}}
set a(0-1684) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-1351 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-347 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-1683 {}} {130 0 0 0-1352 {}}} SUCCS {} CYCLES {}}
set a(0-1685) {AREA_SCORE {} NAME CHN#6 TYPE {C-CORE PORT} PAR 0-1351 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-348 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-1352 {}} {128 0 0 0-1686 {}}} SUCCS {{259 0 0 0-1686 {}}} CYCLES {}}
set a(0-1686) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME vec:io_sync(vec:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1351 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-349 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-1686 {}} {259 0 0 0-1685 {}} {66 0 0 0-1671 {}} {130 0 0 0-1352 {}} {66 0 0 0-1361 {}}} SUCCS {{128 0 0 0-1685 {}} {772 0 0 0-1686 {}} {259 0 0 0-1687 {}}} CYCLES {}}
set a(0-1687) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-1351 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-350 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-1686 {}} {130 0 0 0-1352 {}}} SUCCS {} CYCLES {}}
set a(0-1351) {CHI {0-1358 0-1359 0-1360 0-1361 0-1362 0-1363 0-1364 0-1352 0-1670 0-1671 0-1672 0-1673 0-1674 0-1675 0-1676 0-1677 0-1678 0-1679 0-1680 0-1681 0-1682 0-1683 0-1684 0-1685 0-1686 0-1687} ITERATIONS Infinite LATENCY {107957 ?} RESET_LATENCY {0 ?} CSTEPS 3 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {107963 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 107960 TOTAL_CYCLES 107963 NAME main TYPE LOOP DELAY {1079640.00 ns} PAR 0-1350 XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-351 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-1350) {CHI 0-1351 ITERATIONS Infinite LATENCY {107957 ?} RESET_LATENCY {0 ?} CSTEPS 0 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {107963 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 107963 TOTAL_CYCLES 107963 NAME core:rlp TYPE LOOP DELAY {1079640.00 ns} PAR {} XREFS c9238a4f-667b-4ee9-aea8-0a0cae933b5c-352 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-1350-TOTALCYCLES) {107963}
set a(0-1350-QMOD) {ccs_in(9,32) 0-1358 ccs_in(10,32) 0-1359 ccs_sync_in_wait(7) 0-1361 mgc_shift_l(1,0,4,11) 0-1366 mgc_add(4,0,4,0,4) 0-1373 mgc_shift_l(1,0,4,10) {0-1374 0-1450 0-1518} mgc_mul(9,0,9,0,9) 0-1377 BLOCK_DPRAM_RBW_DUAL_rwport(11,10,32,1024,1024,32,1) {0-1379 0-1455 0-1524 0-1597} BLOCK_DPRAM_RBW_DUAL_rwport(12,10,32,1024,1024,32,1) {0-1381 0-1456 0-1526 0-1598} mgc_add(8,0,8,0,8) 0-1388 BLOCK_DPRAM_RBW_DUAL_rwport(8,10,32,1024,1024,32,1) {0-1392 0-1401 0-1424 0-1431 0-1465 0-1474 0-1494 0-1501 0-1538 0-1547 0-1570 0-1577 0-1607 0-1616 0-1636 0-1643} mgc_add(10,0,10,0,10) {0-1397 0-1400 0-1464 0-1470 0-1473 0-1543 0-1546 0-1606 0-1612 0-1615} mgc_mul(32,0,32,0,64) {0-1402 0-1403 0-1405 0-1475 0-1476 0-1478 0-1548 0-1549 0-1551 0-1617 0-1618 0-1620} mgc_add(32,0,32,0,32) {0-1407 0-1414 0-1416 0-1426 0-1433 0-1480 0-1487 0-1489 0-1496 0-1553 0-1560 0-1562 0-1572 0-1622 0-1629 0-1631 0-1638} mgc_add(33,0,32,0,33) {0-1410 0-1483 0-1556 0-1625} mgc_mux(32,1,2) {0-1415 0-1488 0-1561 0-1630} modulo_add_9e6b06881060c48119593246171fb95f6028() {0-1419 0-1492 0-1565 0-1634} modulo_sub_a48ff83301b11bc89e50b3ecfb088e71634e() {0-1429 0-1499 0-1575 0-1641} mgc_add(22,0,1,1,23) 0-1435 mgc_add(11,0,10,0,11) {0-1446 0-1504 0-1514 0-1580 0-1646} mgc_mul(10,0,10,0,10) {0-1454 0-1522 0-1596} mgc_add(9,0,9,0,9) {0-1534 0-1589} mgc_add(8,0,2,1,9) 0-1652 mgc_add(11,0,11,0,11) 0-1658 mgc_add(4,0,2,1,4) 0-1663 mgc_add(5,0,5,0,5) 0-1666 ccs_sync_out_wait(13) 0-1671 mgc_io_sync(0) {0-1674 0-1677 0-1680 0-1683 0-1686}}
set a(0-1350-PROC_NAME) {core}
set a(0-1350-HIER_NAME) {/inPlaceNTT_DIT_precomp/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-1350}

