$date
	Sat Apr 20 18:59:26 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module register_unit_tb $end
$var wire 32 ! RURs2 [31:0] $end
$var wire 32 " RURs1 [31:0] $end
$var reg 32 # DataWr [31:0] $end
$var reg 1 $ RUWr $end
$var reg 1 % clk $end
$var reg 5 & rd [4:0] $end
$var reg 5 ' rs1 [4:0] $end
$var reg 5 ( rs2 [4:0] $end
$scope module uut $end
$var wire 32 ) DataWr [31:0] $end
$var wire 32 * RURs1 [31:0] $end
$var wire 32 + RURs2 [31:0] $end
$var wire 1 $ RUWr $end
$var wire 1 % clk $end
$var wire 5 , rd [4:0] $end
$var wire 5 - rs1 [4:0] $end
$var wire 5 . rs2 [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10 .
b1 -
b1 ,
b11111111 +
bx *
b1000 )
b10 (
b1 '
b1 &
0%
1$
b1000 #
bx "
b11111111 !
$end
#5
b1000 "
b1000 *
1%
#10
0%
#15
1%
#20
0%
b1010 #
b1010 )
b10 &
b10 ,
#25
b1010 !
b1010 +
1%
#30
0%
#35
1%
#40
0%
b11111111111111111111111111111110 #
b11111111111111111111111111111110 )
b11 &
b11 ,
#45
1%
#50
0%
#55
1%
#60
0%
0$
b1 &
b1 ,
b11111111111111111111111111111110 "
b11111111111111111111111111111110 *
b11 '
b11 -
#65
1%
#70
0%
#75
1%
#80
0%
1$
b1 #
b1 )
b0 &
b0 ,
b0 !
b0 +
b0 (
b0 .
b1000 "
b1000 *
b1 '
b1 -
#85
1%
#90
0%
#95
1%
#100
0%
#105
1%
#110
0%
#115
1%
#120
0%
