Running: D:\NewFolder\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/User/Documents/GitHub/proiectare-logica/Lab7/fisier_schematic_fisier_schematic_sch_tb_isim_beh.exe -prj C:/Users/User/Documents/GitHub/proiectare-logica/Lab7/fisier_schematic_fisier_schematic_sch_tb_beh.prj work.fisier_schematic_fisier_schematic_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/User/Documents/GitHub/proiectare-logica/Lab7/lab6_4.v" into library work
Analyzing Verilog file "C:/Users/User/Documents/GitHub/proiectare-logica/Lab7/lab5_3b.v" into library work
Analyzing Verilog file "C:/Users/User/Documents/GitHub/proiectare-logica/Lab7/fisier_schematic.vf" into library work
Analyzing Verilog file "C:/Users/User/Documents/GitHub/proiectare-logica/Lab7/test_operatii_aritmetice.v" into library work
Analyzing Verilog file "D:/NewFolder/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module lab6_4
Compiling module lab5_3b
Compiling module AND2
Compiling module OR2
Compiling module XOR2
Compiling module fisier_schematic
Compiling module fisier_schematic_fisier_schemati...
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable C:/Users/User/Documents/GitHub/proiectare-logica/Lab7/fisier_schematic_fisier_schematic_sch_tb_isim_beh.exe
Fuse Memory Usage: 29064 KB
Fuse CPU Usage: 421 ms
