{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1730565472181 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730565472181 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 02 13:37:51 2024 " "Processing started: Sat Nov 02 13:37:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730565472181 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1730565472181 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Motor_c_ADCs -c Motor_c_ADCs " "Command: quartus_map --read_settings_files=on --write_settings_files=off Motor_c_ADCs -c Motor_c_ADCs" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1730565472181 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1730565472837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_n_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_n_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_n_bits-Behavioral " "Found design unit 1: contador_n_bits-Behavioral" {  } { { "contador_n_bits.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/contador_n_bits.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730565473431 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_n_bits " "Found entity 1: contador_n_bits" {  } { { "contador_n_bits.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/contador_n_bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730565473431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730565473431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc-rtl " "Found design unit 1: adc-rtl" {  } { { "adc.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/adc.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730565473431 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc " "Found entity 1: adc" {  } { { "adc.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/adc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730565473431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730565473431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_adc_mega_0.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_adc_mega_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_adc_mega_0 " "Found entity 1: adc_adc_mega_0" {  } { { "adc_adc_mega_0.v" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/adc_adc_mega_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730565473431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730565473431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "altera_up_avalon_adv_adc.v" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730565473446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730565473446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/PLL.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730565473446 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730565473446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730565473446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_motor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control_motor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Motor " "Found entity 1: Control_Motor" {  } { { "Control_Motor.bdf" "" { Schematic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Control_Motor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730565473446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730565473446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor_c_adcs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file motor_c_adcs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Motor_c_ADCs-BEHAVIOR " "Found design unit 1: Motor_c_ADCs-BEHAVIOR" {  } { { "Motor_c_ADCs.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Motor_c_ADCs.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730565473446 ""} { "Info" "ISGN_ENTITY_NAME" "1 Motor_c_ADCs " "Found entity 1: Motor_c_ADCs" {  } { { "Motor_c_ADCs.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Motor_c_ADCs.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730565473446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730565473446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparador-Behavioral " "Found design unit 1: Comparador-Behavioral" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730565473446 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparador " "Found entity 1: Comparador" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730565473446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730565473446 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Control_Motor " "Elaborating entity \"Control_Motor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1730565473993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:inst " "Elaborating entity \"PLL\" for hierarchy \"PLL:inst\"" {  } { { "Control_Motor.bdf" "inst" { Schematic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Control_Motor.bdf" { { 128 312 576 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565473993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:inst\|altpll:altpll_component\"" {  } { { "PLL.vhd" "altpll_component" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/PLL.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:inst\|altpll:altpll_component\"" {  } { { "PLL.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/PLL.vhd" 156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:inst\|altpll:altpll_component " "Instantiated megafunction \"PLL:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5000 " "Parameter \"clk1_divide_by\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 75 " "Parameter \"clk1_duty_cycle\" = \"75\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 8100 " "Parameter \"clk2_divide_by\" = \"8100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474056 ""}  } { { "PLL.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/PLL.vhd" 156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1730565474056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730565474150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730565474150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparador Comparador:inst8 " "Elaborating entity \"Comparador\" for hierarchy \"Comparador:inst8\"" {  } { { "Control_Motor.bdf" "inst8" { Schematic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Control_Motor.bdf" { { 672 -304 -128 752 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474150 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada Comparador.vhd(24) " "VHDL Process Statement warning at Comparador.vhd(24): signal \"entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1730565474150 "|Control_Motor|Comparador:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor_entrada Comparador.vhd(25) " "VHDL Process Statement warning at Comparador.vhd(25): signal \"valor_entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1730565474150 "|Control_Motor|Comparador:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "valor_entrada Comparador.vhd(19) " "VHDL Process Statement warning at Comparador.vhd(19): inferring latch(es) for signal or variable \"valor_entrada\", which holds its previous value in one or more paths through the process" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1730565474150 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[0\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[0\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474150 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[1\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[1\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474150 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[2\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[2\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474150 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[3\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[3\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474150 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[4\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[4\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474150 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[5\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[5\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474150 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[6\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[6\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474150 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[7\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[7\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474150 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[8\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[8\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474150 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[9\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[9\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474150 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[10\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[10\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474150 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[11\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[11\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474150 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[12\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[12\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474150 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[13\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[13\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474150 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[14\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[14\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474150 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[15\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[15\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474150 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[16\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[16\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474150 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[17\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[17\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474150 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[18\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[18\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474150 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[19\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[19\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474150 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[20\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[20\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474150 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[21\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[21\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474150 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[22\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[22\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474150 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[23\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[23\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474150 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[24\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[24\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474150 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[25\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[25\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474150 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[26\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[26\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474150 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[27\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[27\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474150 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[28\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[28\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474150 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[29\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[29\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474150 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[30\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[30\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474150 "|Control_Motor|Comparador:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[31\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[31\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474150 "|Control_Motor|Comparador:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc adc:inst2 " "Elaborating entity \"adc\" for hierarchy \"adc:inst2\"" {  } { { "Control_Motor.bdf" "inst2" { Schematic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Control_Motor.bdf" { { 312 -592 -384 552 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_adc_mega_0 adc:inst2\|adc_adc_mega_0:adc_mega_0 " "Elaborating entity \"adc_adc_mega_0\" for hierarchy \"adc:inst2\|adc_adc_mega_0:adc_mega_0\"" {  } { { "adc.vhd" "adc_mega_0" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/adc.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_adv_adc adc:inst2\|adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL " "Elaborating entity \"altera_up_avalon_adv_adc\" for hierarchy \"adc:inst2\|adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\"" {  } { { "adc_adc_mega_0.v" "ADC_CTRL" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/adc_adc_mega_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparador Comparador:inst10 " "Elaborating entity \"Comparador\" for hierarchy \"Comparador:inst10\"" {  } { { "Control_Motor.bdf" "inst10" { Schematic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Control_Motor.bdf" { { 760 -280 -104 840 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474165 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada Comparador.vhd(24) " "VHDL Process Statement warning at Comparador.vhd(24): signal \"entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1730565474181 "|Control_Motor|Comparador:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valor_entrada Comparador.vhd(25) " "VHDL Process Statement warning at Comparador.vhd(25): signal \"valor_entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1730565474181 "|Control_Motor|Comparador:inst10"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "valor_entrada Comparador.vhd(19) " "VHDL Process Statement warning at Comparador.vhd(19): inferring latch(es) for signal or variable \"valor_entrada\", which holds its previous value in one or more paths through the process" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1730565474181 "|Control_Motor|Comparador:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[0\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[0\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474181 "|Control_Motor|Comparador:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[1\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[1\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474181 "|Control_Motor|Comparador:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[2\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[2\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474181 "|Control_Motor|Comparador:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[3\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[3\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474181 "|Control_Motor|Comparador:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[4\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[4\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474181 "|Control_Motor|Comparador:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[5\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[5\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474181 "|Control_Motor|Comparador:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[6\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[6\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474181 "|Control_Motor|Comparador:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[7\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[7\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474181 "|Control_Motor|Comparador:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[8\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[8\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474181 "|Control_Motor|Comparador:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[9\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[9\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474181 "|Control_Motor|Comparador:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[10\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[10\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474181 "|Control_Motor|Comparador:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[11\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[11\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474181 "|Control_Motor|Comparador:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[12\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[12\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474181 "|Control_Motor|Comparador:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[13\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[13\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474181 "|Control_Motor|Comparador:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[14\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[14\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474181 "|Control_Motor|Comparador:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[15\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[15\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474181 "|Control_Motor|Comparador:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[16\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[16\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474181 "|Control_Motor|Comparador:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[17\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[17\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474181 "|Control_Motor|Comparador:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[18\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[18\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474181 "|Control_Motor|Comparador:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[19\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[19\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474181 "|Control_Motor|Comparador:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[20\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[20\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474181 "|Control_Motor|Comparador:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[21\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[21\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474181 "|Control_Motor|Comparador:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[22\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[22\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474181 "|Control_Motor|Comparador:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[23\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[23\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474181 "|Control_Motor|Comparador:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[24\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[24\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474181 "|Control_Motor|Comparador:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[25\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[25\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474181 "|Control_Motor|Comparador:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[26\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[26\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474181 "|Control_Motor|Comparador:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[27\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[27\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474181 "|Control_Motor|Comparador:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[28\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[28\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474181 "|Control_Motor|Comparador:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[29\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[29\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474181 "|Control_Motor|Comparador:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[30\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[30\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474181 "|Control_Motor|Comparador:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_entrada\[31\] Comparador.vhd(19) " "Inferred latch for \"valor_entrada\[31\]\" at Comparador.vhd(19)" {  } { { "Comparador.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Comparador.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730565474181 "|Control_Motor|Comparador:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_n_bits contador_n_bits:inst4 " "Elaborating entity \"contador_n_bits\" for hierarchy \"contador_n_bits:inst4\"" {  } { { "Control_Motor.bdf" "inst4" { Schematic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Control_Motor.bdf" { { 440 712 896 552 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474181 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "max_value contador_n_bits.vhd(21) " "VHDL Signal Declaration warning at contador_n_bits.vhd(21): used explicit default value for signal \"max_value\" because signal was never assigned a value" {  } { { "contador_n_bits.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/contador_n_bits.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1730565474181 "|Control_Motor|contador_n_bits:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Motor_c_ADCs Motor_c_ADCs:inst7 " "Elaborating entity \"Motor_c_ADCs\" for hierarchy \"Motor_c_ADCs:inst7\"" {  } { { "Control_Motor.bdf" "inst7" { Schematic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Control_Motor.bdf" { { 848 176 352 992 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730565474181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8124 " "Found entity 1: altsyncram_8124" {  } { { "db/altsyncram_8124.tdf" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/db/altsyncram_8124.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730565475368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730565475368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730565475743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730565475743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730565475868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730565475868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/db/cntr_igi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730565476087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730565476087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730565476274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730565476274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/db/cntr_m9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730565476399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730565476399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/db/cntr_ggi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730565476540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730565476540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730565476634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730565476634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730565476728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730565476728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730565476806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730565476806 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730565476915 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "altera_up_avalon_adv_adc.v" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/altera_up_avalon_adv_adc.v" 28 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1730565479431 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1730565479431 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730565479696 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1730565479962 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1730565480056 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1730565480056 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 942 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1730565480337 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730565480509 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1730565481149 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1730565481149 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730565481243 "|Control_Motor|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1730565481243 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730565481368 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 71 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 71 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1730565482618 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1730565482696 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730565482696 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1292 " "Implemented 1292 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1730565483087 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1730565483087 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1209 " "Implemented 1209 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1730565483087 ""} { "Info" "ICUT_CUT_TM_RAMS" "35 " "Implemented 35 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1730565483087 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1730565483087 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1730565483087 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4668 " "Peak virtual memory: 4668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730565483149 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 02 13:38:03 2024 " "Processing ended: Sat Nov 02 13:38:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730565483149 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730565483149 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730565483149 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730565483149 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1730565484649 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730565484649 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 02 13:38:04 2024 " "Processing started: Sat Nov 02 13:38:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730565484649 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1730565484649 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Motor_c_ADCs -c Motor_c_ADCs " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Motor_c_ADCs -c Motor_c_ADCs" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1730565484649 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1730565484790 ""}
{ "Info" "0" "" "Project  = Motor_c_ADCs" {  } {  } 0 0 "Project  = Motor_c_ADCs" 0 0 "Fitter" 0 0 1730565484790 ""}
{ "Info" "0" "" "Revision = Motor_c_ADCs" {  } {  } 0 0 "Revision = Motor_c_ADCs" 0 0 "Fitter" 0 0 1730565484790 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1730565484899 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Motor_c_ADCs EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"Motor_c_ADCs\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1730565484962 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1730565485024 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1730565485024 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "duty cycle PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 75% 51% " "Can't achieve requested value 75% for clock output PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] of parameter duty cycle -- achieved value of 51%" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1730565485102 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1730565485102 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 5000 0 0 " "Implementing clock multiplication of 1, clock division of 5000, and phase shift of 0 degrees (0 ps) for PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1730565485102 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] 1 8100 0 0 " "Implementing clock multiplication of 1, clock division of 8100, and phase shift of 0 degrees (0 ps) for PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1730565485102 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1730565485102 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1730565485165 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1730565485540 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1730565485540 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1730565485540 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1730565485540 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/" { { 0 { 0 ""} 0 3441 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1730565485555 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/" { { 0 { 0 ""} 0 3443 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1730565485555 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/" { { 0 { 0 ""} 0 3445 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1730565485555 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/" { { 0 { 0 ""} 0 3447 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1730565485555 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/" { { 0 { 0 ""} 0 3449 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1730565485555 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1730565485555 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1730565485555 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1730565485555 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "21 42 " "No exact pin location assignment(s) for 21 pins of 42 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWM " "Pin PWM not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PWM } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PWM" } } } } { "Control_Motor.bdf" "" { Schematic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Control_Motor.bdf" { { 168 784 960 184 "PWM" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730565486384 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salida " "Pin salida not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salida } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "salida" } } } } { "Control_Motor.bdf" "" { Schematic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Control_Motor.bdf" { { 696 -64 112 712 "salida" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salida } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730565486384 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "salida2 " "Pin salida2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { salida2 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "salida2" } } } } { "Control_Motor.bdf" "" { Schematic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Control_Motor.bdf" { { 968 -88 88 984 "salida2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { salida2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730565486384 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "max_reached " "Pin max_reached not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { max_reached } } } { "Control_Motor.bdf" "" { Schematic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Control_Motor.bdf" { { 464 952 1128 480 "max_reached" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { max_reached } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730565486384 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0\[11\] " "Pin CH0\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CH0[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CH0\[11\]" } } } } { "Control_Motor.bdf" "" { Schematic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Control_Motor.bdf" { { 456 -80 96 472 "CH0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CH0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730565486384 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0\[3\] " "Pin CH0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CH0[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CH0\[3\]" } } } } { "Control_Motor.bdf" "" { Schematic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Control_Motor.bdf" { { 456 -80 96 472 "CH0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CH0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730565486384 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0\[2\] " "Pin CH0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CH0[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CH0\[2\]" } } } } { "Control_Motor.bdf" "" { Schematic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Control_Motor.bdf" { { 456 -80 96 472 "CH0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CH0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730565486384 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0\[1\] " "Pin CH0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CH0[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CH0\[1\]" } } } } { "Control_Motor.bdf" "" { Schematic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Control_Motor.bdf" { { 456 -80 96 472 "CH0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CH0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730565486384 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH0\[0\] " "Pin CH0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CH0[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CH0\[0\]" } } } } { "Control_Motor.bdf" "" { Schematic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Control_Motor.bdf" { { 456 -80 96 472 "CH0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CH0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730565486384 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1\[11\] " "Pin CH1\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CH1[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CH1\[11\]" } } } } { "Control_Motor.bdf" "" { Schematic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Control_Motor.bdf" { { 448 -320 -144 464 "CH1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CH1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730565486384 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1\[10\] " "Pin CH1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CH1[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CH1\[10\]" } } } } { "Control_Motor.bdf" "" { Schematic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Control_Motor.bdf" { { 448 -320 -144 464 "CH1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CH1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730565486384 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1\[9\] " "Pin CH1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CH1[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CH1\[9\]" } } } } { "Control_Motor.bdf" "" { Schematic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Control_Motor.bdf" { { 448 -320 -144 464 "CH1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CH1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730565486384 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1\[8\] " "Pin CH1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CH1[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CH1\[8\]" } } } } { "Control_Motor.bdf" "" { Schematic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Control_Motor.bdf" { { 448 -320 -144 464 "CH1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CH1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730565486384 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1\[7\] " "Pin CH1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CH1[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CH1\[7\]" } } } } { "Control_Motor.bdf" "" { Schematic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Control_Motor.bdf" { { 448 -320 -144 464 "CH1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CH1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730565486384 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1\[6\] " "Pin CH1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CH1[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CH1\[6\]" } } } } { "Control_Motor.bdf" "" { Schematic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Control_Motor.bdf" { { 448 -320 -144 464 "CH1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CH1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730565486384 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1\[5\] " "Pin CH1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CH1[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CH1\[5\]" } } } } { "Control_Motor.bdf" "" { Schematic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Control_Motor.bdf" { { 448 -320 -144 464 "CH1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CH1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730565486384 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1\[4\] " "Pin CH1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CH1[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CH1\[4\]" } } } } { "Control_Motor.bdf" "" { Schematic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Control_Motor.bdf" { { 448 -320 -144 464 "CH1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CH1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730565486384 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1\[3\] " "Pin CH1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CH1[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CH1\[3\]" } } } } { "Control_Motor.bdf" "" { Schematic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Control_Motor.bdf" { { 448 -320 -144 464 "CH1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CH1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730565486384 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1\[2\] " "Pin CH1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CH1[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CH1\[2\]" } } } } { "Control_Motor.bdf" "" { Schematic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Control_Motor.bdf" { { 448 -320 -144 464 "CH1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CH1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730565486384 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1\[1\] " "Pin CH1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CH1[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CH1\[1\]" } } } } { "Control_Motor.bdf" "" { Schematic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Control_Motor.bdf" { { 448 -320 -144 464 "CH1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CH1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730565486384 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CH1\[0\] " "Pin CH1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CH1[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CH1\[0\]" } } } } { "Control_Motor.bdf" "" { Schematic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Control_Motor.bdf" { { 448 -320 -144 464 "CH1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CH1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730565486384 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1730565486384 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "TimeQuest Timing Analyzer is analyzing 21 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1730565486805 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1730565486821 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1730565486821 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1730565486821 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1730565486821 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Motor_c_ADCs.sdc " "Synopsys Design Constraints File file not found: 'Motor_c_ADCs.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1730565486821 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "inclk0 " "Node: inclk0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1730565486837 "|Control_Motor|inclk0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reset " "Node: reset was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1730565486837 "|Control_Motor|reset"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1730565486837 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1730565486837 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1730565486837 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1730565486837 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1730565486837 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1730565486837 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1730565486837 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1730565486837 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1730565486837 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1730565486837 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1730565486837 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1730565486837 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1730565486930 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL4E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL4E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1730565486930 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/db/pll_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:inst|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1730565486930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_4) " "Automatically promoted node PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1730565486930 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/db/pll_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:inst|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1730565486930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C4 of PLL_4) " "Automatically promoted node PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C4 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1730565486930 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/db/pll_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:inst|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1730565486930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1730565486930 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/" { { 0 { 0 ""} 0 490 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1730565486930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1730565486930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/" { { 0 { 0 ""} 0 2199 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1730565486930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/" { { 0 { 0 ""} 0 1009 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1730565486930 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1730565486930 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/" { { 0 { 0 ""} 0 1603 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1730565486930 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1730565487493 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1730565487493 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1730565487493 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1730565487493 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1730565487509 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1730565487509 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1730565487509 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1730565487509 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1730565488008 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1730565488008 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1730565488008 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "20 unused 2.5V 0 20 0 " "Number of I/O pins in group: 20 (unused VREF, 2.5V VCCIO, 0 input, 20 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1730565488008 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1730565488008 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1730565488008 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 11 7 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1730565488008 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 1 15 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1730565488008 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1730565488008 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 6 14 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1730565488008 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 17 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1730565488008 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 2 11 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1730565488008 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 8 16 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1730565488008 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 1 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1730565488008 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1730565488008 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1730565488008 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[1\] vel2~output " "PLL \"PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"vel2~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/db/pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/PLL.vhd" 156 0 0 } } { "Control_Motor.bdf" "" { Schematic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Control_Motor.bdf" { { 128 312 576 312 "inst" "" } } } } { "Control_Motor.bdf" "" { Schematic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Control_Motor.bdf" { { 232 704 880 248 "vel2" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1730565488071 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[1\] vel1~output " "PLL \"PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"vel1~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/db/pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL.vhd" "" { Text "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/PLL.vhd" 156 0 0 } } { "Control_Motor.bdf" "" { Schematic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Control_Motor.bdf" { { 128 312 576 312 "inst" "" } } } } { "Control_Motor.bdf" "" { Schematic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/Control_Motor.bdf" { { 208 704 880 224 "vel1" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1730565488071 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730565488118 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1730565489508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730565489993 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1730565490024 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1730565490993 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730565490993 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1730565491790 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1730565493102 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1730565493102 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730565493399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1730565493399 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1730565493399 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1730565493399 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.53 " "Total time spent on timing analysis during the Fitter is 0.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1730565493461 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1730565493540 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1730565493915 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1730565493993 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1730565494555 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730565495383 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/output_files/Motor_c_ADCs.fit.smsg " "Generated suppressed messages file C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/output_files/Motor_c_ADCs.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1730565496305 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5084 " "Peak virtual memory: 5084 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730565497086 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 02 13:38:17 2024 " "Processing ended: Sat Nov 02 13:38:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730565497086 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730565497086 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730565497086 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1730565497086 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1730565498289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730565498305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 02 13:38:18 2024 " "Processing started: Sat Nov 02 13:38:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730565498305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1730565498305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Motor_c_ADCs -c Motor_c_ADCs " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Motor_c_ADCs -c Motor_c_ADCs" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1730565498305 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1730565499633 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1730565499664 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4552 " "Peak virtual memory: 4552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730565500305 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 02 13:38:20 2024 " "Processing ended: Sat Nov 02 13:38:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730565500305 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730565500305 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730565500305 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1730565500305 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1730565501008 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1730565501664 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730565501664 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 02 13:38:21 2024 " "Processing started: Sat Nov 02 13:38:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730565501664 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1730565501664 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Motor_c_ADCs -c Motor_c_ADCs " "Command: quartus_sta Motor_c_ADCs -c Motor_c_ADCs" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1730565501664 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1730565501805 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1730565502086 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1730565502149 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1730565502149 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "TimeQuest Timing Analyzer is analyzing 21 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1730565502446 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1730565502555 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1730565502555 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1730565502555 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1730565502555 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Motor_c_ADCs.sdc " "Synopsys Design Constraints File file not found: 'Motor_c_ADCs.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1730565502571 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "inclk0 " "Node: inclk0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1730565502571 "|Control_Motor|inclk0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reset " "Node: reset was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1730565502571 "|Control_Motor|reset"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1730565502742 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1730565502742 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1730565502742 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1730565502742 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1730565502742 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1730565502742 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1730565502742 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1730565502742 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1730565502758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.203 " "Worst-case setup slack is 44.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565502789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565502789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.203         0.000 altera_reserved_tck  " "   44.203         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565502789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1730565502789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565502805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565502805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 altera_reserved_tck  " "    0.358         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565502805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1730565502805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.070 " "Worst-case recovery slack is 48.070" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565502821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565502821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.070         0.000 altera_reserved_tck  " "   48.070         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565502821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1730565502821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.276 " "Worst-case removal slack is 1.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565502821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565502821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.276         0.000 altera_reserved_tck  " "    1.276         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565502821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1730565502821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.579 " "Worst-case minimum pulse width slack is 49.579" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565502836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565502836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.579         0.000 altera_reserved_tck  " "   49.579         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565502836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1730565502836 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1730565503071 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1730565503102 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1730565503852 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "inclk0 " "Node: inclk0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1730565503992 "|Control_Motor|inclk0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reset " "Node: reset was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1730565503992 "|Control_Motor|reset"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1730565504008 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1730565504008 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1730565504008 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1730565504008 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1730565504008 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1730565504008 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1730565504008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.814 " "Worst-case setup slack is 44.814" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565504024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565504024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.814         0.000 altera_reserved_tck  " "   44.814         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565504024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1730565504024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565504039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565504039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311         0.000 altera_reserved_tck  " "    0.311         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565504039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1730565504039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.318 " "Worst-case recovery slack is 48.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565504055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565504055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.318         0.000 altera_reserved_tck  " "   48.318         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565504055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1730565504055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.165 " "Worst-case removal slack is 1.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565504055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565504055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.165         0.000 altera_reserved_tck  " "    1.165         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565504055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1730565504055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.547 " "Worst-case minimum pulse width slack is 49.547" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565504070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565504070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.547         0.000 altera_reserved_tck  " "   49.547         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565504070 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1730565504070 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1730565504211 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "inclk0 " "Node: inclk0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1730565504555 "|Control_Motor|inclk0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reset " "Node: reset was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1730565504555 "|Control_Motor|reset"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1730565504570 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1730565504570 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1730565504570 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1730565504570 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1730565504570 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1730565504570 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1730565504570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.906 " "Worst-case setup slack is 46.906" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565504570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565504570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.906         0.000 altera_reserved_tck  " "   46.906         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565504570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1730565504570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565504586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565504586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 altera_reserved_tck  " "    0.187         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565504586 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1730565504586 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.073 " "Worst-case recovery slack is 49.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565504602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565504602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.073         0.000 altera_reserved_tck  " "   49.073         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565504602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1730565504602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.689 " "Worst-case removal slack is 0.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565504617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565504617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689         0.000 altera_reserved_tck  " "    0.689         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565504617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1730565504617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.466 " "Worst-case minimum pulse width slack is 49.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565504617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565504617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.466         0.000 altera_reserved_tck  " "   49.466         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1730565504617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1730565504617 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1730565505195 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1730565505195 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730565505367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 02 13:38:25 2024 " "Processing ended: Sat Nov 02 13:38:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730565505367 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730565505367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730565505367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730565505367 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1730565506570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730565506570 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 02 13:38:26 2024 " "Processing started: Sat Nov 02 13:38:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730565506570 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1730565506570 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Motor_c_ADCs -c Motor_c_ADCs " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Motor_c_ADCs -c Motor_c_ADCs" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1730565506570 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Motor_c_ADCs.vo C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/simulation/modelsim/ simulation " "Generated file Motor_c_ADCs.vo in folder \"C:/Users/LSC/Desktop/laberinto_pruebas/Prueba_ADC_anda5_muro_linea/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1730565507524 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4519 " "Peak virtual memory: 4519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730565507789 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 02 13:38:27 2024 " "Processing ended: Sat Nov 02 13:38:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730565507789 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730565507789 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730565507789 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730565507789 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 56 s " "Quartus II Full Compilation was successful. 0 errors, 56 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730565508555 ""}
