Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date              : Sat Apr 16 17:05:46 2016
| Host              : ubuntu running 64-bit Ubuntu 14.04.1 LTS
| Command           : report_clock_utilization -file project_wrapper_clock_utilization_routed.rpt
| Design            : project_wrapper
| Device            : 7a100t-csg324
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X1Y1

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    1 |        32 |         0 |
| BUFH  |    0 |        96 |         0 |
| BUFIO |    0 |        24 |         0 |
| MMCM  |    0 |         6 |         0 |
| PLL   |    0 |         6 |         0 |
| BUFR  |    0 |        24 |         0 |
| BUFMR |    0 |        12 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+--------------------+---------------+--------------+-------+
|       |                    |               |   Num Loads  |       |
+-------+--------------------+---------------+------+-------+-------+
| Index | BUFG Cell          | Net Name      | BELs | Sites | Fixed |
+-------+--------------------+---------------+------+-------+-------+
|     1 | clk_IBUF_BUFG_inst | clk_IBUF_BUFG |   24 |     9 |    no |
+-------+--------------------+---------------+------+-------+-------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+-----------------------------------------------+---------------------------------------------------+--------------+-------+
|       |                                               |                                                   |   Num Loads  |       |
+-------+-----------------------------------------------+---------------------------------------------------+------+-------+-------+
| Index | Local Clk Src                                 | Net Name                                          | BELs | Sites | Fixed |
+-------+-----------------------------------------------+---------------------------------------------------+------+-------+-------+
|     1 | project_i/circuitp_0/U0/matrix_reg[0][7]_i_1  | project_i/circuitp_0/U0/matrix_reg[0][7]_i_1_n_0  |    6 |     2 |    no |
|     2 | project_i/circuitp_0/U0/matrix_reg[10][7]_i_1 | project_i/circuitp_0/U0/matrix_reg[10][7]_i_1_n_0 |    6 |     3 |    no |
|     3 | project_i/circuitp_0/U0/matrix_reg[11][7]_i_1 | project_i/circuitp_0/U0/matrix_reg[11][7]_i_1_n_0 |    6 |     2 |    no |
|     4 | project_i/circuitp_0/U0/matrix_reg[12][7]_i_1 | project_i/circuitp_0/U0/matrix_reg[12][7]_i_1_n_0 |    6 |     3 |    no |
|     5 | project_i/circuitp_0/U0/matrix_reg[13][7]_i_1 | project_i/circuitp_0/U0/matrix_reg[13][7]_i_1_n_0 |    6 |     2 |    no |
|     6 | project_i/circuitp_0/U0/matrix_reg[14][7]_i_1 | project_i/circuitp_0/U0/matrix_reg[14][7]_i_1_n_0 |    6 |     3 |    no |
|     7 | project_i/circuitp_0/U0/matrix_reg[15][7]_i_1 | project_i/circuitp_0/U0/matrix_reg[15][7]_i_1_n_0 |    6 |     3 |    no |
|     8 | project_i/circuitp_0/U0/matrix_reg[1][7]_i_1  | project_i/circuitp_0/U0/matrix_reg[1][7]_i_1_n_0  |    6 |     2 |    no |
|     9 | project_i/circuitp_0/U0/matrix_reg[2][7]_i_1  | project_i/circuitp_0/U0/matrix_reg[2][7]_i_1_n_0  |    6 |     2 |    no |
|    10 | project_i/circuitp_0/U0/matrix_reg[3][7]_i_1  | project_i/circuitp_0/U0/matrix_reg[3][7]_i_1_n_0  |    6 |     3 |    no |
|    11 | project_i/circuitp_0/U0/matrix_reg[4][7]_i_1  | project_i/circuitp_0/U0/matrix_reg[4][7]_i_1_n_0  |    6 |     3 |    no |
|    12 | project_i/circuitp_0/U0/matrix_reg[5][7]_i_1  | project_i/circuitp_0/U0/matrix_reg[5][7]_i_1_n_0  |    6 |     2 |    no |
|    13 | project_i/circuitp_0/U0/matrix_reg[6][7]_i_1  | project_i/circuitp_0/U0/matrix_reg[6][7]_i_1_n_0  |    6 |     2 |    no |
|    14 | project_i/circuitp_0/U0/matrix_reg[7][7]_i_1  | project_i/circuitp_0/U0/matrix_reg[7][7]_i_1_n_0  |    6 |     3 |    no |
|    15 | project_i/circuitp_0/U0/matrix_reg[8][7]_i_1  | project_i/circuitp_0/U0/matrix_reg[8][7]_i_1_n_0  |    6 |     4 |    no |
|    16 | project_i/circuitp_0/U0/matrix_reg[9][7]_i_1  | project_i/circuitp_0/U0/matrix_reg[9][7]_i_1_n_0  |    6 |     4 |    no |
|    17 | project_i/circuitp_0/U0/addr_rom_reg[3]_i_1   | project_i/circuitp_0/U0/addr_rom_reg[3]_i_1_n_0   |    8 |     2 |    no |
|    18 | project_i/circuitp_0/U0/C_S_reg[0]            | project_i/circuitp_0/U0/C_S[0]                    |   21 |    13 |    no |
+-------+-----------------------------------------------+---------------------------------------------------+------+-------+-------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 12000 |    0 |  2200 |    0 |    40 |    0 |    20 |    0 |    40 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 16000 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  143 | 15200 |    0 |  2600 |    1 |    60 |    0 |    30 |    0 |    40 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 16000 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 15200 |    0 |  2600 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y3              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 | 10800 |    0 |  2000 |    0 |    30 |    0 |    15 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites.


8. Net wise resources used in clock region X1Y1
-----------------------------------------------

+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| Source Type | BUFHCE Site  | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | Clock Net Name |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| BUFG        | BUFHCE_X1Y20 |   no  |         0 |        0 |       0 |         2 |       0 |       0 |  23 |     0 |        0 | clk_IBUF_BUFG  |
+-------------+--------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y16 [get_cells clk_IBUF_BUFG_inst]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y126 [get_ports clk]

# Clock net "clk_IBUF_BUFG" driven by instance "clk_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_clk_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_clk_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_clk_IBUF_BUFG}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "project_i/circuitp_0/U0/C_S[0]" driven by instance "project_i/circuitp_0/U0/C_S_reg[0]" located at site "SLICE_X82Y58"
#startgroup
create_pblock {CLKAG_project_i/circuitp_0/U0/C_S[0]}
add_cells_to_pblock [get_pblocks  {CLKAG_project_i/circuitp_0/U0/C_S[0]}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="project_i/circuitp_0/U0/C_S[0]"}]]]
resize_pblock [get_pblocks {CLKAG_project_i/circuitp_0/U0/C_S[0]}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "project_i/circuitp_0/U0/addr_rom_reg[3]_i_1_n_0" driven by instance "project_i/circuitp_0/U0/addr_rom_reg[3]_i_1" located at site "SLICE_X82Y58"
#startgroup
create_pblock {CLKAG_project_i/circuitp_0/U0/addr_rom_reg[3]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_project_i/circuitp_0/U0/addr_rom_reg[3]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="project_i/circuitp_0/U0/addr_rom_reg[3]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_project_i/circuitp_0/U0/addr_rom_reg[3]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "project_i/circuitp_0/U0/matrix_reg[0][7]_i_1_n_0" driven by instance "project_i/circuitp_0/U0/matrix_reg[0][7]_i_1" located at site "SLICE_X85Y57"
#startgroup
create_pblock {CLKAG_project_i/circuitp_0/U0/matrix_reg[0][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_project_i/circuitp_0/U0/matrix_reg[0][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="project_i/circuitp_0/U0/matrix_reg[0][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_project_i/circuitp_0/U0/matrix_reg[0][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "project_i/circuitp_0/U0/matrix_reg[10][7]_i_1_n_0" driven by instance "project_i/circuitp_0/U0/matrix_reg[10][7]_i_1" located at site "SLICE_X83Y57"
#startgroup
create_pblock {CLKAG_project_i/circuitp_0/U0/matrix_reg[10][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_project_i/circuitp_0/U0/matrix_reg[10][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="project_i/circuitp_0/U0/matrix_reg[10][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_project_i/circuitp_0/U0/matrix_reg[10][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "project_i/circuitp_0/U0/matrix_reg[11][7]_i_1_n_0" driven by instance "project_i/circuitp_0/U0/matrix_reg[11][7]_i_1" located at site "SLICE_X85Y57"
#startgroup
create_pblock {CLKAG_project_i/circuitp_0/U0/matrix_reg[11][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_project_i/circuitp_0/U0/matrix_reg[11][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="project_i/circuitp_0/U0/matrix_reg[11][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_project_i/circuitp_0/U0/matrix_reg[11][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "project_i/circuitp_0/U0/matrix_reg[12][7]_i_1_n_0" driven by instance "project_i/circuitp_0/U0/matrix_reg[12][7]_i_1" located at site "SLICE_X85Y57"
#startgroup
create_pblock {CLKAG_project_i/circuitp_0/U0/matrix_reg[12][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_project_i/circuitp_0/U0/matrix_reg[12][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="project_i/circuitp_0/U0/matrix_reg[12][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_project_i/circuitp_0/U0/matrix_reg[12][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "project_i/circuitp_0/U0/matrix_reg[13][7]_i_1_n_0" driven by instance "project_i/circuitp_0/U0/matrix_reg[13][7]_i_1" located at site "SLICE_X83Y57"
#startgroup
create_pblock {CLKAG_project_i/circuitp_0/U0/matrix_reg[13][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_project_i/circuitp_0/U0/matrix_reg[13][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="project_i/circuitp_0/U0/matrix_reg[13][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_project_i/circuitp_0/U0/matrix_reg[13][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "project_i/circuitp_0/U0/matrix_reg[14][7]_i_1_n_0" driven by instance "project_i/circuitp_0/U0/matrix_reg[14][7]_i_1" located at site "SLICE_X83Y57"
#startgroup
create_pblock {CLKAG_project_i/circuitp_0/U0/matrix_reg[14][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_project_i/circuitp_0/U0/matrix_reg[14][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="project_i/circuitp_0/U0/matrix_reg[14][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_project_i/circuitp_0/U0/matrix_reg[14][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "project_i/circuitp_0/U0/matrix_reg[15][7]_i_1_n_0" driven by instance "project_i/circuitp_0/U0/matrix_reg[15][7]_i_1" located at site "SLICE_X83Y57"
#startgroup
create_pblock {CLKAG_project_i/circuitp_0/U0/matrix_reg[15][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_project_i/circuitp_0/U0/matrix_reg[15][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="project_i/circuitp_0/U0/matrix_reg[15][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_project_i/circuitp_0/U0/matrix_reg[15][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "project_i/circuitp_0/U0/matrix_reg[1][7]_i_1_n_0" driven by instance "project_i/circuitp_0/U0/matrix_reg[1][7]_i_1" located at site "SLICE_X85Y57"
#startgroup
create_pblock {CLKAG_project_i/circuitp_0/U0/matrix_reg[1][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_project_i/circuitp_0/U0/matrix_reg[1][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="project_i/circuitp_0/U0/matrix_reg[1][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_project_i/circuitp_0/U0/matrix_reg[1][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "project_i/circuitp_0/U0/matrix_reg[2][7]_i_1_n_0" driven by instance "project_i/circuitp_0/U0/matrix_reg[2][7]_i_1" located at site "SLICE_X83Y57"
#startgroup
create_pblock {CLKAG_project_i/circuitp_0/U0/matrix_reg[2][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_project_i/circuitp_0/U0/matrix_reg[2][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="project_i/circuitp_0/U0/matrix_reg[2][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_project_i/circuitp_0/U0/matrix_reg[2][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "project_i/circuitp_0/U0/matrix_reg[3][7]_i_1_n_0" driven by instance "project_i/circuitp_0/U0/matrix_reg[3][7]_i_1" located at site "SLICE_X83Y57"
#startgroup
create_pblock {CLKAG_project_i/circuitp_0/U0/matrix_reg[3][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_project_i/circuitp_0/U0/matrix_reg[3][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="project_i/circuitp_0/U0/matrix_reg[3][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_project_i/circuitp_0/U0/matrix_reg[3][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "project_i/circuitp_0/U0/matrix_reg[4][7]_i_1_n_0" driven by instance "project_i/circuitp_0/U0/matrix_reg[4][7]_i_1" located at site "SLICE_X85Y57"
#startgroup
create_pblock {CLKAG_project_i/circuitp_0/U0/matrix_reg[4][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_project_i/circuitp_0/U0/matrix_reg[4][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="project_i/circuitp_0/U0/matrix_reg[4][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_project_i/circuitp_0/U0/matrix_reg[4][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "project_i/circuitp_0/U0/matrix_reg[5][7]_i_1_n_0" driven by instance "project_i/circuitp_0/U0/matrix_reg[5][7]_i_1" located at site "SLICE_X85Y57"
#startgroup
create_pblock {CLKAG_project_i/circuitp_0/U0/matrix_reg[5][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_project_i/circuitp_0/U0/matrix_reg[5][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="project_i/circuitp_0/U0/matrix_reg[5][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_project_i/circuitp_0/U0/matrix_reg[5][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "project_i/circuitp_0/U0/matrix_reg[6][7]_i_1_n_0" driven by instance "project_i/circuitp_0/U0/matrix_reg[6][7]_i_1" located at site "SLICE_X83Y57"
#startgroup
create_pblock {CLKAG_project_i/circuitp_0/U0/matrix_reg[6][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_project_i/circuitp_0/U0/matrix_reg[6][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="project_i/circuitp_0/U0/matrix_reg[6][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_project_i/circuitp_0/U0/matrix_reg[6][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "project_i/circuitp_0/U0/matrix_reg[7][7]_i_1_n_0" driven by instance "project_i/circuitp_0/U0/matrix_reg[7][7]_i_1" located at site "SLICE_X85Y57"
#startgroup
create_pblock {CLKAG_project_i/circuitp_0/U0/matrix_reg[7][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_project_i/circuitp_0/U0/matrix_reg[7][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="project_i/circuitp_0/U0/matrix_reg[7][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_project_i/circuitp_0/U0/matrix_reg[7][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "project_i/circuitp_0/U0/matrix_reg[8][7]_i_1_n_0" driven by instance "project_i/circuitp_0/U0/matrix_reg[8][7]_i_1" located at site "SLICE_X85Y57"
#startgroup
create_pblock {CLKAG_project_i/circuitp_0/U0/matrix_reg[8][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_project_i/circuitp_0/U0/matrix_reg[8][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="project_i/circuitp_0/U0/matrix_reg[8][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_project_i/circuitp_0/U0/matrix_reg[8][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "project_i/circuitp_0/U0/matrix_reg[9][7]_i_1_n_0" driven by instance "project_i/circuitp_0/U0/matrix_reg[9][7]_i_1" located at site "SLICE_X83Y57"
#startgroup
create_pblock {CLKAG_project_i/circuitp_0/U0/matrix_reg[9][7]_i_1_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_project_i/circuitp_0/U0/matrix_reg[9][7]_i_1_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="project_i/circuitp_0/U0/matrix_reg[9][7]_i_1_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_project_i/circuitp_0/U0/matrix_reg[9][7]_i_1_n_0}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup
