// Seed: 246249488
module module_0 (
    input  tri1  id_0,
    output wor   id_1,
    output logic id_2,
    input  uwire id_3,
    input  tri   id_4
);
  always id_2 <= 1;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd88,
    parameter id_9 = 32'd10
) (
    input tri0 id_0,
    input uwire id_1,
    input tri1 id_2,
    inout supply0 _id_3,
    input tri1 id_4,
    output logic id_5,
    output supply0 id_6,
    input tri id_7,
    output wand id_8,
    output tri1 _id_9,
    input wor id_10,
    output wor id_11,
    input supply1 id_12
);
  always id_5 <= 1;
  logic [id_3 : id_9] id_14;
  module_0 modCall_1 (
      id_10,
      id_11,
      id_5,
      id_4,
      id_1
  );
  assign id_14 = id_2;
  assign id_3  = id_4;
endmodule
