// Seed: 3562336532
module module_0;
  uwire id_1 = id_1;
  assign id_1 = id_1;
  assign id_1 = 1;
  tri id_2;
  always release id_1;
  assign id_2 = 1;
  tri0 id_3;
  assign id_2 = id_3 - 1;
  assign id_3 = {id_1};
  assign id_3 = 1;
  id_4(
      .id_0(1)
  );
endmodule
macromodule module_1 (
    input  wor   id_0,
    input  logic id_1,
    input  tri1  id_2,
    input  tri0  id_3,
    input  uwire id_4,
    output logic id_5,
    output tri   id_6
);
  wire id_8;
  module_0();
  wire id_9;
  wire id_10;
  always id_5 <= id_1;
endmodule
