/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] _00_;
  wire [23:0] _01_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [9:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [16:0] celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire [9:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [8:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [10:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire [11:0] celloutsig_1_18z;
  reg [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [9:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~(celloutsig_1_1z & in_data[112]);
  assign celloutsig_0_14z = ~(celloutsig_0_2z & celloutsig_0_13z);
  assign celloutsig_1_5z = ~(celloutsig_1_2z[1] | celloutsig_1_0z);
  assign celloutsig_0_8z = ~((celloutsig_0_3z | celloutsig_0_1z) & (celloutsig_0_2z | celloutsig_0_3z));
  assign celloutsig_1_6z = celloutsig_1_4z[1] ^ in_data[134];
  assign celloutsig_1_8z = ~(celloutsig_1_1z ^ celloutsig_1_5z);
  assign celloutsig_0_10z = ~(celloutsig_0_3z ^ celloutsig_0_7z);
  assign celloutsig_0_2z = ~(in_data[87] ^ celloutsig_0_0z[2]);
  assign celloutsig_1_0z = ~(in_data[152] ^ in_data[115]);
  assign celloutsig_1_11z = { celloutsig_1_9z[10:8], celloutsig_1_6z, celloutsig_1_10z } + { in_data[136:134], celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_0_11z = { celloutsig_0_4z[6:4], celloutsig_0_8z, celloutsig_0_7z } + in_data[54:50];
  assign celloutsig_0_27z = { _00_[8:5], celloutsig_0_23z, celloutsig_0_12z } + { celloutsig_0_11z, celloutsig_0_25z, celloutsig_0_9z, celloutsig_0_26z, celloutsig_0_3z };
  reg [23:0] _14_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _14_ <= 24'h000000;
    else _14_ <= { in_data[33:20], celloutsig_0_19z };
  assign { _01_[23:18], _00_[8:5], _01_[13:0] } = _14_;
  assign celloutsig_0_23z = { celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_16z } & celloutsig_0_18z[5:2];
  assign celloutsig_1_4z = in_data[165:158] / { 1'h1, in_data[146:141], celloutsig_1_1z };
  assign celloutsig_1_13z = { celloutsig_1_7z[2], celloutsig_1_11z } / { 1'h1, celloutsig_1_4z[6:5], celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_12z };
  assign celloutsig_0_17z = { celloutsig_0_4z[10:3], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_2z } / { 1'h1, celloutsig_0_4z[9:4], celloutsig_0_15z };
  assign celloutsig_0_7z = { celloutsig_0_6z[0], celloutsig_0_4z, celloutsig_0_5z } == { in_data[29:22], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_13z = { in_data[78:71], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_11z } == { in_data[90:79], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_3z = { in_data[86:79], celloutsig_0_2z } >= in_data[79:71];
  assign celloutsig_0_9z = { celloutsig_0_4z[9:0], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_8z } >= { in_data[84:67], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_5z = { in_data[93:66], celloutsig_0_0z } > in_data[50:19];
  assign celloutsig_1_16z = { celloutsig_1_4z[5:2], celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_11z } <= { in_data[182:162], celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_11z };
  assign celloutsig_0_12z = in_data[94:84] <= { celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_25z = { in_data[59:52], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_2z } && { celloutsig_0_17z[9:2], celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_21z };
  assign celloutsig_0_1z = ! in_data[18:13];
  assign celloutsig_0_21z = ! celloutsig_0_15z[3:1];
  assign celloutsig_1_1z = ! { in_data[109:101], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_4z = { in_data[47:46], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z } % { 1'h1, in_data[42:41], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, in_data[0] };
  assign celloutsig_1_18z = { celloutsig_1_4z[4], celloutsig_1_0z, celloutsig_1_7z } % { 1'h1, celloutsig_1_16z, celloutsig_1_7z[9:1], in_data[96] };
  assign celloutsig_0_15z = { celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_13z } % { 1'h1, celloutsig_0_4z[9:2], in_data[0] };
  assign celloutsig_0_18z = celloutsig_0_4z[9:4] % { 1'h1, celloutsig_0_4z[4:0] };
  assign celloutsig_1_2z = in_data[144:138] % { 1'h1, in_data[186:181] };
  assign celloutsig_0_0z = in_data[61] ? in_data[9:6] : in_data[56:53];
  assign celloutsig_1_9z = celloutsig_1_2z[5] ? { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z[6], 1'h1, celloutsig_1_2z[4:0], celloutsig_1_1z } : { celloutsig_1_7z[9:2], celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_0_19z = celloutsig_0_16z ? { in_data[73:65], celloutsig_0_2z } : celloutsig_0_15z;
  assign celloutsig_1_12z = celloutsig_1_5z & celloutsig_1_2z[6];
  assign celloutsig_0_16z = celloutsig_0_4z[5] & celloutsig_0_9z;
  assign celloutsig_0_6z = { celloutsig_0_0z[0], celloutsig_0_3z, celloutsig_0_1z } - { celloutsig_0_4z[8:7], celloutsig_0_1z };
  always_latch
    if (!clkin_data[32]) celloutsig_1_7z = 10'h000;
    else if (clkin_data[64]) celloutsig_1_7z = { in_data[143:142], celloutsig_1_4z };
  always_latch
    if (clkin_data[32]) celloutsig_1_19z = 6'h00;
    else if (clkin_data[64]) celloutsig_1_19z = { celloutsig_1_2z[5:2], celloutsig_1_8z, celloutsig_1_12z };
  assign celloutsig_1_10z = ~((celloutsig_1_6z & celloutsig_1_7z[0]) | (celloutsig_1_5z & celloutsig_1_3z));
  assign celloutsig_0_26z = ~((celloutsig_0_10z & celloutsig_0_5z) | (celloutsig_0_15z[5] & celloutsig_0_25z));
  assign _00_[4:0] = { celloutsig_0_23z, celloutsig_0_12z };
  assign _01_[17:14] = _00_[8:5];
  assign { out_data[139:128], out_data[101:96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
