# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-MMD --build -cc --trace -Wall -top top /home/lhjysyx/DigitalCircuitsExperiments/exp2_encode/encode83/csrc/encode83.cpp /home/lhjysyx/DigitalCircuitsExperiments/exp2_encode/encode83/build/auto_bind.cpp /home/lhjysyx/DigitalCircuitsExperiments/exp2_encode/encode83/vsrc/encode83.v /home/lhjysyx/DigitalCircuitsExperiments/exp2_encode/encode83/vsrc/top.v /home/lhjysyx/DigitalCircuitsExperiments/exp2_encode/encode83/vsrc/bcd7seg.v /home/lhjysyx/ysyx-workbench/nvboard/build/nvboard.a -CFLAGS -I/home/lhjysyx/ysyx-workbench/nvboard/include -CFLAGS -DTOP_NAME=_Vtop_ -LDFLAGS -lSDL2 -LDFLAGS -lSDL2_image -Mdir ./build/obj_dir --exe -o /home/lhjysyx/DigitalCircuitsExperiments/exp2_encode/encode83/build/top"
T      4767    44050  1709175003   700576763  1709175003   700576763 "./build/obj_dir/Vtop.cpp"
T      2980    44049  1709175003   700576763  1709175003   700576763 "./build/obj_dir/Vtop.h"
T      2489    44061  1709175003   700576763  1709175003   700576763 "./build/obj_dir/Vtop.mk"
T      4172    44048  1709175003   700576763  1709175003   700576763 "./build/obj_dir/Vtop__ConstPool_0.cpp"
T       738    44045  1709175003   700576763  1709175003   700576763 "./build/obj_dir/Vtop__Syms.cpp"
T      1101    44047  1709175003   700576763  1709175003   700576763 "./build/obj_dir/Vtop__Syms.h"
T      1944    44059  1709175003   700576763  1709175003   700576763 "./build/obj_dir/Vtop__Trace__0.cpp"
T      3812    44058  1709175003   700576763  1709175003   700576763 "./build/obj_dir/Vtop__Trace__0__Slow.cpp"
T      1095    44051  1709175003   700576763  1709175003   700576763 "./build/obj_dir/Vtop___024root.h"
T      1357    44056  1709175003   700576763  1709175003   700576763 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0.cpp"
T       833    44054  1709175003   700576763  1709175003   700576763 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T      5710    44057  1709175003   700576763  1709175003   700576763 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0.cpp"
T      5438    44055  1709175003   700576763  1709175003   700576763 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       614    44052  1709175003   700576763  1709175003   700576763 "./build/obj_dir/Vtop___024root__Slow.cpp"
T       958    44073  1709175003   700576763  1709175003   700576763 "./build/obj_dir/Vtop__ver.d"
T         0        0  1709175003   700576763  1709175003   700576763 "./build/obj_dir/Vtop__verFiles.dat"
T      1703    44060  1709175003   700576763  1709175003   700576763 "./build/obj_dir/Vtop_classes.mk"
S       323    43993  1709002012   416877964  1709002012   416877964 "/home/lhjysyx/DigitalCircuitsExperiments/exp2_encode/encode83/vsrc/bcd7seg.v"
S       419    43854  1696782499   725555816  1696782499   725555816 "/home/lhjysyx/DigitalCircuitsExperiments/exp2_encode/encode83/vsrc/encode83.v"
S       291    10944  1696779593   865960748  1696779593   865960748 "/home/lhjysyx/DigitalCircuitsExperiments/exp2_encode/encode83/vsrc/top.v"
S  20948224    94884  1690808229   635087474  1690808229   635087474 "/usr/local/bin/verilator_bin"
S      3275    94941  1690808229   815087405  1690808229   815087405 "/usr/local/share/verilator/include/verilated_std.sv"
