// Seed: 1415730591
module module_0 (
    output tri1 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input wand id_3,
    input supply0 id_4,
    input wand id_5,
    output wor id_6,
    input wire id_7,
    output tri id_8,
    input wire id_9,
    input wire id_10,
    output supply1 id_11
    , id_15,
    output tri id_12,
    output tri id_13
);
  wire id_16;
  wire id_17;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    output tri1 id_2,
    output wand id_3,
    input wire id_4,
    input wire id_5,
    input tri0 id_6,
    input tri1 id_7,
    input wor id_8,
    input tri0 id_9,
    output supply1 id_10,
    input tri id_11
);
  wire id_13;
  wire id_14;
  logic [7:0] id_15;
  tri0 id_16;
  wire id_17;
  module_0(
      id_3, id_11, id_6, id_5, id_1, id_5, id_10, id_1, id_2, id_7, id_9, id_2, id_10, id_2
  );
  wire id_18;
  assign id_15[1 : 1] = 1;
  assign id_16 = id_11;
endmodule
