<HTML>
  
  <header>
      <h1>Binod Kumar</h1>
  </header>
  <br>

  
  <body>
    <body style="background-color:Gray;">
    <p>
Hi, I  am working as an Assistant Professor in Electrical Engineering department at IIT  Jodhpur (IITJ). You can reach me at binod@iitj.ac.in
    </p> 
    
    <p> Office  Location:  Room No.- PHY 209 (1st Floor), Physics Building (adjacent to Electrical Engineering building), IIT  Jodhpur </p>
  
  
  <p>Broad Research Interests: Hardware Design for AI, VLSI CAD & EDA, Reconfigurable Computing (FPGA-based system design), Formal and Semi-formal Design Verification, Hardware Security and Trust</p>
     
  List of Publications: <a href="https://scholar.google.co.in/citations?user=FtNL2bwAAAAJ&hl=en">Google  Scholar</a>, <a href="https://dblp.uni-trier.de/pid/122/2136-1.html">DBLP</a>
  
 <p>   
I have received Ph.D. (alongwith Masters) in Electrical Engineering from <a href="https://en.wikipedia.org/wiki/IIT_Bombay"> 
   Indian Institute of Technology Bombay (IITB)</a>. 
   Before Joining IITJ, I spent ~2 years at Qualcomm India (SoC DfT) working in test, debug and post-silicon validation strategy development for some of the most advanced and complex chipsets of the industry. 
   I have a Bachelor of Technology degree in Electronics & Communication Engineering (ECE) from 
   <a href="https://en.wikipedia.org/wiki/National_Institute_of_Technology,_Silchar">National Institute of Technology Silchar (NITS)</a>. </p>
    
    <p> Course(s) Taught/Teaching:
      <ul>
      
        <li> July-Nov 2021: Formal Verification, Engineering Realization (Embedded Hardware Component)</li>
        <li> Jan-May 2022: Embedded Systems, Digital Systems Laboratory, VLSI Testing, High Level Synthesis (jointly with other colleagues)</li>
        <li> July-Nov 2022: Formal Verification
          <li> July-Nov 2022 (Visiting Faculty @<a href="https://en.wikipedia.org/wiki/National_Rail_and_Transportation_Institute">NRTI Vadodara</a>): Introduction to Electrical & Electronics
            Engineering, Electronic System Design: Analog Electronic Devices 
             <li> Jan-May 2023: Embedded Systems, Digital Systems Laboratory, Hardware-software Co-design </li>
               <li> July-Nov 2023: Formal Verification, Digital ASIC Design Lab</li>
        <li>  Jan-May 2024: Embedded Systems[<a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/EEL3090_Minor1_QP.pdf"> Minor 1 QP </a>,  <a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/EEL3090_Minor2_Question_Paper.pdf"> Minor 2 QP </a>], Digital Systems Laboratory, Hardware-software Co-design[<a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/EEL7210_Minor1_QP.pdf"> Minor 1 QP </a>,  <a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/EEL7210_Minor2_QP.pdf"> Minor 2 QP </a>,<a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/EEL7210_MAJOR_QP-1.pdf"> Major QP </a>] 
          Hardware Design for AI [<a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/EEL71020_Minor1.pdf"> Minor 1  </a>,  <a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/EEL71020_Minor2.pdf"> Minor 2 </a>, <a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/Major_QP_EEL71020.pdf"> Major</a>]</li>
       <li> July-Nov 2024: Formal Verification, Digital ASIC Design Lab, Processor Design, Network-On-Chip</li>
         <li>  Jan-May 2025: Embedded Systems, Digital Systems Laboratory, Hardware-software Co-design 
          Hardware Design for AI, ML in VLSI CAD </li>
    </ul>
        </p> 
      <p> Other information: <a href="https://www.linkedin.com/in/binod-kumar-5039bb60/?originalSubdomain=in"> LinkedIn </a> </p>
      <p> Updates:
        <ul>
          <li> May 25: Our work is accepted at <a href="https://www.ieee-isvlsi.org/ISVLSI_2025_Website/index.html"> ISVLSI-2025 </a>: Resource-Efficient LSTM Architecture for Keyword Spotting with CORDIC-Activation Approximation</li>
          <li> Apr 25: Ayush (MTech graduate) starts his job at <a href="https://www.sandlogic.com/"> Sandlogic </a> to work on AI accelerator architectures.</li>
          <li> Jan 25: Our work is accepted in Embedded System Letters: <a href="https://ieeexplore.ieee.org/document/10854579"> Lightweight Surveillance Image Classification Through Hardware-Software Co-Design </a> </li>
          <li> Dec 24: Paper accepted at IEEE TIM: <a href="https://ieeexplore.ieee.org/document/10938683"> On-Chip Implementation of Neural Network Based Classifier Models For E-nose With Chemometric Analysis </a> [Collaborative work with IIITA] </li>
          <li> Nov 24: Elevated to Senior Member, IEEE </li>
          <li> Oct 24: Papers accepted at <a href="https://ec.nirmauni.ac.in/ats-2024/"> Asian Test Symposium-2024</a>: MEMFD: A Multi-EDT Multi-Fault Scan Chain Diagnosis Methodology with Deep Learning, LLM-aided Front-End Design Framework For Early Development of Verified RTLs </li>
          <li> Oct 24: Paper accepted at <a href="https://vlsid.org/"> VLSID-2025</a>: Multi-Object Detection through Meta-Training in Resource-Constrained UAV-based Surveillance Applications </li>
          <li> Sept 24: Two papers accepted at <a href="https://www.ieee-ises.org/IEEE-iSES_2024_Website/index.html?1#"> IEEE-iSES'24 </a>: Harnessing Knowledge-Distillation for Lightweight AI-Implementation on Resource-Constrained Device, A Reconfigurable Floating-Point Compliant Hardware Architecture for Neural Network Implementation</li>
          <li> Sept 24: Received <a href="https://www.linkedin.com/posts/iitjodhpur_distinguishedteacheraward-iitjodhpur-electricalengineering-activity-7237461628806381568-Mb12/?utm_source=share&utm_medium=member_desktop"> Distinguished Teacher Award </a> from IIT Jodhpur </li>
          <li> May 24: Two papers accepted at <a href="https://isocc.org/"> ISOCC'24 </a>:  Resource-efficient DL Model Inference with Weight Clustering and Zero-skipping, Lightweight DL-based Drone Image Classification for Surveillance Applications
          <li> Apr 24: Received <a href="https://www.linkedin.com/posts/qualcomm_announcing-the-recipients-of-the-2024-qualcomm-activity-7201949236739928066-JpDw?utm_source=share&utm_medium=member_desktop">  Qualcomm Faculty Award </a> </li>
          <li> Jan 24: <a href="https://patents.google.com/patent/US20230205669A1/en"> Patent granted (design bug localization) </a> </li>
          <li> Aug 23: Paper accepted at ATS-2023: A Case Study on Formally Verifying an Open-source Deep Learning Accelerator Design [Work done with Anshul Jain (Intel)]</li>
          <li> July 23: Delivered an expert talk in Karyashala workshop on AI/ML Algorithms and Applications in VLSI Design and 
            Technology at DAIICT, Gandhinagar. </li>
          <li> MTech student Sourav placed in IBM hardware EDA R&D. </li> 
         <!-- <li> June 23:  Temporary Job <a href="https://oa.iitj.ac.in/Rnd_Advertisement/IITJ_RD(Advt.)_2023-24_15.pdf"> opening </a> </li>
          <li> Mar. 23: BTech. students (Chirag and Aryan) begin 3-month long virtual internship at IBM for hardware debug enhancement </li>
          <li> Nov. 22: Temporary Job <a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/IITJ_RD(Advt.)_2022-23_53.pdf">Opening</a> for SERB-funded project </li> 
          <li> Oct. 22: Paper titled "Network-on-Chip Trust Validation using Security Assertion" accepted at Springer 
            Journal of Hardware and Systems Security (HASS). Collaborative work with Prof. Mishra (Univ. of Florida).</li>
          <li> September 2022: SERB-funded project on "Specification-guided Design of Intelligent, Secure and Dependable Hardware Architectures for Edge Computing Applications" approved. </li>
          <li> September 2022: Paper "Blood Pressure Estimation from ECG Data Using XGBoost and ANN for Wearable Devices" accepted at <a href="https://2022.ieee-icecs.org/">ICECS 2022</a> Congratulations to Sourav (MTech. student). </li>
          <li> August 2022: Temporary Job <a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/IITJ_RD(Advt.)_2022-23_36.pdf"> opening </a>(extendable upto 20 months) in funded project.</li>
          <li> August 2022: ATS-2022 paper accepted (Deep Learning-assisted Scan Chain Diagnosis with Different Fault Models during Manufacturing Test).
            Congratulations to Sourav (MTech. student) and Utsav Jana (Intel). </li>  
        <li> May 2022: Funded research project on "Development of Hardware Trojan Testing Methodology" approved. Funding agency: SAG (DRDO) </li>
          <li> April 2022: Talk given at IIT Tirupati on <a href="https://github.com/binodkumar23/binodkumar23.github.io/blob/main/Talk_HD_AI_IITT.pdf"> "Hardware Design for AI"</a>
          <li> March 2022: IEEE TCAD paper (Aries: A Semi-formal Technique for Fine-grained Bug Localization in Hardware Designs) accepted </li>
          <li> Jan 2022: Invited paper (Hardware Accelerator Design for Healthcare
            Applications: Review and Perspectives) accepted at ISCAS-2022 </li> -->
      </ul>
      </p>
      <p> Sponsored Projects:
        <ul> 
          <li> DRDO: Development of Hardware Trojan Testing Methodology </li>
          <li> SERB, DST: Specification-guided Design of Intelligent, Secure and Dependable Hardware Architectures for Edge Computing Applications </li>
          <li> IITJ: Fully Verifiable Hardware Architecture Design and Development for Efficient and Reconfigurable Edge AI </li>
        </ul> </p>
    <p>  Projects (Design Credits or Course) done by undergrduate students under my supervision are maintained at <a href="https://github.com/binodkumar23/IITJ_IDDEDA"> here </a>
      </p>
Recent Acheivements:
    <ul>
    <li> Honorable mention (4th prize out of 100+ teams worldwide) in ICCAD-2018 design contest challenge </li>
    <li> “Excellence in Research Award” nomination for Ph.D. thesis work </li>
    <li> “Excellence in Teaching Assistantship” award for undergraduate course Microprocessors at IIT Bombay </li>
</ul>
    
    Miscellaneous Activities:
    <ul>
      <li> Technical Program Committee (TPC) member in Asian Test Symposium (ATS) -2020, 2021, 2022, 2023, 2024 </li>
      <li> TPC member in Design Automation Conference (DAC) -2022, 2023 </li>
    </ul>
        

