// Seed: 2703171987
module module_0 (
    output supply1 id_0,
    output wor id_1,
    input tri id_2,
    output supply1 id_3,
    output supply0 id_4,
    input wor id_5
);
  wire id_7, id_8, id_9;
  assign id_8 = id_8;
  tri id_10;
  assign id_10 = 1 - 1;
  uwire id_11 = 1, id_12;
endmodule
module module_1 (
    output wire id_0,
    output tri0 id_1,
    output supply0 id_2,
    output tri1 id_3
);
  assign id_3 = id_5;
  wand id_6 = 1'h0;
  always id_5 = 1;
  assign id_1 = 1'b0 & 1'b0;
  module_0(
      id_2, id_0, id_5, id_1, id_0, id_5
  );
  always #1 id_3 = id_5;
  wire id_7;
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11, id_12, id_13;
endmodule
