<stg><name>pad</name>


<trans_list>

<trans id="263" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="3" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="10" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="17" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="24" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="31" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="38" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="45" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %ctx_addr = getelementptr i64 %ctx, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="ctx_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="4">
<![CDATA[
:4 %ctx_load = load i4 %ctx_addr

]]></Node>
<StgValue><ssdm name="ctx_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2 %p_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="4">
<![CDATA[
:4 %ctx_load = load i4 %ctx_addr

]]></Node>
<StgValue><ssdm name="ctx_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
:5 %trunc_ln110 = trunc i64 %ctx_load

]]></Node>
<StgValue><ssdm name="trunc_ln110"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="64">
<![CDATA[
:6 %trunc_ln110_1 = trunc i64 %ctx_load

]]></Node>
<StgValue><ssdm name="trunc_ln110_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="8">
<![CDATA[
:7 %zext_ln110 = zext i8 %p_read_1

]]></Node>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="64">
<![CDATA[
:8 %trunc_ln110_2 = trunc i64 %ctx_load

]]></Node>
<StgValue><ssdm name="trunc_ln110_2"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="3">
<![CDATA[
:9 %zext_ln110_1 = zext i3 %trunc_ln110_2

]]></Node>
<StgValue><ssdm name="zext_ln110_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10 %shl_ln110 = shl i8 1, i8 %zext_ln110_1

]]></Node>
<StgValue><ssdm name="shl_ln110"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:11 %shl_ln110_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln110_2, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln110_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="6">
<![CDATA[
:12 %zext_ln110_2 = zext i6 %shl_ln110_1

]]></Node>
<StgValue><ssdm name="zext_ln110_2"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13 %shl_ln110_2 = shl i64 %zext_ln110, i64 %zext_ln110_2

]]></Node>
<StgValue><ssdm name="shl_ln110_2"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14 %lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i64.i32.i32, i64 %ctx_load, i32 3, i32 6

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="4">
<![CDATA[
:15 %zext_ln110_3 = zext i4 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln110_3"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %ctx_addr_16 = getelementptr i64 %ctx, i64 0, i64 %zext_ln110_3

]]></Node>
<StgValue><ssdm name="ctx_addr_16"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
:17 %store_ln110 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr_16, i64 %shl_ln110_2, i8 %shl_ln110

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:19 %add_ln111_7 = add i7 %trunc_ln110_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln111_7"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ctx, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:1 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %ctx

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18 %add_ln111 = add i32 %trunc_ln110, i32 1

]]></Node>
<StgValue><ssdm name="add_ln111"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="32">
<![CDATA[
:20 %zext_ln111 = zext i32 %add_ln111

]]></Node>
<StgValue><ssdm name="zext_ln111"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
:21 %store_ln111 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 %zext_ln111, i8 15

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22 %icmp_ln112 = icmp_eq  i32 %add_ln111, i32 64

]]></Node>
<StgValue><ssdm name="icmp_ln112"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:23 %br_ln112 = br i1 %icmp_ln112, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="75" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:0 %call_ln113 = call void @compress, i64 %ctx

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="76" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:0 %call_ln113 = call void @compress, i64 %ctx

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %ctx_addr_17 = getelementptr i64 %ctx, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="ctx_addr_17"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2 %ctx_load_7 = load i4 %ctx_addr_17

]]></Node>
<StgValue><ssdm name="ctx_load_7"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
:5 %store_ln115 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 0, i8 15

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="80" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2 %ctx_load_7 = load i4 %ctx_addr_17

]]></Node>
<StgValue><ssdm name="ctx_load_7"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %add_ln114 = add i64 %ctx_load_7, i64 512

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
:4 %store_ln114 = store void @_ssdm_op_Write.bram.i64, i4 %ctx_addr_17, i64 %add_ln114, i8 255

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln116 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
._crit_edge:0 %empty = phi i7 0, void, i7 %add_ln111_7, void

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="7">
<![CDATA[
._crit_edge:1 %trunc_ln110_3 = trunc i7 %empty

]]></Node>
<StgValue><ssdm name="trunc_ln110_3"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="3">
<![CDATA[
._crit_edge:2 %zext_ln110_4 = zext i3 %trunc_ln110_3

]]></Node>
<StgValue><ssdm name="zext_ln110_4"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:3 %shl_ln110_3 = shl i8 1, i8 %zext_ln110_4

]]></Node>
<StgValue><ssdm name="shl_ln110_3"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge:4 %shl_ln110_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln110_3, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln110_4"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="6">
<![CDATA[
._crit_edge:5 %zext_ln110_5 = zext i6 %shl_ln110_4

]]></Node>
<StgValue><ssdm name="zext_ln110_5"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:6 %shl_ln110_5 = shl i64 %zext_ln110, i64 %zext_ln110_5

]]></Node>
<StgValue><ssdm name="shl_ln110_5"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:7 %lshr_ln110_1 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %empty, i32 3, i32 6

]]></Node>
<StgValue><ssdm name="lshr_ln110_1"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge:8 %zext_ln110_6 = zext i4 %lshr_ln110_1

]]></Node>
<StgValue><ssdm name="zext_ln110_6"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:9 %ctx_addr_18 = getelementptr i64 %ctx, i64 0, i64 %zext_ln110_6

]]></Node>
<StgValue><ssdm name="ctx_addr_18"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
._crit_edge:10 %store_ln110 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr_18, i64 %shl_ln110_5, i8 %shl_ln110_3

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="95" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge:11 %ctx_load_8 = load i4 %ctx_addr

]]></Node>
<StgValue><ssdm name="ctx_load_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="96" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge:11 %ctx_load_8 = load i4 %ctx_addr

]]></Node>
<StgValue><ssdm name="ctx_load_8"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge:12 %trunc_ln111 = trunc i64 %ctx_load_8

]]></Node>
<StgValue><ssdm name="trunc_ln111"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="64">
<![CDATA[
._crit_edge:13 %trunc_ln111_1 = trunc i64 %ctx_load_8

]]></Node>
<StgValue><ssdm name="trunc_ln111_1"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:14 %add_ln111_1 = add i32 %trunc_ln111, i32 1

]]></Node>
<StgValue><ssdm name="add_ln111_1"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge:15 %add_ln111_8 = add i7 %trunc_ln111_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln111_8"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:16 %zext_ln111_1 = zext i32 %add_ln111_1

]]></Node>
<StgValue><ssdm name="zext_ln111_1"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
._crit_edge:17 %store_ln111 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 %zext_ln111_1, i8 15

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18 %icmp_ln112_1 = icmp_eq  i32 %add_ln111_1, i32 64

]]></Node>
<StgValue><ssdm name="icmp_ln112_1"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:19 %br_ln112 = br i1 %icmp_ln112_1, void %._crit_edge1, void

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="105" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
:0 %call_ln113 = call void @compress, i64 %ctx

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="106" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
:0 %call_ln113 = call void @compress, i64 %ctx

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="107" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %ctx_addr_19 = getelementptr i64 %ctx, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="ctx_addr_19"/></StgValue>
</operation>

<operation id="108" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2 %ctx_load_9 = load i4 %ctx_addr_19

]]></Node>
<StgValue><ssdm name="ctx_load_9"/></StgValue>
</operation>

<operation id="109" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
:5 %store_ln115 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 0, i8 15

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="110" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2 %ctx_load_9 = load i4 %ctx_addr_19

]]></Node>
<StgValue><ssdm name="ctx_load_9"/></StgValue>
</operation>

<operation id="111" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %add_ln114_1 = add i64 %ctx_load_9, i64 512

]]></Node>
<StgValue><ssdm name="add_ln114_1"/></StgValue>
</operation>

<operation id="112" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
:4 %store_ln114 = store void @_ssdm_op_Write.bram.i64, i4 %ctx_addr_19, i64 %add_ln114_1, i8 255

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="113" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln116 = br void %._crit_edge1

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="114" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
._crit_edge1:0 %empty_41 = phi i7 0, void, i7 %add_ln111_8, void %._crit_edge

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="115" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="7">
<![CDATA[
._crit_edge1:1 %trunc_ln110_4 = trunc i7 %empty_41

]]></Node>
<StgValue><ssdm name="trunc_ln110_4"/></StgValue>
</operation>

<operation id="116" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="3">
<![CDATA[
._crit_edge1:2 %zext_ln110_7 = zext i3 %trunc_ln110_4

]]></Node>
<StgValue><ssdm name="zext_ln110_7"/></StgValue>
</operation>

<operation id="117" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1:3 %shl_ln110_6 = shl i8 1, i8 %zext_ln110_7

]]></Node>
<StgValue><ssdm name="shl_ln110_6"/></StgValue>
</operation>

<operation id="118" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge1:4 %shl_ln110_7 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln110_4, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln110_7"/></StgValue>
</operation>

<operation id="119" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="6">
<![CDATA[
._crit_edge1:5 %zext_ln110_8 = zext i6 %shl_ln110_7

]]></Node>
<StgValue><ssdm name="zext_ln110_8"/></StgValue>
</operation>

<operation id="120" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge1:6 %shl_ln110_8 = shl i64 %zext_ln110, i64 %zext_ln110_8

]]></Node>
<StgValue><ssdm name="shl_ln110_8"/></StgValue>
</operation>

<operation id="121" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1:7 %lshr_ln110_2 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %empty_41, i32 3, i32 6

]]></Node>
<StgValue><ssdm name="lshr_ln110_2"/></StgValue>
</operation>

<operation id="122" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge1:8 %zext_ln110_9 = zext i4 %lshr_ln110_2

]]></Node>
<StgValue><ssdm name="zext_ln110_9"/></StgValue>
</operation>

<operation id="123" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1:9 %ctx_addr_20 = getelementptr i64 %ctx, i64 0, i64 %zext_ln110_9

]]></Node>
<StgValue><ssdm name="ctx_addr_20"/></StgValue>
</operation>

<operation id="124" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
._crit_edge1:10 %store_ln110 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr_20, i64 %shl_ln110_8, i8 %shl_ln110_6

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="125" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge1:11 %ctx_load_10 = load i4 %ctx_addr

]]></Node>
<StgValue><ssdm name="ctx_load_10"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="126" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge1:11 %ctx_load_10 = load i4 %ctx_addr

]]></Node>
<StgValue><ssdm name="ctx_load_10"/></StgValue>
</operation>

<operation id="127" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge1:12 %trunc_ln111_2 = trunc i64 %ctx_load_10

]]></Node>
<StgValue><ssdm name="trunc_ln111_2"/></StgValue>
</operation>

<operation id="128" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="64">
<![CDATA[
._crit_edge1:13 %trunc_ln111_3 = trunc i64 %ctx_load_10

]]></Node>
<StgValue><ssdm name="trunc_ln111_3"/></StgValue>
</operation>

<operation id="129" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1:14 %add_ln111_2 = add i32 %trunc_ln111_2, i32 1

]]></Node>
<StgValue><ssdm name="add_ln111_2"/></StgValue>
</operation>

<operation id="130" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge1:15 %add_ln111_9 = add i7 %trunc_ln111_3, i7 1

]]></Node>
<StgValue><ssdm name="add_ln111_9"/></StgValue>
</operation>

<operation id="131" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge1:16 %zext_ln111_2 = zext i32 %add_ln111_2

]]></Node>
<StgValue><ssdm name="zext_ln111_2"/></StgValue>
</operation>

<operation id="132" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
._crit_edge1:17 %store_ln111 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 %zext_ln111_2, i8 15

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="133" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1:18 %icmp_ln112_2 = icmp_eq  i32 %add_ln111_2, i32 64

]]></Node>
<StgValue><ssdm name="icmp_ln112_2"/></StgValue>
</operation>

<operation id="134" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1:19 %br_ln112 = br i1 %icmp_ln112_2, void %._crit_edge2, void

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="135" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
:0 %call_ln113 = call void @compress, i64 %ctx

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="136" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
:0 %call_ln113 = call void @compress, i64 %ctx

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="137" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %ctx_addr_21 = getelementptr i64 %ctx, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="ctx_addr_21"/></StgValue>
</operation>

<operation id="138" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2 %ctx_load_11 = load i4 %ctx_addr_21

]]></Node>
<StgValue><ssdm name="ctx_load_11"/></StgValue>
</operation>

<operation id="139" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
:5 %store_ln115 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 0, i8 15

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="140" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2 %ctx_load_11 = load i4 %ctx_addr_21

]]></Node>
<StgValue><ssdm name="ctx_load_11"/></StgValue>
</operation>

<operation id="141" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %add_ln114_2 = add i64 %ctx_load_11, i64 512

]]></Node>
<StgValue><ssdm name="add_ln114_2"/></StgValue>
</operation>

<operation id="142" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
:4 %store_ln114 = store void @_ssdm_op_Write.bram.i64, i4 %ctx_addr_21, i64 %add_ln114_2, i8 255

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="143" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln116 = br void %._crit_edge2

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="144" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
._crit_edge2:0 %empty_42 = phi i7 0, void, i7 %add_ln111_9, void %._crit_edge1

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="145" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="7">
<![CDATA[
._crit_edge2:1 %trunc_ln110_5 = trunc i7 %empty_42

]]></Node>
<StgValue><ssdm name="trunc_ln110_5"/></StgValue>
</operation>

<operation id="146" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="3">
<![CDATA[
._crit_edge2:2 %zext_ln110_10 = zext i3 %trunc_ln110_5

]]></Node>
<StgValue><ssdm name="zext_ln110_10"/></StgValue>
</operation>

<operation id="147" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge2:3 %shl_ln110_9 = shl i8 1, i8 %zext_ln110_10

]]></Node>
<StgValue><ssdm name="shl_ln110_9"/></StgValue>
</operation>

<operation id="148" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge2:4 %shl_ln110_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln110_5, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln110_s"/></StgValue>
</operation>

<operation id="149" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="6">
<![CDATA[
._crit_edge2:5 %zext_ln110_11 = zext i6 %shl_ln110_s

]]></Node>
<StgValue><ssdm name="zext_ln110_11"/></StgValue>
</operation>

<operation id="150" st_id="22" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge2:6 %shl_ln110_10 = shl i64 %zext_ln110, i64 %zext_ln110_11

]]></Node>
<StgValue><ssdm name="shl_ln110_10"/></StgValue>
</operation>

<operation id="151" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge2:7 %lshr_ln110_3 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %empty_42, i32 3, i32 6

]]></Node>
<StgValue><ssdm name="lshr_ln110_3"/></StgValue>
</operation>

<operation id="152" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge2:8 %zext_ln110_12 = zext i4 %lshr_ln110_3

]]></Node>
<StgValue><ssdm name="zext_ln110_12"/></StgValue>
</operation>

<operation id="153" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge2:9 %ctx_addr_22 = getelementptr i64 %ctx, i64 0, i64 %zext_ln110_12

]]></Node>
<StgValue><ssdm name="ctx_addr_22"/></StgValue>
</operation>

<operation id="154" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
._crit_edge2:10 %store_ln110 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr_22, i64 %shl_ln110_10, i8 %shl_ln110_9

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="155" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge2:11 %ctx_load_12 = load i4 %ctx_addr

]]></Node>
<StgValue><ssdm name="ctx_load_12"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="156" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge2:11 %ctx_load_12 = load i4 %ctx_addr

]]></Node>
<StgValue><ssdm name="ctx_load_12"/></StgValue>
</operation>

<operation id="157" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge2:12 %trunc_ln111_4 = trunc i64 %ctx_load_12

]]></Node>
<StgValue><ssdm name="trunc_ln111_4"/></StgValue>
</operation>

<operation id="158" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="7" op_0_bw="64">
<![CDATA[
._crit_edge2:13 %trunc_ln111_5 = trunc i64 %ctx_load_12

]]></Node>
<StgValue><ssdm name="trunc_ln111_5"/></StgValue>
</operation>

<operation id="159" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2:14 %add_ln111_3 = add i32 %trunc_ln111_4, i32 1

]]></Node>
<StgValue><ssdm name="add_ln111_3"/></StgValue>
</operation>

<operation id="160" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge2:15 %add_ln111_10 = add i7 %trunc_ln111_5, i7 1

]]></Node>
<StgValue><ssdm name="add_ln111_10"/></StgValue>
</operation>

<operation id="161" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge2:16 %zext_ln111_3 = zext i32 %add_ln111_3

]]></Node>
<StgValue><ssdm name="zext_ln111_3"/></StgValue>
</operation>

<operation id="162" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
._crit_edge2:17 %store_ln111 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 %zext_ln111_3, i8 15

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="163" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2:18 %icmp_ln112_3 = icmp_eq  i32 %add_ln111_3, i32 64

]]></Node>
<StgValue><ssdm name="icmp_ln112_3"/></StgValue>
</operation>

<operation id="164" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge2:19 %br_ln112 = br i1 %icmp_ln112_3, void %._crit_edge3, void

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="165" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
:0 %call_ln113 = call void @compress, i64 %ctx

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="166" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
:0 %call_ln113 = call void @compress, i64 %ctx

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="167" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %ctx_addr_23 = getelementptr i64 %ctx, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="ctx_addr_23"/></StgValue>
</operation>

<operation id="168" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2 %ctx_load_13 = load i4 %ctx_addr_23

]]></Node>
<StgValue><ssdm name="ctx_load_13"/></StgValue>
</operation>

<operation id="169" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
:5 %store_ln115 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 0, i8 15

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="170" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2 %ctx_load_13 = load i4 %ctx_addr_23

]]></Node>
<StgValue><ssdm name="ctx_load_13"/></StgValue>
</operation>

<operation id="171" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %add_ln114_3 = add i64 %ctx_load_13, i64 512

]]></Node>
<StgValue><ssdm name="add_ln114_3"/></StgValue>
</operation>

<operation id="172" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
:4 %store_ln114 = store void @_ssdm_op_Write.bram.i64, i4 %ctx_addr_23, i64 %add_ln114_3, i8 255

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="173" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln116 = br void %._crit_edge3

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="174" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
._crit_edge3:0 %empty_43 = phi i7 0, void, i7 %add_ln111_10, void %._crit_edge2

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="175" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="3" op_0_bw="7">
<![CDATA[
._crit_edge3:1 %trunc_ln110_6 = trunc i7 %empty_43

]]></Node>
<StgValue><ssdm name="trunc_ln110_6"/></StgValue>
</operation>

<operation id="176" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="3">
<![CDATA[
._crit_edge3:2 %zext_ln110_13 = zext i3 %trunc_ln110_6

]]></Node>
<StgValue><ssdm name="zext_ln110_13"/></StgValue>
</operation>

<operation id="177" st_id="29" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge3:3 %shl_ln110_11 = shl i8 1, i8 %zext_ln110_13

]]></Node>
<StgValue><ssdm name="shl_ln110_11"/></StgValue>
</operation>

<operation id="178" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge3:4 %shl_ln110_12 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln110_6, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln110_12"/></StgValue>
</operation>

<operation id="179" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="6">
<![CDATA[
._crit_edge3:5 %zext_ln110_14 = zext i6 %shl_ln110_12

]]></Node>
<StgValue><ssdm name="zext_ln110_14"/></StgValue>
</operation>

<operation id="180" st_id="29" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge3:6 %shl_ln110_13 = shl i64 %zext_ln110, i64 %zext_ln110_14

]]></Node>
<StgValue><ssdm name="shl_ln110_13"/></StgValue>
</operation>

<operation id="181" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge3:7 %lshr_ln110_4 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %empty_43, i32 3, i32 6

]]></Node>
<StgValue><ssdm name="lshr_ln110_4"/></StgValue>
</operation>

<operation id="182" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge3:8 %zext_ln110_15 = zext i4 %lshr_ln110_4

]]></Node>
<StgValue><ssdm name="zext_ln110_15"/></StgValue>
</operation>

<operation id="183" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge3:9 %ctx_addr_24 = getelementptr i64 %ctx, i64 0, i64 %zext_ln110_15

]]></Node>
<StgValue><ssdm name="ctx_addr_24"/></StgValue>
</operation>

<operation id="184" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0">
<![CDATA[
._crit_edge3:10 %store_ln110 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr_24, i64 %shl_ln110_13, i8 %shl_ln110_11

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="185" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge3:11 %ctx_load_14 = load i4 %ctx_addr

]]></Node>
<StgValue><ssdm name="ctx_load_14"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="186" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge3:11 %ctx_load_14 = load i4 %ctx_addr

]]></Node>
<StgValue><ssdm name="ctx_load_14"/></StgValue>
</operation>

<operation id="187" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge3:12 %trunc_ln111_6 = trunc i64 %ctx_load_14

]]></Node>
<StgValue><ssdm name="trunc_ln111_6"/></StgValue>
</operation>

<operation id="188" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="7" op_0_bw="64">
<![CDATA[
._crit_edge3:13 %trunc_ln111_7 = trunc i64 %ctx_load_14

]]></Node>
<StgValue><ssdm name="trunc_ln111_7"/></StgValue>
</operation>

<operation id="189" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:14 %add_ln111_4 = add i32 %trunc_ln111_6, i32 1

]]></Node>
<StgValue><ssdm name="add_ln111_4"/></StgValue>
</operation>

<operation id="190" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge3:15 %add_ln111_11 = add i7 %trunc_ln111_7, i7 1

]]></Node>
<StgValue><ssdm name="add_ln111_11"/></StgValue>
</operation>

<operation id="191" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge3:16 %zext_ln111_4 = zext i32 %add_ln111_4

]]></Node>
<StgValue><ssdm name="zext_ln111_4"/></StgValue>
</operation>

<operation id="192" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
._crit_edge3:17 %store_ln111 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 %zext_ln111_4, i8 15

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="193" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:18 %icmp_ln112_4 = icmp_eq  i32 %add_ln111_4, i32 64

]]></Node>
<StgValue><ssdm name="icmp_ln112_4"/></StgValue>
</operation>

<operation id="194" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge3:19 %br_ln112 = br i1 %icmp_ln112_4, void %._crit_edge4, void

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="195" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0">
<![CDATA[
:0 %call_ln113 = call void @compress, i64 %ctx

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="196" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0">
<![CDATA[
:0 %call_ln113 = call void @compress, i64 %ctx

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="197" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %ctx_addr_25 = getelementptr i64 %ctx, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="ctx_addr_25"/></StgValue>
</operation>

<operation id="198" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2 %ctx_load_15 = load i4 %ctx_addr_25

]]></Node>
<StgValue><ssdm name="ctx_load_15"/></StgValue>
</operation>

<operation id="199" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
:5 %store_ln115 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 0, i8 15

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="200" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2 %ctx_load_15 = load i4 %ctx_addr_25

]]></Node>
<StgValue><ssdm name="ctx_load_15"/></StgValue>
</operation>

<operation id="201" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %add_ln114_4 = add i64 %ctx_load_15, i64 512

]]></Node>
<StgValue><ssdm name="add_ln114_4"/></StgValue>
</operation>

<operation id="202" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
:4 %store_ln114 = store void @_ssdm_op_Write.bram.i64, i4 %ctx_addr_25, i64 %add_ln114_4, i8 255

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="203" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln116 = br void %._crit_edge4

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="204" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
._crit_edge4:0 %empty_44 = phi i7 0, void, i7 %add_ln111_11, void %._crit_edge3

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="205" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="7">
<![CDATA[
._crit_edge4:1 %trunc_ln110_7 = trunc i7 %empty_44

]]></Node>
<StgValue><ssdm name="trunc_ln110_7"/></StgValue>
</operation>

<operation id="206" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="3">
<![CDATA[
._crit_edge4:2 %zext_ln110_16 = zext i3 %trunc_ln110_7

]]></Node>
<StgValue><ssdm name="zext_ln110_16"/></StgValue>
</operation>

<operation id="207" st_id="36" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge4:3 %shl_ln110_14 = shl i8 1, i8 %zext_ln110_16

]]></Node>
<StgValue><ssdm name="shl_ln110_14"/></StgValue>
</operation>

<operation id="208" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge4:4 %shl_ln110_15 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln110_7, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln110_15"/></StgValue>
</operation>

<operation id="209" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="6">
<![CDATA[
._crit_edge4:5 %zext_ln110_17 = zext i6 %shl_ln110_15

]]></Node>
<StgValue><ssdm name="zext_ln110_17"/></StgValue>
</operation>

<operation id="210" st_id="36" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge4:6 %shl_ln110_16 = shl i64 %zext_ln110, i64 %zext_ln110_17

]]></Node>
<StgValue><ssdm name="shl_ln110_16"/></StgValue>
</operation>

<operation id="211" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge4:7 %lshr_ln110_5 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %empty_44, i32 3, i32 6

]]></Node>
<StgValue><ssdm name="lshr_ln110_5"/></StgValue>
</operation>

<operation id="212" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge4:8 %zext_ln110_18 = zext i4 %lshr_ln110_5

]]></Node>
<StgValue><ssdm name="zext_ln110_18"/></StgValue>
</operation>

<operation id="213" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge4:9 %ctx_addr_26 = getelementptr i64 %ctx, i64 0, i64 %zext_ln110_18

]]></Node>
<StgValue><ssdm name="ctx_addr_26"/></StgValue>
</operation>

<operation id="214" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0">
<![CDATA[
._crit_edge4:10 %store_ln110 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr_26, i64 %shl_ln110_16, i8 %shl_ln110_14

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="215" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge4:11 %ctx_load_16 = load i4 %ctx_addr

]]></Node>
<StgValue><ssdm name="ctx_load_16"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="216" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge4:11 %ctx_load_16 = load i4 %ctx_addr

]]></Node>
<StgValue><ssdm name="ctx_load_16"/></StgValue>
</operation>

<operation id="217" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge4:12 %trunc_ln111_8 = trunc i64 %ctx_load_16

]]></Node>
<StgValue><ssdm name="trunc_ln111_8"/></StgValue>
</operation>

<operation id="218" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="7" op_0_bw="64">
<![CDATA[
._crit_edge4:13 %trunc_ln111_9 = trunc i64 %ctx_load_16

]]></Node>
<StgValue><ssdm name="trunc_ln111_9"/></StgValue>
</operation>

<operation id="219" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:14 %add_ln111_5 = add i32 %trunc_ln111_8, i32 1

]]></Node>
<StgValue><ssdm name="add_ln111_5"/></StgValue>
</operation>

<operation id="220" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge4:15 %add_ln111_12 = add i7 %trunc_ln111_9, i7 1

]]></Node>
<StgValue><ssdm name="add_ln111_12"/></StgValue>
</operation>

<operation id="221" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge4:16 %zext_ln111_5 = zext i32 %add_ln111_5

]]></Node>
<StgValue><ssdm name="zext_ln111_5"/></StgValue>
</operation>

<operation id="222" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
._crit_edge4:17 %store_ln111 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 %zext_ln111_5, i8 15

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="223" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:18 %icmp_ln112_5 = icmp_eq  i32 %add_ln111_5, i32 64

]]></Node>
<StgValue><ssdm name="icmp_ln112_5"/></StgValue>
</operation>

<operation id="224" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4:19 %br_ln112 = br i1 %icmp_ln112_5, void %._crit_edge5, void

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="225" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0">
<![CDATA[
:0 %call_ln113 = call void @compress, i64 %ctx

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="226" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0">
<![CDATA[
:0 %call_ln113 = call void @compress, i64 %ctx

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="227" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %ctx_addr_27 = getelementptr i64 %ctx, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="ctx_addr_27"/></StgValue>
</operation>

<operation id="228" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2 %ctx_load_17 = load i4 %ctx_addr_27

]]></Node>
<StgValue><ssdm name="ctx_load_17"/></StgValue>
</operation>

<operation id="229" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
:5 %store_ln115 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 0, i8 15

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="230" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2 %ctx_load_17 = load i4 %ctx_addr_27

]]></Node>
<StgValue><ssdm name="ctx_load_17"/></StgValue>
</operation>

<operation id="231" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %add_ln114_5 = add i64 %ctx_load_17, i64 512

]]></Node>
<StgValue><ssdm name="add_ln114_5"/></StgValue>
</operation>

<operation id="232" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
:4 %store_ln114 = store void @_ssdm_op_Write.bram.i64, i4 %ctx_addr_27, i64 %add_ln114_5, i8 255

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="233" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln116 = br void %._crit_edge5

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="234" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
._crit_edge5:0 %empty_45 = phi i7 0, void, i7 %add_ln111_12, void %._crit_edge4

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="235" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="3" op_0_bw="7">
<![CDATA[
._crit_edge5:1 %trunc_ln110_8 = trunc i7 %empty_45

]]></Node>
<StgValue><ssdm name="trunc_ln110_8"/></StgValue>
</operation>

<operation id="236" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="3">
<![CDATA[
._crit_edge5:2 %zext_ln110_19 = zext i3 %trunc_ln110_8

]]></Node>
<StgValue><ssdm name="zext_ln110_19"/></StgValue>
</operation>

<operation id="237" st_id="43" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge5:3 %shl_ln110_17 = shl i8 1, i8 %zext_ln110_19

]]></Node>
<StgValue><ssdm name="shl_ln110_17"/></StgValue>
</operation>

<operation id="238" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge5:4 %shl_ln110_18 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln110_8, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln110_18"/></StgValue>
</operation>

<operation id="239" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="6">
<![CDATA[
._crit_edge5:5 %zext_ln110_20 = zext i6 %shl_ln110_18

]]></Node>
<StgValue><ssdm name="zext_ln110_20"/></StgValue>
</operation>

<operation id="240" st_id="43" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge5:6 %shl_ln110_19 = shl i64 %zext_ln110, i64 %zext_ln110_20

]]></Node>
<StgValue><ssdm name="shl_ln110_19"/></StgValue>
</operation>

<operation id="241" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge5:7 %lshr_ln110_6 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %empty_45, i32 3, i32 6

]]></Node>
<StgValue><ssdm name="lshr_ln110_6"/></StgValue>
</operation>

<operation id="242" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge5:8 %zext_ln110_21 = zext i4 %lshr_ln110_6

]]></Node>
<StgValue><ssdm name="zext_ln110_21"/></StgValue>
</operation>

<operation id="243" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge5:9 %ctx_addr_28 = getelementptr i64 %ctx, i64 0, i64 %zext_ln110_21

]]></Node>
<StgValue><ssdm name="ctx_addr_28"/></StgValue>
</operation>

<operation id="244" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0">
<![CDATA[
._crit_edge5:10 %store_ln110 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr_28, i64 %shl_ln110_19, i8 %shl_ln110_17

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="245" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge5:11 %ctx_load_18 = load i4 %ctx_addr

]]></Node>
<StgValue><ssdm name="ctx_load_18"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="246" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge5:11 %ctx_load_18 = load i4 %ctx_addr

]]></Node>
<StgValue><ssdm name="ctx_load_18"/></StgValue>
</operation>

<operation id="247" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge5:12 %trunc_ln111_10 = trunc i64 %ctx_load_18

]]></Node>
<StgValue><ssdm name="trunc_ln111_10"/></StgValue>
</operation>

<operation id="248" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge5:13 %add_ln111_6 = add i32 %trunc_ln111_10, i32 1

]]></Node>
<StgValue><ssdm name="add_ln111_6"/></StgValue>
</operation>

<operation id="249" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge5:14 %zext_ln111_6 = zext i32 %add_ln111_6

]]></Node>
<StgValue><ssdm name="zext_ln111_6"/></StgValue>
</operation>

<operation id="250" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
._crit_edge5:15 %store_ln111 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 %zext_ln111_6, i8 15

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="251" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge5:16 %icmp_ln112_6 = icmp_eq  i32 %add_ln111_6, i32 64

]]></Node>
<StgValue><ssdm name="icmp_ln112_6"/></StgValue>
</operation>

<operation id="252" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge5:17 %br_ln112 = br i1 %icmp_ln112_6, void %._crit_edge6, void

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="253" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0">
<![CDATA[
:0 %call_ln113 = call void @compress, i64 %ctx

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="254" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0">
<![CDATA[
:0 %call_ln113 = call void @compress, i64 %ctx

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="255" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %ctx_addr_29 = getelementptr i64 %ctx, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="ctx_addr_29"/></StgValue>
</operation>

<operation id="256" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2 %ctx_load_19 = load i4 %ctx_addr_29

]]></Node>
<StgValue><ssdm name="ctx_load_19"/></StgValue>
</operation>

<operation id="257" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
:5 %store_ln115 = store void @_ssdm_op_Write.bram.p0i64, i4 %ctx_addr, i64 0, i8 15

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="258" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2 %ctx_load_19 = load i4 %ctx_addr_29

]]></Node>
<StgValue><ssdm name="ctx_load_19"/></StgValue>
</operation>

<operation id="259" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %add_ln114_6 = add i64 %ctx_load_19, i64 512

]]></Node>
<StgValue><ssdm name="add_ln114_6"/></StgValue>
</operation>

<operation id="260" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
:4 %store_ln114 = store void @_ssdm_op_Write.bram.i64, i4 %ctx_addr_29, i64 %add_ln114_6, i8 255

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="261" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln116 = br void %._crit_edge6

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="262" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0">
<![CDATA[
._crit_edge6:0 %ret_ln118 = ret

]]></Node>
<StgValue><ssdm name="ret_ln118"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="331" name="ctx" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="ctx"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="332" name="p_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="333" from="ctx" to="ctx_addr" fromId="331" toId="50">
</dataflow>
<dataflow id="335" from="StgValue_334" to="ctx_addr" fromId="334" toId="50">
</dataflow>
<dataflow id="337" from="StgValue_336" to="ctx_addr" fromId="336" toId="50">
</dataflow>
<dataflow id="338" from="ctx_addr" to="ctx_load" fromId="50" toId="51">
</dataflow>
<dataflow id="340" from="_ssdm_op_Read.ap_auto.i8" to="p_read_1" fromId="339" toId="52">
</dataflow>
<dataflow id="341" from="p_read" to="p_read_1" fromId="332" toId="52">
</dataflow>
<dataflow id="342" from="ctx_addr" to="ctx_load" fromId="50" toId="53">
</dataflow>
<dataflow id="343" from="ctx_load" to="trunc_ln110" fromId="53" toId="54">
</dataflow>
<dataflow id="344" from="ctx_load" to="trunc_ln110_1" fromId="53" toId="55">
</dataflow>
<dataflow id="345" from="p_read_1" to="zext_ln110" fromId="52" toId="56">
</dataflow>
<dataflow id="346" from="ctx_load" to="trunc_ln110_2" fromId="53" toId="57">
</dataflow>
<dataflow id="347" from="trunc_ln110_2" to="zext_ln110_1" fromId="57" toId="58">
</dataflow>
<dataflow id="349" from="StgValue_348" to="shl_ln110" fromId="348" toId="59">
</dataflow>
<dataflow id="350" from="zext_ln110_1" to="shl_ln110" fromId="58" toId="59">
</dataflow>
<dataflow id="352" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="shl_ln110_1" fromId="351" toId="60">
</dataflow>
<dataflow id="353" from="trunc_ln110_2" to="shl_ln110_1" fromId="57" toId="60">
</dataflow>
<dataflow id="355" from="StgValue_354" to="shl_ln110_1" fromId="354" toId="60">
</dataflow>
<dataflow id="356" from="shl_ln110_1" to="zext_ln110_2" fromId="60" toId="61">
</dataflow>
<dataflow id="357" from="zext_ln110" to="shl_ln110_2" fromId="56" toId="62">
</dataflow>
<dataflow id="358" from="zext_ln110_2" to="shl_ln110_2" fromId="61" toId="62">
</dataflow>
<dataflow id="360" from="_ssdm_op_PartSelect.i4.i64.i32.i32" to="lshr_ln" fromId="359" toId="63">
</dataflow>
<dataflow id="361" from="ctx_load" to="lshr_ln" fromId="53" toId="63">
</dataflow>
<dataflow id="363" from="StgValue_362" to="lshr_ln" fromId="362" toId="63">
</dataflow>
<dataflow id="365" from="StgValue_364" to="lshr_ln" fromId="364" toId="63">
</dataflow>
<dataflow id="366" from="lshr_ln" to="zext_ln110_3" fromId="63" toId="64">
</dataflow>
<dataflow id="367" from="ctx" to="ctx_addr_16" fromId="331" toId="65">
</dataflow>
<dataflow id="368" from="StgValue_334" to="ctx_addr_16" fromId="334" toId="65">
</dataflow>
<dataflow id="369" from="zext_ln110_3" to="ctx_addr_16" fromId="64" toId="65">
</dataflow>
<dataflow id="371" from="_ssdm_op_Write.bram.p0i64" to="store_ln110" fromId="370" toId="66">
</dataflow>
<dataflow id="372" from="ctx_addr_16" to="store_ln110" fromId="65" toId="66">
</dataflow>
<dataflow id="373" from="shl_ln110_2" to="store_ln110" fromId="62" toId="66">
</dataflow>
<dataflow id="374" from="shl_ln110" to="store_ln110" fromId="59" toId="66">
</dataflow>
<dataflow id="375" from="trunc_ln110_1" to="add_ln111_7" fromId="55" toId="67">
</dataflow>
<dataflow id="377" from="StgValue_376" to="add_ln111_7" fromId="376" toId="67">
</dataflow>
<dataflow id="379" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="378" toId="68">
</dataflow>
<dataflow id="380" from="ctx" to="specinterface_ln0" fromId="331" toId="68">
</dataflow>
<dataflow id="382" from="empty" to="specinterface_ln0" fromId="381" toId="68">
</dataflow>
<dataflow id="384" from="StgValue_383" to="specinterface_ln0" fromId="383" toId="68">
</dataflow>
<dataflow id="385" from="StgValue_383" to="specinterface_ln0" fromId="383" toId="68">
</dataflow>
<dataflow id="387" from="empty_0" to="specinterface_ln0" fromId="386" toId="68">
</dataflow>
<dataflow id="389" from="StgValue_388" to="specinterface_ln0" fromId="388" toId="68">
</dataflow>
<dataflow id="390" from="StgValue_383" to="specinterface_ln0" fromId="383" toId="68">
</dataflow>
<dataflow id="391" from="empty_0" to="specinterface_ln0" fromId="386" toId="68">
</dataflow>
<dataflow id="392" from="empty_0" to="specinterface_ln0" fromId="386" toId="68">
</dataflow>
<dataflow id="393" from="empty_0" to="specinterface_ln0" fromId="386" toId="68">
</dataflow>
<dataflow id="394" from="StgValue_383" to="specinterface_ln0" fromId="383" toId="68">
</dataflow>
<dataflow id="395" from="StgValue_383" to="specinterface_ln0" fromId="383" toId="68">
</dataflow>
<dataflow id="396" from="StgValue_383" to="specinterface_ln0" fromId="383" toId="68">
</dataflow>
<dataflow id="397" from="StgValue_383" to="specinterface_ln0" fromId="383" toId="68">
</dataflow>
<dataflow id="398" from="empty_0" to="specinterface_ln0" fromId="386" toId="68">
</dataflow>
<dataflow id="399" from="empty_0" to="specinterface_ln0" fromId="386" toId="68">
</dataflow>
<dataflow id="401" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln0" fromId="400" toId="69">
</dataflow>
<dataflow id="402" from="ctx" to="specbramwithbyteenable_ln0" fromId="331" toId="69">
</dataflow>
<dataflow id="403" from="trunc_ln110" to="add_ln111" fromId="54" toId="70">
</dataflow>
<dataflow id="405" from="StgValue_404" to="add_ln111" fromId="404" toId="70">
</dataflow>
<dataflow id="406" from="add_ln111" to="zext_ln111" fromId="70" toId="71">
</dataflow>
<dataflow id="407" from="_ssdm_op_Write.bram.p0i64" to="store_ln111" fromId="370" toId="72">
</dataflow>
<dataflow id="408" from="ctx_addr" to="store_ln111" fromId="50" toId="72">
</dataflow>
<dataflow id="409" from="zext_ln111" to="store_ln111" fromId="71" toId="72">
</dataflow>
<dataflow id="411" from="StgValue_410" to="store_ln111" fromId="410" toId="72">
</dataflow>
<dataflow id="412" from="add_ln111" to="icmp_ln112" fromId="70" toId="73">
</dataflow>
<dataflow id="414" from="StgValue_413" to="icmp_ln112" fromId="413" toId="73">
</dataflow>
<dataflow id="415" from="icmp_ln112" to="br_ln112" fromId="73" toId="74">
</dataflow>
<dataflow id="417" from="compress" to="call_ln113" fromId="416" toId="75">
</dataflow>
<dataflow id="418" from="ctx" to="call_ln113" fromId="331" toId="75">
</dataflow>
<dataflow id="419" from="compress" to="call_ln113" fromId="416" toId="76">
</dataflow>
<dataflow id="420" from="ctx" to="call_ln113" fromId="331" toId="76">
</dataflow>
<dataflow id="421" from="ctx" to="ctx_addr_17" fromId="331" toId="77">
</dataflow>
<dataflow id="422" from="StgValue_334" to="ctx_addr_17" fromId="334" toId="77">
</dataflow>
<dataflow id="424" from="StgValue_423" to="ctx_addr_17" fromId="423" toId="77">
</dataflow>
<dataflow id="425" from="ctx_addr_17" to="ctx_load_7" fromId="77" toId="78">
</dataflow>
<dataflow id="426" from="_ssdm_op_Write.bram.p0i64" to="store_ln115" fromId="370" toId="79">
</dataflow>
<dataflow id="427" from="ctx_addr" to="store_ln115" fromId="50" toId="79">
</dataflow>
<dataflow id="428" from="StgValue_334" to="store_ln115" fromId="334" toId="79">
</dataflow>
<dataflow id="429" from="StgValue_410" to="store_ln115" fromId="410" toId="79">
</dataflow>
<dataflow id="430" from="ctx_addr_17" to="ctx_load_7" fromId="77" toId="80">
</dataflow>
<dataflow id="431" from="ctx_load_7" to="add_ln114" fromId="80" toId="81">
</dataflow>
<dataflow id="433" from="StgValue_432" to="add_ln114" fromId="432" toId="81">
</dataflow>
<dataflow id="435" from="_ssdm_op_Write.bram.i64" to="store_ln114" fromId="434" toId="82">
</dataflow>
<dataflow id="436" from="ctx_addr_17" to="store_ln114" fromId="77" toId="82">
</dataflow>
<dataflow id="437" from="add_ln114" to="store_ln114" fromId="81" toId="82">
</dataflow>
<dataflow id="439" from="StgValue_438" to="store_ln114" fromId="438" toId="82">
</dataflow>
<dataflow id="441" from="StgValue_440" to="empty" fromId="440" toId="84">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="442" from="br_ln116" to="empty" fromId="83" toId="84">
</dataflow>
<dataflow id="443" from="add_ln111_7" to="empty" fromId="67" toId="84">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="444" from="br_ln112" to="empty" fromId="74" toId="84">
</dataflow>
<dataflow id="445" from="empty" to="trunc_ln110_3" fromId="84" toId="85">
</dataflow>
<dataflow id="446" from="trunc_ln110_3" to="zext_ln110_4" fromId="85" toId="86">
</dataflow>
<dataflow id="447" from="StgValue_348" to="shl_ln110_3" fromId="348" toId="87">
</dataflow>
<dataflow id="448" from="zext_ln110_4" to="shl_ln110_3" fromId="86" toId="87">
</dataflow>
<dataflow id="449" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="shl_ln110_4" fromId="351" toId="88">
</dataflow>
<dataflow id="450" from="trunc_ln110_3" to="shl_ln110_4" fromId="85" toId="88">
</dataflow>
<dataflow id="451" from="StgValue_354" to="shl_ln110_4" fromId="354" toId="88">
</dataflow>
<dataflow id="452" from="shl_ln110_4" to="zext_ln110_5" fromId="88" toId="89">
</dataflow>
<dataflow id="453" from="zext_ln110" to="shl_ln110_5" fromId="56" toId="90">
</dataflow>
<dataflow id="454" from="zext_ln110_5" to="shl_ln110_5" fromId="89" toId="90">
</dataflow>
<dataflow id="456" from="_ssdm_op_PartSelect.i4.i7.i32.i32" to="lshr_ln110_1" fromId="455" toId="91">
</dataflow>
<dataflow id="457" from="empty" to="lshr_ln110_1" fromId="84" toId="91">
</dataflow>
<dataflow id="458" from="StgValue_362" to="lshr_ln110_1" fromId="362" toId="91">
</dataflow>
<dataflow id="459" from="StgValue_364" to="lshr_ln110_1" fromId="364" toId="91">
</dataflow>
<dataflow id="460" from="lshr_ln110_1" to="zext_ln110_6" fromId="91" toId="92">
</dataflow>
<dataflow id="461" from="ctx" to="ctx_addr_18" fromId="331" toId="93">
</dataflow>
<dataflow id="462" from="StgValue_334" to="ctx_addr_18" fromId="334" toId="93">
</dataflow>
<dataflow id="463" from="zext_ln110_6" to="ctx_addr_18" fromId="92" toId="93">
</dataflow>
<dataflow id="464" from="_ssdm_op_Write.bram.p0i64" to="store_ln110" fromId="370" toId="94">
</dataflow>
<dataflow id="465" from="ctx_addr_18" to="store_ln110" fromId="93" toId="94">
</dataflow>
<dataflow id="466" from="shl_ln110_5" to="store_ln110" fromId="90" toId="94">
</dataflow>
<dataflow id="467" from="shl_ln110_3" to="store_ln110" fromId="87" toId="94">
</dataflow>
<dataflow id="468" from="ctx_addr" to="ctx_load_8" fromId="50" toId="95">
</dataflow>
<dataflow id="469" from="ctx_addr" to="ctx_load_8" fromId="50" toId="96">
</dataflow>
<dataflow id="470" from="ctx_load_8" to="trunc_ln111" fromId="96" toId="97">
</dataflow>
<dataflow id="471" from="ctx_load_8" to="trunc_ln111_1" fromId="96" toId="98">
</dataflow>
<dataflow id="472" from="trunc_ln111" to="add_ln111_1" fromId="97" toId="99">
</dataflow>
<dataflow id="473" from="StgValue_404" to="add_ln111_1" fromId="404" toId="99">
</dataflow>
<dataflow id="474" from="trunc_ln111_1" to="add_ln111_8" fromId="98" toId="100">
</dataflow>
<dataflow id="475" from="StgValue_376" to="add_ln111_8" fromId="376" toId="100">
</dataflow>
<dataflow id="476" from="add_ln111_1" to="zext_ln111_1" fromId="99" toId="101">
</dataflow>
<dataflow id="477" from="_ssdm_op_Write.bram.p0i64" to="store_ln111" fromId="370" toId="102">
</dataflow>
<dataflow id="478" from="ctx_addr" to="store_ln111" fromId="50" toId="102">
</dataflow>
<dataflow id="479" from="zext_ln111_1" to="store_ln111" fromId="101" toId="102">
</dataflow>
<dataflow id="480" from="StgValue_410" to="store_ln111" fromId="410" toId="102">
</dataflow>
<dataflow id="481" from="add_ln111_1" to="icmp_ln112_1" fromId="99" toId="103">
</dataflow>
<dataflow id="482" from="StgValue_413" to="icmp_ln112_1" fromId="413" toId="103">
</dataflow>
<dataflow id="483" from="icmp_ln112_1" to="br_ln112" fromId="103" toId="104">
</dataflow>
<dataflow id="484" from="compress" to="call_ln113" fromId="416" toId="105">
</dataflow>
<dataflow id="485" from="ctx" to="call_ln113" fromId="331" toId="105">
</dataflow>
<dataflow id="486" from="compress" to="call_ln113" fromId="416" toId="106">
</dataflow>
<dataflow id="487" from="ctx" to="call_ln113" fromId="331" toId="106">
</dataflow>
<dataflow id="488" from="ctx" to="ctx_addr_19" fromId="331" toId="107">
</dataflow>
<dataflow id="489" from="StgValue_334" to="ctx_addr_19" fromId="334" toId="107">
</dataflow>
<dataflow id="490" from="StgValue_423" to="ctx_addr_19" fromId="423" toId="107">
</dataflow>
<dataflow id="491" from="ctx_addr_19" to="ctx_load_9" fromId="107" toId="108">
</dataflow>
<dataflow id="492" from="_ssdm_op_Write.bram.p0i64" to="store_ln115" fromId="370" toId="109">
</dataflow>
<dataflow id="493" from="ctx_addr" to="store_ln115" fromId="50" toId="109">
</dataflow>
<dataflow id="494" from="StgValue_334" to="store_ln115" fromId="334" toId="109">
</dataflow>
<dataflow id="495" from="StgValue_410" to="store_ln115" fromId="410" toId="109">
</dataflow>
<dataflow id="496" from="ctx_addr_19" to="ctx_load_9" fromId="107" toId="110">
</dataflow>
<dataflow id="497" from="ctx_load_9" to="add_ln114_1" fromId="110" toId="111">
</dataflow>
<dataflow id="498" from="StgValue_432" to="add_ln114_1" fromId="432" toId="111">
</dataflow>
<dataflow id="499" from="_ssdm_op_Write.bram.i64" to="store_ln114" fromId="434" toId="112">
</dataflow>
<dataflow id="500" from="ctx_addr_19" to="store_ln114" fromId="107" toId="112">
</dataflow>
<dataflow id="501" from="add_ln114_1" to="store_ln114" fromId="111" toId="112">
</dataflow>
<dataflow id="502" from="StgValue_438" to="store_ln114" fromId="438" toId="112">
</dataflow>
<dataflow id="503" from="StgValue_440" to="empty_41" fromId="440" toId="114">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="504" from="br_ln116" to="empty_41" fromId="113" toId="114">
</dataflow>
<dataflow id="505" from="add_ln111_8" to="empty_41" fromId="100" toId="114">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="506" from="br_ln112" to="empty_41" fromId="104" toId="114">
</dataflow>
<dataflow id="507" from="empty_41" to="trunc_ln110_4" fromId="114" toId="115">
</dataflow>
<dataflow id="508" from="trunc_ln110_4" to="zext_ln110_7" fromId="115" toId="116">
</dataflow>
<dataflow id="509" from="StgValue_348" to="shl_ln110_6" fromId="348" toId="117">
</dataflow>
<dataflow id="510" from="zext_ln110_7" to="shl_ln110_6" fromId="116" toId="117">
</dataflow>
<dataflow id="511" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="shl_ln110_7" fromId="351" toId="118">
</dataflow>
<dataflow id="512" from="trunc_ln110_4" to="shl_ln110_7" fromId="115" toId="118">
</dataflow>
<dataflow id="513" from="StgValue_354" to="shl_ln110_7" fromId="354" toId="118">
</dataflow>
<dataflow id="514" from="shl_ln110_7" to="zext_ln110_8" fromId="118" toId="119">
</dataflow>
<dataflow id="515" from="zext_ln110" to="shl_ln110_8" fromId="56" toId="120">
</dataflow>
<dataflow id="516" from="zext_ln110_8" to="shl_ln110_8" fromId="119" toId="120">
</dataflow>
<dataflow id="517" from="_ssdm_op_PartSelect.i4.i7.i32.i32" to="lshr_ln110_2" fromId="455" toId="121">
</dataflow>
<dataflow id="518" from="empty_41" to="lshr_ln110_2" fromId="114" toId="121">
</dataflow>
<dataflow id="519" from="StgValue_362" to="lshr_ln110_2" fromId="362" toId="121">
</dataflow>
<dataflow id="520" from="StgValue_364" to="lshr_ln110_2" fromId="364" toId="121">
</dataflow>
<dataflow id="521" from="lshr_ln110_2" to="zext_ln110_9" fromId="121" toId="122">
</dataflow>
<dataflow id="522" from="ctx" to="ctx_addr_20" fromId="331" toId="123">
</dataflow>
<dataflow id="523" from="StgValue_334" to="ctx_addr_20" fromId="334" toId="123">
</dataflow>
<dataflow id="524" from="zext_ln110_9" to="ctx_addr_20" fromId="122" toId="123">
</dataflow>
<dataflow id="525" from="_ssdm_op_Write.bram.p0i64" to="store_ln110" fromId="370" toId="124">
</dataflow>
<dataflow id="526" from="ctx_addr_20" to="store_ln110" fromId="123" toId="124">
</dataflow>
<dataflow id="527" from="shl_ln110_8" to="store_ln110" fromId="120" toId="124">
</dataflow>
<dataflow id="528" from="shl_ln110_6" to="store_ln110" fromId="117" toId="124">
</dataflow>
<dataflow id="529" from="ctx_addr" to="ctx_load_10" fromId="50" toId="125">
</dataflow>
<dataflow id="530" from="ctx_addr" to="ctx_load_10" fromId="50" toId="126">
</dataflow>
<dataflow id="531" from="ctx_load_10" to="trunc_ln111_2" fromId="126" toId="127">
</dataflow>
<dataflow id="532" from="ctx_load_10" to="trunc_ln111_3" fromId="126" toId="128">
</dataflow>
<dataflow id="533" from="trunc_ln111_2" to="add_ln111_2" fromId="127" toId="129">
</dataflow>
<dataflow id="534" from="StgValue_404" to="add_ln111_2" fromId="404" toId="129">
</dataflow>
<dataflow id="535" from="trunc_ln111_3" to="add_ln111_9" fromId="128" toId="130">
</dataflow>
<dataflow id="536" from="StgValue_376" to="add_ln111_9" fromId="376" toId="130">
</dataflow>
<dataflow id="537" from="add_ln111_2" to="zext_ln111_2" fromId="129" toId="131">
</dataflow>
<dataflow id="538" from="_ssdm_op_Write.bram.p0i64" to="store_ln111" fromId="370" toId="132">
</dataflow>
<dataflow id="539" from="ctx_addr" to="store_ln111" fromId="50" toId="132">
</dataflow>
<dataflow id="540" from="zext_ln111_2" to="store_ln111" fromId="131" toId="132">
</dataflow>
<dataflow id="541" from="StgValue_410" to="store_ln111" fromId="410" toId="132">
</dataflow>
<dataflow id="542" from="add_ln111_2" to="icmp_ln112_2" fromId="129" toId="133">
</dataflow>
<dataflow id="543" from="StgValue_413" to="icmp_ln112_2" fromId="413" toId="133">
</dataflow>
<dataflow id="544" from="icmp_ln112_2" to="br_ln112" fromId="133" toId="134">
</dataflow>
<dataflow id="545" from="compress" to="call_ln113" fromId="416" toId="135">
</dataflow>
<dataflow id="546" from="ctx" to="call_ln113" fromId="331" toId="135">
</dataflow>
<dataflow id="547" from="compress" to="call_ln113" fromId="416" toId="136">
</dataflow>
<dataflow id="548" from="ctx" to="call_ln113" fromId="331" toId="136">
</dataflow>
<dataflow id="549" from="ctx" to="ctx_addr_21" fromId="331" toId="137">
</dataflow>
<dataflow id="550" from="StgValue_334" to="ctx_addr_21" fromId="334" toId="137">
</dataflow>
<dataflow id="551" from="StgValue_423" to="ctx_addr_21" fromId="423" toId="137">
</dataflow>
<dataflow id="552" from="ctx_addr_21" to="ctx_load_11" fromId="137" toId="138">
</dataflow>
<dataflow id="553" from="_ssdm_op_Write.bram.p0i64" to="store_ln115" fromId="370" toId="139">
</dataflow>
<dataflow id="554" from="ctx_addr" to="store_ln115" fromId="50" toId="139">
</dataflow>
<dataflow id="555" from="StgValue_334" to="store_ln115" fromId="334" toId="139">
</dataflow>
<dataflow id="556" from="StgValue_410" to="store_ln115" fromId="410" toId="139">
</dataflow>
<dataflow id="557" from="ctx_addr_21" to="ctx_load_11" fromId="137" toId="140">
</dataflow>
<dataflow id="558" from="ctx_load_11" to="add_ln114_2" fromId="140" toId="141">
</dataflow>
<dataflow id="559" from="StgValue_432" to="add_ln114_2" fromId="432" toId="141">
</dataflow>
<dataflow id="560" from="_ssdm_op_Write.bram.i64" to="store_ln114" fromId="434" toId="142">
</dataflow>
<dataflow id="561" from="ctx_addr_21" to="store_ln114" fromId="137" toId="142">
</dataflow>
<dataflow id="562" from="add_ln114_2" to="store_ln114" fromId="141" toId="142">
</dataflow>
<dataflow id="563" from="StgValue_438" to="store_ln114" fromId="438" toId="142">
</dataflow>
<dataflow id="564" from="StgValue_440" to="empty_42" fromId="440" toId="144">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="565" from="br_ln116" to="empty_42" fromId="143" toId="144">
</dataflow>
<dataflow id="566" from="add_ln111_9" to="empty_42" fromId="130" toId="144">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="567" from="br_ln112" to="empty_42" fromId="134" toId="144">
</dataflow>
<dataflow id="568" from="empty_42" to="trunc_ln110_5" fromId="144" toId="145">
</dataflow>
<dataflow id="569" from="trunc_ln110_5" to="zext_ln110_10" fromId="145" toId="146">
</dataflow>
<dataflow id="570" from="StgValue_348" to="shl_ln110_9" fromId="348" toId="147">
</dataflow>
<dataflow id="571" from="zext_ln110_10" to="shl_ln110_9" fromId="146" toId="147">
</dataflow>
<dataflow id="572" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="shl_ln110_s" fromId="351" toId="148">
</dataflow>
<dataflow id="573" from="trunc_ln110_5" to="shl_ln110_s" fromId="145" toId="148">
</dataflow>
<dataflow id="574" from="StgValue_354" to="shl_ln110_s" fromId="354" toId="148">
</dataflow>
<dataflow id="575" from="shl_ln110_s" to="zext_ln110_11" fromId="148" toId="149">
</dataflow>
<dataflow id="576" from="zext_ln110" to="shl_ln110_10" fromId="56" toId="150">
</dataflow>
<dataflow id="577" from="zext_ln110_11" to="shl_ln110_10" fromId="149" toId="150">
</dataflow>
<dataflow id="578" from="_ssdm_op_PartSelect.i4.i7.i32.i32" to="lshr_ln110_3" fromId="455" toId="151">
</dataflow>
<dataflow id="579" from="empty_42" to="lshr_ln110_3" fromId="144" toId="151">
</dataflow>
<dataflow id="580" from="StgValue_362" to="lshr_ln110_3" fromId="362" toId="151">
</dataflow>
<dataflow id="581" from="StgValue_364" to="lshr_ln110_3" fromId="364" toId="151">
</dataflow>
<dataflow id="582" from="lshr_ln110_3" to="zext_ln110_12" fromId="151" toId="152">
</dataflow>
<dataflow id="583" from="ctx" to="ctx_addr_22" fromId="331" toId="153">
</dataflow>
<dataflow id="584" from="StgValue_334" to="ctx_addr_22" fromId="334" toId="153">
</dataflow>
<dataflow id="585" from="zext_ln110_12" to="ctx_addr_22" fromId="152" toId="153">
</dataflow>
<dataflow id="586" from="_ssdm_op_Write.bram.p0i64" to="store_ln110" fromId="370" toId="154">
</dataflow>
<dataflow id="587" from="ctx_addr_22" to="store_ln110" fromId="153" toId="154">
</dataflow>
<dataflow id="588" from="shl_ln110_10" to="store_ln110" fromId="150" toId="154">
</dataflow>
<dataflow id="589" from="shl_ln110_9" to="store_ln110" fromId="147" toId="154">
</dataflow>
<dataflow id="590" from="ctx_addr" to="ctx_load_12" fromId="50" toId="155">
</dataflow>
<dataflow id="591" from="ctx_addr" to="ctx_load_12" fromId="50" toId="156">
</dataflow>
<dataflow id="592" from="ctx_load_12" to="trunc_ln111_4" fromId="156" toId="157">
</dataflow>
<dataflow id="593" from="ctx_load_12" to="trunc_ln111_5" fromId="156" toId="158">
</dataflow>
<dataflow id="594" from="trunc_ln111_4" to="add_ln111_3" fromId="157" toId="159">
</dataflow>
<dataflow id="595" from="StgValue_404" to="add_ln111_3" fromId="404" toId="159">
</dataflow>
<dataflow id="596" from="trunc_ln111_5" to="add_ln111_10" fromId="158" toId="160">
</dataflow>
<dataflow id="597" from="StgValue_376" to="add_ln111_10" fromId="376" toId="160">
</dataflow>
<dataflow id="598" from="add_ln111_3" to="zext_ln111_3" fromId="159" toId="161">
</dataflow>
<dataflow id="599" from="_ssdm_op_Write.bram.p0i64" to="store_ln111" fromId="370" toId="162">
</dataflow>
<dataflow id="600" from="ctx_addr" to="store_ln111" fromId="50" toId="162">
</dataflow>
<dataflow id="601" from="zext_ln111_3" to="store_ln111" fromId="161" toId="162">
</dataflow>
<dataflow id="602" from="StgValue_410" to="store_ln111" fromId="410" toId="162">
</dataflow>
<dataflow id="603" from="add_ln111_3" to="icmp_ln112_3" fromId="159" toId="163">
</dataflow>
<dataflow id="604" from="StgValue_413" to="icmp_ln112_3" fromId="413" toId="163">
</dataflow>
<dataflow id="605" from="icmp_ln112_3" to="br_ln112" fromId="163" toId="164">
</dataflow>
<dataflow id="606" from="compress" to="call_ln113" fromId="416" toId="165">
</dataflow>
<dataflow id="607" from="ctx" to="call_ln113" fromId="331" toId="165">
</dataflow>
<dataflow id="608" from="compress" to="call_ln113" fromId="416" toId="166">
</dataflow>
<dataflow id="609" from="ctx" to="call_ln113" fromId="331" toId="166">
</dataflow>
<dataflow id="610" from="ctx" to="ctx_addr_23" fromId="331" toId="167">
</dataflow>
<dataflow id="611" from="StgValue_334" to="ctx_addr_23" fromId="334" toId="167">
</dataflow>
<dataflow id="612" from="StgValue_423" to="ctx_addr_23" fromId="423" toId="167">
</dataflow>
<dataflow id="613" from="ctx_addr_23" to="ctx_load_13" fromId="167" toId="168">
</dataflow>
<dataflow id="614" from="_ssdm_op_Write.bram.p0i64" to="store_ln115" fromId="370" toId="169">
</dataflow>
<dataflow id="615" from="ctx_addr" to="store_ln115" fromId="50" toId="169">
</dataflow>
<dataflow id="616" from="StgValue_334" to="store_ln115" fromId="334" toId="169">
</dataflow>
<dataflow id="617" from="StgValue_410" to="store_ln115" fromId="410" toId="169">
</dataflow>
<dataflow id="618" from="ctx_addr_23" to="ctx_load_13" fromId="167" toId="170">
</dataflow>
<dataflow id="619" from="ctx_load_13" to="add_ln114_3" fromId="170" toId="171">
</dataflow>
<dataflow id="620" from="StgValue_432" to="add_ln114_3" fromId="432" toId="171">
</dataflow>
<dataflow id="621" from="_ssdm_op_Write.bram.i64" to="store_ln114" fromId="434" toId="172">
</dataflow>
<dataflow id="622" from="ctx_addr_23" to="store_ln114" fromId="167" toId="172">
</dataflow>
<dataflow id="623" from="add_ln114_3" to="store_ln114" fromId="171" toId="172">
</dataflow>
<dataflow id="624" from="StgValue_438" to="store_ln114" fromId="438" toId="172">
</dataflow>
<dataflow id="625" from="StgValue_440" to="empty_43" fromId="440" toId="174">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="626" from="br_ln116" to="empty_43" fromId="173" toId="174">
</dataflow>
<dataflow id="627" from="add_ln111_10" to="empty_43" fromId="160" toId="174">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="628" from="br_ln112" to="empty_43" fromId="164" toId="174">
</dataflow>
<dataflow id="629" from="empty_43" to="trunc_ln110_6" fromId="174" toId="175">
</dataflow>
<dataflow id="630" from="trunc_ln110_6" to="zext_ln110_13" fromId="175" toId="176">
</dataflow>
<dataflow id="631" from="StgValue_348" to="shl_ln110_11" fromId="348" toId="177">
</dataflow>
<dataflow id="632" from="zext_ln110_13" to="shl_ln110_11" fromId="176" toId="177">
</dataflow>
<dataflow id="633" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="shl_ln110_12" fromId="351" toId="178">
</dataflow>
<dataflow id="634" from="trunc_ln110_6" to="shl_ln110_12" fromId="175" toId="178">
</dataflow>
<dataflow id="635" from="StgValue_354" to="shl_ln110_12" fromId="354" toId="178">
</dataflow>
<dataflow id="636" from="shl_ln110_12" to="zext_ln110_14" fromId="178" toId="179">
</dataflow>
<dataflow id="637" from="zext_ln110" to="shl_ln110_13" fromId="56" toId="180">
</dataflow>
<dataflow id="638" from="zext_ln110_14" to="shl_ln110_13" fromId="179" toId="180">
</dataflow>
<dataflow id="639" from="_ssdm_op_PartSelect.i4.i7.i32.i32" to="lshr_ln110_4" fromId="455" toId="181">
</dataflow>
<dataflow id="640" from="empty_43" to="lshr_ln110_4" fromId="174" toId="181">
</dataflow>
<dataflow id="641" from="StgValue_362" to="lshr_ln110_4" fromId="362" toId="181">
</dataflow>
<dataflow id="642" from="StgValue_364" to="lshr_ln110_4" fromId="364" toId="181">
</dataflow>
<dataflow id="643" from="lshr_ln110_4" to="zext_ln110_15" fromId="181" toId="182">
</dataflow>
<dataflow id="644" from="ctx" to="ctx_addr_24" fromId="331" toId="183">
</dataflow>
<dataflow id="645" from="StgValue_334" to="ctx_addr_24" fromId="334" toId="183">
</dataflow>
<dataflow id="646" from="zext_ln110_15" to="ctx_addr_24" fromId="182" toId="183">
</dataflow>
<dataflow id="647" from="_ssdm_op_Write.bram.p0i64" to="store_ln110" fromId="370" toId="184">
</dataflow>
<dataflow id="648" from="ctx_addr_24" to="store_ln110" fromId="183" toId="184">
</dataflow>
<dataflow id="649" from="shl_ln110_13" to="store_ln110" fromId="180" toId="184">
</dataflow>
<dataflow id="650" from="shl_ln110_11" to="store_ln110" fromId="177" toId="184">
</dataflow>
<dataflow id="651" from="ctx_addr" to="ctx_load_14" fromId="50" toId="185">
</dataflow>
<dataflow id="652" from="ctx_addr" to="ctx_load_14" fromId="50" toId="186">
</dataflow>
<dataflow id="653" from="ctx_load_14" to="trunc_ln111_6" fromId="186" toId="187">
</dataflow>
<dataflow id="654" from="ctx_load_14" to="trunc_ln111_7" fromId="186" toId="188">
</dataflow>
<dataflow id="655" from="trunc_ln111_6" to="add_ln111_4" fromId="187" toId="189">
</dataflow>
<dataflow id="656" from="StgValue_404" to="add_ln111_4" fromId="404" toId="189">
</dataflow>
<dataflow id="657" from="trunc_ln111_7" to="add_ln111_11" fromId="188" toId="190">
</dataflow>
<dataflow id="658" from="StgValue_376" to="add_ln111_11" fromId="376" toId="190">
</dataflow>
<dataflow id="659" from="add_ln111_4" to="zext_ln111_4" fromId="189" toId="191">
</dataflow>
<dataflow id="660" from="_ssdm_op_Write.bram.p0i64" to="store_ln111" fromId="370" toId="192">
</dataflow>
<dataflow id="661" from="ctx_addr" to="store_ln111" fromId="50" toId="192">
</dataflow>
<dataflow id="662" from="zext_ln111_4" to="store_ln111" fromId="191" toId="192">
</dataflow>
<dataflow id="663" from="StgValue_410" to="store_ln111" fromId="410" toId="192">
</dataflow>
<dataflow id="664" from="add_ln111_4" to="icmp_ln112_4" fromId="189" toId="193">
</dataflow>
<dataflow id="665" from="StgValue_413" to="icmp_ln112_4" fromId="413" toId="193">
</dataflow>
<dataflow id="666" from="icmp_ln112_4" to="br_ln112" fromId="193" toId="194">
</dataflow>
<dataflow id="667" from="compress" to="call_ln113" fromId="416" toId="195">
</dataflow>
<dataflow id="668" from="ctx" to="call_ln113" fromId="331" toId="195">
</dataflow>
<dataflow id="669" from="compress" to="call_ln113" fromId="416" toId="196">
</dataflow>
<dataflow id="670" from="ctx" to="call_ln113" fromId="331" toId="196">
</dataflow>
<dataflow id="671" from="ctx" to="ctx_addr_25" fromId="331" toId="197">
</dataflow>
<dataflow id="672" from="StgValue_334" to="ctx_addr_25" fromId="334" toId="197">
</dataflow>
<dataflow id="673" from="StgValue_423" to="ctx_addr_25" fromId="423" toId="197">
</dataflow>
<dataflow id="674" from="ctx_addr_25" to="ctx_load_15" fromId="197" toId="198">
</dataflow>
<dataflow id="675" from="_ssdm_op_Write.bram.p0i64" to="store_ln115" fromId="370" toId="199">
</dataflow>
<dataflow id="676" from="ctx_addr" to="store_ln115" fromId="50" toId="199">
</dataflow>
<dataflow id="677" from="StgValue_334" to="store_ln115" fromId="334" toId="199">
</dataflow>
<dataflow id="678" from="StgValue_410" to="store_ln115" fromId="410" toId="199">
</dataflow>
<dataflow id="679" from="ctx_addr_25" to="ctx_load_15" fromId="197" toId="200">
</dataflow>
<dataflow id="680" from="ctx_load_15" to="add_ln114_4" fromId="200" toId="201">
</dataflow>
<dataflow id="681" from="StgValue_432" to="add_ln114_4" fromId="432" toId="201">
</dataflow>
<dataflow id="682" from="_ssdm_op_Write.bram.i64" to="store_ln114" fromId="434" toId="202">
</dataflow>
<dataflow id="683" from="ctx_addr_25" to="store_ln114" fromId="197" toId="202">
</dataflow>
<dataflow id="684" from="add_ln114_4" to="store_ln114" fromId="201" toId="202">
</dataflow>
<dataflow id="685" from="StgValue_438" to="store_ln114" fromId="438" toId="202">
</dataflow>
<dataflow id="686" from="StgValue_440" to="empty_44" fromId="440" toId="204">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="687" from="br_ln116" to="empty_44" fromId="203" toId="204">
</dataflow>
<dataflow id="688" from="add_ln111_11" to="empty_44" fromId="190" toId="204">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="689" from="br_ln112" to="empty_44" fromId="194" toId="204">
</dataflow>
<dataflow id="690" from="empty_44" to="trunc_ln110_7" fromId="204" toId="205">
</dataflow>
<dataflow id="691" from="trunc_ln110_7" to="zext_ln110_16" fromId="205" toId="206">
</dataflow>
<dataflow id="692" from="StgValue_348" to="shl_ln110_14" fromId="348" toId="207">
</dataflow>
<dataflow id="693" from="zext_ln110_16" to="shl_ln110_14" fromId="206" toId="207">
</dataflow>
<dataflow id="694" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="shl_ln110_15" fromId="351" toId="208">
</dataflow>
<dataflow id="695" from="trunc_ln110_7" to="shl_ln110_15" fromId="205" toId="208">
</dataflow>
<dataflow id="696" from="StgValue_354" to="shl_ln110_15" fromId="354" toId="208">
</dataflow>
<dataflow id="697" from="shl_ln110_15" to="zext_ln110_17" fromId="208" toId="209">
</dataflow>
<dataflow id="698" from="zext_ln110" to="shl_ln110_16" fromId="56" toId="210">
</dataflow>
<dataflow id="699" from="zext_ln110_17" to="shl_ln110_16" fromId="209" toId="210">
</dataflow>
<dataflow id="700" from="_ssdm_op_PartSelect.i4.i7.i32.i32" to="lshr_ln110_5" fromId="455" toId="211">
</dataflow>
<dataflow id="701" from="empty_44" to="lshr_ln110_5" fromId="204" toId="211">
</dataflow>
<dataflow id="702" from="StgValue_362" to="lshr_ln110_5" fromId="362" toId="211">
</dataflow>
<dataflow id="703" from="StgValue_364" to="lshr_ln110_5" fromId="364" toId="211">
</dataflow>
<dataflow id="704" from="lshr_ln110_5" to="zext_ln110_18" fromId="211" toId="212">
</dataflow>
<dataflow id="705" from="ctx" to="ctx_addr_26" fromId="331" toId="213">
</dataflow>
<dataflow id="706" from="StgValue_334" to="ctx_addr_26" fromId="334" toId="213">
</dataflow>
<dataflow id="707" from="zext_ln110_18" to="ctx_addr_26" fromId="212" toId="213">
</dataflow>
<dataflow id="708" from="_ssdm_op_Write.bram.p0i64" to="store_ln110" fromId="370" toId="214">
</dataflow>
<dataflow id="709" from="ctx_addr_26" to="store_ln110" fromId="213" toId="214">
</dataflow>
<dataflow id="710" from="shl_ln110_16" to="store_ln110" fromId="210" toId="214">
</dataflow>
<dataflow id="711" from="shl_ln110_14" to="store_ln110" fromId="207" toId="214">
</dataflow>
<dataflow id="712" from="ctx_addr" to="ctx_load_16" fromId="50" toId="215">
</dataflow>
<dataflow id="713" from="ctx_addr" to="ctx_load_16" fromId="50" toId="216">
</dataflow>
<dataflow id="714" from="ctx_load_16" to="trunc_ln111_8" fromId="216" toId="217">
</dataflow>
<dataflow id="715" from="ctx_load_16" to="trunc_ln111_9" fromId="216" toId="218">
</dataflow>
<dataflow id="716" from="trunc_ln111_8" to="add_ln111_5" fromId="217" toId="219">
</dataflow>
<dataflow id="717" from="StgValue_404" to="add_ln111_5" fromId="404" toId="219">
</dataflow>
<dataflow id="718" from="trunc_ln111_9" to="add_ln111_12" fromId="218" toId="220">
</dataflow>
<dataflow id="719" from="StgValue_376" to="add_ln111_12" fromId="376" toId="220">
</dataflow>
<dataflow id="720" from="add_ln111_5" to="zext_ln111_5" fromId="219" toId="221">
</dataflow>
<dataflow id="721" from="_ssdm_op_Write.bram.p0i64" to="store_ln111" fromId="370" toId="222">
</dataflow>
<dataflow id="722" from="ctx_addr" to="store_ln111" fromId="50" toId="222">
</dataflow>
<dataflow id="723" from="zext_ln111_5" to="store_ln111" fromId="221" toId="222">
</dataflow>
<dataflow id="724" from="StgValue_410" to="store_ln111" fromId="410" toId="222">
</dataflow>
<dataflow id="725" from="add_ln111_5" to="icmp_ln112_5" fromId="219" toId="223">
</dataflow>
<dataflow id="726" from="StgValue_413" to="icmp_ln112_5" fromId="413" toId="223">
</dataflow>
<dataflow id="727" from="icmp_ln112_5" to="br_ln112" fromId="223" toId="224">
</dataflow>
<dataflow id="728" from="compress" to="call_ln113" fromId="416" toId="225">
</dataflow>
<dataflow id="729" from="ctx" to="call_ln113" fromId="331" toId="225">
</dataflow>
<dataflow id="730" from="compress" to="call_ln113" fromId="416" toId="226">
</dataflow>
<dataflow id="731" from="ctx" to="call_ln113" fromId="331" toId="226">
</dataflow>
<dataflow id="732" from="ctx" to="ctx_addr_27" fromId="331" toId="227">
</dataflow>
<dataflow id="733" from="StgValue_334" to="ctx_addr_27" fromId="334" toId="227">
</dataflow>
<dataflow id="734" from="StgValue_423" to="ctx_addr_27" fromId="423" toId="227">
</dataflow>
<dataflow id="735" from="ctx_addr_27" to="ctx_load_17" fromId="227" toId="228">
</dataflow>
<dataflow id="736" from="_ssdm_op_Write.bram.p0i64" to="store_ln115" fromId="370" toId="229">
</dataflow>
<dataflow id="737" from="ctx_addr" to="store_ln115" fromId="50" toId="229">
</dataflow>
<dataflow id="738" from="StgValue_334" to="store_ln115" fromId="334" toId="229">
</dataflow>
<dataflow id="739" from="StgValue_410" to="store_ln115" fromId="410" toId="229">
</dataflow>
<dataflow id="740" from="ctx_addr_27" to="ctx_load_17" fromId="227" toId="230">
</dataflow>
<dataflow id="741" from="ctx_load_17" to="add_ln114_5" fromId="230" toId="231">
</dataflow>
<dataflow id="742" from="StgValue_432" to="add_ln114_5" fromId="432" toId="231">
</dataflow>
<dataflow id="743" from="_ssdm_op_Write.bram.i64" to="store_ln114" fromId="434" toId="232">
</dataflow>
<dataflow id="744" from="ctx_addr_27" to="store_ln114" fromId="227" toId="232">
</dataflow>
<dataflow id="745" from="add_ln114_5" to="store_ln114" fromId="231" toId="232">
</dataflow>
<dataflow id="746" from="StgValue_438" to="store_ln114" fromId="438" toId="232">
</dataflow>
<dataflow id="747" from="StgValue_440" to="empty_45" fromId="440" toId="234">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_5" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="748" from="br_ln116" to="empty_45" fromId="233" toId="234">
</dataflow>
<dataflow id="749" from="add_ln111_12" to="empty_45" fromId="220" toId="234">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112_5" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="750" from="br_ln112" to="empty_45" fromId="224" toId="234">
</dataflow>
<dataflow id="751" from="empty_45" to="trunc_ln110_8" fromId="234" toId="235">
</dataflow>
<dataflow id="752" from="trunc_ln110_8" to="zext_ln110_19" fromId="235" toId="236">
</dataflow>
<dataflow id="753" from="StgValue_348" to="shl_ln110_17" fromId="348" toId="237">
</dataflow>
<dataflow id="754" from="zext_ln110_19" to="shl_ln110_17" fromId="236" toId="237">
</dataflow>
<dataflow id="755" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="shl_ln110_18" fromId="351" toId="238">
</dataflow>
<dataflow id="756" from="trunc_ln110_8" to="shl_ln110_18" fromId="235" toId="238">
</dataflow>
<dataflow id="757" from="StgValue_354" to="shl_ln110_18" fromId="354" toId="238">
</dataflow>
<dataflow id="758" from="shl_ln110_18" to="zext_ln110_20" fromId="238" toId="239">
</dataflow>
<dataflow id="759" from="zext_ln110" to="shl_ln110_19" fromId="56" toId="240">
</dataflow>
<dataflow id="760" from="zext_ln110_20" to="shl_ln110_19" fromId="239" toId="240">
</dataflow>
<dataflow id="761" from="_ssdm_op_PartSelect.i4.i7.i32.i32" to="lshr_ln110_6" fromId="455" toId="241">
</dataflow>
<dataflow id="762" from="empty_45" to="lshr_ln110_6" fromId="234" toId="241">
</dataflow>
<dataflow id="763" from="StgValue_362" to="lshr_ln110_6" fromId="362" toId="241">
</dataflow>
<dataflow id="764" from="StgValue_364" to="lshr_ln110_6" fromId="364" toId="241">
</dataflow>
<dataflow id="765" from="lshr_ln110_6" to="zext_ln110_21" fromId="241" toId="242">
</dataflow>
<dataflow id="766" from="ctx" to="ctx_addr_28" fromId="331" toId="243">
</dataflow>
<dataflow id="767" from="StgValue_334" to="ctx_addr_28" fromId="334" toId="243">
</dataflow>
<dataflow id="768" from="zext_ln110_21" to="ctx_addr_28" fromId="242" toId="243">
</dataflow>
<dataflow id="769" from="_ssdm_op_Write.bram.p0i64" to="store_ln110" fromId="370" toId="244">
</dataflow>
<dataflow id="770" from="ctx_addr_28" to="store_ln110" fromId="243" toId="244">
</dataflow>
<dataflow id="771" from="shl_ln110_19" to="store_ln110" fromId="240" toId="244">
</dataflow>
<dataflow id="772" from="shl_ln110_17" to="store_ln110" fromId="237" toId="244">
</dataflow>
<dataflow id="773" from="ctx_addr" to="ctx_load_18" fromId="50" toId="245">
</dataflow>
<dataflow id="774" from="ctx_addr" to="ctx_load_18" fromId="50" toId="246">
</dataflow>
<dataflow id="775" from="ctx_load_18" to="trunc_ln111_10" fromId="246" toId="247">
</dataflow>
<dataflow id="776" from="trunc_ln111_10" to="add_ln111_6" fromId="247" toId="248">
</dataflow>
<dataflow id="777" from="StgValue_404" to="add_ln111_6" fromId="404" toId="248">
</dataflow>
<dataflow id="778" from="add_ln111_6" to="zext_ln111_6" fromId="248" toId="249">
</dataflow>
<dataflow id="779" from="_ssdm_op_Write.bram.p0i64" to="store_ln111" fromId="370" toId="250">
</dataflow>
<dataflow id="780" from="ctx_addr" to="store_ln111" fromId="50" toId="250">
</dataflow>
<dataflow id="781" from="zext_ln111_6" to="store_ln111" fromId="249" toId="250">
</dataflow>
<dataflow id="782" from="StgValue_410" to="store_ln111" fromId="410" toId="250">
</dataflow>
<dataflow id="783" from="add_ln111_6" to="icmp_ln112_6" fromId="248" toId="251">
</dataflow>
<dataflow id="784" from="StgValue_413" to="icmp_ln112_6" fromId="413" toId="251">
</dataflow>
<dataflow id="785" from="icmp_ln112_6" to="br_ln112" fromId="251" toId="252">
</dataflow>
<dataflow id="786" from="compress" to="call_ln113" fromId="416" toId="253">
</dataflow>
<dataflow id="787" from="ctx" to="call_ln113" fromId="331" toId="253">
</dataflow>
<dataflow id="788" from="compress" to="call_ln113" fromId="416" toId="254">
</dataflow>
<dataflow id="789" from="ctx" to="call_ln113" fromId="331" toId="254">
</dataflow>
<dataflow id="790" from="ctx" to="ctx_addr_29" fromId="331" toId="255">
</dataflow>
<dataflow id="791" from="StgValue_334" to="ctx_addr_29" fromId="334" toId="255">
</dataflow>
<dataflow id="792" from="StgValue_423" to="ctx_addr_29" fromId="423" toId="255">
</dataflow>
<dataflow id="793" from="ctx_addr_29" to="ctx_load_19" fromId="255" toId="256">
</dataflow>
<dataflow id="794" from="_ssdm_op_Write.bram.p0i64" to="store_ln115" fromId="370" toId="257">
</dataflow>
<dataflow id="795" from="ctx_addr" to="store_ln115" fromId="50" toId="257">
</dataflow>
<dataflow id="796" from="StgValue_334" to="store_ln115" fromId="334" toId="257">
</dataflow>
<dataflow id="797" from="StgValue_410" to="store_ln115" fromId="410" toId="257">
</dataflow>
<dataflow id="798" from="ctx_addr_29" to="ctx_load_19" fromId="255" toId="258">
</dataflow>
<dataflow id="799" from="ctx_load_19" to="add_ln114_6" fromId="258" toId="259">
</dataflow>
<dataflow id="800" from="StgValue_432" to="add_ln114_6" fromId="432" toId="259">
</dataflow>
<dataflow id="801" from="_ssdm_op_Write.bram.i64" to="store_ln114" fromId="434" toId="260">
</dataflow>
<dataflow id="802" from="ctx_addr_29" to="store_ln114" fromId="255" toId="260">
</dataflow>
<dataflow id="803" from="add_ln114_6" to="store_ln114" fromId="259" toId="260">
</dataflow>
<dataflow id="804" from="StgValue_438" to="store_ln114" fromId="438" toId="260">
</dataflow>
<dataflow id="805" from="icmp_ln112" to="StgValue_7" fromId="73" toId="7">
</dataflow>
<dataflow id="806" from="icmp_ln112_1" to="StgValue_14" fromId="103" toId="14">
</dataflow>
<dataflow id="807" from="icmp_ln112_2" to="StgValue_21" fromId="133" toId="21">
</dataflow>
<dataflow id="808" from="icmp_ln112_3" to="StgValue_28" fromId="163" toId="28">
</dataflow>
<dataflow id="809" from="icmp_ln112_4" to="StgValue_35" fromId="193" toId="35">
</dataflow>
<dataflow id="810" from="icmp_ln112_5" to="StgValue_42" fromId="223" toId="42">
</dataflow>
<dataflow id="811" from="icmp_ln112_6" to="StgValue_49" fromId="251" toId="49">
</dataflow>
<dataflow id="812" from="icmp_ln112" to="StgValue_3" fromId="73" toId="3">
</dataflow>
<dataflow id="813" from="icmp_ln112_1" to="StgValue_10" fromId="103" toId="10">
</dataflow>
<dataflow id="814" from="icmp_ln112_2" to="StgValue_17" fromId="133" toId="17">
</dataflow>
<dataflow id="815" from="icmp_ln112_3" to="StgValue_24" fromId="163" toId="24">
</dataflow>
<dataflow id="816" from="icmp_ln112_4" to="StgValue_31" fromId="193" toId="31">
</dataflow>
<dataflow id="817" from="icmp_ln112_5" to="StgValue_38" fromId="223" toId="38">
</dataflow>
<dataflow id="818" from="icmp_ln112_6" to="StgValue_45" fromId="251" toId="45">
</dataflow>
</dataflows>


</stg>
