// Seed: 1324540581
module module_0;
  assign id_1 = id_1;
  wire id_2;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    output uwire id_2,
    input wire id_3,
    input supply1 id_4,
    output supply1 id_5,
    input logic id_6,
    output logic id_7
);
  always @(negedge id_3) begin
    begin
      id_7 <= id_6;
      id_7 <= 1;
    end
  end
  wire id_9;
  assign id_5 = id_6 ==? 1'd0;
  tri id_10 = 1'd0 != 1'b0;
  module_0();
endmodule
