ISim log file
Running: /home/james/code/FPGA-mips/exp8-r-instruction/cpu_test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/james/code/FPGA-mips/exp8-r-instruction/cpu_test_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
This is a Full version of ISim.
WARNING: File "/home/james/code/FPGA-mips/exp8-r-instruction/CPU.v" Line 41.  For instance c/i/, width 6 of formal port addra is not equal to width 8 of actual signal inst_addr.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module cpu_test.uut.c.i.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
