// SPDX-License-Identifier: BSD-2-Clause
#[doc = "Register `IV0LR` reader"]
pub type R = crate::R<Iv0lrSpec>;
#[doc = "Register `IV0LR` writer"]
pub type W = crate::W<Iv0lrSpec>;
#[doc = "Field `IV31` reader - IV31"]
pub type Iv31R = crate::BitReader;
#[doc = "Field `IV31` writer - IV31"]
pub type Iv31W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IV30` reader - IV30"]
pub type Iv30R = crate::BitReader;
#[doc = "Field `IV30` writer - IV30"]
pub type Iv30W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IV29` reader - IV29"]
pub type Iv29R = crate::BitReader;
#[doc = "Field `IV29` writer - IV29"]
pub type Iv29W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IV28` reader - IV28"]
pub type Iv28R = crate::BitReader;
#[doc = "Field `IV28` writer - IV28"]
pub type Iv28W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IV27` reader - IV27"]
pub type Iv27R = crate::BitReader;
#[doc = "Field `IV27` writer - IV27"]
pub type Iv27W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IV26` reader - IV26"]
pub type Iv26R = crate::BitReader;
#[doc = "Field `IV26` writer - IV26"]
pub type Iv26W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IV25` reader - IV25"]
pub type Iv25R = crate::BitReader;
#[doc = "Field `IV25` writer - IV25"]
pub type Iv25W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IV24` reader - IV24"]
pub type Iv24R = crate::BitReader;
#[doc = "Field `IV24` writer - IV24"]
pub type Iv24W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IV23` reader - IV23"]
pub type Iv23R = crate::BitReader;
#[doc = "Field `IV23` writer - IV23"]
pub type Iv23W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IV22` reader - IV22"]
pub type Iv22R = crate::BitReader;
#[doc = "Field `IV22` writer - IV22"]
pub type Iv22W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IV21` reader - IV21"]
pub type Iv21R = crate::BitReader;
#[doc = "Field `IV21` writer - IV21"]
pub type Iv21W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IV20` reader - IV20"]
pub type Iv20R = crate::BitReader;
#[doc = "Field `IV20` writer - IV20"]
pub type Iv20W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IV19` reader - IV19"]
pub type Iv19R = crate::BitReader;
#[doc = "Field `IV19` writer - IV19"]
pub type Iv19W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IV18` reader - IV18"]
pub type Iv18R = crate::BitReader;
#[doc = "Field `IV18` writer - IV18"]
pub type Iv18W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IV17` reader - IV17"]
pub type Iv17R = crate::BitReader;
#[doc = "Field `IV17` writer - IV17"]
pub type Iv17W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IV16` reader - IV16"]
pub type Iv16R = crate::BitReader;
#[doc = "Field `IV16` writer - IV16"]
pub type Iv16W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IV15` reader - IV15"]
pub type Iv15R = crate::BitReader;
#[doc = "Field `IV15` writer - IV15"]
pub type Iv15W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IV14` reader - IV14"]
pub type Iv14R = crate::BitReader;
#[doc = "Field `IV14` writer - IV14"]
pub type Iv14W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IV13` reader - IV13"]
pub type Iv13R = crate::BitReader;
#[doc = "Field `IV13` writer - IV13"]
pub type Iv13W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IV12` reader - IV12"]
pub type Iv12R = crate::BitReader;
#[doc = "Field `IV12` writer - IV12"]
pub type Iv12W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IV11` reader - IV11"]
pub type Iv11R = crate::BitReader;
#[doc = "Field `IV11` writer - IV11"]
pub type Iv11W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IV10` reader - IV10"]
pub type Iv10R = crate::BitReader;
#[doc = "Field `IV10` writer - IV10"]
pub type Iv10W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IV9` reader - IV9"]
pub type Iv9R = crate::BitReader;
#[doc = "Field `IV9` writer - IV9"]
pub type Iv9W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IV8` reader - IV8"]
pub type Iv8R = crate::BitReader;
#[doc = "Field `IV8` writer - IV8"]
pub type Iv8W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IV7` reader - IV7"]
pub type Iv7R = crate::BitReader;
#[doc = "Field `IV7` writer - IV7"]
pub type Iv7W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IV6` reader - IV6"]
pub type Iv6R = crate::BitReader;
#[doc = "Field `IV6` writer - IV6"]
pub type Iv6W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IV5` reader - IV5"]
pub type Iv5R = crate::BitReader;
#[doc = "Field `IV5` writer - IV5"]
pub type Iv5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IV4` reader - IV4"]
pub type Iv4R = crate::BitReader;
#[doc = "Field `IV4` writer - IV4"]
pub type Iv4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IV3` reader - IV3"]
pub type Iv3R = crate::BitReader;
#[doc = "Field `IV3` writer - IV3"]
pub type Iv3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IV2` reader - IV2"]
pub type Iv2R = crate::BitReader;
#[doc = "Field `IV2` writer - IV2"]
pub type Iv2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IV1` reader - IV1"]
pub type Iv1R = crate::BitReader;
#[doc = "Field `IV1` writer - IV1"]
pub type Iv1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `IV0` reader - IV0"]
pub type Iv0R = crate::BitReader;
#[doc = "Field `IV0` writer - IV0"]
pub type Iv0W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - IV31"]
    #[inline(always)]
    pub fn iv31(&self) -> Iv31R {
        Iv31R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - IV30"]
    #[inline(always)]
    pub fn iv30(&self) -> Iv30R {
        Iv30R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - IV29"]
    #[inline(always)]
    pub fn iv29(&self) -> Iv29R {
        Iv29R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - IV28"]
    #[inline(always)]
    pub fn iv28(&self) -> Iv28R {
        Iv28R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - IV27"]
    #[inline(always)]
    pub fn iv27(&self) -> Iv27R {
        Iv27R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - IV26"]
    #[inline(always)]
    pub fn iv26(&self) -> Iv26R {
        Iv26R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - IV25"]
    #[inline(always)]
    pub fn iv25(&self) -> Iv25R {
        Iv25R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - IV24"]
    #[inline(always)]
    pub fn iv24(&self) -> Iv24R {
        Iv24R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - IV23"]
    #[inline(always)]
    pub fn iv23(&self) -> Iv23R {
        Iv23R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - IV22"]
    #[inline(always)]
    pub fn iv22(&self) -> Iv22R {
        Iv22R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - IV21"]
    #[inline(always)]
    pub fn iv21(&self) -> Iv21R {
        Iv21R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - IV20"]
    #[inline(always)]
    pub fn iv20(&self) -> Iv20R {
        Iv20R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - IV19"]
    #[inline(always)]
    pub fn iv19(&self) -> Iv19R {
        Iv19R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - IV18"]
    #[inline(always)]
    pub fn iv18(&self) -> Iv18R {
        Iv18R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - IV17"]
    #[inline(always)]
    pub fn iv17(&self) -> Iv17R {
        Iv17R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - IV16"]
    #[inline(always)]
    pub fn iv16(&self) -> Iv16R {
        Iv16R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - IV15"]
    #[inline(always)]
    pub fn iv15(&self) -> Iv15R {
        Iv15R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - IV14"]
    #[inline(always)]
    pub fn iv14(&self) -> Iv14R {
        Iv14R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - IV13"]
    #[inline(always)]
    pub fn iv13(&self) -> Iv13R {
        Iv13R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - IV12"]
    #[inline(always)]
    pub fn iv12(&self) -> Iv12R {
        Iv12R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - IV11"]
    #[inline(always)]
    pub fn iv11(&self) -> Iv11R {
        Iv11R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - IV10"]
    #[inline(always)]
    pub fn iv10(&self) -> Iv10R {
        Iv10R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - IV9"]
    #[inline(always)]
    pub fn iv9(&self) -> Iv9R {
        Iv9R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - IV8"]
    #[inline(always)]
    pub fn iv8(&self) -> Iv8R {
        Iv8R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - IV7"]
    #[inline(always)]
    pub fn iv7(&self) -> Iv7R {
        Iv7R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - IV6"]
    #[inline(always)]
    pub fn iv6(&self) -> Iv6R {
        Iv6R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - IV5"]
    #[inline(always)]
    pub fn iv5(&self) -> Iv5R {
        Iv5R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - IV4"]
    #[inline(always)]
    pub fn iv4(&self) -> Iv4R {
        Iv4R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - IV3"]
    #[inline(always)]
    pub fn iv3(&self) -> Iv3R {
        Iv3R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - IV2"]
    #[inline(always)]
    pub fn iv2(&self) -> Iv2R {
        Iv2R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - IV1"]
    #[inline(always)]
    pub fn iv1(&self) -> Iv1R {
        Iv1R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - IV0"]
    #[inline(always)]
    pub fn iv0(&self) -> Iv0R {
        Iv0R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - IV31"]
    #[inline(always)]
    #[must_use]
    pub fn iv31(&mut self) -> Iv31W<Iv0lrSpec> {
        Iv31W::new(self, 0)
    }
    #[doc = "Bit 1 - IV30"]
    #[inline(always)]
    #[must_use]
    pub fn iv30(&mut self) -> Iv30W<Iv0lrSpec> {
        Iv30W::new(self, 1)
    }
    #[doc = "Bit 2 - IV29"]
    #[inline(always)]
    #[must_use]
    pub fn iv29(&mut self) -> Iv29W<Iv0lrSpec> {
        Iv29W::new(self, 2)
    }
    #[doc = "Bit 3 - IV28"]
    #[inline(always)]
    #[must_use]
    pub fn iv28(&mut self) -> Iv28W<Iv0lrSpec> {
        Iv28W::new(self, 3)
    }
    #[doc = "Bit 4 - IV27"]
    #[inline(always)]
    #[must_use]
    pub fn iv27(&mut self) -> Iv27W<Iv0lrSpec> {
        Iv27W::new(self, 4)
    }
    #[doc = "Bit 5 - IV26"]
    #[inline(always)]
    #[must_use]
    pub fn iv26(&mut self) -> Iv26W<Iv0lrSpec> {
        Iv26W::new(self, 5)
    }
    #[doc = "Bit 6 - IV25"]
    #[inline(always)]
    #[must_use]
    pub fn iv25(&mut self) -> Iv25W<Iv0lrSpec> {
        Iv25W::new(self, 6)
    }
    #[doc = "Bit 7 - IV24"]
    #[inline(always)]
    #[must_use]
    pub fn iv24(&mut self) -> Iv24W<Iv0lrSpec> {
        Iv24W::new(self, 7)
    }
    #[doc = "Bit 8 - IV23"]
    #[inline(always)]
    #[must_use]
    pub fn iv23(&mut self) -> Iv23W<Iv0lrSpec> {
        Iv23W::new(self, 8)
    }
    #[doc = "Bit 9 - IV22"]
    #[inline(always)]
    #[must_use]
    pub fn iv22(&mut self) -> Iv22W<Iv0lrSpec> {
        Iv22W::new(self, 9)
    }
    #[doc = "Bit 10 - IV21"]
    #[inline(always)]
    #[must_use]
    pub fn iv21(&mut self) -> Iv21W<Iv0lrSpec> {
        Iv21W::new(self, 10)
    }
    #[doc = "Bit 11 - IV20"]
    #[inline(always)]
    #[must_use]
    pub fn iv20(&mut self) -> Iv20W<Iv0lrSpec> {
        Iv20W::new(self, 11)
    }
    #[doc = "Bit 12 - IV19"]
    #[inline(always)]
    #[must_use]
    pub fn iv19(&mut self) -> Iv19W<Iv0lrSpec> {
        Iv19W::new(self, 12)
    }
    #[doc = "Bit 13 - IV18"]
    #[inline(always)]
    #[must_use]
    pub fn iv18(&mut self) -> Iv18W<Iv0lrSpec> {
        Iv18W::new(self, 13)
    }
    #[doc = "Bit 14 - IV17"]
    #[inline(always)]
    #[must_use]
    pub fn iv17(&mut self) -> Iv17W<Iv0lrSpec> {
        Iv17W::new(self, 14)
    }
    #[doc = "Bit 15 - IV16"]
    #[inline(always)]
    #[must_use]
    pub fn iv16(&mut self) -> Iv16W<Iv0lrSpec> {
        Iv16W::new(self, 15)
    }
    #[doc = "Bit 16 - IV15"]
    #[inline(always)]
    #[must_use]
    pub fn iv15(&mut self) -> Iv15W<Iv0lrSpec> {
        Iv15W::new(self, 16)
    }
    #[doc = "Bit 17 - IV14"]
    #[inline(always)]
    #[must_use]
    pub fn iv14(&mut self) -> Iv14W<Iv0lrSpec> {
        Iv14W::new(self, 17)
    }
    #[doc = "Bit 18 - IV13"]
    #[inline(always)]
    #[must_use]
    pub fn iv13(&mut self) -> Iv13W<Iv0lrSpec> {
        Iv13W::new(self, 18)
    }
    #[doc = "Bit 19 - IV12"]
    #[inline(always)]
    #[must_use]
    pub fn iv12(&mut self) -> Iv12W<Iv0lrSpec> {
        Iv12W::new(self, 19)
    }
    #[doc = "Bit 20 - IV11"]
    #[inline(always)]
    #[must_use]
    pub fn iv11(&mut self) -> Iv11W<Iv0lrSpec> {
        Iv11W::new(self, 20)
    }
    #[doc = "Bit 21 - IV10"]
    #[inline(always)]
    #[must_use]
    pub fn iv10(&mut self) -> Iv10W<Iv0lrSpec> {
        Iv10W::new(self, 21)
    }
    #[doc = "Bit 22 - IV9"]
    #[inline(always)]
    #[must_use]
    pub fn iv9(&mut self) -> Iv9W<Iv0lrSpec> {
        Iv9W::new(self, 22)
    }
    #[doc = "Bit 23 - IV8"]
    #[inline(always)]
    #[must_use]
    pub fn iv8(&mut self) -> Iv8W<Iv0lrSpec> {
        Iv8W::new(self, 23)
    }
    #[doc = "Bit 24 - IV7"]
    #[inline(always)]
    #[must_use]
    pub fn iv7(&mut self) -> Iv7W<Iv0lrSpec> {
        Iv7W::new(self, 24)
    }
    #[doc = "Bit 25 - IV6"]
    #[inline(always)]
    #[must_use]
    pub fn iv6(&mut self) -> Iv6W<Iv0lrSpec> {
        Iv6W::new(self, 25)
    }
    #[doc = "Bit 26 - IV5"]
    #[inline(always)]
    #[must_use]
    pub fn iv5(&mut self) -> Iv5W<Iv0lrSpec> {
        Iv5W::new(self, 26)
    }
    #[doc = "Bit 27 - IV4"]
    #[inline(always)]
    #[must_use]
    pub fn iv4(&mut self) -> Iv4W<Iv0lrSpec> {
        Iv4W::new(self, 27)
    }
    #[doc = "Bit 28 - IV3"]
    #[inline(always)]
    #[must_use]
    pub fn iv3(&mut self) -> Iv3W<Iv0lrSpec> {
        Iv3W::new(self, 28)
    }
    #[doc = "Bit 29 - IV2"]
    #[inline(always)]
    #[must_use]
    pub fn iv2(&mut self) -> Iv2W<Iv0lrSpec> {
        Iv2W::new(self, 29)
    }
    #[doc = "Bit 30 - IV1"]
    #[inline(always)]
    #[must_use]
    pub fn iv1(&mut self) -> Iv1W<Iv0lrSpec> {
        Iv1W::new(self, 30)
    }
    #[doc = "Bit 31 - IV0"]
    #[inline(always)]
    #[must_use]
    pub fn iv0(&mut self) -> Iv0W<Iv0lrSpec> {
        Iv0W::new(self, 31)
    }
}
#[doc = "initialization vector registers\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`iv0lr::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`iv0lr::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct Iv0lrSpec;
impl crate::RegisterSpec for Iv0lrSpec {
    type Ux = u32;
    const OFFSET: u64 = 64u64;
}
#[doc = "`read()` method returns [`iv0lr::R`](R) reader structure"]
impl crate::Readable for Iv0lrSpec {}
#[doc = "`write(|w| ..)` method takes [`iv0lr::W`](W) writer structure"]
impl crate::Writable for Iv0lrSpec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets IV0LR to value 0"]
impl crate::Resettable for Iv0lrSpec {
    const RESET_VALUE: u32 = 0;
}
