// non overlap

@ARTICLE{Afghahi1996, 
author={M. Afghahi}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A robust single phase clocking for low power, high-speed VLSI applications}, 
year={1996}, 
volume={31}, 
number={2}, 
pages={247-254}, 
keywords={CMOS digital integrated circuits;CMOS logic circuits;VLSI;flip-flops;timing;0 to 1.7 GHz;1 micron;clock distribution network;high-speed VLSI applications;low power VLSI applications;power dissipation;robust single phase clocking;synchronous systems;true single phase flip flops;true single phase latches;CMOS technology;Circuits;Clocks;Energy consumption;Frequency;Latches;Power dissipation;Robustness;Throughput;Very large scale integration}, 
doi={10.1109/4.488002}, 
ISSN={0018-9200}, 
month={Feb},}

@INPROCEEDINGS{Cheng2003dig, 
author={Kuo-Hsing Cheng and Yung-Hsiang Lin}, 
booktitle={Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on}, 
title={A dual-pulse-clock double edge triggered flip-flop for low voltage and high speed application}, 
year={2003}, 
volume={5}, 
number={}, 
pages={V-425-V-428 vol.5}, 
keywords={CMOS logic circuits;SPICE;flip-flops;high-speed integrated circuits;low-power electronics;0.35 micron;0.9 V;2.5 V;2.7 GHz;224 MHz;3.3 V;CMOS low-voltage high-speed circuit;HSPICE simulation;dual-pulse-clock double edge triggered flip-flop;CMOS technology;Circuits;Clocks;Flip-flops;Frequency;Latches;Low voltage;Merging;Power dissipation;Very large scale integration}, 
doi={10.1109/ISCAS.2003.1206304}, 
ISSN={}, 
month={May},}

@INPROCEEDINGS{Murotiya2013, 
author={S. L. Murotiya and A. Gupta}, 
booktitle={2013 International Conference on Advanced Electronic Systems (ICAES)}, 
title={Performance evaluation of CNTFET based dynamic dual edge triggered register}, 
year={2013}, 
volume={}, 
number={}, 
pages={180-183}, 
keywords={CMOS integrated circuits;carbon nanotube field effect transistors;electrostatics;flip-flops;trigger circuits;1D band structure;CNTFET;DFF;Hspice simulation;SISO;ballistic transport operation;carbon nanotube field effect transistor;conventional CMOS technology;dynamic dual edge triggered D-flip flop;dynamic dual edge triggered register;electrostatic control;mobility;power delay product;serial out register;size 32 nm;CMOS integrated circuits;CMOS technology;CNTFETs;Clocks;Integrated circuit modeling;Logic gates;CMOS;CNTFET;Dual Edge Triggered DFF;FF;LSFR;SISO}, 
doi={10.1109/ICAES.2013.6659387}, 
ISSN={}, 
month={Sept},}

@INPROCEEDINGS{Bonetti2015, 
author={A. Bonetti and A. Teman and A. Burg}, 
booktitle={2015 IEEE International Symposium on Circuits and Systems (ISCAS)}, 
title={An overlap-contention free true-single-phase clock dual-edge-triggered flip-flop}, 
year={2015}, 
volume={}, 
number={}, 
pages={1850-1853}, 
keywords={CMOS digital integrated circuits;clocks;flip-flops;nanoelectronics;trigger circuits;CK-to-Q delay;CMOS technology;DET-FF;clock frequency;clock network;clock-edge;clock-overlap;complementary metal oxide semiconductor;dual-edge-triggered flip-flop;internally generated inverted clock;logic failure;nanometer technology;overlap-contention free true-single-phase clock;power saving;power-delay-product;register;scaled power supply;single-edge synchronous system;size 40 nm;static DET flip-flop;voltage 500 mV;Clocks;Delays;Inverters;Latches;Logic gates;Robustness;Synchronization}, 
doi={10.1109/ISCAS.2015.7169017}, 
ISSN={0271-4302}, 
month={May},}