// Seed: 2153671107
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output tri id_4;
  inout wire id_3;
  module_0 modCall_1 ();
  input wire id_2;
  input wire id_1;
  assign id_4 = -1 ? -1 : !id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  module_0 modCall_1 ();
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_6 = -1;
endmodule
