<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="223" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library" />
 <window width="1366" height="728" x="0" y="0" />
 <generation block_symbol_file="1" simulation="VERILOG" />
 <clocktable>
  <columns>
   <clockname preferredWidth="258" />
   <clocksource preferredWidth="258" />
   <frequency preferredWidth="239" />
  </columns>
 </clocktable>
</preferences>
