--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_22A_M3.twx CNC2_22A_M3.ncd -o CNC2_22A_M3.twr CNC2_22A_M3.pcf -ucf
CNC2_22A_M3.ucf

Design file:              CNC2_22A_M3.ncd
Physical constraint file: CNC2_22A_M3.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3224 - The clock PHY25MHz associated with OFFSET = OUT 40 ns 
   AFTER COMP "PHY25MHz"; does not clock any registered output components.
WARNING:Timing:3225 - Timing constraint OFFSET = OUT 40 ns AFTER COMP 
   "PHY25MHz"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "IBUFG_CLK_Tx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.376ns.
--------------------------------------------------------------------------------
Slack:     5.624ns IBUFG_CLK_Tx_25MHz
Report:    0.376ns skew meets   6.000ns timing constraint by 5.624ns
From                         To                           Delay(ns)  Skew(ns)
K3.I                         BUFGMUX_X2Y11.I0                 0.599  0.376

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "IBUFG_CLK_Rx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.376ns.
--------------------------------------------------------------------------------
Slack:     5.624ns IBUFG_CLK_Rx_25MHz
Report:    0.376ns skew meets   6.000ns timing constraint by 5.624ns
From                         To                           Delay(ns)  Skew(ns)
H4.I                         BUFGMUX_X3Y15.I0                 0.603  0.376

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 369290503 paths analyzed, 13001 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.736ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_22A/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_42 (SLICE_X13Y62.C6), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_22A/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_42 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.678ns (Levels of Logic = 4)
  Clock Path Skew:      1.720ns (1.419 - -0.301)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_22A/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y10.DOA26   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y37.A5      net (fanout=1)        2.827   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<26>
    SLICE_X12Y37.BMUX    Topab                 0.376   ML3MST_inst/common_mem_douta<26>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_418
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_17
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_17
    SLICE_X25Y39.C5      net (fanout=1)        0.942   ML3MST_inst/common_mem_douta<26>
    SLICE_X25Y39.C       Tilo                  0.259   CNC2_22A/RemoteIO_Partition_1/NBusStop/m_IBitDataIn_63
                                                       ML3MST_inst/Mmux_host_data_r191
    SLICE_X33Y37.A4      net (fanout=1)        1.115   LB_MIII_DataOut<26>
    SLICE_X33Y37.A       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<43>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>LogicTrst
    SLICE_X13Y62.C6      net (fanout=49)       5.728   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>
    SLICE_X13Y62.CLK     Tas                   0.322   CNC2_22A/RemoteIO_Partition_2/IOBitFile/OBit/m_Q<43>
                                                       CNC2_22A/RemoteIO_Partition_2/IOBitFile/OBit/Mmux_m_NextQ<42>11
                                                       CNC2_22A/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_42
    -------------------------------------------------  ---------------------------
    Total                                     13.678ns (3.066ns logic, 10.612ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_22A/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_42 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.476ns (Levels of Logic = 4)
  Clock Path Skew:      1.720ns (1.419 - -0.301)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_22A/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y10.DOA10   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y34.A5      net (fanout=1)        2.618   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<10>
    SLICE_X12Y34.BMUX    Topab                 0.376   ML3MST_inst/common_mem_douta<10>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_41
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_0
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_0
    SLICE_X21Y36.D6      net (fanout=1)        0.844   ML3MST_inst/common_mem_douta<10>
    SLICE_X21Y36.D       Tilo                  0.259   LB_MIII_DataOut<10>
                                                       ML3MST_inst/Mmux_host_data_r21
    SLICE_X33Y37.A3      net (fanout=1)        1.220   LB_MIII_DataOut<10>
    SLICE_X33Y37.A       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<43>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>LogicTrst
    SLICE_X13Y62.C6      net (fanout=49)       5.728   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>
    SLICE_X13Y62.CLK     Tas                   0.322   CNC2_22A/RemoteIO_Partition_2/IOBitFile/OBit/m_Q<43>
                                                       CNC2_22A/RemoteIO_Partition_2/IOBitFile/OBit/Mmux_m_NextQ<42>11
                                                       CNC2_22A/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_42
    -------------------------------------------------  ---------------------------
    Total                                     13.476ns (3.066ns logic, 10.410ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_22A/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_42 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.511ns (Levels of Logic = 4)
  Clock Path Skew:      1.822ns (1.419 - -0.403)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_22A/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOA26   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y37.D2      net (fanout=1)        2.670   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<26>
    SLICE_X12Y37.BMUX    Topdb                 0.366   ML3MST_inst/common_mem_douta<26>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_618
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_17
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_17
    SLICE_X25Y39.C5      net (fanout=1)        0.942   ML3MST_inst/common_mem_douta<26>
    SLICE_X25Y39.C       Tilo                  0.259   CNC2_22A/RemoteIO_Partition_1/NBusStop/m_IBitDataIn_63
                                                       ML3MST_inst/Mmux_host_data_r191
    SLICE_X33Y37.A4      net (fanout=1)        1.115   LB_MIII_DataOut<26>
    SLICE_X33Y37.A       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<43>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>LogicTrst
    SLICE_X13Y62.C6      net (fanout=49)       5.728   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>
    SLICE_X13Y62.CLK     Tas                   0.322   CNC2_22A/RemoteIO_Partition_2/IOBitFile/OBit/m_Q<43>
                                                       CNC2_22A/RemoteIO_Partition_2/IOBitFile/OBit/Mmux_m_NextQ<42>11
                                                       CNC2_22A/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_42
    -------------------------------------------------  ---------------------------
    Total                                     13.511ns (3.056ns logic, 10.455ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_58 (SLICE_X8Y60.A3), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_58 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.460ns (Levels of Logic = 4)
  Clock Path Skew:      1.739ns (1.438 - -0.301)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y10.DOA26   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y37.A5      net (fanout=1)        2.827   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<26>
    SLICE_X12Y37.BMUX    Topab                 0.376   ML3MST_inst/common_mem_douta<26>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_418
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_17
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_17
    SLICE_X25Y39.C5      net (fanout=1)        0.942   ML3MST_inst/common_mem_douta<26>
    SLICE_X25Y39.C       Tilo                  0.259   CNC2_22A/RemoteIO_Partition_1/NBusStop/m_IBitDataIn_63
                                                       ML3MST_inst/Mmux_host_data_r191
    SLICE_X33Y37.A4      net (fanout=1)        1.115   LB_MIII_DataOut<26>
    SLICE_X33Y37.A       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<43>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>LogicTrst
    SLICE_X8Y60.A3       net (fanout=49)       5.491   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>
    SLICE_X8Y60.CLK      Tas                   0.341   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<61>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[58]_ISTOP_DataIn[10]_MUX_661_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_58
    -------------------------------------------------  ---------------------------
    Total                                     13.460ns (3.085ns logic, 10.375ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_58 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.258ns (Levels of Logic = 4)
  Clock Path Skew:      1.739ns (1.438 - -0.301)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y10.DOA10   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y34.A5      net (fanout=1)        2.618   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<10>
    SLICE_X12Y34.BMUX    Topab                 0.376   ML3MST_inst/common_mem_douta<10>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_41
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_0
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_0
    SLICE_X21Y36.D6      net (fanout=1)        0.844   ML3MST_inst/common_mem_douta<10>
    SLICE_X21Y36.D       Tilo                  0.259   LB_MIII_DataOut<10>
                                                       ML3MST_inst/Mmux_host_data_r21
    SLICE_X33Y37.A3      net (fanout=1)        1.220   LB_MIII_DataOut<10>
    SLICE_X33Y37.A       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<43>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>LogicTrst
    SLICE_X8Y60.A3       net (fanout=49)       5.491   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>
    SLICE_X8Y60.CLK      Tas                   0.341   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<61>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[58]_ISTOP_DataIn[10]_MUX_661_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_58
    -------------------------------------------------  ---------------------------
    Total                                     13.258ns (3.085ns logic, 10.173ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_58 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.293ns (Levels of Logic = 4)
  Clock Path Skew:      1.841ns (1.438 - -0.403)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOA26   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y37.D2      net (fanout=1)        2.670   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<26>
    SLICE_X12Y37.BMUX    Topdb                 0.366   ML3MST_inst/common_mem_douta<26>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_618
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_17
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_17
    SLICE_X25Y39.C5      net (fanout=1)        0.942   ML3MST_inst/common_mem_douta<26>
    SLICE_X25Y39.C       Tilo                  0.259   CNC2_22A/RemoteIO_Partition_1/NBusStop/m_IBitDataIn_63
                                                       ML3MST_inst/Mmux_host_data_r191
    SLICE_X33Y37.A4      net (fanout=1)        1.115   LB_MIII_DataOut<26>
    SLICE_X33Y37.A       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<43>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>LogicTrst
    SLICE_X8Y60.A3       net (fanout=49)       5.491   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>
    SLICE_X8Y60.CLK      Tas                   0.341   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<61>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[58]_ISTOP_DataIn[10]_MUX_661_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_58
    -------------------------------------------------  ---------------------------
    Total                                     13.293ns (3.075ns logic, 10.218ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_53 (SLICE_X12Y56.B5), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_22A/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_53 (FF)
  Requirement:          12.500ns
  Data Path Delay:      13.302ns (Levels of Logic = 4)
  Clock Path Skew:      1.707ns (1.406 - -0.301)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_22A/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y10.DOA21   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y39.A4      net (fanout=1)        2.930   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<21>
    SLICE_X12Y39.BMUX    Topab                 0.376   ML3MST_inst/common_mem_douta<21>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_413
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_12
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_12
    SLICE_X15Y40.D6      net (fanout=1)        0.396   ML3MST_inst/common_mem_douta<21>
    SLICE_X15Y40.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<7>
                                                       ML3MST_inst/Mmux_host_data_r141
    SLICE_X23Y38.C4      net (fanout=1)        1.804   LB_MIII_DataOut<21>
    SLICE_X23Y38.C       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<37>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<53>LogicTrst
    SLICE_X12Y56.B5      net (fanout=56)       5.087   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<53>
    SLICE_X12Y56.CLK     Tas                   0.341   CNC2_22A/RemoteIO_Partition_2/IOBitFile/OBit/m_Q<55>
                                                       CNC2_22A/RemoteIO_Partition_2/IOBitFile/OBit/Mmux_m_NextQ<53>11
                                                       CNC2_22A/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_53
    -------------------------------------------------  ---------------------------
    Total                                     13.302ns (3.085ns logic, 10.217ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_22A/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_53 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.859ns (Levels of Logic = 4)
  Clock Path Skew:      1.802ns (1.406 - -0.396)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_22A/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOA21    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y39.B2      net (fanout=1)        2.499   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<21>
    SLICE_X12Y39.BMUX    Topbb                 0.364   ML3MST_inst/common_mem_douta<21>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_526
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_12
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_12
    SLICE_X15Y40.D6      net (fanout=1)        0.396   ML3MST_inst/common_mem_douta<21>
    SLICE_X15Y40.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<7>
                                                       ML3MST_inst/Mmux_host_data_r141
    SLICE_X23Y38.C4      net (fanout=1)        1.804   LB_MIII_DataOut<21>
    SLICE_X23Y38.C       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<37>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<53>LogicTrst
    SLICE_X12Y56.B5      net (fanout=56)       5.087   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<53>
    SLICE_X12Y56.CLK     Tas                   0.341   CNC2_22A/RemoteIO_Partition_2/IOBitFile/OBit/m_Q<55>
                                                       CNC2_22A/RemoteIO_Partition_2/IOBitFile/OBit/Mmux_m_NextQ<53>11
                                                       CNC2_22A/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_53
    -------------------------------------------------  ---------------------------
    Total                                     12.859ns (3.073ns logic, 9.786ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          CNC2_22A/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_53 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.713ns (Levels of Logic = 4)
  Clock Path Skew:      1.700ns (1.406 - -0.294)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to CNC2_22A/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOA21    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y39.A6      net (fanout=1)        2.341   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<21>
    SLICE_X12Y39.BMUX    Topab                 0.376   ML3MST_inst/common_mem_douta<21>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_413
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_12
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_12
    SLICE_X15Y40.D6      net (fanout=1)        0.396   ML3MST_inst/common_mem_douta<21>
    SLICE_X15Y40.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<7>
                                                       ML3MST_inst/Mmux_host_data_r141
    SLICE_X23Y38.C4      net (fanout=1)        1.804   LB_MIII_DataOut<21>
    SLICE_X23Y38.C       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<37>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<53>LogicTrst
    SLICE_X12Y56.B5      net (fanout=56)       5.087   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<53>
    SLICE_X12Y56.CLK     Tas                   0.341   CNC2_22A/RemoteIO_Partition_2/IOBitFile/OBit/m_Q<55>
                                                       CNC2_22A/RemoteIO_Partition_2/IOBitFile/OBit/Mmux_m_NextQ<53>11
                                                       CNC2_22A/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_53
    -------------------------------------------------  ---------------------------
    Total                                     12.713ns (3.085ns logic, 9.628ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_47 (SLICE_X27Y34.C4), 72 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_31 (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.789ns (Levels of Logic = 3)
  Clock Path Skew:      1.375ns (1.154 - -0.221)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_31 to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.AQ      Tcko                  0.234   ML3MST_inst/reg_dout<31>
                                                       ML3MST_inst/reg_dout_31
    SLICE_X15Y36.A5      net (fanout=1)        0.407   ML3MST_inst/reg_dout<31>
    SLICE_X15Y36.A       Tilo                  0.156   ML3MST_inst/ml3_logic_root/reg_rs_CMD_dd<27>
                                                       ML3MST_inst/Mmux_host_data_r251
    SLICE_X27Y34.B5      net (fanout=1)        0.546   LB_MIII_DataOut<31>
    SLICE_X27Y34.B       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<16>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<63>LogicTrst
    SLICE_X27Y34.C4      net (fanout=51)       0.135   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<63>
    SLICE_X27Y34.CLK     Tah         (-Th)    -0.155   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<16>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[47]_ISTOP_DataIn[15]_MUX_640_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_47
    -------------------------------------------------  ---------------------------
    Total                                      1.789ns (0.701ns logic, 1.088ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_15 (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.883ns (Levels of Logic = 3)
  Clock Path Skew:      1.378ns (1.154 - -0.224)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_15 to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y36.CQ      Tcko                  0.198   ML3MST_inst/reg_dout<15>
                                                       ML3MST_inst/reg_dout_15
    SLICE_X17Y38.C5      net (fanout=1)        0.464   ML3MST_inst/reg_dout<15>
    SLICE_X17Y38.C       Tilo                  0.156   LB_MIII_DataOut<28>
                                                       ML3MST_inst/Mmux_host_data_r71
    SLICE_X27Y34.B6      net (fanout=1)        0.619   LB_MIII_DataOut<15>
    SLICE_X27Y34.B       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<16>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<63>LogicTrst
    SLICE_X27Y34.C4      net (fanout=51)       0.135   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<63>
    SLICE_X27Y34.CLK     Tah         (-Th)    -0.155   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<16>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[47]_ISTOP_DataIn[15]_MUX_640_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_47
    -------------------------------------------------  ---------------------------
    Total                                      1.883ns (0.665ns logic, 1.218ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.569ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.392ns (Levels of Logic = 3)
  Clock Path Skew:      1.413ns (1.154 - -0.259)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y43.DQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X35Y44.B1      net (fanout=5)        0.495   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X35Y44.BMUX    Tilo                  0.203   LocalBusBridgeMIII_inst/m_RdState_FSM_FFd2
                                                       LocalBusBridgeMIII_inst/iHOST_CSn_iHOST_RDn_AND_214_o_inv1
    SLICE_X27Y34.B1      net (fanout=16)       1.048   LocalBusBridgeMIII_inst/iHOST_CSn_iHOST_RDn_AND_214_o_inv
    SLICE_X27Y34.B       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<16>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<63>LogicTrst
    SLICE_X27Y34.C4      net (fanout=51)       0.135   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<63>
    SLICE_X27Y34.CLK     Tah         (-Th)    -0.155   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<16>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[47]_ISTOP_DataIn[15]_MUX_640_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_47
    -------------------------------------------------  ---------------------------
    Total                                      2.392ns (0.714ns logic, 1.678ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_10 (SLICE_X32Y36.CX), 72 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_10 (FF)
  Destination:          CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.799ns (Levels of Logic = 2)
  Clock Path Skew:      1.371ns (1.137 - -0.234)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_10 to CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y36.AQ      Tcko                  0.200   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/reg_dout_10
    SLICE_X21Y36.D3      net (fanout=1)        0.172   ML3MST_inst/reg_dout<10>
    SLICE_X21Y36.D       Tilo                  0.156   LB_MIII_DataOut<10>
                                                       ML3MST_inst/Mmux_host_data_r21
    SLICE_X33Y37.A3      net (fanout=1)        0.773   LB_MIII_DataOut<10>
    SLICE_X33Y37.A       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<43>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>LogicTrst
    SLICE_X32Y36.CX      net (fanout=49)       0.294   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>
    SLICE_X32Y36.CLK     Tckdi       (-Th)    -0.048   CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<10>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_10
    -------------------------------------------------  ---------------------------
    Total                                      1.799ns (0.560ns logic, 1.239ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.052ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_26 (FF)
  Destination:          CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.853ns (Levels of Logic = 2)
  Clock Path Skew:      1.391ns (1.137 - -0.254)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_26 to CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y34.CQ      Tcko                  0.200   ML3MST_inst/reg_dout<26>
                                                       ML3MST_inst/reg_dout_26
    SLICE_X25Y39.C4      net (fanout=1)        0.318   ML3MST_inst/reg_dout<26>
    SLICE_X25Y39.C       Tilo                  0.156   CNC2_22A/RemoteIO_Partition_1/NBusStop/m_IBitDataIn_63
                                                       ML3MST_inst/Mmux_host_data_r191
    SLICE_X33Y37.A4      net (fanout=1)        0.681   LB_MIII_DataOut<26>
    SLICE_X33Y37.A       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<43>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>LogicTrst
    SLICE_X32Y36.CX      net (fanout=49)       0.294   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>
    SLICE_X32Y36.CLK     Tckdi       (-Th)    -0.048   CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<10>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_10
    -------------------------------------------------  ---------------------------
    Total                                      1.853ns (0.560ns logic, 1.293ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.173ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.979ns (Levels of Logic = 2)
  Clock Path Skew:      1.396ns (1.137 - -0.259)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y43.DQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X35Y44.B1      net (fanout=5)        0.495   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X35Y44.BMUX    Tilo                  0.203   LocalBusBridgeMIII_inst/m_RdState_FSM_FFd2
                                                       LocalBusBridgeMIII_inst/iHOST_CSn_iHOST_RDn_AND_214_o_inv1
    SLICE_X33Y37.A6      net (fanout=16)       0.583   LocalBusBridgeMIII_inst/iHOST_CSn_iHOST_RDn_AND_214_o_inv
    SLICE_X33Y37.A       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<43>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>LogicTrst
    SLICE_X32Y36.CX      net (fanout=49)       0.294   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>
    SLICE_X32Y36.CLK     Tckdi       (-Th)    -0.048   CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<10>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_10
    -------------------------------------------------  ---------------------------
    Total                                      1.979ns (0.607ns logic, 1.372ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_11 (SLICE_X33Y37.D5), 72 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_11 (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.808ns (Levels of Logic = 3)
  Clock Path Skew:      1.379ns (1.134 - -0.245)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_11 to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y42.CQ      Tcko                  0.198   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<11>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_11
    SLICE_X39Y47.D4      net (fanout=1)        0.364   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<11>
    SLICE_X39Y47.D       Tilo                  0.156   N111
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<59>LogicTrst_SW0
    SLICE_X33Y37.C3      net (fanout=1)        0.704   N111
    SLICE_X33Y37.C       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<43>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<59>LogicTrst
    SLICE_X33Y37.D5      net (fanout=49)       0.075   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<59>
    SLICE_X33Y37.CLK     Tah         (-Th)    -0.155   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<43>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[11]_ISTOP_DataIn[11]_MUX_612_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_11
    -------------------------------------------------  ---------------------------
    Total                                      1.808ns (0.665ns logic, 1.143ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.302ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.105ns (Levels of Logic = 3)
  Clock Path Skew:      1.393ns (1.134 - -0.259)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y43.DQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X35Y44.B1      net (fanout=5)        0.495   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X35Y44.BMUX    Tilo                  0.203   LocalBusBridgeMIII_inst/m_RdState_FSM_FFd2
                                                       LocalBusBridgeMIII_inst/iHOST_CSn_iHOST_RDn_AND_214_o_inv1
    SLICE_X33Y37.C2      net (fanout=16)       0.821   LocalBusBridgeMIII_inst/iHOST_CSn_iHOST_RDn_AND_214_o_inv
    SLICE_X33Y37.C       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<43>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<59>LogicTrst
    SLICE_X33Y37.D5      net (fanout=49)       0.075   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<59>
    SLICE_X33Y37.CLK     Tah         (-Th)    -0.155   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<43>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[11]_ISTOP_DataIn[11]_MUX_612_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_11
    -------------------------------------------------  ---------------------------
    Total                                      2.105ns (0.714ns logic, 1.391ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/reg_dout_27 (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.184ns (Levels of Logic = 3)
  Clock Path Skew:      1.361ns (1.134 - -0.227)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_dout_27 to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y37.BQ      Tcko                  0.198   ML3MST_inst/reg_dout<28>
                                                       ML3MST_inst/reg_dout_27
    SLICE_X15Y37.A1      net (fanout=1)        0.632   ML3MST_inst/reg_dout<27>
    SLICE_X15Y37.A       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_18
                                                       ML3MST_inst/Mmux_host_data_r201
    SLICE_X33Y37.C6      net (fanout=1)        0.812   LB_MIII_DataOut<27>
    SLICE_X33Y37.C       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<43>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<59>LogicTrst
    SLICE_X33Y37.D5      net (fanout=49)       0.075   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<59>
    SLICE_X33Y37.CLK     Tah         (-Th)    -0.155   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<43>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[11]_ISTOP_DataIn[11]_MUX_612_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_11
    -------------------------------------------------  ---------------------------
    Total                                      2.184ns (0.665ns logic, 1.519ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PHY25MHz = PERIOD TIMEGRP "PHY25MHz" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PHY25MHz = PERIOD TIMEGRP "PHY25MHz" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.330ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_25MHz/CLK2X
  Logical resource: DCM_SP_inst_25MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_50MHz
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_25MHz/CLKIN
  Logical resource: DCM_SP_inst_25MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_25MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_25MHz/CLKIN
  Logical resource: DCM_SP_inst_25MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_25MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 145760 paths analyzed, 615 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.672ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_22 (SLICE_X33Y31.C3), 139 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_22 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.658ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.341 - 0.354)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_22 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y32.DQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_22
    SLICE_X31Y30.A3      net (fanout=2)        1.186   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<22>
    SLICE_X31Y30.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_gtim_latch<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT151
    SLICE_X33Y31.C3      net (fanout=1)        0.500   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<22>
    SLICE_X33Y31.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<23>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_22_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_22
    -------------------------------------------------  ---------------------------
    Total                                      2.658ns (0.972ns logic, 1.686ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_22 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.491ns (Levels of Logic = 8)
  Clock Path Skew:      -0.047ns (0.341 - 0.388)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y33.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1
    SLICE_X38Y21.C2      net (fanout=12)       2.358   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<1>
    SLICE_X38Y21.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMC_D1
    SLICE_X34Y26.B1      net (fanout=12)       1.333   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
    SLICE_X34Y26.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wrbank_ddd<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X34Y26.A5      net (fanout=1)        0.222   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X34Y26.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wrbank_ddd<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X34Y27.C5      net (fanout=1)        0.346   ML3MST_inst/N1291
    SLICE_X34Y27.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X34Y27.D5      net (fanout=1)        0.195   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X34Y27.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X31Y27.A1      net (fanout=1)        0.770   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X31Y27.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_gtim_latch<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X31Y30.A6      net (fanout=28)       0.519   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X31Y30.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_gtim_latch<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT151
    SLICE_X33Y31.C3      net (fanout=1)        0.500   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<22>
    SLICE_X33Y31.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<23>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_22_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_22
    -------------------------------------------------  ---------------------------
    Total                                      8.491ns (2.248ns logic, 6.243ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     31.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_22 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.490ns (Levels of Logic = 6)
  Clock Path Skew:      -0.047ns (0.341 - 0.388)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y33.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X38Y21.A1      net (fanout=12)       2.390   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X38Y21.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMA_D1
    SLICE_X31Y28.A2      net (fanout=16)       1.469   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<1>
    SLICE_X31Y28.AMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_gtim_latch<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<3>11
    SLICE_X34Y27.D2      net (fanout=1)        0.892   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<6>
    SLICE_X34Y27.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X31Y27.A1      net (fanout=1)        0.770   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X31Y27.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_gtim_latch<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X31Y30.A6      net (fanout=28)       0.519   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X31Y30.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_gtim_latch<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT151
    SLICE_X33Y31.C3      net (fanout=1)        0.500   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<22>
    SLICE_X33Y31.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<23>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_22_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_22
    -------------------------------------------------  ---------------------------
    Total                                      8.490ns (1.950ns logic, 6.540ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2 (SLICE_X35Y35.C1), 262 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.629ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (0.258 - 0.256)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y33.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<19>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_2
    SLICE_X39Y33.B5      net (fanout=13)       0.830   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<2>
    SLICE_X39Y33.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/_n0389_inv
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23
    SLICE_X35Y35.C1      net (fanout=1)        0.827   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
    SLICE_X35Y35.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    -------------------------------------------------  ---------------------------
    Total                                      2.629ns (0.972ns logic, 1.657ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.962ns (Levels of Logic = 9)
  Clock Path Skew:      -0.038ns (0.350 - 0.388)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y33.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_1
    SLICE_X38Y21.C2      net (fanout=12)       2.358   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<1>
    SLICE_X38Y21.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMC_D1
    SLICE_X34Y26.B1      net (fanout=12)       1.333   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
    SLICE_X34Y26.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wrbank_ddd<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<5>11
    SLICE_X34Y26.A5      net (fanout=1)        0.222   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<4>
    SLICE_X34Y26.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wrbank_ddd<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101_SW0
    SLICE_X34Y27.C5      net (fanout=1)        0.346   ML3MST_inst/N1291
    SLICE_X34Y27.C       Tilo                  0.204   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X34Y27.D5      net (fanout=1)        0.195   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o10
    SLICE_X34Y27.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X31Y27.A1      net (fanout=1)        0.770   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X31Y27.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_gtim_latch<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X39Y33.A1      net (fanout=28)       1.910   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X39Y33.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/_n0389_inv
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23_SW0
    SLICE_X39Y33.B4      net (fanout=1)        0.494   ML3MST_inst/N310
    SLICE_X39Y33.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/_n0389_inv
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23
    SLICE_X35Y35.C1      net (fanout=1)        0.827   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
    SLICE_X35Y35.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    -------------------------------------------------  ---------------------------
    Total                                     10.962ns (2.507ns logic, 8.455ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.961ns (Levels of Logic = 7)
  Clock Path Skew:      -0.038ns (0.350 - 0.388)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y33.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_0
    SLICE_X38Y21.A1      net (fanout=12)       2.390   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<0>
    SLICE_X38Y21.A       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mram_bufwrsize_m1_RAMA_D1
    SLICE_X31Y28.A2      net (fanout=16)       1.469   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_lut<1>
    SLICE_X31Y28.AMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_gtim_latch<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Madd__n0246_xor<3>11
    SLICE_X34Y27.D2      net (fanout=1)        0.892   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/_n0246<6>
    SLICE_X34Y27.D       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o102
    SLICE_X31Y27.A1      net (fanout=1)        0.770   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o101
    SLICE_X31Y27.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_gtim_latch<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o104
    SLICE_X39Y33.A1      net (fanout=28)       1.910   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/GND_12_o_GND_12_o_equal_25_o
    SLICE_X39Y33.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/_n0389_inv
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23_SW0
    SLICE_X39Y33.B4      net (fanout=1)        0.494   ML3MST_inst/N310
    SLICE_X39Y33.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/_n0389_inv
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/Mmux_wordbuf[31]_wordbuf[31]_mux_76_OUT23
    SLICE_X35Y35.C1      net (fanout=1)        0.827   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf[31]_wordbuf[31]_mux_76_OUT<2>
    SLICE_X35Y35.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_2
    -------------------------------------------------  ---------------------------
    Total                                     10.961ns (2.209ns logic, 8.752ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21 (SLICE_X31Y32.A2), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.575ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.243 - 0.272)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y35.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    SLICE_X31Y32.C5      net (fanout=11)       0.944   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<0>
    SLICE_X31Y32.CMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<21>_SW0
    SLICE_X31Y32.A2      net (fanout=1)        0.605   ML3MST_inst/N382
    SLICE_X31Y32.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21
    -------------------------------------------------  ---------------------------
    Total                                      2.575ns (1.026ns logic, 1.549ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_25 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.137ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.243 - 0.266)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 60.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_25 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y32.DQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_25
    SLICE_X31Y32.C3      net (fanout=2)        0.506   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
    SLICE_X31Y32.CMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<21>_SW0
    SLICE_X31Y32.A2      net (fanout=1)        0.605   ML3MST_inst/N382
    SLICE_X31Y32.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21
    -------------------------------------------------  ---------------------------
    Total                                      2.137ns (1.026ns logic, 1.111ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12 (SLICE_X37Y32.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y32.AQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12
    SLICE_X37Y32.A6      net (fanout=2)        0.021   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<12>
    SLICE_X37Y32.CLK     Tah         (-Th)    -0.215   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_12
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.413ns logic, 0.021ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3 (SLICE_X35Y35.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y35.DQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3
    SLICE_X35Y35.D6      net (fanout=13)       0.022   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
    SLICE_X35Y35.CLK     Tah         (-Th)    -0.215   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_3
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_7 (SLICE_X37Y33.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_7 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_7 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y33.DQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_7
    SLICE_X37Y33.D6      net (fanout=2)        0.022   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<7>
    SLICE_X37Y33.CLK     Tah         (-Th)    -0.215   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_7_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_7
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y14.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y16.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_TX_CLK/I0
  Logical resource: BUFG_inst_TX_CLK/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: IBUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 195 paths analyzed, 158 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.119ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (SLICE_X6Y28.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.066ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.515 - 0.533)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X15Y39.A5      net (fanout=2)        1.509   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X15Y39.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_r_M3_GDR<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X6Y28.CE       net (fanout=4)        1.603   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X6Y28.CLK      Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      4.066ns (0.954ns logic, 3.112ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (RAM)
  Requirement:          40.000ns
  Data Path Delay:      3.690ns (Levels of Logic = 1)
  Clock Path Skew:      -0.038ns (0.515 - 0.553)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y38.DQ       Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X15Y39.A3      net (fanout=2)        1.077   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X15Y39.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_r_M3_GDR<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X6Y28.CE       net (fanout=4)        1.603   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X6Y28.CLK      Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      3.690ns (1.010ns logic, 2.680ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (SLICE_X6Y28.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.066ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.515 - 0.533)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X15Y39.A5      net (fanout=2)        1.509   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X15Y39.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_r_M3_GDR<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X6Y28.CE       net (fanout=4)        1.603   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X6Y28.CLK      Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.066ns (0.954ns logic, 3.112ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (RAM)
  Requirement:          40.000ns
  Data Path Delay:      3.690ns (Levels of Logic = 1)
  Clock Path Skew:      -0.038ns (0.515 - 0.553)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y38.DQ       Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X15Y39.A3      net (fanout=2)        1.077   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X15Y39.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_r_M3_GDR<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X6Y28.CE       net (fanout=4)        1.603   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X6Y28.CLK      Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.690ns (1.010ns logic, 2.680ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (SLICE_X6Y28.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (RAM)
  Requirement:          40.000ns
  Data Path Delay:      4.066ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.515 - 0.533)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.AQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X15Y39.A5      net (fanout=2)        1.509   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X15Y39.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_r_M3_GDR<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X6Y28.CE       net (fanout=4)        1.603   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X6Y28.CLK      Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      4.066ns (0.954ns logic, 3.112ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (RAM)
  Requirement:          40.000ns
  Data Path Delay:      3.690ns (Levels of Logic = 1)
  Clock Path Skew:      -0.038ns (0.515 - 0.553)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y38.DQ       Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X15Y39.A3      net (fanout=2)        1.077   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X15Y39.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_r_M3_GDR<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X6Y28.CE       net (fanout=4)        1.603   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X6Y28.CLK      Tceck                 0.304   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      3.690ns (1.010ns logic, 2.680ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 (SLICE_X3Y35.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.409ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y35.CQ       Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
    SLICE_X3Y35.C5       net (fanout=3)        0.056   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
    SLICE_X3Y35.CLK      Tah         (-Th)    -0.155   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[4]_GND_32_o_add_0_OUT<4>1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.409ns (0.353ns logic, 0.056ns route)
                                                       (86.3% logic, 13.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (SLICE_X6Y28.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y27.CQ       Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    SLICE_X6Y28.BX       net (fanout=1)        0.324   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<2>
    SLICE_X6Y28.CLK      Tdh         (-Th)     0.111   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.089ns logic, 0.324ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (SLICE_X6Y28.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y27.BQ       Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    SLICE_X6Y28.AI       net (fanout=1)        0.219   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<1>
    SLICE_X6Y28.CLK      Tdh         (-Th)     0.004   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.196ns logic, 0.219ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_RX_CLK/I0
  Logical resource: BUFG_inst_RX_CLK/I0
  Location pin: BUFGMUX_X3Y15.I0
  Clock network: IBUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK
  Location pin: SLICE_X6Y28.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK
  Location pin: SLICE_X6Y28.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;

 1305 paths analyzed, 422 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_8 (SLICE_X18Y32.A4), 52 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.398ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      10.565ns (Levels of Logic = 7)
  Clock Path Skew:      0.152ns (0.918 - 0.766)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y4.CQ        Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56
    SLICE_X23Y12.D3      net (fanout=31)       2.440   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd56
    SLICE_X23Y12.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_pkt_sz<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X25Y12.A1      net (fanout=1)        0.867   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X25Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36739<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv413
    SLICE_X25Y16.D4      net (fanout=2)        0.891   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv41
    SLICE_X25Y16.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]1
    SLICE_X26Y19.B1      net (fanout=1)        1.114   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
    SLICE_X26Y19.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X26Y19.D1      net (fanout=1)        0.482   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X26Y19.CMUX    Topdc                 0.368   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/mux30_122_F
                                                       ML3MST_inst/mux30_122
    SLICE_X18Y25.C6      net (fanout=1)        0.976   ML3MST_inst/mux30_122
    SLICE_X18Y25.CMUX    Tilo                  0.361   ML3MST_inst/mux30_7
                                                       ML3MST_inst/mux30_7_G
                                                       ML3MST_inst/mux30_7
    SLICE_X18Y32.A4      net (fanout=1)        1.406   ML3MST_inst/mux30_7
    SLICE_X18Y32.CLK     Tas                   0.289   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                     10.565ns (2.389ns logic, 8.176ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.397ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      10.564ns (Levels of Logic = 7)
  Clock Path Skew:      0.152ns (0.918 - 0.766)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y4.AQ        Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55
    SLICE_X23Y12.D2      net (fanout=15)       2.439   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd55
    SLICE_X23Y12.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_pkt_sz<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X25Y12.A1      net (fanout=1)        0.867   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X25Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36739<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv413
    SLICE_X25Y16.D4      net (fanout=2)        0.891   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv41
    SLICE_X25Y16.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]1
    SLICE_X26Y19.B1      net (fanout=1)        1.114   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
    SLICE_X26Y19.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X26Y19.D1      net (fanout=1)        0.482   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X26Y19.CMUX    Topdc                 0.368   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/mux30_122_F
                                                       ML3MST_inst/mux30_122
    SLICE_X18Y25.C6      net (fanout=1)        0.976   ML3MST_inst/mux30_122
    SLICE_X18Y25.CMUX    Tilo                  0.361   ML3MST_inst/mux30_7
                                                       ML3MST_inst/mux30_7_G
                                                       ML3MST_inst/mux30_7
    SLICE_X18Y32.A4      net (fanout=1)        1.406   ML3MST_inst/mux30_7
    SLICE_X18Y32.CLK     Tas                   0.289   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                     10.564ns (2.389ns logic, 8.175ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.661ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57 (FF)
  Destination:          ML3MST_inst/reg_dout_8 (FF)
  Data Path Delay:      9.828ns (Levels of Logic = 7)
  Clock Path Skew:      0.152ns (0.918 - 0.766)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57 to ML3MST_inst/reg_dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y4.DQ        Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
    SLICE_X23Y12.D5      net (fanout=16)       1.703   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd57
    SLICE_X23Y12.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_pkt_sz<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X25Y12.A1      net (fanout=1)        0.867   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv412
    SLICE_X25Y12.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36739<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv413
    SLICE_X25Y16.D4      net (fanout=2)        0.891   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n25210_inv41
    SLICE_X25Y16.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]1
    SLICE_X26Y19.B1      net (fanout=1)        1.114   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]
    SLICE_X26Y19.B       Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X26Y19.D1      net (fanout=1)        0.482   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
    SLICE_X26Y19.CMUX    Topdc                 0.368   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[8]2
                                                       ML3MST_inst/mux30_122_F
                                                       ML3MST_inst/mux30_122
    SLICE_X18Y25.C6      net (fanout=1)        0.976   ML3MST_inst/mux30_122
    SLICE_X18Y25.CMUX    Tilo                  0.361   ML3MST_inst/mux30_7
                                                       ML3MST_inst/mux30_7_G
                                                       ML3MST_inst/mux30_7
    SLICE_X18Y32.A4      net (fanout=1)        1.406   ML3MST_inst/mux30_7
    SLICE_X18Y32.CLK     Tas                   0.289   ML3MST_inst/reg_dout<9>
                                                       ML3MST_inst/host_addr<6>141
                                                       ML3MST_inst/reg_dout_8
    -------------------------------------------------  ---------------------------
    Total                                      9.828ns (2.389ns logic, 7.439ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_12 (SLICE_X20Y38.A3), 37 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.037ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd15 (FF)
  Destination:          ML3MST_inst/reg_dout_12 (FF)
  Data Path Delay:      10.203ns (Levels of Logic = 6)
  Clock Path Skew:      0.151ns (0.897 - 0.746)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd15 to ML3MST_inst/reg_dout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y24.CQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd15
    SLICE_X11Y16.D1      net (fanout=15)       1.697   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd15
    SLICE_X11Y16.D       Tilo                  0.259   CNC2_22A/Encoder_Partition_1/G1.Channel[1].IndexTriggerFilter/ROut
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[4]_SW0
    SLICE_X13Y16.A2      net (fanout=1)        0.623   ML3MST_inst/N354
    SLICE_X13Y16.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n23552
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[4]
    SLICE_X17Y20.A5      net (fanout=3)        1.886   ML3MST_inst/debug_info_11<4>
    SLICE_X17Y20.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_touttimer<20>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[12]
    SLICE_X20Y24.B1      net (fanout=1)        1.166   ML3MST_inst/debug_info_11<12>
    SLICE_X20Y24.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd10
                                                       ML3MST_inst/mux3_122
    SLICE_X20Y24.C6      net (fanout=1)        0.219   ML3MST_inst/mux3_122
    SLICE_X20Y24.CMUX    Tilo                  0.343   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd10
                                                       ML3MST_inst/mux3_7_G
                                                       ML3MST_inst/mux3_7
    SLICE_X20Y38.A3      net (fanout=1)        2.555   ML3MST_inst/mux3_7
    SLICE_X20Y38.CLK     Tas                   0.341   ML3MST_inst/reg_dout<13>
                                                       ML3MST_inst/host_addr<6>17
                                                       ML3MST_inst/reg_dout_12
    -------------------------------------------------  ---------------------------
    Total                                     10.203ns (2.057ns logic, 8.146ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.622ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd12 (FF)
  Destination:          ML3MST_inst/reg_dout_12 (FF)
  Data Path Delay:      9.776ns (Levels of Logic = 6)
  Clock Path Skew:      0.139ns (0.897 - 0.758)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd12 to ML3MST_inst/reg_dout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.DQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd12
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd12
    SLICE_X11Y16.D2      net (fanout=11)       1.270   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd12
    SLICE_X11Y16.D       Tilo                  0.259   CNC2_22A/Encoder_Partition_1/G1.Channel[1].IndexTriggerFilter/ROut
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[4]_SW0
    SLICE_X13Y16.A2      net (fanout=1)        0.623   ML3MST_inst/N354
    SLICE_X13Y16.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n23552
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[4]
    SLICE_X17Y20.A5      net (fanout=3)        1.886   ML3MST_inst/debug_info_11<4>
    SLICE_X17Y20.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_touttimer<20>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[12]
    SLICE_X20Y24.B1      net (fanout=1)        1.166   ML3MST_inst/debug_info_11<12>
    SLICE_X20Y24.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd10
                                                       ML3MST_inst/mux3_122
    SLICE_X20Y24.C6      net (fanout=1)        0.219   ML3MST_inst/mux3_122
    SLICE_X20Y24.CMUX    Tilo                  0.343   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd10
                                                       ML3MST_inst/mux3_7_G
                                                       ML3MST_inst/mux3_7
    SLICE_X20Y38.A3      net (fanout=1)        2.555   ML3MST_inst/mux3_7
    SLICE_X20Y38.CLK     Tas                   0.341   ML3MST_inst/reg_dout<13>
                                                       ML3MST_inst/host_addr<6>17
                                                       ML3MST_inst/reg_dout_12
    -------------------------------------------------  ---------------------------
    Total                                      9.776ns (2.057ns logic, 7.719ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.493ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd14 (FF)
  Destination:          ML3MST_inst/reg_dout_12 (FF)
  Data Path Delay:      9.659ns (Levels of Logic = 6)
  Clock Path Skew:      0.151ns (0.897 - 0.746)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd14 to ML3MST_inst/reg_dout_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y24.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd14
    SLICE_X11Y16.D5      net (fanout=9)        1.153   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_FSM_FFd14
    SLICE_X11Y16.D       Tilo                  0.259   CNC2_22A/Encoder_Partition_1/G1.Channel[1].IndexTriggerFilter/ROut
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[4]_SW0
    SLICE_X13Y16.A2      net (fanout=1)        0.623   ML3MST_inst/N354
    SLICE_X13Y16.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n23552
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[4]
    SLICE_X17Y20.A5      net (fanout=3)        1.886   ML3MST_inst/debug_info_11<4>
    SLICE_X17Y20.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_touttimer<20>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_seq_ml3_cyclic_seq[12]
    SLICE_X20Y24.B1      net (fanout=1)        1.166   ML3MST_inst/debug_info_11<12>
    SLICE_X20Y24.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd10
                                                       ML3MST_inst/mux3_122
    SLICE_X20Y24.C6      net (fanout=1)        0.219   ML3MST_inst/mux3_122
    SLICE_X20Y24.CMUX    Tilo                  0.343   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd10
                                                       ML3MST_inst/mux3_7_G
                                                       ML3MST_inst/mux3_7
    SLICE_X20Y38.A3      net (fanout=1)        2.555   ML3MST_inst/mux3_7
    SLICE_X20Y38.CLK     Tas                   0.341   ML3MST_inst/reg_dout<13>
                                                       ML3MST_inst/host_addr<6>17
                                                       ML3MST_inst/reg_dout_12
    -------------------------------------------------  ---------------------------
    Total                                      9.659ns (2.057ns logic, 7.602ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_11 (SLICE_X20Y36.C6), 36 paths
--------------------------------------------------------------------------------
Delay (setup path):     10.291ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42 (FF)
  Destination:          ML3MST_inst/reg_dout_11 (FF)
  Data Path Delay:      9.582ns (Levels of Logic = 8)
  Clock Path Skew:      0.276ns (0.903 - 0.627)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42 to ML3MST_inst/reg_dout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y17.CQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
    SLICE_X25Y13.A1      net (fanout=44)       1.981   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd42
    SLICE_X25Y13.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT7121
    SLICE_X25Y13.B4      net (fanout=4)        0.510   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT712
    SLICE_X25Y13.BMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]11
    SLICE_X25Y18.B1      net (fanout=10)       1.296   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X25Y18.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd43-In11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X25Y18.A3      net (fanout=1)        0.458   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]
    SLICE_X25Y18.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd43-In11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]2
    SLICE_X25Y25.A3      net (fanout=1)        1.146   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X25Y25.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd24
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X25Y25.B6      net (fanout=1)        0.118   ML3MST_inst/debug_info_10<11>
    SLICE_X25Y25.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd24
                                                       ML3MST_inst/mux2_122
    SLICE_X20Y36.D6      net (fanout=1)        1.410   ML3MST_inst/mux2_122
    SLICE_X20Y36.D       Tilo                  0.205   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/mux2_7
    SLICE_X20Y36.C6      net (fanout=1)        0.118   ML3MST_inst/mux2_7
    SLICE_X20Y36.CLK     Tas                   0.341   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/host_addr<6>31
                                                       ML3MST_inst/reg_dout_11
    -------------------------------------------------  ---------------------------
    Total                                      9.582ns (2.545ns logic, 7.037ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.781ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd46 (FF)
  Destination:          ML3MST_inst/reg_dout_11 (FF)
  Data Path Delay:      9.035ns (Levels of Logic = 8)
  Clock Path Skew:      0.239ns (0.903 - 0.664)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd46 to ML3MST_inst/reg_dout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y14.CQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd46
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd46
    SLICE_X25Y13.A4      net (fanout=46)       1.434   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd46
    SLICE_X25Y13.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT7121
    SLICE_X25Y13.B4      net (fanout=4)        0.510   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT712
    SLICE_X25Y13.BMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]11
    SLICE_X25Y18.B1      net (fanout=10)       1.296   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X25Y18.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd43-In11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X25Y18.A3      net (fanout=1)        0.458   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]
    SLICE_X25Y18.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd43-In11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]2
    SLICE_X25Y25.A3      net (fanout=1)        1.146   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X25Y25.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd24
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X25Y25.B6      net (fanout=1)        0.118   ML3MST_inst/debug_info_10<11>
    SLICE_X25Y25.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd24
                                                       ML3MST_inst/mux2_122
    SLICE_X20Y36.D6      net (fanout=1)        1.410   ML3MST_inst/mux2_122
    SLICE_X20Y36.D       Tilo                  0.205   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/mux2_7
    SLICE_X20Y36.C6      net (fanout=1)        0.118   ML3MST_inst/mux2_7
    SLICE_X20Y36.CLK     Tas                   0.341   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/host_addr<6>31
                                                       ML3MST_inst/reg_dout_11
    -------------------------------------------------  ---------------------------
    Total                                      9.035ns (2.545ns logic, 6.490ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.222ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd49 (FF)
  Destination:          ML3MST_inst/reg_dout_11 (FF)
  Data Path Delay:      8.528ns (Levels of Logic = 8)
  Clock Path Skew:      0.291ns (0.903 - 0.612)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd49 to ML3MST_inst/reg_dout_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y11.DQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd49
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd49
    SLICE_X25Y13.A2      net (fanout=52)       0.927   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd49
    SLICE_X25Y13.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT7121
    SLICE_X25Y13.B4      net (fanout=4)        0.510   ML3MST_inst/ml3_logic_root/ml3_flame_control/Mmux_tx0_bufwrsize[8]_tx0_bufwrsize[8]_mux_4327_OUT712
    SLICE_X25Y13.BMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrcvtmp_b<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]11
    SLICE_X25Y18.B1      net (fanout=10)       1.296   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X25Y18.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd43-In11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]1
    SLICE_X25Y18.A3      net (fanout=1)        0.458   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]
    SLICE_X25Y18.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd43-In11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]2
    SLICE_X25Y25.A3      net (fanout=1)        1.146   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X25Y25.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd24
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_ml3_flmtx_status[11]3
    SLICE_X25Y25.B6      net (fanout=1)        0.118   ML3MST_inst/debug_info_10<11>
    SLICE_X25Y25.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_status_FSM_FFd24
                                                       ML3MST_inst/mux2_122
    SLICE_X20Y36.D6      net (fanout=1)        1.410   ML3MST_inst/mux2_122
    SLICE_X20Y36.D       Tilo                  0.205   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/mux2_7
    SLICE_X20Y36.C6      net (fanout=1)        0.118   ML3MST_inst/mux2_7
    SLICE_X20Y36.CLK     Tas                   0.341   ML3MST_inst/reg_dout<11>
                                                       ML3MST_inst/host_addr<6>31
                                                       ML3MST_inst/reg_dout_11
    -------------------------------------------------  ---------------------------
    Total                                      8.528ns (2.545ns logic, 5.983ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rc_INTS_set_d_16 (SLICE_X21Y26.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.218ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_16 (FF)
  Destination:          ML3MST_inst/reg_rc_INTS_set_d_16 (FF)
  Data Path Delay:      0.559ns (Levels of Logic = 0)
  Clock Path Skew:      0.792ns (1.106 - 0.314)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_16 to ML3MST_inst/reg_rc_INTS_set_d_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y25.CQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_17
                                                       ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_16
    SLICE_X21Y26.DX      net (fanout=2)        0.302   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_16
    SLICE_X21Y26.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/reg_rc_INTS_set_d<16>
                                                       ML3MST_inst/reg_rc_INTS_set_d_16
    -------------------------------------------------  ---------------------------
    Total                                      0.559ns (0.257ns logic, 0.302ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rc_INTS_set_d_11 (SLICE_X21Y26.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -1.216ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_11 (FF)
  Destination:          ML3MST_inst/reg_rc_INTS_set_d_11 (FF)
  Data Path Delay:      0.561ns (Levels of Logic = 0)
  Clock Path Skew:      0.792ns (1.106 - 0.314)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_11 to ML3MST_inst/reg_rc_INTS_set_d_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y25.BQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_17
                                                       ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_11
    SLICE_X21Y26.CX      net (fanout=2)        0.304   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_11
    SLICE_X21Y26.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/reg_rc_INTS_set_d<16>
                                                       ML3MST_inst/reg_rc_INTS_set_d_11
    -------------------------------------------------  ---------------------------
    Total                                      0.561ns (0.257ns logic, 0.304ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_22 (SLICE_X16Y39.A5), 5 paths
--------------------------------------------------------------------------------
Delay (hold path):      -1.081ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1_22 (FF)
  Destination:          ML3MST_inst/reg_dout_22 (FF)
  Data Path Delay:      0.704ns (Levels of Logic = 2)
  Clock Path Skew:      0.800ns (1.166 - 0.366)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1_22 to ML3MST_inst/reg_dout_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.CQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1<23>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1_22
    SLICE_X16Y39.B4      net (fanout=3)        0.134   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1<22>
    SLICE_X16Y39.B       Tilo                  0.142   ML3MST_inst/reg_dout<23>
                                                       ML3MST_inst/mux1479
    SLICE_X16Y39.A5      net (fanout=1)        0.040   ML3MST_inst/mux1478
    SLICE_X16Y39.CLK     Tah         (-Th)    -0.190   ML3MST_inst/reg_dout<23>
                                                       ML3MST_inst/mux14713
                                                       ML3MST_inst/reg_dout_22
    -------------------------------------------------  ---------------------------
    Total                                      0.704ns (0.530ns logic, 0.174ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------
Delay (hold path):      -0.236ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2_22 (FF)
  Destination:          ML3MST_inst/reg_dout_22 (FF)
  Data Path Delay:      1.601ns (Levels of Logic = 3)
  Clock Path Skew:      0.852ns (1.166 - 0.314)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2_22 to ML3MST_inst/reg_dout_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y39.CQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2<23>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2_22
    SLICE_X19Y38.D5      net (fanout=3)        0.166   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2<22>
    SLICE_X19Y38.D       Tilo                  0.156   ML3MST_inst/mux1477
                                                       ML3MST_inst/mux1478
    SLICE_X16Y39.B1      net (fanout=1)        0.709   ML3MST_inst/mux1477
    SLICE_X16Y39.B       Tilo                  0.142   ML3MST_inst/reg_dout<23>
                                                       ML3MST_inst/mux1479
    SLICE_X16Y39.A5      net (fanout=1)        0.040   ML3MST_inst/mux1478
    SLICE_X16Y39.CLK     Tah         (-Th)    -0.190   ML3MST_inst/reg_dout<23>
                                                       ML3MST_inst/mux14713
                                                       ML3MST_inst/reg_dout_22
    -------------------------------------------------  ---------------------------
    Total                                      1.601ns (0.686ns logic, 0.915ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.724ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_r_GTIM_22 (FF)
  Destination:          ML3MST_inst/reg_dout_22 (FF)
  Data Path Delay:      2.619ns (Levels of Logic = 3)
  Clock Path Skew:      0.910ns (1.166 - 0.256)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_r_GTIM_22 to ML3MST_inst/reg_dout_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y31.CQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/reg_r_GTIM<23>
                                                       ML3MST_inst/ml3_logic_root/reg_r_GTIM_22
    SLICE_X27Y40.A1      net (fanout=4)        1.153   ML3MST_inst/ml3_logic_root/reg_r_GTIM<22>
    SLICE_X27Y40.A       Tilo                  0.156   CNC2_22A/RemoteIO_Partition_1/IOLink/Transmitter/Shifter/m_Q<64>
                                                       ML3MST_inst/mux1476
    SLICE_X16Y39.B3      net (fanout=1)        0.740   ML3MST_inst/mux1475
    SLICE_X16Y39.B       Tilo                  0.142   ML3MST_inst/reg_dout<23>
                                                       ML3MST_inst/mux1479
    SLICE_X16Y39.A5      net (fanout=1)        0.040   ML3MST_inst/mux1478
    SLICE_X16Y39.CLK     Tah         (-Th)    -0.190   ML3MST_inst/reg_dout<23>
                                                       ML3MST_inst/mux14713
                                                       ML3MST_inst/reg_dout_22
    -------------------------------------------------  ---------------------------
    Total                                      2.619ns (0.686ns logic, 1.933ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;

 1341 paths analyzed, 169 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (SLICE_X17Y47.B4), 56 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.126ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (FF)
  Data Path Delay:      11.054ns (Levels of Logic = 12)
  Clock Path Skew:      -0.087ns (0.768 - 0.855)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y36.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X16Y42.D1      net (fanout=16)       1.704   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X16Y42.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X14Y41.B1      net (fanout=2)        0.815   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X14Y41.B       Tilo                  0.203   ML3MST_inst/reg_rs_CMD_clr_ddd<22>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X14Y41.A3      net (fanout=2)        0.418   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X14Y41.A       Tilo                  0.203   ML3MST_inst/reg_rs_CMD_clr_ddd<22>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X15Y42.B1      net (fanout=2)        0.581   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X15Y42.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_r_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X15Y42.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X15Y42.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_r_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X15Y43.B6      net (fanout=2)        0.287   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X15Y43.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X15Y43.A5      net (fanout=2)        0.197   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X15Y43.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X17Y45.C2      net (fanout=2)        0.854   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X17Y45.C       Tilo                  0.259   CNC2_22A/Encoder_Partition_1/G1.Channel[1].DDACounterLatched/m_IndexCounter<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X17Y45.D5      net (fanout=2)        0.214   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X17Y45.D       Tilo                  0.259   CNC2_22A/Encoder_Partition_1/G1.Channel[1].DDACounterLatched/m_IndexCounter<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X19Y47.C6      net (fanout=3)        0.692   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X19Y47.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_irqneg<23>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X17Y47.C1      net (fanout=8)        1.374   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X17Y47.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X17Y47.B4      net (fanout=1)        0.327   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X17Y47.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    -------------------------------------------------  ---------------------------
    Total                                     11.054ns (3.396ns logic, 7.658ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.030ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (FF)
  Data Path Delay:      10.958ns (Levels of Logic = 12)
  Clock Path Skew:      -0.087ns (0.768 - 0.855)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y36.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X16Y42.D2      net (fanout=16)       1.608   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X16Y42.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X14Y41.B1      net (fanout=2)        0.815   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X14Y41.B       Tilo                  0.203   ML3MST_inst/reg_rs_CMD_clr_ddd<22>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X14Y41.A3      net (fanout=2)        0.418   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X14Y41.A       Tilo                  0.203   ML3MST_inst/reg_rs_CMD_clr_ddd<22>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X15Y42.B1      net (fanout=2)        0.581   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X15Y42.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_r_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X15Y42.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X15Y42.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_r_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X15Y43.B6      net (fanout=2)        0.287   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X15Y43.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X15Y43.A5      net (fanout=2)        0.197   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X15Y43.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X17Y45.C2      net (fanout=2)        0.854   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X17Y45.C       Tilo                  0.259   CNC2_22A/Encoder_Partition_1/G1.Channel[1].DDACounterLatched/m_IndexCounter<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X17Y45.D5      net (fanout=2)        0.214   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X17Y45.D       Tilo                  0.259   CNC2_22A/Encoder_Partition_1/G1.Channel[1].DDACounterLatched/m_IndexCounter<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X19Y47.C6      net (fanout=3)        0.692   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X19Y47.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_irqneg<23>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X17Y47.C1      net (fanout=8)        1.374   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X17Y47.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X17Y47.B4      net (fanout=1)        0.327   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X17Y47.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    -------------------------------------------------  ---------------------------
    Total                                     10.958ns (3.396ns logic, 7.562ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.443ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (FF)
  Data Path Delay:      10.356ns (Levels of Logic = 12)
  Clock Path Skew:      -0.102ns (0.768 - 0.870)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_2 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y42.CQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_2
    SLICE_X16Y42.D3      net (fanout=13)       1.006   ML3MST_inst/reg_rw_IDLY<2>
    SLICE_X16Y42.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X14Y41.B1      net (fanout=2)        0.815   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X14Y41.B       Tilo                  0.203   ML3MST_inst/reg_rs_CMD_clr_ddd<22>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X14Y41.A3      net (fanout=2)        0.418   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X14Y41.A       Tilo                  0.203   ML3MST_inst/reg_rs_CMD_clr_ddd<22>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X15Y42.B1      net (fanout=2)        0.581   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X15Y42.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_r_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X15Y42.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X15Y42.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_r_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X15Y43.B6      net (fanout=2)        0.287   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X15Y43.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X15Y43.A5      net (fanout=2)        0.197   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X15Y43.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X17Y45.C2      net (fanout=2)        0.854   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X17Y45.C       Tilo                  0.259   CNC2_22A/Encoder_Partition_1/G1.Channel[1].DDACounterLatched/m_IndexCounter<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X17Y45.D5      net (fanout=2)        0.214   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X17Y45.D       Tilo                  0.259   CNC2_22A/Encoder_Partition_1/G1.Channel[1].DDACounterLatched/m_IndexCounter<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X19Y47.C6      net (fanout=3)        0.692   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X19Y47.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_irqneg<23>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X17Y47.C1      net (fanout=8)        1.374   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X17Y47.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X17Y47.B4      net (fanout=1)        0.327   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X17Y47.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    -------------------------------------------------  ---------------------------
    Total                                     10.356ns (3.396ns logic, 6.960ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (SLICE_X15Y46.A4), 54 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.121ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      11.063ns (Levels of Logic = 12)
  Clock Path Skew:      -0.073ns (0.782 - 0.855)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y36.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X16Y42.D1      net (fanout=16)       1.704   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X16Y42.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X14Y41.B1      net (fanout=2)        0.815   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X14Y41.B       Tilo                  0.203   ML3MST_inst/reg_rs_CMD_clr_ddd<22>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X14Y41.A3      net (fanout=2)        0.418   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X14Y41.A       Tilo                  0.203   ML3MST_inst/reg_rs_CMD_clr_ddd<22>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X15Y42.B1      net (fanout=2)        0.581   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X15Y42.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_r_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X15Y42.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X15Y42.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_r_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X15Y43.B6      net (fanout=2)        0.287   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X15Y43.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X15Y43.A5      net (fanout=2)        0.197   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X15Y43.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X17Y45.C2      net (fanout=2)        0.854   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X17Y45.C       Tilo                  0.259   CNC2_22A/Encoder_Partition_1/G1.Channel[1].DDACounterLatched/m_IndexCounter<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X17Y45.D5      net (fanout=2)        0.214   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X17Y45.D       Tilo                  0.259   CNC2_22A/Encoder_Partition_1/G1.Channel[1].DDACounterLatched/m_IndexCounter<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X19Y47.C6      net (fanout=3)        0.692   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X19Y47.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_irqneg<23>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X17Y43.B4      net (fanout=8)        0.848   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X17Y43.BMUX    Tilo                  0.313   CNC2_22A/Encoder_Partition_1/G1.Channel[0].IndexCounter/m_IndexCounter<15>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X15Y46.A4      net (fanout=1)        0.808   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X15Y46.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     11.063ns (3.450ns logic, 7.613ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.025ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      10.967ns (Levels of Logic = 12)
  Clock Path Skew:      -0.073ns (0.782 - 0.855)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y36.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X16Y42.D2      net (fanout=16)       1.608   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X16Y42.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X14Y41.B1      net (fanout=2)        0.815   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X14Y41.B       Tilo                  0.203   ML3MST_inst/reg_rs_CMD_clr_ddd<22>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X14Y41.A3      net (fanout=2)        0.418   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X14Y41.A       Tilo                  0.203   ML3MST_inst/reg_rs_CMD_clr_ddd<22>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X15Y42.B1      net (fanout=2)        0.581   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X15Y42.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_r_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X15Y42.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X15Y42.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_r_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X15Y43.B6      net (fanout=2)        0.287   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X15Y43.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X15Y43.A5      net (fanout=2)        0.197   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X15Y43.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X17Y45.C2      net (fanout=2)        0.854   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X17Y45.C       Tilo                  0.259   CNC2_22A/Encoder_Partition_1/G1.Channel[1].DDACounterLatched/m_IndexCounter<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X17Y45.D5      net (fanout=2)        0.214   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X17Y45.D       Tilo                  0.259   CNC2_22A/Encoder_Partition_1/G1.Channel[1].DDACounterLatched/m_IndexCounter<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X19Y47.C6      net (fanout=3)        0.692   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X19Y47.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_irqneg<23>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X17Y43.B4      net (fanout=8)        0.848   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X17Y43.BMUX    Tilo                  0.313   CNC2_22A/Encoder_Partition_1/G1.Channel[0].IndexCounter/m_IndexCounter<15>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X15Y46.A4      net (fanout=1)        0.808   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X15Y46.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     10.967ns (3.450ns logic, 7.517ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.438ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      10.365ns (Levels of Logic = 12)
  Clock Path Skew:      -0.088ns (0.782 - 0.870)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_2 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y42.CQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_2
    SLICE_X16Y42.D3      net (fanout=13)       1.006   ML3MST_inst/reg_rw_IDLY<2>
    SLICE_X16Y42.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X14Y41.B1      net (fanout=2)        0.815   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X14Y41.B       Tilo                  0.203   ML3MST_inst/reg_rs_CMD_clr_ddd<22>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X14Y41.A3      net (fanout=2)        0.418   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X14Y41.A       Tilo                  0.203   ML3MST_inst/reg_rs_CMD_clr_ddd<22>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X15Y42.B1      net (fanout=2)        0.581   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X15Y42.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_r_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X15Y42.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X15Y42.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_r_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X15Y43.B6      net (fanout=2)        0.287   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X15Y43.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X15Y43.A5      net (fanout=2)        0.197   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X15Y43.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X17Y45.C2      net (fanout=2)        0.854   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X17Y45.C       Tilo                  0.259   CNC2_22A/Encoder_Partition_1/G1.Channel[1].DDACounterLatched/m_IndexCounter<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X17Y45.D5      net (fanout=2)        0.214   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X17Y45.D       Tilo                  0.259   CNC2_22A/Encoder_Partition_1/G1.Channel[1].DDACounterLatched/m_IndexCounter<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X19Y47.C6      net (fanout=3)        0.692   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X19Y47.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_irqneg<23>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X17Y43.B4      net (fanout=8)        0.848   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X17Y43.BMUX    Tilo                  0.313   CNC2_22A/Encoder_Partition_1/G1.Channel[0].IndexCounter/m_IndexCounter<15>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X15Y46.A4      net (fanout=1)        0.808   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X15Y46.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     10.365ns (3.450ns logic, 6.915ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (SLICE_X15Y46.A5), 56 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.937ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      10.879ns (Levels of Logic = 12)
  Clock Path Skew:      -0.073ns (0.782 - 0.855)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_4 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y36.AQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_4
    SLICE_X16Y42.D1      net (fanout=16)       1.704   ML3MST_inst/reg_rw_IDLY<4>
    SLICE_X16Y42.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X14Y41.B1      net (fanout=2)        0.815   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X14Y41.B       Tilo                  0.203   ML3MST_inst/reg_rs_CMD_clr_ddd<22>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X14Y41.A3      net (fanout=2)        0.418   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X14Y41.A       Tilo                  0.203   ML3MST_inst/reg_rs_CMD_clr_ddd<22>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X15Y42.B1      net (fanout=2)        0.581   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X15Y42.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_r_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X15Y42.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X15Y42.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_r_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X15Y43.B6      net (fanout=2)        0.287   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X15Y43.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X15Y43.A5      net (fanout=2)        0.197   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X15Y43.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X17Y45.C2      net (fanout=2)        0.854   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X17Y45.C       Tilo                  0.259   CNC2_22A/Encoder_Partition_1/G1.Channel[1].DDACounterLatched/m_IndexCounter<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X17Y45.D5      net (fanout=2)        0.214   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X17Y45.D       Tilo                  0.259   CNC2_22A/Encoder_Partition_1/G1.Channel[1].DDACounterLatched/m_IndexCounter<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X19Y47.C6      net (fanout=3)        0.692   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X19Y47.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_irqneg<23>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X15Y46.B5      net (fanout=8)        1.339   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X15Y46.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>1
    SLICE_X15Y46.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>1
    SLICE_X15Y46.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     10.879ns (3.396ns logic, 7.483ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.841ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_5 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      10.783ns (Levels of Logic = 12)
  Clock Path Skew:      -0.073ns (0.782 - 0.855)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_5 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y36.BQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_5
    SLICE_X16Y42.D2      net (fanout=16)       1.608   ML3MST_inst/reg_rw_IDLY<5>
    SLICE_X16Y42.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X14Y41.B1      net (fanout=2)        0.815   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X14Y41.B       Tilo                  0.203   ML3MST_inst/reg_rs_CMD_clr_ddd<22>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X14Y41.A3      net (fanout=2)        0.418   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X14Y41.A       Tilo                  0.203   ML3MST_inst/reg_rs_CMD_clr_ddd<22>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X15Y42.B1      net (fanout=2)        0.581   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X15Y42.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_r_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X15Y42.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X15Y42.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_r_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X15Y43.B6      net (fanout=2)        0.287   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X15Y43.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X15Y43.A5      net (fanout=2)        0.197   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X15Y43.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X17Y45.C2      net (fanout=2)        0.854   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X17Y45.C       Tilo                  0.259   CNC2_22A/Encoder_Partition_1/G1.Channel[1].DDACounterLatched/m_IndexCounter<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X17Y45.D5      net (fanout=2)        0.214   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X17Y45.D       Tilo                  0.259   CNC2_22A/Encoder_Partition_1/G1.Channel[1].DDACounterLatched/m_IndexCounter<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X19Y47.C6      net (fanout=3)        0.692   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X19Y47.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_irqneg<23>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X15Y46.B5      net (fanout=8)        1.339   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X15Y46.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>1
    SLICE_X15Y46.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>1
    SLICE_X15Y46.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     10.783ns (3.396ns logic, 7.387ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.254ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      10.181ns (Levels of Logic = 12)
  Clock Path Skew:      -0.088ns (0.782 - 0.870)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_2 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y42.CQ      Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_2
    SLICE_X16Y42.D3      net (fanout=13)       1.006   ML3MST_inst/reg_rw_IDLY<2>
    SLICE_X16Y42.D       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_t_mcyc<3>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X14Y41.B1      net (fanout=2)        0.815   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X14Y41.B       Tilo                  0.203   ML3MST_inst/reg_rs_CMD_clr_ddd<22>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X14Y41.A3      net (fanout=2)        0.418   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X14Y41.A       Tilo                  0.203   ML3MST_inst/reg_rs_CMD_clr_ddd<22>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X15Y42.B1      net (fanout=2)        0.581   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X15Y42.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_r_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X15Y42.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X15Y42.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_r_M3_GDR<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X15Y43.B6      net (fanout=2)        0.287   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X15Y43.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X15Y43.A5      net (fanout=2)        0.197   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X15Y43.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X17Y45.C2      net (fanout=2)        0.854   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X17Y45.C       Tilo                  0.259   CNC2_22A/Encoder_Partition_1/G1.Channel[1].DDACounterLatched/m_IndexCounter<11>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X17Y45.D5      net (fanout=2)        0.214   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X17Y45.D       Tilo                  0.259   CNC2_22A/Encoder_Partition_1/G1.Channel[1].DDACounterLatched/m_IndexCounter<11>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X19Y47.C6      net (fanout=3)        0.692   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X19Y47.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_cyclic_irqneg<23>
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X15Y46.B5      net (fanout=8)        1.339   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X15Y46.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>1
    SLICE_X15Y46.A5      net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>1
    SLICE_X15Y46.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     10.181ns (3.396ns logic, 6.785ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_25 (SLICE_X15Y38.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.866ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rs_CMD_25 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_25 (FF)
  Data Path Delay:      0.474ns (Levels of Logic = 0)
  Clock Path Skew:      0.355ns (0.965 - 0.610)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rs_CMD_25 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y38.AQ      Tcko                  0.198   ML3MST_inst/reg_rs_CMD<28>
                                                       ML3MST_inst/reg_rs_CMD_25
    SLICE_X15Y38.BX      net (fanout=3)        0.217   ML3MST_inst/reg_rs_CMD<25>
    SLICE_X15Y38.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<27>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_25
    -------------------------------------------------  ---------------------------
    Total                                      0.474ns (0.257ns logic, 0.217ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_17 (SLICE_X8Y33.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.831ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rs_CMD_17 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_17 (FF)
  Data Path Delay:      0.523ns (Levels of Logic = 0)
  Clock Path Skew:      0.369ns (1.008 - 0.639)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rs_CMD_17 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.AQ       Tcko                  0.198   ML3MST_inst/reg_rs_CMD<20>
                                                       ML3MST_inst/reg_rs_CMD_17
    SLICE_X8Y33.BX       net (fanout=3)        0.277   ML3MST_inst/reg_rs_CMD<17>
    SLICE_X8Y33.CLK      Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<19>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_17
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.246ns logic, 0.277ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_9 (SLICE_X13Y31.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.776ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rs_CMD_9 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_9 (FF)
  Data Path Delay:      0.579ns (Levels of Logic = 0)
  Clock Path Skew:      0.370ns (0.986 - 0.616)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rs_CMD_9 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.BQ      Tcko                  0.198   ML3MST_inst/reg_rc_ESTS<15>
                                                       ML3MST_inst/reg_rs_CMD_9
    SLICE_X13Y31.BX      net (fanout=3)        0.322   ML3MST_inst/reg_rs_CMD<9>
    SLICE_X13Y31.CLK     Tckdi       (-Th)    -0.059   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<11>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_9
    -------------------------------------------------  ---------------------------
    Total                                      0.579ns (0.257ns logic, 0.322ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 484582 paths analyzed, 14972 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.196ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X2Y6.DIA3), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.811ns (Levels of Logic = 4)
  Clock Path Skew:      -0.125ns (0.432 - 0.557)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y20.DOA3    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y30.C1      net (fanout=1)        2.567   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<3>
    SLICE_X12Y30.BMUX    Topcb                 0.371   ML3MST_inst/common_mem_douta<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_551
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_24
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_24
    SLICE_X19Y30.D6      net (fanout=1)        0.910   ML3MST_inst/common_mem_douta<3>
    SLICE_X19Y30.D       Tilo                  0.259   LB_MIII_DataOut<3>
                                                       ML3MST_inst/Mmux_host_data_r261
    SLICE_X29Y34.C5      net (fanout=1)        1.274   LB_MIII_DataOut<3>
    SLICE_X29Y34.C       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<35>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<51>LogicTrst
    SLICE_X47Y16.C3      net (fanout=57)       3.060   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<51>
    SLICE_X47Y16.C       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<3>LogicTrst1
    RAMB16_X2Y6.DIA3     net (fanout=1)        0.702   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<3>
    RAMB16_X2Y6.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.811ns (3.298ns logic, 8.513ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.762ns (Levels of Logic = 4)
  Clock Path Skew:      -0.023ns (0.432 - 0.455)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOA19    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X10Y32.B3      net (fanout=1)        2.520   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<19>
    SLICE_X10Y32.BMUX    Topbb                 0.361   ML3MST_inst/common_mem_douta<19>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_520
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_9
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_9
    SLICE_X11Y37.D6      net (fanout=1)        0.540   ML3MST_inst/common_mem_douta<19>
    SLICE_X11Y37.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_7
                                                       ML3MST_inst/Mmux_host_data_r111
    SLICE_X29Y34.C2      net (fanout=1)        1.652   LB_MIII_DataOut<19>
    SLICE_X29Y34.C       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<35>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<51>LogicTrst
    SLICE_X47Y16.C3      net (fanout=57)       3.060   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<51>
    SLICE_X47Y16.C       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<3>LogicTrst1
    RAMB16_X2Y6.DIA3     net (fanout=1)        0.702   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<3>
    RAMB16_X2Y6.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.762ns (3.288ns logic, 8.474ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.586ns (Levels of Logic = 4)
  Clock Path Skew:      -0.134ns (0.432 - 0.566)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y22.DOA3    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y30.D6      net (fanout=1)        2.347   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<3>
    SLICE_X12Y30.BMUX    Topdb                 0.366   ML3MST_inst/common_mem_douta<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_625
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_24
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_24
    SLICE_X19Y30.D6      net (fanout=1)        0.910   ML3MST_inst/common_mem_douta<3>
    SLICE_X19Y30.D       Tilo                  0.259   LB_MIII_DataOut<3>
                                                       ML3MST_inst/Mmux_host_data_r261
    SLICE_X29Y34.C5      net (fanout=1)        1.274   LB_MIII_DataOut<3>
    SLICE_X29Y34.C       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<35>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<51>LogicTrst
    SLICE_X47Y16.C3      net (fanout=57)       3.060   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<51>
    SLICE_X47Y16.C       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<3>LogicTrst1
    RAMB16_X2Y6.DIA3     net (fanout=1)        0.702   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<3>
    RAMB16_X2Y6.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.586ns (3.293ns logic, 8.293ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X2Y24.DIA26), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.797ns (Levels of Logic = 4)
  Clock Path Skew:      -0.126ns (0.516 - 0.642)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y10.DOA26   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y37.A5      net (fanout=1)        2.827   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<26>
    SLICE_X12Y37.BMUX    Topab                 0.376   ML3MST_inst/common_mem_douta<26>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_418
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_17
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_17
    SLICE_X25Y39.C5      net (fanout=1)        0.942   ML3MST_inst/common_mem_douta<26>
    SLICE_X25Y39.C       Tilo                  0.259   CNC2_22A/RemoteIO_Partition_1/NBusStop/m_IBitDataIn_63
                                                       ML3MST_inst/Mmux_host_data_r191
    SLICE_X33Y37.A4      net (fanout=1)        1.115   LB_MIII_DataOut<26>
    SLICE_X33Y37.A       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<43>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>LogicTrst
    SLICE_X46Y50.C3      net (fanout=49)       3.154   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>
    SLICE_X46Y50.C       Tilo                  0.204   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<26>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<26>LogicTrst1
    RAMB16_X2Y24.DIA26   net (fanout=1)        0.511   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<26>
    RAMB16_X2Y24.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.797ns (3.248ns logic, 8.549ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.595ns (Levels of Logic = 4)
  Clock Path Skew:      -0.126ns (0.516 - 0.642)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y10.DOA10   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y34.A5      net (fanout=1)        2.618   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<10>
    SLICE_X12Y34.BMUX    Topab                 0.376   ML3MST_inst/common_mem_douta<10>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_41
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_0
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_0
    SLICE_X21Y36.D6      net (fanout=1)        0.844   ML3MST_inst/common_mem_douta<10>
    SLICE_X21Y36.D       Tilo                  0.259   LB_MIII_DataOut<10>
                                                       ML3MST_inst/Mmux_host_data_r21
    SLICE_X33Y37.A3      net (fanout=1)        1.220   LB_MIII_DataOut<10>
    SLICE_X33Y37.A       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<43>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>LogicTrst
    SLICE_X46Y50.C3      net (fanout=49)       3.154   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>
    SLICE_X46Y50.C       Tilo                  0.204   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<26>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<26>LogicTrst1
    RAMB16_X2Y24.DIA26   net (fanout=1)        0.511   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<26>
    RAMB16_X2Y24.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.595ns (3.248ns logic, 8.347ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.630ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.516 - 0.540)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOA26   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y37.D2      net (fanout=1)        2.670   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<26>
    SLICE_X12Y37.BMUX    Topdb                 0.366   ML3MST_inst/common_mem_douta<26>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_618
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_17
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_17
    SLICE_X25Y39.C5      net (fanout=1)        0.942   ML3MST_inst/common_mem_douta<26>
    SLICE_X25Y39.C       Tilo                  0.259   CNC2_22A/RemoteIO_Partition_1/NBusStop/m_IBitDataIn_63
                                                       ML3MST_inst/Mmux_host_data_r191
    SLICE_X33Y37.A4      net (fanout=1)        1.115   LB_MIII_DataOut<26>
    SLICE_X33Y37.A       Tilo                  0.259   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<43>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>LogicTrst
    SLICE_X46Y50.C3      net (fanout=49)       3.154   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<58>
    SLICE_X46Y50.C       Tilo                  0.204   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<26>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<26>LogicTrst1
    RAMB16_X2Y24.DIA26   net (fanout=1)        0.511   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA2<26>
    RAMB16_X2Y24.CLKA    Trdck_DIA             0.300   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.630ns (3.238ns logic, 8.392ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR_0 (SLICE_X42Y11.CE), 1938 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.863ns (Levels of Logic = 7)
  Clock Path Skew:      -0.059ns (0.294 - 0.353)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y6.DOB18    Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X49Y12.B5      net (fanout=9)        2.319   SRIPartition_1/G1.Channel[0].SRIComPartition_1/DOB2<18>
    SLICE_X49Y12.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_SlaveADDR[15]_GND_701_o_equal_228_o<15>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_701_o_DOB2[23]_LessThan_49_o1_SW0
    SLICE_X49Y12.A5      net (fanout=1)        0.187   N133
    SLICE_X49Y12.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_SlaveADDR[15]_GND_701_o_equal_228_o<15>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_701_o_DOB2[23]_LessThan_49_o1
    SLICE_X49Y9.A4       net (fanout=4)        0.643   SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_701_o_DOB2[23]_LessThan_49_o
    SLICE_X49Y9.AMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_SlaveADDR<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>21
    SLICE_X46Y4.A4       net (fanout=2)        0.712   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>_mmx_out2
    SLICE_X46Y4.AMUX     Topaa                 0.370   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X45Y5.B5       net (fanout=1)        0.666   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<0>
    SLICE_X45Y5.BMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<4>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextRegionTotalSize11
    SLICE_X49Y11.B3      net (fanout=3)        1.501   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_NextRegionTotalSize<0>
    SLICE_X49Y11.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DataInSize<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1412_inv3
    SLICE_X47Y13.A5      net (fanout=1)        0.562   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1412_inv3
    SLICE_X47Y13.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_ShiftReg<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1412_inv5
    SLICE_X42Y11.CE      net (fanout=5)        1.310   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1412_inv
    SLICE_X42Y11.CLK     Tceck                 0.331   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR_0
    -------------------------------------------------  ---------------------------
    Total                                     11.863ns (3.963ns logic, 7.900ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.754ns (Levels of Logic = 7)
  Clock Path Skew:      -0.059ns (0.294 - 0.353)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y6.DOB18    Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X49Y12.B5      net (fanout=9)        2.319   SRIPartition_1/G1.Channel[0].SRIComPartition_1/DOB2<18>
    SLICE_X49Y12.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_SlaveADDR[15]_GND_701_o_equal_228_o<15>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_701_o_DOB2[23]_LessThan_49_o1_SW0
    SLICE_X49Y12.A5      net (fanout=1)        0.187   N133
    SLICE_X49Y12.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_SlaveADDR[15]_GND_701_o_equal_228_o<15>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_701_o_DOB2[23]_LessThan_49_o1
    SLICE_X49Y9.C5       net (fanout=4)        0.534   SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_701_o_DOB2[23]_LessThan_49_o
    SLICE_X49Y9.CMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_SlaveADDR<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>7
    SLICE_X46Y4.B6       net (fanout=2)        0.956   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>_mmx_out
    SLICE_X46Y4.CMUX     Topbc                 0.526   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X45Y4.D3       net (fanout=1)        0.587   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<2>
    SLICE_X45Y4.D        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextRegionTotalSize31
    SLICE_X49Y11.B4      net (fanout=2)        1.234   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_NextRegionTotalSize<2>
    SLICE_X49Y11.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DataInSize<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1412_inv3
    SLICE_X47Y13.A5      net (fanout=1)        0.562   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1412_inv3
    SLICE_X47Y13.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_ShiftReg<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1412_inv5
    SLICE_X42Y11.CE      net (fanout=5)        1.310   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1412_inv
    SLICE_X42Y11.CLK     Tceck                 0.331   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR_0
    -------------------------------------------------  ---------------------------
    Total                                     11.754ns (4.065ns logic, 7.689ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.646ns (Levels of Logic = 7)
  Clock Path Skew:      -0.059ns (0.294 - 0.353)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y6.DOB18    Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X49Y12.B5      net (fanout=9)        2.319   SRIPartition_1/G1.Channel[0].SRIComPartition_1/DOB2<18>
    SLICE_X49Y12.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_SlaveADDR[15]_GND_701_o_equal_228_o<15>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_701_o_DOB2[23]_LessThan_49_o1_SW0
    SLICE_X49Y12.A5      net (fanout=1)        0.187   N133
    SLICE_X49Y12.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_SlaveADDR[15]_GND_701_o_equal_228_o<15>1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_701_o_DOB2[23]_LessThan_49_o1
    SLICE_X49Y9.C5       net (fanout=4)        0.534   SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_701_o_DOB2[23]_LessThan_49_o
    SLICE_X49Y9.CMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_SlaveADDR<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>7
    SLICE_X46Y4.B6       net (fanout=2)        0.956   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<0>_mmx_out
    SLICE_X46Y4.DMUX     Topbd                 0.571   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X45Y4.B5       net (fanout=2)        0.470   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<3>
    SLICE_X45Y4.BMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextRegionTotalSize41
    SLICE_X49Y11.B2      net (fanout=2)        1.144   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_NextRegionTotalSize<3>
    SLICE_X49Y11.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DataInSize<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1412_inv3
    SLICE_X47Y13.A5      net (fanout=1)        0.562   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1412_inv3
    SLICE_X47Y13.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_RX/m_ShiftReg<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1412_inv5
    SLICE_X42Y11.CE      net (fanout=5)        1.310   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1412_inv
    SLICE_X42Y11.CLK     Tceck                 0.331   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR_0
    -------------------------------------------------  ---------------------------
    Total                                     11.646ns (4.164ns logic, 7.482ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_10 (SLICE_X48Y31.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_42 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.395ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_42 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y31.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<43>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_42
    SLICE_X48Y31.B5      net (fanout=2)        0.074   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<42>
    SLICE_X48Y31.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag<43>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux__n124322
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_1_5ToutFlag_10
    -------------------------------------------------  ---------------------------
    Total                                      0.395ns (0.321ns logic, 0.074ns route)
                                                       (81.3% logic, 18.7% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RealScanTime_24 (SLICE_X45Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter_24 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RealScanTime_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.039 - 0.037)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter_24 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RealScanTime_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y36.AQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter_24
    SLICE_X45Y36.AX      net (fanout=3)        0.140   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter<24>
    SLICE_X45Y36.CLK     Tckdi       (-Th)    -0.059   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RealScanTime<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RealScanTime_24
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.259ns logic, 0.140ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RealScanTime_26 (SLICE_X45Y36.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.400ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter_26 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RealScanTime_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.039 - 0.037)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter_26 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RealScanTime_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y36.CQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter_26
    SLICE_X45Y36.CX      net (fanout=3)        0.143   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_iCLK_Counter<26>
    SLICE_X45Y36.CLK     Tckdi       (-Th)    -0.059   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RealScanTime<27>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RealScanTime_26
    -------------------------------------------------  ---------------------------
    Total                                      0.402ns (0.259ns logic, 0.143ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X2Y20.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X2Y20.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X2Y12.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1538822 paths analyzed, 12853 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.681ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_30 (SLICE_X36Y5.A2), 1111 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.134ns (Levels of Logic = 7)
  Clock Path Skew:      -0.212ns (0.355 - 0.567)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y22.DOB11   Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y31.D2      net (fanout=1)        3.058   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<11>
    SLICE_X16Y31.BMUX    Topdb                 0.366   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<11>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_62
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_1
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_1
    SLICE_X3Y41.B1       net (fanout=48)       2.925   ML3MST_inst/common_mem_doutb<11>
    SLICE_X3Y41.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv2
    SLICE_X9Y29.A3       net (fanout=1)        1.708   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv1
    SLICE_X9Y29.A        Tilo                  0.259   CNC2_22A/Encoder_Partition_1/G1.Channel[0].IndexCounter/m_LastTrigger
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv3
    SLICE_X21Y13.D6      net (fanout=1)        1.762   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv2
    SLICE_X21Y13.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_pkt_sz<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X21Y13.C6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv4
    SLICE_X21Y13.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_pkt_sz<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv6
    SLICE_X32Y3.C3       net (fanout=4)        1.680   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X32Y3.C        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot_1
    SLICE_X36Y5.A2       net (fanout=17)       1.031   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot1
    SLICE_X36Y5.CLK      Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<33>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_30_dpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_30
    -------------------------------------------------  ---------------------------
    Total                                     16.134ns (3.852ns logic, 12.282ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.076ns (Levels of Logic = 7)
  Clock Path Skew:      -0.212ns (0.355 - 0.567)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y22.DOB10   Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X10Y27.D2      net (fanout=1)        2.982   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<10>
    SLICE_X10Y27.BMUX    Topdb                 0.393   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_msg_ptr<10>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_61
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_0
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_0
    SLICE_X3Y41.B3       net (fanout=48)       2.916   ML3MST_inst/common_mem_doutb<10>
    SLICE_X3Y41.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv2
    SLICE_X9Y29.A3       net (fanout=1)        1.708   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv1
    SLICE_X9Y29.A        Tilo                  0.259   CNC2_22A/Encoder_Partition_1/G1.Channel[0].IndexCounter/m_LastTrigger
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv3
    SLICE_X21Y13.D6      net (fanout=1)        1.762   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv2
    SLICE_X21Y13.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_pkt_sz<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X21Y13.C6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv4
    SLICE_X21Y13.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_pkt_sz<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv6
    SLICE_X32Y3.C3       net (fanout=4)        1.680   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X32Y3.C        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot_1
    SLICE_X36Y5.A2       net (fanout=17)       1.031   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot1
    SLICE_X36Y5.CLK      Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<33>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_30_dpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_30
    -------------------------------------------------  ---------------------------
    Total                                     16.076ns (3.879ns logic, 12.197ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.089ns (Levels of Logic = 7)
  Clock Path Skew:      -0.199ns (0.355 - 0.554)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y18.DOB10   Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X10Y27.C2      net (fanout=1)        3.002   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<10>
    SLICE_X10Y27.BMUX    Topcb                 0.386   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_msg_ptr<10>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_53
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_0
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_0
    SLICE_X3Y41.B3       net (fanout=48)       2.916   ML3MST_inst/common_mem_doutb<10>
    SLICE_X3Y41.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv2
    SLICE_X9Y29.A3       net (fanout=1)        1.708   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv1
    SLICE_X9Y29.A        Tilo                  0.259   CNC2_22A/Encoder_Partition_1/G1.Channel[0].IndexCounter/m_LastTrigger
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv3
    SLICE_X21Y13.D6      net (fanout=1)        1.762   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv2
    SLICE_X21Y13.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_pkt_sz<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X21Y13.C6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv4
    SLICE_X21Y13.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_pkt_sz<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv6
    SLICE_X32Y3.C3       net (fanout=4)        1.680   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X32Y3.C        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot_1
    SLICE_X36Y5.A2       net (fanout=17)       1.031   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot1
    SLICE_X36Y5.CLK      Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<33>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_30_dpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_30
    -------------------------------------------------  ---------------------------
    Total                                     16.089ns (3.872ns logic, 12.217ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_32 (SLICE_X36Y5.C4), 1111 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.080ns (Levels of Logic = 7)
  Clock Path Skew:      -0.212ns (0.355 - 0.567)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y22.DOB11   Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y31.D2      net (fanout=1)        3.058   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<11>
    SLICE_X16Y31.BMUX    Topdb                 0.366   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_wdt<11>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_62
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_1
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_1
    SLICE_X3Y41.B1       net (fanout=48)       2.925   ML3MST_inst/common_mem_doutb<11>
    SLICE_X3Y41.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv2
    SLICE_X9Y29.A3       net (fanout=1)        1.708   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv1
    SLICE_X9Y29.A        Tilo                  0.259   CNC2_22A/Encoder_Partition_1/G1.Channel[0].IndexCounter/m_LastTrigger
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv3
    SLICE_X21Y13.D6      net (fanout=1)        1.762   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv2
    SLICE_X21Y13.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_pkt_sz<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X21Y13.C6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv4
    SLICE_X21Y13.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_pkt_sz<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv6
    SLICE_X32Y3.C3       net (fanout=4)        1.680   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X32Y3.C        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot_1
    SLICE_X36Y5.C4       net (fanout=17)       0.977   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot1
    SLICE_X36Y5.CLK      Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<33>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_32_dpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_32
    -------------------------------------------------  ---------------------------
    Total                                     16.080ns (3.852ns logic, 12.228ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.022ns (Levels of Logic = 7)
  Clock Path Skew:      -0.212ns (0.355 - 0.567)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y22.DOB10   Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X10Y27.D2      net (fanout=1)        2.982   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<10>
    SLICE_X10Y27.BMUX    Topdb                 0.393   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_msg_ptr<10>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_61
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_0
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_0
    SLICE_X3Y41.B3       net (fanout=48)       2.916   ML3MST_inst/common_mem_doutb<10>
    SLICE_X3Y41.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv2
    SLICE_X9Y29.A3       net (fanout=1)        1.708   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv1
    SLICE_X9Y29.A        Tilo                  0.259   CNC2_22A/Encoder_Partition_1/G1.Channel[0].IndexCounter/m_LastTrigger
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv3
    SLICE_X21Y13.D6      net (fanout=1)        1.762   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv2
    SLICE_X21Y13.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_pkt_sz<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X21Y13.C6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv4
    SLICE_X21Y13.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_pkt_sz<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv6
    SLICE_X32Y3.C3       net (fanout=4)        1.680   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X32Y3.C        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot_1
    SLICE_X36Y5.C4       net (fanout=17)       0.977   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot1
    SLICE_X36Y5.CLK      Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<33>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_32_dpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_32
    -------------------------------------------------  ---------------------------
    Total                                     16.022ns (3.879ns logic, 12.143ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.035ns (Levels of Logic = 7)
  Clock Path Skew:      -0.199ns (0.355 - 0.554)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y18.DOB10   Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X10Y27.C2      net (fanout=1)        3.002   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<10>
    SLICE_X10Y27.BMUX    Topcb                 0.386   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_msg_ptr<10>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_53
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_0
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_0
    SLICE_X3Y41.B3       net (fanout=48)       2.916   ML3MST_inst/common_mem_doutb<10>
    SLICE_X3Y41.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv2
    SLICE_X9Y29.A3       net (fanout=1)        1.708   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv1
    SLICE_X9Y29.A        Tilo                  0.259   CNC2_22A/Encoder_Partition_1/G1.Channel[0].IndexCounter/m_LastTrigger
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv3
    SLICE_X21Y13.D6      net (fanout=1)        1.762   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv2
    SLICE_X21Y13.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_pkt_sz<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X21Y13.C6      net (fanout=1)        0.118   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv4
    SLICE_X21Y13.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_pkt_sz<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv6
    SLICE_X32Y3.C3       net (fanout=4)        1.680   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv5
    SLICE_X32Y3.C        Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot_1
    SLICE_X36Y5.C4       net (fanout=17)       0.977   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n28347_inv7_rstpot1
    SLICE_X36Y5.CLK      Tas                   0.341   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp<33>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_32_dpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_rrsptmp_32
    -------------------------------------------------  ---------------------------
    Total                                     16.035ns (3.872ns logic, 12.163ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed (SLICE_X10Y41.AX), 1976 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      16.214ns (Levels of Logic = 14)
  Clock Path Skew:      -0.073ns (0.397 - 0.470)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y22.DOB1    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X4Y30.D5       net (fanout=1)        2.840   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<1>
    SLICE_X4Y30.BMUX     Topdb                 0.366   ML3MST_inst/common_mem_doutb<1>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_67
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_6
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_6
    SLICE_X9Y28.B4       net (fanout=54)       1.502   ML3MST_inst/common_mem_doutb<1>
    SLICE_X9Y28.B        Tilo                  0.259   ML3MST_inst/reg_rs_CMD_clr_d<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>71
    SLICE_X11Y31.C6      net (fanout=3)        1.246   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>6
    SLICE_X11Y31.C       Tilo                  0.259   ML3MST_inst/reg_rs_CMD_clr_ddd<14>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X11Y31.D5      net (fanout=3)        0.219   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X11Y31.D       Tilo                  0.259   ML3MST_inst/reg_rs_CMD_clr_ddd<14>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X12Y41.B6      net (fanout=5)        1.020   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X12Y41.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X12Y41.A5      net (fanout=1)        0.169   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X12Y41.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X9Y41.B6       net (fanout=5)        0.353   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X9Y41.B        Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X9Y41.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X9Y41.A        Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X7Y41.B6       net (fanout=4)        0.371   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X7Y41.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<14>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X7Y41.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X7Y41.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<14>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X5Y40.A6       net (fanout=3)        0.338   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X5Y40.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X5Y40.B6       net (fanout=3)        0.129   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X5Y40.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X5Y41.B5       net (fanout=3)        0.363   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X5Y41.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X7Y40.C6       net (fanout=8)        0.370   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X7Y40.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<5>1
    SLICE_X10Y41.AX      net (fanout=1)        1.207   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<5>
    SLICE_X10Y41.CLK     Tds                   0.184   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<0>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     16.214ns (5.713ns logic, 10.501ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      16.044ns (Levels of Logic = 14)
  Clock Path Skew:      0.030ns (0.397 - 0.367)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOB1    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X4Y30.D6       net (fanout=1)        2.670   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<1>
    SLICE_X4Y30.BMUX     Topdb                 0.366   ML3MST_inst/common_mem_doutb<1>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_67
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_6
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_6
    SLICE_X9Y28.B4       net (fanout=54)       1.502   ML3MST_inst/common_mem_doutb<1>
    SLICE_X9Y28.B        Tilo                  0.259   ML3MST_inst/reg_rs_CMD_clr_d<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>71
    SLICE_X11Y31.C6      net (fanout=3)        1.246   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>6
    SLICE_X11Y31.C       Tilo                  0.259   ML3MST_inst/reg_rs_CMD_clr_ddd<14>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X11Y31.D5      net (fanout=3)        0.219   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X11Y31.D       Tilo                  0.259   ML3MST_inst/reg_rs_CMD_clr_ddd<14>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X12Y41.B6      net (fanout=5)        1.020   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X12Y41.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X12Y41.A5      net (fanout=1)        0.169   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X12Y41.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X9Y41.B6       net (fanout=5)        0.353   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X9Y41.B        Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X9Y41.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X9Y41.A        Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X7Y41.B6       net (fanout=4)        0.371   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X7Y41.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<14>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X7Y41.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X7Y41.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<14>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X5Y40.A6       net (fanout=3)        0.338   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X5Y40.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X5Y40.B6       net (fanout=3)        0.129   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X5Y40.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X5Y41.B5       net (fanout=3)        0.363   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X5Y41.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X7Y40.C6       net (fanout=8)        0.370   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X7Y40.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<5>1
    SLICE_X10Y41.AX      net (fanout=1)        1.207   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<5>
    SLICE_X10Y41.CLK     Tds                   0.184   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<0>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     16.044ns (5.713ns logic, 10.331ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed (RAM)
  Requirement:          20.000ns
  Data Path Delay:      15.771ns (Levels of Logic = 14)
  Clock Path Skew:      0.030ns (0.397 - 0.367)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y22.DOB3    Trcko_DOB             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X8Y26.D6       net (fanout=1)        3.198   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<3>
    SLICE_X8Y26.BMUX     Topdb                 0.366   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_max_rtry<0>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_69
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_8
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_8
    SLICE_X9Y28.B2       net (fanout=63)       0.701   ML3MST_inst/common_mem_doutb<3>
    SLICE_X9Y28.B        Tilo                  0.259   ML3MST_inst/reg_rs_CMD_clr_d<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>71
    SLICE_X11Y31.C6      net (fanout=3)        1.246   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>6
    SLICE_X11Y31.C       Tilo                  0.259   ML3MST_inst/reg_rs_CMD_clr_ddd<14>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>81
    SLICE_X11Y31.D5      net (fanout=3)        0.219   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>7
    SLICE_X11Y31.D       Tilo                  0.259   ML3MST_inst/reg_rs_CMD_clr_ddd<14>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>91
    SLICE_X12Y41.B6      net (fanout=5)        1.020   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>8
    SLICE_X12Y41.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>111
    SLICE_X12Y41.A5      net (fanout=1)        0.169   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
    SLICE_X12Y41.A       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>112
    SLICE_X9Y41.B6       net (fanout=5)        0.353   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>10
    SLICE_X9Y41.B        Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>131
    SLICE_X9Y41.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>13
    SLICE_X9Y41.A        Tilo                  0.259   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>132
    SLICE_X7Y41.B6       net (fanout=4)        0.371   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>12
    SLICE_X7Y41.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<14>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X7Y41.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>151
    SLICE_X7Y41.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<14>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>152
    SLICE_X5Y40.A6       net (fanout=3)        0.338   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>14
    SLICE_X5Y40.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>161
    SLICE_X5Y40.B6       net (fanout=3)        0.129   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>15
    SLICE_X5Y40.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>171
    SLICE_X5Y41.B5       net (fanout=3)        0.363   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>16
    SLICE_X5Y41.BMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_c1msg_tout<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>181
    SLICE_X7Y40.C6       net (fanout=8)        0.370   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_n14000[22:0]_cy<0>17
    SLICE_X7Y40.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<5>1
    SLICE_X10Y41.AX      net (fanout=1)        1.207   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n36759<5>
    SLICE_X10Y41.CLK     Tds                   0.184   ML3MST_inst/ml3_logic_root/ml3_flame_control/n13828<0>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_rsptime_m20_Narrowed
    -------------------------------------------------  ---------------------------
    Total                                     15.771ns (5.713ns logic, 10.058ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15 (SLICE_X14Y10.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.225ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.225ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y10.BQ      Tcko                  0.234   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_3
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_2
    SLICE_X14Y10.D4      net (fanout=9)        0.119   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_2
    SLICE_X14Y10.CLK     Tah         (-Th)     0.128   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_3
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15
    -------------------------------------------------  ---------------------------
    Total                                      0.225ns (0.106ns logic, 0.119ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen12 (SLICE_X14Y11.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen12 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.322ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.039 - 0.034)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y10.BQ      Tcko                  0.234   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_3
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_2
    SLICE_X14Y11.D4      net (fanout=9)        0.216   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_2
    SLICE_X14Y11.CLK     Tah         (-Th)     0.128   ML3MST_inst/ml3_logic_root/ml3_flame_control/n10434<13>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen12
    -------------------------------------------------  ---------------------------
    Total                                      0.322ns (0.106ns logic, 0.216ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen11 (SLICE_X14Y11.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen11 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.322ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.039 - 0.034)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y10.BQ      Tcko                  0.234   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_3
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_2
    SLICE_X14Y11.D4      net (fanout=9)        0.216   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_2
    SLICE_X14Y11.CLK     Tah         (-Th)     0.128   ML3MST_inst/ml3_logic_root/ml3_flame_control/n10434<13>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen11
    -------------------------------------------------  ---------------------------
    Total                                      0.322ns (0.106ns logic, 0.216ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y22.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y22.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y10.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4620 paths analyzed, 4620 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  12.844ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_Transmit_ByteData_3 (SLICE_X53Y75.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.156ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_Transmit_ByteData_3 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      13.398ns (Levels of Logic = 3)
  Clock Path Delay:     0.954ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_Transmit_ByteData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp2.IMUX.19
    SLICE_X35Y29.C2      net (fanout=7)        4.770   g_reset_n_IBUF
    SLICE_X35Y29.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr[8]_rdbank[1]_equal_21_o91
                                                       g_reset1
    SLICE_X43Y62.A5      net (fanout=1084)     3.554   CNC2_22A/DDA_Partition_1/Controller/DDACTRL_ResetI_inv
    SLICE_X43Y62.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/ErrorCode<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X53Y75.SR      net (fanout=123)      2.957   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X53Y75.CLK     Trck                  0.289   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_Transmit_ByteData<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_Transmit_ByteData_3
    -------------------------------------------------  ---------------------------
    Total                                     13.398ns (2.117ns logic, 11.281ns route)
                                                       (15.8% logic, 84.2% route)

  Minimum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_Transmit_ByteData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2.IMUX.22
    BUFIO2_X3Y7.I        net (fanout=2)        1.762   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.298   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X53Y75.CLK     net (fanout=858)      0.878   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.954ns (-2.870ns logic, 3.824ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rc_ESTS_set_d_1 (SLICE_X12Y12.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.177ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/reg_rc_ESTS_set_d_1 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      13.413ns (Levels of Logic = 3)
  Clock Path Delay:     0.990ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to ML3MST_inst/reg_rc_ESTS_set_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp2.IMUX.19
    SLICE_X35Y29.C2      net (fanout=7)        4.770   g_reset_n_IBUF
    SLICE_X35Y29.CMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr[8]_rdbank[1]_equal_21_o91
                                                       g_reset_i1
    SLICE_X13Y41.D4      net (fanout=41)       2.555   g_reset_i
    SLICE_X13Y41.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_11
                                                       ML3MST_inst/resil_get_lock_OR_504_o1
    SLICE_X12Y12.SR      net (fanout=67)       3.751   ML3MST_inst/resil_get_lock_OR_504_o
    SLICE_X12Y12.CLK     Tsrck                 0.455   ML3MST_inst/reg_rc_ESTS_set_d<4>
                                                       ML3MST_inst/reg_rc_ESTS_set_d_1
    -------------------------------------------------  ---------------------------
    Total                                     13.413ns (2.337ns logic, 11.076ns route)
                                                       (17.4% logic, 82.6% route)

  Minimum Clock Path at Slow Process Corner: g_clk to ML3MST_inst/reg_rc_ESTS_set_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2.IMUX.22
    BUFIO2_X3Y7.I        net (fanout=2)        1.762   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.298   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X12Y12.CLK     net (fanout=858)      0.914   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.990ns (-2.870ns logic, 3.860ns route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_Transmit_ByteData_2 (SLICE_X53Y75.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.178ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_Transmit_ByteData_2 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      13.376ns (Levels of Logic = 3)
  Clock Path Delay:     0.954ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_Transmit_ByteData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp2.IMUX.19
    SLICE_X35Y29.C2      net (fanout=7)        4.770   g_reset_n_IBUF
    SLICE_X35Y29.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr[8]_rdbank[1]_equal_21_o91
                                                       g_reset1
    SLICE_X43Y62.A5      net (fanout=1084)     3.554   CNC2_22A/DDA_Partition_1/Controller/DDACTRL_ResetI_inv
    SLICE_X43Y62.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/ErrorCode<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X53Y75.SR      net (fanout=123)      2.957   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X53Y75.CLK     Trck                  0.267   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_Transmit_ByteData<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_Transmit_ByteData_2
    -------------------------------------------------  ---------------------------
    Total                                     13.376ns (2.095ns logic, 11.281ns route)
                                                       (15.7% logic, 84.3% route)

  Minimum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_Transmit_ByteData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2.IMUX.22
    BUFIO2_X3Y7.I        net (fanout=2)        1.762   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.298   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X53Y75.CLK     net (fanout=858)      0.878   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.954ns (-2.870ns logic, 3.824ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point CNC2_22A/Encoder_Partition_1/G1.Channel[1].IndexTriggerFilter/m_stack_0 (SLICE_X9Y15.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               iMPG_Index (PAD)
  Destination:          CNC2_22A/Encoder_Partition_1/G1.Channel[1].IndexTriggerFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.569ns (Levels of Logic = 1)
  Clock Path Delay:     3.451ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: iMPG_Index to CNC2_22A/Encoder_Partition_1/G1.Channel[1].IndexTriggerFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N4.I                 Tiopi                 1.126   iMPG_Index
                                                       iMPG_Index
                                                       iMPG_Index_IBUF
                                                       ProtoComp2.IMUX.25
    SLICE_X9Y15.AX       net (fanout=1)        2.395   iMPG_Index_IBUF
    SLICE_X9Y15.CLK      Tckdi       (-Th)    -0.048   CNC2_22A/Encoder_Partition_1/G1.Channel[1].IndexTriggerFilter/m_stack<3>
                                                       CNC2_22A/Encoder_Partition_1/G1.Channel[1].IndexTriggerFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.569ns (1.174ns logic, 2.395ns route)
                                                       (32.9% logic, 67.1% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/Encoder_Partition_1/G1.Channel[1].IndexTriggerFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2.IMUX.22
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X9Y15.CLK      net (fanout=688)      1.221   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.451ns (1.519ns logic, 1.932ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQA/m_stack_0 (SLICE_X11Y6.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.118ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_enc_a (PAD)
  Destination:          CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQA/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.574ns (Levels of Logic = 1)
  Clock Path Delay:     3.431ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_enc_a to CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 1.126   svo_enc_a
                                                       svo_enc_a
                                                       svo_enc_a_IBUF
                                                       ProtoComp2.IMUX.9
    SLICE_X11Y6.AX       net (fanout=1)        2.400   svo_enc_a_IBUF
    SLICE_X11Y6.CLK      Tckdi       (-Th)    -0.048   CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQA/m_stack<3>
                                                       CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQA/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.574ns (1.174ns logic, 2.400ns route)
                                                       (32.8% logic, 67.2% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2.IMUX.22
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X11Y6.CLK      net (fanout=688)      1.201   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.431ns (1.519ns logic, 1.912ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0 (SLICE_X17Y7.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.183ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_enc_b (PAD)
  Destination:          CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.601ns (Levels of Logic = 1)
  Clock Path Delay:     3.393ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_enc_b to CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.126   svo_enc_b
                                                       svo_enc_b
                                                       svo_enc_b_IBUF
                                                       ProtoComp2.IMUX.10
    SLICE_X17Y7.AX       net (fanout=1)        2.427   svo_enc_b_IBUF
    SLICE_X17Y7.CLK      Tckdi       (-Th)    -0.048   CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack<3>
                                                       CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.601ns (1.174ns logic, 2.427ns route)
                                                       (32.6% logic, 67.4% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2.IMUX.22
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X17Y7.CLK      net (fanout=688)      1.163   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.393ns (1.519ns logic, 1.874ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 56 paths analyzed, 14 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  17.044ns.
--------------------------------------------------------------------------------

Paths for end point svo_on (G1.PAD), 18 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.956ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      13.698ns (Levels of Logic = 4)
  Clock Path Delay:     3.321ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2.IMUX.22
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X24Y61.CLK     net (fanout=688)      1.091   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.321ns (1.519ns logic, 1.802ns route)
                                                       (45.7% logic, 54.3% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y61.BQ      Tcko                  0.408   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    SLICE_X25Y61.C1      net (fanout=2)        0.586   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<5>
    SLICE_X25Y61.C       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X25Y63.A4      net (fanout=1)        0.693   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X25Y63.A       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X8Y59.A4       net (fanout=126)      5.578   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X8Y59.A        Tilo                  0.205   CNC2_22A/RemoteIO_Partition_1/NBusStop/m_XmtDataIn_47
                                                       CNC2_22A/DDA_Partition_1/DDA_ServoOn1
    G1.O                 net (fanout=1)        3.329   svo_on_OBUF
    G1.PAD               Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                     13.698ns (3.512ns logic, 10.186ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.082ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      13.574ns (Levels of Logic = 4)
  Clock Path Delay:     3.319ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2.IMUX.22
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X24Y60.CLK     net (fanout=688)      1.089   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.319ns (1.519ns logic, 1.800ns route)
                                                       (45.8% logic, 54.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y60.BQ      Tcko                  0.408   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_1
    SLICE_X25Y61.C4      net (fanout=2)        0.462   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<1>
    SLICE_X25Y61.C       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X25Y63.A4      net (fanout=1)        0.693   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X25Y63.A       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X8Y59.A4       net (fanout=126)      5.578   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X8Y59.A        Tilo                  0.205   CNC2_22A/RemoteIO_Partition_1/NBusStop/m_XmtDataIn_47
                                                       CNC2_22A/DDA_Partition_1/DDA_ServoOn1
    G1.O                 net (fanout=1)        3.329   svo_on_OBUF
    G1.PAD               Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                     13.574ns (3.512ns logic, 10.062ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.084ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      13.572ns (Levels of Logic = 4)
  Clock Path Delay:     3.319ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2.IMUX.22
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X24Y60.CLK     net (fanout=688)      1.089   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.319ns (1.519ns logic, 1.800ns route)
                                                       (45.8% logic, 54.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y60.AQ      Tcko                  0.408   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    SLICE_X25Y61.C3      net (fanout=2)        0.460   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<0>
    SLICE_X25Y61.C       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<7>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X25Y63.A4      net (fanout=1)        0.693   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X25Y63.A       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<15>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X8Y59.A4       net (fanout=126)      5.578   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X8Y59.A        Tilo                  0.205   CNC2_22A/RemoteIO_Partition_1/NBusStop/m_XmtDataIn_47
                                                       CNC2_22A/DDA_Partition_1/DDA_ServoOn1
    G1.O                 net (fanout=1)        3.329   svo_on_OBUF
    G1.PAD               Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                     13.572ns (3.512ns logic, 10.060ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point svo_ccw<0> (T6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  13.775ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/DDA_Partition_1/G1.Channel[0].Transmitter/m_BState (FF)
  Destination:          svo_ccw<0> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.912ns (Levels of Logic = 1)
  Clock Path Delay:     3.288ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/DDA_Partition_1/G1.Channel[0].Transmitter/m_BState
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2.IMUX.22
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X32Y37.CLK     net (fanout=688)      1.058   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.288ns (1.519ns logic, 1.769ns route)
                                                       (46.2% logic, 53.8% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/DDA_Partition_1/G1.Channel[0].Transmitter/m_BState to svo_ccw<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y37.BQ      Tcko                  0.408   CNC2_22A/DDA_Partition_1/G1.Channel[0].Transmitter/m_BState
                                                       CNC2_22A/DDA_Partition_1/G1.Channel[0].Transmitter/m_BState
    T6.O                 net (fanout=3)        5.123   CNC2_22A/DDA_Partition_1/G1.Channel[0].Transmitter/m_BState
    T6.PAD               Tioop                 2.381   svo_ccw<0>
                                                       svo_ccw_0_OBUF
                                                       svo_ccw<0>
    -------------------------------------------------  ---------------------------
    Total                                      7.912ns (2.789ns logic, 5.123ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point svo_cw<0> (T5.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  14.040ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/DDA_Partition_1/G1.Channel[0].Transmitter/m_AState (FF)
  Destination:          svo_cw<0> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.647ns (Levels of Logic = 1)
  Clock Path Delay:     3.288ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/DDA_Partition_1/G1.Channel[0].Transmitter/m_AState
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2.IMUX.22
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X32Y37.CLK     net (fanout=688)      1.058   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.288ns (1.519ns logic, 1.769ns route)
                                                       (46.2% logic, 53.8% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/DDA_Partition_1/G1.Channel[0].Transmitter/m_AState to svo_cw<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y37.AQ      Tcko                  0.408   CNC2_22A/DDA_Partition_1/G1.Channel[0].Transmitter/m_BState
                                                       CNC2_22A/DDA_Partition_1/G1.Channel[0].Transmitter/m_AState
    T5.O                 net (fanout=3)        4.858   CNC2_22A/DDA_Partition_1/G1.Channel[0].Transmitter/m_AState
    T5.PAD               Tioop                 2.381   svo_cw<0>
                                                       svo_cw_0_OBUF
                                                       svo_cw<0>
    -------------------------------------------------  ---------------------------
    Total                                      7.647ns (2.789ns logic, 4.858ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<1> (A14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.276ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.126ns (Levels of Logic = 1)
  Clock Path Delay:     0.550ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2.IMUX.22
    BUFIO2_X3Y7.I        net (fanout=2)        1.313   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.920   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X46Y72.CLK     net (fanout=858)      0.561   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.550ns (-1.976ns logic, 2.526ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y72.AQ      Tcko                  0.234   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    A14.O                net (fanout=1)        1.496   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    A14.PAD              Tioop                 1.396   SRI_TX<1>
                                                       SRI_TX_1_OBUF
                                                       SRI_TX<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.126ns (1.630ns logic, 1.496ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (C15.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.632ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.446ns (Levels of Logic = 1)
  Clock Path Delay:     0.586ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2.IMUX.22
    BUFIO2_X3Y7.I        net (fanout=2)        1.313   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.920   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X53Y33.CLK     net (fanout=858)      0.597   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.586ns (-1.976ns logic, 2.562ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y33.AQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    C15.O                net (fanout=1)        1.852   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    C15.PAD              Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.446ns (1.594ns logic, 1.852ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point SRI_RTS<1> (B14.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.408ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRI_RTS<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.277ns (Levels of Logic = 2)
  Clock Path Delay:     0.531ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2.IMUX.22
    BUFIO2_X3Y7.I        net (fanout=2)        1.313   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.920   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X43Y66.CLK     net (fanout=858)      0.542   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (-1.976ns logic, 2.507ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRI_RTS<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y66.AQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X43Y72.D2      net (fanout=75)       0.842   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X43Y72.D       Tilo                  0.156   CNC2_22A/DDA_Partition_1/m_LastExtIRQInput
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    B14.O                net (fanout=1)        1.685   SRI_RTS_1_OBUF
    B14.PAD              Tioop                 1.396   SRI_RTS<1>
                                                       SRI_RTS_1_OBUF
                                                       SRI_RTS<1>
    -------------------------------------------------  ---------------------------
    Total                                      4.277ns (1.750ns logic, 2.527ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.338ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRI_RTS<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.229ns (Levels of Logic = 2)
  Clock Path Delay:     0.509ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp2.IMUX.22
    BUFIO2_X3Y7.I        net (fanout=2)        1.313   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.920   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X39Y66.CLK     net (fanout=858)      0.520   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (-1.976ns logic, 2.485ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRI_RTS<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y66.AQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X43Y72.D3      net (fanout=56)       0.794   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X43Y72.D       Tilo                  0.156   CNC2_22A/DDA_Partition_1/m_LastExtIRQInput
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    B14.O                net (fanout=1)        1.685   SRI_RTS_1_OBUF
    B14.PAD              Tioop                 1.396   SRI_RTS<1>
                                                       SRI_RTS_1_OBUF
                                                       SRI_RTS<1>
    -------------------------------------------------  ---------------------------
    Total                                      4.229ns (1.750ns logic, 2.479ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 9 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  10.935ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5 (SLICE_X52Y63.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     29.065ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      11.206ns (Levels of Logic = 3)
  Clock Path Delay:     0.746ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp2.IMUX.19
    SLICE_X35Y29.C2      net (fanout=7)        4.770   g_reset_n_IBUF
    SLICE_X35Y29.CMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr[8]_rdbank[1]_equal_21_o91
                                                       g_reset_i1
    SLICE_X53Y62.B6      net (fanout=41)       3.790   g_reset_i
    SLICE_X53Y62.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_reset
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X52Y63.SR      net (fanout=2)        0.521   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X52Y63.CLK     Trck                  0.243   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5
    -------------------------------------------------  ---------------------------
    Total                                     11.206ns (2.125ns logic, 9.081ns route)
                                                       (19.0% logic, 81.0% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp2.IMUX.11
    BUFIO2_X0Y23.I       net (fanout=1)        1.889   IBUFG_CLK_25MHz
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.644   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.636   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.542   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X52Y63.CLK     net (fanout=779)      0.879   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.746ns (-3.208ns logic, 3.954ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_4 (SLICE_X52Y63.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     29.076ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_4 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      11.195ns (Levels of Logic = 3)
  Clock Path Delay:     0.746ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp2.IMUX.19
    SLICE_X35Y29.C2      net (fanout=7)        4.770   g_reset_n_IBUF
    SLICE_X35Y29.CMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr[8]_rdbank[1]_equal_21_o91
                                                       g_reset_i1
    SLICE_X53Y62.B6      net (fanout=41)       3.790   g_reset_i
    SLICE_X53Y62.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_reset
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X52Y63.SR      net (fanout=2)        0.521   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X52Y63.CLK     Trck                  0.232   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_4
    -------------------------------------------------  ---------------------------
    Total                                     11.195ns (2.114ns logic, 9.081ns route)
                                                       (18.9% logic, 81.1% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp2.IMUX.11
    BUFIO2_X0Y23.I       net (fanout=1)        1.889   IBUFG_CLK_25MHz
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.644   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.636   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.542   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X52Y63.CLK     net (fanout=779)      0.879   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.746ns (-3.208ns logic, 3.954ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6 (SLICE_X52Y63.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     29.099ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      11.172ns (Levels of Logic = 3)
  Clock Path Delay:     0.746ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp2.IMUX.19
    SLICE_X35Y29.C2      net (fanout=7)        4.770   g_reset_n_IBUF
    SLICE_X35Y29.CMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr[8]_rdbank[1]_equal_21_o91
                                                       g_reset_i1
    SLICE_X53Y62.B6      net (fanout=41)       3.790   g_reset_i
    SLICE_X53Y62.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_core_reset
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X52Y63.SR      net (fanout=2)        0.521   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X52Y63.CLK     Trck                  0.209   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6
    -------------------------------------------------  ---------------------------
    Total                                     11.172ns (2.091ns logic, 9.081ns route)
                                                       (18.7% logic, 81.3% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp2.IMUX.11
    BUFIO2_X0Y23.I       net (fanout=1)        1.889   IBUFG_CLK_25MHz
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.644   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.636   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.542   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X52Y63.CLK     net (fanout=779)      0.879   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.746ns (-3.208ns logic, 3.954ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" "RISING";
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset (SLICE_X53Y62.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.103ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      6.524ns (Levels of Logic = 2)
  Clock Path Delay:     0.946ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp2.IMUX.19
    SLICE_X35Y29.C2      net (fanout=7)        3.025   g_reset_n_IBUF
    SLICE_X35Y29.CMUX    Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr[8]_rdbank[1]_equal_21_o91
                                                       g_reset_i1
    SLICE_X53Y62.CE      net (fanout=41)       2.352   g_reset_i
    SLICE_X53Y62.CLK     Tckce       (-Th)    -0.181   ML3MST_inst/ml3_logic_root/ml3_core_reset
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset
    -------------------------------------------------  ---------------------------
    Total                                      6.524ns (1.147ns logic, 5.377ns route)
                                                       (17.6% logic, 82.4% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp2.IMUX.11
    BUFIO2_X0Y23.I       net (fanout=1)        1.494   IBUFG_CLK_25MHz
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.473   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -3.043   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.291   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X53Y62.CLK     net (fanout=779)      0.651   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.946ns (-1.963ns logic, 2.909ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3 (SLICE_X52Y62.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.336ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      6.757ns (Levels of Logic = 3)
  Clock Path Delay:     0.946ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp2.IMUX.19
    SLICE_X35Y29.C2      net (fanout=7)        3.025   g_reset_n_IBUF
    SLICE_X35Y29.CMUX    Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr[8]_rdbank[1]_equal_21_o91
                                                       g_reset_i1
    SLICE_X53Y62.B6      net (fanout=41)       2.352   g_reset_i
    SLICE_X53Y62.B       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_core_reset
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X52Y62.SR      net (fanout=2)        0.165   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X52Y62.CLK     Tremck      (-Th)    -0.093   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3
    -------------------------------------------------  ---------------------------
    Total                                      6.757ns (1.215ns logic, 5.542ns route)
                                                       (18.0% logic, 82.0% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp2.IMUX.11
    BUFIO2_X0Y23.I       net (fanout=1)        1.494   IBUFG_CLK_25MHz
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.473   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -3.043   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.291   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X52Y62.CLK     net (fanout=779)      0.651   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.946ns (-1.963ns logic, 2.909ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2 (SLICE_X52Y62.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.349ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      6.770ns (Levels of Logic = 3)
  Clock Path Delay:     0.946ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp2.IMUX.19
    SLICE_X35Y29.C2      net (fanout=7)        3.025   g_reset_n_IBUF
    SLICE_X35Y29.CMUX    Tilo                  0.203   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/bufrdptr[8]_rdbank[1]_equal_21_o91
                                                       g_reset_i1
    SLICE_X53Y62.B6      net (fanout=41)       2.352   g_reset_i
    SLICE_X53Y62.B       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_core_reset
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X52Y62.SR      net (fanout=2)        0.165   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X52Y62.CLK     Tremck      (-Th)    -0.106   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2
    -------------------------------------------------  ---------------------------
    Total                                      6.770ns (1.228ns logic, 5.542ns route)
                                                       (18.1% logic, 81.9% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp2.IMUX.11
    BUFIO2_X0Y23.I       net (fanout=1)        1.494   IBUFG_CLK_25MHz
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.473   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -3.043   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.291   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X52Y62.CLK     net (fanout=779)      0.651   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.946ns (-1.963ns logic, 2.909ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 40 ns AFTER COMP "PHY25MHz";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.334ns.
--------------------------------------------------------------------------------

Paths for end point TXD1T2 (N3.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.666ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.457ns (Levels of Logic = 1)
  Clock Path Delay:     3.852ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp2.IMUX.14
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.599   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X0Y19.CLK0    net (fanout=46)       1.734   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.852ns (1.519ns logic, 2.333ns route)
                                                       (39.4% logic, 60.6% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y19.OQ      Tockq                 0.842   TXD1T2_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    N3.O                 net (fanout=1)        0.234   TXD1T2_OBUF
    N3.PAD               Tioop                 2.381   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (3.223ns logic, 0.234ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T3 (N1.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.666ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 (FF)
  Destination:          TXD1T3 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.457ns (Levels of Logic = 1)
  Clock Path Delay:     3.852ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp2.IMUX.14
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.599   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X0Y18.CLK0    net (fanout=46)       1.734   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.852ns (1.519ns logic, 2.333ns route)
                                                       (39.4% logic, 60.6% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 to TXD1T3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y18.OQ      Tockq                 0.842   TXD1T3_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    N1.O                 net (fanout=1)        0.234   TXD1T3_OBUF
    N1.PAD               Tioop                 2.381   TXD1T3
                                                       TXD1T3_OBUF
                                                       TXD1T3
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (3.223ns logic, 0.234ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

Paths for end point TX_EN1 (M3.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.667ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN (FF)
  Destination:          TX_EN1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.457ns (Levels of Logic = 1)
  Clock Path Delay:     3.851ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp2.IMUX.14
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.599   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X0Y4.CLK0     net (fanout=46)       1.733   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.851ns (1.519ns logic, 2.332ns route)
                                                       (39.4% logic, 60.6% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN to TX_EN1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y4.OQ       Tockq                 0.842   TX_EN1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    M3.O                 net (fanout=1)        0.234   TX_EN1_OBUF
    M3.PAD               Tioop                 2.381   TX_EN1
                                                       TX_EN1_OBUF
                                                       TX_EN1
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (3.223ns logic, 0.234ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
--------------------------------------------------------------------------------

Paths for end point TXD1T0 (M2.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.689ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 (FF)
  Destination:          TXD1T0 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Clock Path Delay:     1.791ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp2.IMUX.14
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.126   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X2Y11.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X0Y21.CLK0    net (fanout=46)       0.843   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.791ns (0.822ns logic, 0.969ns route)
                                                       (45.9% logic, 54.1% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 to TXD1T0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y21.OQ      Tockq                 0.336   TXD1T0_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    M2.O                 net (fanout=1)        0.191   TXD1T0_OBUF
    M2.PAD               Tioop                 1.396   TXD1T0
                                                       TXD1T0_OBUF
                                                       TXD1T0
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.732ns logic, 0.191ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T1 (M1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.689ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 (FF)
  Destination:          TXD1T1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Clock Path Delay:     1.791ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp2.IMUX.14
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.126   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X2Y11.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X0Y20.CLK0    net (fanout=46)       0.843   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.791ns (0.822ns logic, 0.969ns route)
                                                       (45.9% logic, 54.1% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 to TXD1T1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y20.OQ      Tockq                 0.336   TXD1T1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    M1.O                 net (fanout=1)        0.191   TXD1T1_OBUF
    M1.PAD               Tioop                 1.396   TXD1T1
                                                       TXD1T1_OBUF
                                                       TXD1T1
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.732ns logic, 0.191ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

Paths for end point TX_EN1 (M3.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.694ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN (FF)
  Destination:          TX_EN1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Clock Path Delay:     1.796ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp2.IMUX.14
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.126   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X2Y11.O      Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X0Y4.CLK0     net (fanout=46)       0.848   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.796ns (0.822ns logic, 0.974ns route)
                                                       (45.8% logic, 54.2% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN to TX_EN1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y4.OQ       Tockq                 0.336   TX_EN1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    M3.O                 net (fanout=1)        0.191   TX_EN1_OBUF
    M3.PAD               Tioop                 1.396   TX_EN1
                                                       TX_EN1_OBUF
                                                       TX_EN1
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.732ns logic, 0.191ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.317ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (SLICE_X4Y27.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.683ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T3 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.799ns (Levels of Logic = 1)
  Clock Path Delay:     2.507ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L3.I                 Tiopi                 1.310   RXD1T3
                                                       RXD1T3
                                                       RXD1T3_IBUF
                                                       ProtoComp2.IMUX.1
    SLICE_X4Y27.DX       net (fanout=1)        2.353   RXD1T3_IBUF
    SLICE_X4Y27.CLK      Tdick                 0.136   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    -------------------------------------------------  ---------------------------
    Total                                      3.799ns (1.446ns logic, 2.353ns route)
                                                       (38.1% logic, 61.9% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp2.IMUX.13
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.227   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X3Y15.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X4Y27.CLK      net (fanout=16)       0.957   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.507ns (1.323ns logic, 1.184ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (SLICE_X2Y30.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.807ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_ER1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.696ns (Levels of Logic = 2)
  Clock Path Delay:     2.528ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RX_ER1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J4.I                 Tiopi                 1.310   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp2.IMUX.2
    SLICE_X2Y30.D5       net (fanout=1)        2.113   RX_ER1_IBUF
    SLICE_X2Y30.CLK      Tas                   0.273   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_er_d
                                                       RX_ER1_IBUF_rt
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    -------------------------------------------------  ---------------------------
    Total                                      3.696ns (1.583ns logic, 2.113ns route)
                                                       (42.8% logic, 57.2% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp2.IMUX.13
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.227   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X3Y15.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X2Y30.CLK      net (fanout=16)       0.978   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.528ns (1.323ns logic, 1.205ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (SLICE_X4Y27.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.912ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.570ns (Levels of Logic = 1)
  Clock Path Delay:     2.507ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K1.I                 Tiopi                 1.310   RXD1T1
                                                       RXD1T1
                                                       RXD1T1_IBUF
                                                       ProtoComp2.IMUX.37
    SLICE_X4Y27.BX       net (fanout=1)        2.124   RXD1T1_IBUF
    SLICE_X4Y27.CLK      Tdick                 0.136   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    -------------------------------------------------  ---------------------------
    Total                                      3.570ns (1.446ns logic, 2.124ns route)
                                                       (40.5% logic, 59.5% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp2.IMUX.13
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.227   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X3Y15.O      Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X4Y27.CLK      net (fanout=16)       0.957   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.507ns (1.323ns logic, 1.184ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (SLICE_X2Y38.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.430ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RX_DV1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      2.832ns (Levels of Logic = 1)
  Clock Path Delay:     3.377ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RX_DV1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G3.I                 Tiopi                 1.126   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp2.IMUX.3
    SLICE_X2Y38.DX       net (fanout=1)        1.656   RX_DV1_IBUF
    SLICE_X2Y38.CLK      Tckdi       (-Th)    -0.050   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    -------------------------------------------------  ---------------------------
    Total                                      2.832ns (1.176ns logic, 1.656ns route)
                                                       (41.5% logic, 58.5% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp2.IMUX.13
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.603   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X3Y15.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X2Y38.CLK      net (fanout=16)       1.255   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.377ns (1.519ns logic, 1.858ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (SLICE_X4Y27.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.653ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T0 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.040ns (Levels of Logic = 1)
  Clock Path Delay:     3.362ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K2.I                 Tiopi                 1.126   RXD1T0
                                                       RXD1T0
                                                       RXD1T0_IBUF
                                                       ProtoComp2.IMUX.36
    SLICE_X4Y27.AX       net (fanout=1)        1.807   RXD1T0_IBUF
    SLICE_X4Y27.CLK      Tckdi       (-Th)    -0.107   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    -------------------------------------------------  ---------------------------
    Total                                      3.040ns (1.233ns logic, 1.807ns route)
                                                       (40.6% logic, 59.4% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp2.IMUX.13
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.603   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X3Y15.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X4Y27.CLK      net (fanout=16)       1.240   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.362ns (1.519ns logic, 1.843ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (SLICE_X4Y27.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.731ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T2 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.118ns (Levels of Logic = 1)
  Clock Path Delay:     3.362ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L1.I                 Tiopi                 1.126   RXD1T2
                                                       RXD1T2
                                                       RXD1T2_IBUF
                                                       ProtoComp2.IMUX
    SLICE_X4Y27.CX       net (fanout=1)        1.885   RXD1T2_IBUF
    SLICE_X4Y27.CLK      Tckdi       (-Th)    -0.107   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    -------------------------------------------------  ---------------------------
    Total                                      3.118ns (1.233ns logic, 1.885ns route)
                                                       (39.5% logic, 60.5% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp2.IMUX.13
    BUFGMUX_X3Y15.I0     net (fanout=1)        0.603   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X3Y15.O      Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X4Y27.CLK      net (fanout=16)       1.240   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.362ns (1.519ns logic, 1.843ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     24.736ns|     24.392ns|            0|            0|    369290503|       484582|
| TS_CLK_80MHz                  |     12.500ns|     12.196ns|          N/A|            0|            0|       484582|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PHY25MHz
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PHY25MHz                    |     40.000ns|     16.000ns|     33.362ns|            0|            0|            0|      1538822|
| TS_CLK_50MHz                  |     20.000ns|     16.681ns|          N/A|            0|            0|      1538822|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock PHY25MHz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
g_reset_n   |   10.935(R)|      SLOW  |   -5.103(R)|      FAST  |BUFG_CLK_50MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock RX_CLK1
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RXD1T0      |    0.870(R)|      SLOW  |    0.347(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T1      |    1.088(R)|      SLOW  |    0.136(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T2      |    0.953(R)|      SLOW  |    0.269(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T3      |    1.317(R)|      SLOW  |   -0.079(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_DV1      |    0.648(R)|      SLOW  |    0.570(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_ER1      |    1.193(R)|      SLOW  |    0.057(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock g_clk
----------------+------------+------------+------------+------------+------------------+--------+
                |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source          | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
----------------+------------+------------+------------+------------+------------------+--------+
SRI_RX<0>       |    3.132(R)|      SLOW  |   -0.697(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<1>       |    3.003(R)|      SLOW  |   -0.633(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
g_reset_n       |   10.510(R)|      SLOW  |   -2.207(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
                |   12.844(R)|      SLOW  |   -1.913(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
iExtIRQInput    |    5.072(R)|      SLOW  |   -2.592(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_A          |    1.802(R)|      SLOW  |   -0.506(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_B          |    2.432(R)|      SLOW  |   -0.872(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_Index      |    1.344(R)|      SLOW  |   -0.093(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n         |    4.613(R)|      SLOW  |   -1.622(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n         |    4.287(R)|      SLOW  |   -1.371(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n         |    4.129(R)|      SLOW  |   -1.340(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
rio_RcvDataIn<0>|    1.783(R)|      SLOW  |   -0.447(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
rio_RcvDataIn<1>|    2.244(R)|      SLOW  |   -0.815(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<0>    |    2.238(R)|      SLOW  |   -0.791(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a       |    1.370(R)|      SLOW  |   -0.118(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b       |    1.435(R)|      SLOW  |   -0.183(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index   |    2.944(R)|      SLOW  |   -1.193(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
----------------+------------+------------+------------+------------+------------------+--------+

Clock TX_CLK1 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
TXD1T0      |         7.328(R)|      SLOW  |         3.689(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T1      |         7.328(R)|      SLOW  |         3.689(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T2      |         7.334(R)|      SLOW  |         3.695(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T3      |         7.334(R)|      SLOW  |         3.695(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TX_EN1      |         7.333(R)|      SLOW  |         3.694(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock g_clk to Pad
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
                 |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination      |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>       |        10.531(R)|      SLOW  |         4.908(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<1>       |         8.208(R)|      SLOW  |         4.338(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>        |         7.038(R)|      SLOW  |         3.632(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<1>        |         6.379(R)|      SLOW  |         3.276(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int           |        10.305(R)|      SLOW  |         5.748(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1            |        10.642(R)|      SLOW  |         5.319(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
rio_XmtDataOut<0>|         9.058(R)|      SLOW  |         5.016(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
rio_XmtDataOut<1>|         8.878(R)|      SLOW  |         4.919(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
spi_clk          |         8.181(R)|      SLOW  |         4.564(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
spi_cs_n         |         8.183(R)|      SLOW  |         4.577(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
spi_mosi         |         8.573(R)|      SLOW  |         4.799(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<0>       |        11.225(R)|      SLOW  |         6.449(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<0>        |        10.960(R)|      SLOW  |         6.198(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_on           |        17.044(R)|      SLOW  |         6.467(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
-----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock PHY25MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PHY25MHz       |   16.681|         |         |         |
g_clk          |   12.126|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX_CLK1        |    4.119|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TX_CLK1        |   12.133|    2.706|    2.639|    2.376|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PHY25MHz       |   11.398|         |         |         |
g_clk          |   21.139|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 12.751; Ideal Clock Offset To Actual Clock -6.032; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
SRI_RX<0>         |    3.132(R)|      SLOW  |   -0.697(R)|      FAST  |   21.868|    0.697|       10.586|
SRI_RX<1>         |    3.003(R)|      SLOW  |   -0.633(R)|      FAST  |   21.997|    0.633|       10.682|
g_reset_n         |   10.510(R)|      SLOW  |   -2.207(R)|      FAST  |   14.490|    2.207|        6.142|
                  |   12.844(R)|      SLOW  |   -1.913(R)|      FAST  |   12.156|    1.913|        5.122|
iExtIRQInput      |    5.072(R)|      SLOW  |   -2.592(R)|      FAST  |   19.928|    2.592|        8.668|
iMPG_A            |    1.802(R)|      SLOW  |   -0.506(R)|      FAST  |   23.198|    0.506|       11.346|
iMPG_B            |    2.432(R)|      SLOW  |   -0.872(R)|      FAST  |   22.568|    0.872|       10.848|
iMPG_Index        |    1.344(R)|      SLOW  |   -0.093(R)|      SLOW  |   23.656|    0.093|       11.782|
lb_cs_n           |    4.613(R)|      SLOW  |   -1.622(R)|      FAST  |   20.387|    1.622|        9.383|
lb_rd_n           |    4.287(R)|      SLOW  |   -1.371(R)|      FAST  |   20.713|    1.371|        9.671|
lb_wr_n           |    4.129(R)|      SLOW  |   -1.340(R)|      FAST  |   20.871|    1.340|        9.766|
rio_RcvDataIn<0>  |    1.783(R)|      SLOW  |   -0.447(R)|      FAST  |   23.217|    0.447|       11.385|
rio_RcvDataIn<1>  |    2.244(R)|      SLOW  |   -0.815(R)|      FAST  |   22.756|    0.815|       10.971|
svo_alarm<0>      |    2.238(R)|      SLOW  |   -0.791(R)|      FAST  |   22.762|    0.791|       10.986|
svo_enc_a         |    1.370(R)|      SLOW  |   -0.118(R)|      SLOW  |   23.630|    0.118|       11.756|
svo_enc_b         |    1.435(R)|      SLOW  |   -0.183(R)|      SLOW  |   23.565|    0.183|       11.691|
svo_enc_index     |    2.944(R)|      SLOW  |   -1.193(R)|      FAST  |   22.056|    1.193|       10.432|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      12.844|         -  |      -0.093|         -  |   12.156|    0.093|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" "RISING";
Worst Case Data Window 5.832; Ideal Clock Offset To Actual Clock -11.981; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
g_reset_n         |   10.935(R)|      SLOW  |   -5.103(R)|      FAST  |   29.065|    5.103|       11.981|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      10.935|         -  |      -5.103|         -  |   29.065|    5.103|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
Worst Case Data Window 1.887; Ideal Clock Offset To Actual Clock 14.374; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXD1T0            |    0.870(R)|      SLOW  |    0.347(R)|      SLOW  |    5.130|   33.653|      -14.262|
RXD1T1            |    1.088(R)|      SLOW  |    0.136(R)|      SLOW  |    4.912|   33.864|      -14.476|
RXD1T2            |    0.953(R)|      SLOW  |    0.269(R)|      SLOW  |    5.047|   33.731|      -14.342|
RXD1T3            |    1.317(R)|      SLOW  |   -0.079(R)|      SLOW  |    4.683|   34.079|      -14.698|
RX_DV1            |    0.648(R)|      SLOW  |    0.570(R)|      SLOW  |    5.352|   33.430|      -14.039|
RX_ER1            |    1.193(R)|      SLOW  |    0.057(R)|      SLOW  |    4.807|   33.943|      -14.568|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.317|         -  |       0.570|         -  |    4.683|   33.430|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 10.665 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |       10.531|      SLOW  |        4.908|      FAST  |         4.152|
SRI_RTS<1>                                     |        8.208|      SLOW  |        4.338|      FAST  |         1.829|
SRI_TX<0>                                      |        7.038|      SLOW  |        3.632|      FAST  |         0.659|
SRI_TX<1>                                      |        6.379|      SLOW  |        3.276|      FAST  |         0.000|
lb_int                                         |       10.305|      SLOW  |        5.748|      FAST  |         3.926|
led_1                                          |       10.642|      SLOW  |        5.319|      FAST  |         4.263|
rio_XmtDataOut<0>                              |        9.058|      SLOW  |        5.016|      FAST  |         2.679|
rio_XmtDataOut<1>                              |        8.878|      SLOW  |        4.919|      FAST  |         2.499|
spi_clk                                        |        8.181|      SLOW  |        4.564|      FAST  |         1.802|
spi_cs_n                                       |        8.183|      SLOW  |        4.577|      FAST  |         1.804|
spi_mosi                                       |        8.573|      SLOW  |        4.799|      FAST  |         2.194|
svo_ccw<0>                                     |       11.225|      SLOW  |        6.449|      FAST  |         4.846|
svo_cw<0>                                      |       10.960|      SLOW  |        6.198|      FAST  |         4.581|
svo_on                                         |       17.044|      SLOW  |        6.467|      FAST  |        10.665|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
Bus Skew: 0.006 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
TXD1T0                                         |        7.328|      SLOW  |        3.689|      FAST  |         0.000|
TXD1T1                                         |        7.328|      SLOW  |        3.689|      FAST  |         0.000|
TXD1T2                                         |        7.334|      SLOW  |        3.695|      FAST  |         0.006|
TXD1T3                                         |        7.334|      SLOW  |        3.695|      FAST  |         0.006|
TX_EN1                                         |        7.333|      SLOW  |        3.694|      FAST  |         0.005|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 371467204 paths, 2 nets, and 65386 connections

Design statistics:
   Minimum period:  24.736ns{1}   (Maximum frequency:  40.427MHz)
   Maximum net skew:   0.376ns
   Minimum input required time before clock:  12.844ns
   Minimum output required time after clock:  17.044ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Aug 22 13:23:38 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 340 MB



