Copyright (c) 2005-2021 Imperas Ltd. All Rights Reserved.

Name
----
    xilinx.ovpworld.org/module/Zynq_PS/1.0


Attributes that can be overridden
---------------------------------
    cpu/variant
    cpu/compatibility
    cpu/UAL
    cpu/override_CBAR
    cpu/override_MIDR
    uart0/outfile
    uart0/finishOnDisconnect
    uart0/console
    uart0/xchars
    uart0/ychars
    uart1/outfile
    uart1/finishOnDisconnect
    uart1/console
    uart1/xchars
    uart1/ychars
    qspi/flash
    dummySMC/portAddress
    dummySMC/portSize
    dummyUnknown1/portAddress
    dummyUnknown1/portSize
    slcr/deviceid
    slcr/psclock
    slcr/armmips
    devcfg/board
    dummyAXI_HP0/portAddress
    dummyAXI_HP0/portSize
    dummyAXI_HP1/portAddress
    dummyAXI_HP1/portSize
    dummyAXI_HP2/portAddress
    dummyAXI_HP2/portSize
    dummyAXI_HP3/portAddress
    dummyAXI_HP3/portSize
    dummyeFuse/portAddress
    dummyeFuse/portSize
    dummyUnknown2/portAddress
    dummyUnknown2/portSize

