
---------- Begin Simulation Statistics ----------
final_tick                               117648729000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 335129                       # Simulator instruction rate (inst/s)
host_mem_usage                                 683488                       # Number of bytes of host memory used
host_op_rate                                   366738                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   298.39                       # Real time elapsed on the host
host_tick_rate                              394274725                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.117649                       # Number of seconds simulated
sim_ticks                                117648729000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.596918                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8748115                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9986784                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                348                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            155025                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16528340                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300026                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          540257                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           240231                       # Number of indirect misses.
system.cpu.branchPred.lookups                20635780                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050697                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1210                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431937                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.176487                       # CPI: cycles per instruction
system.cpu.discardedOps                        732746                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49965590                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17199454                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10036368                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6325987                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.849988                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        117648729                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955303     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646465     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534197     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431937                       # Class of committed instruction
system.cpu.tickCycles                       111322742                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        37982                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         84657                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         2056                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           14                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       215786                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          733                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       432596                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            747                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 117648729000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7878                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        37684                       # Transaction distribution
system.membus.trans_dist::CleanEvict              283                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38812                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38812                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7878                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       131347                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 131347                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5399936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5399936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             46690                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   46690    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               46690                       # Request fanout histogram
system.membus.respLayer1.occupancy          252547500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           235393000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 117648729000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            169236                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       154813                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           99608                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            47578                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           47578                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           520                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       168716                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1040                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       648370                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                649410                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        33280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     21339072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               21372352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           38639                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2411776                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           255453                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011043                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.105028                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 252646     98.90%     98.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2793      1.09%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     14      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             255453                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          666854000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         648886995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1560999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 117648729000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                    6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               170112                       # number of demand (read+write) hits
system.l2.demand_hits::total                   170118                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   6                       # number of overall hits
system.l2.overall_hits::.cpu.data              170112                       # number of overall hits
system.l2.overall_hits::total                  170118                       # number of overall hits
system.l2.demand_misses::.cpu.inst                514                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              46182                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46696                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               514                       # number of overall misses
system.l2.overall_misses::.cpu.data             46182                       # number of overall misses
system.l2.overall_misses::total                 46696                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     50041000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4842103000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4892144000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     50041000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4842103000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4892144000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              520                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           216294                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               216814                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             520                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          216294                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              216814                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.988462                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.213515                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.215374                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.988462                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.213515                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.215374                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97356.031128                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104848.274219                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104765.804352                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97356.031128                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104848.274219                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104765.804352                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               37684                       # number of writebacks
system.l2.writebacks::total                     37684                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           513                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         46177                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46690                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          513                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        46177                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46690                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     39701000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3918155000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3957856000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     39701000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3918155000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3957856000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.986538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.213492                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.215346                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.986538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.213492                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.215346                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77389.863548                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84850.791520                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84768.815592                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77389.863548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84850.791520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84768.815592                       # average overall mshr miss latency
system.l2.replacements                          38639                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       117129                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           117129                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       117129                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       117129                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           75                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            75                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              8766                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8766                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38812                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4039295000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4039295000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         47578                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             47578                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.815755                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.815755                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104073.353602                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104073.353602                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3263055000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3263055000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.815755                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.815755                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84073.353602                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84073.353602                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              6                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  6                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          514                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              514                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     50041000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     50041000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          520                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            520                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.988462                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.988462                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97356.031128                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97356.031128                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          513                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          513                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     39701000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39701000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.986538                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.986538                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77389.863548                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77389.863548                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        161346                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            161346                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7370                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7370                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    802808000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    802808000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       168716                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        168716                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.043683                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.043683                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 108929.172320                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108929.172320                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7365                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7365                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    655100000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    655100000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.043653                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.043653                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 88947.725730                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88947.725730                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 117648729000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7967.986896                       # Cycle average of tags in use
system.l2.tags.total_refs                      430459                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46831                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.191753                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.277226                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        20.076687                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7928.632983                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002353                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002451                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.967851                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972655                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          232                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2445                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5496                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    907911                       # Number of tag accesses
system.l2.tags.data_accesses                   907911                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 117648729000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          32832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2955328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2988160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2411776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2411776                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           46177                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               46690                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        37684                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              37684                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            279068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          25119931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              25398999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       279068                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           279068                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       20499805                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             20499805                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       20499805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           279068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         25119931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             45898804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     37684.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       513.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     46156.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002952176500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2113                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2113                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              160625                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              35633                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       46690                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      37684                       # Number of write requests accepted
system.mem_ctrls.readBursts                     46690                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    37684                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     21                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2339                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    682673500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  233345000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1557717250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14627.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33377.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    18406                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   27800                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 39.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 46690                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                37684                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        38122                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    141.571586                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   103.651534                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   166.918278                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        21403     56.14%     56.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12173     31.93%     88.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2284      5.99%     94.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          508      1.33%     95.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          338      0.89%     96.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          303      0.79%     97.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          316      0.83%     97.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          342      0.90%     98.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          455      1.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        38122                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2113                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.082347                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.166694                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     83.539366                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2107     99.72%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.09%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            3      0.14%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2113                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2113                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.823000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.806083                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.759349                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              276     13.06%     13.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.05%     13.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1657     78.42%     91.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              179      8.47%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2113                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2986816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2410240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2988160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2411776                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        25.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        20.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     25.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     20.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  117647611000                       # Total gap between requests
system.mem_ctrls.avgGap                    1394358.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2953984                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2410240                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 279068.038210595550                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 25108507.547072608024                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 20486749.159865554422                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          513                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        46177                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        37684                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13373250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1544344000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2717364840750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26068.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33444.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  72109246.38                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    54.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            135253020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             71888685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           166126380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           98177760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9286595760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      26342813340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      22993690560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        59094545505                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        502.296506                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  59508374250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3928340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  54212014750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            136945200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             72784305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           167090280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           98407440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9286595760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      26271208800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      23053989120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        59087020905                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        502.232548                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  59667253000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3928340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  54053136000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    117648729000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 117648729000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     28719310                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28719310                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     28719310                       # number of overall hits
system.cpu.icache.overall_hits::total        28719310                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          520                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            520                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          520                       # number of overall misses
system.cpu.icache.overall_misses::total           520                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52780000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52780000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52780000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52780000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28719830                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28719830                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28719830                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28719830                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst       101500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total       101500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst       101500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total       101500                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          520                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          520                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          520                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          520                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     51740000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     51740000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     51740000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     51740000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        99500                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        99500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        99500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        99500                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     28719310                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28719310                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          520                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           520                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52780000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52780000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28719830                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28719830                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst       101500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total       101500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          520                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          520                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     51740000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     51740000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        99500                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        99500                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 117648729000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           519.007001                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28719830                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               520                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          55230.442308                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   519.007001                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.506843                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.506843                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          520                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          520                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.507812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         229759160                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        229759160                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 117648729000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 117648729000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 117648729000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     35487825                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35487825                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35491087                       # number of overall hits
system.cpu.dcache.overall_hits::total        35491087                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       249474                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         249474                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       249573                       # number of overall misses
system.cpu.dcache.overall_misses::total        249573                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  11281668000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11281668000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  11281668000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11281668000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35737299                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35737299                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35740660                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35740660                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006981                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006981                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006983                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006983                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 45221.818707                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45221.818707                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45203.880227                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45203.880227                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       117129                       # number of writebacks
system.cpu.dcache.writebacks::total            117129                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        33275                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        33275                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        33275                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        33275                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       216199                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       216199                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       216293                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       216293                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   9139812000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9139812000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   9143652000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9143652000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006050                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006050                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006052                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006052                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42274.996647                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42274.996647                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42274.377812                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42274.377812                       # average overall mshr miss latency
system.cpu.dcache.replacements                 215782                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21303645                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21303645                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       178903                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        178903                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5393317000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5393317000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21482548                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21482548                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008328                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008328                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30146.598995                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30146.598995                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        10282                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        10282                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       168621                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       168621                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4737401000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4737401000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007849                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007849                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 28094.964447                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28094.964447                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14184180                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14184180                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        70571                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        70571                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5888351000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5888351000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254751                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254751                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004951                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004951                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83438.678777                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83438.678777                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        22993                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        22993                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        47578                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        47578                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4402411000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4402411000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003338                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003338                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 92530.392198                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92530.392198                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3262                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3262                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           99                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           99                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.029456                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.029456                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           94                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           94                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3840000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3840000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.027968                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.027968                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 40851.063830                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 40851.063830                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89081                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89081                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        26000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        26000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        24000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        24000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 117648729000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.009175                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35885544                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            216294                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            165.910955                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.009175                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998065                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998065                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          221                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          250                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          36135118                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         36135118                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 117648729000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 117648729000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
