Received: (from majordomo@localhost) by pauillac.inria.fr (8.7.6/8.7.3) id OAA14119; Thu, 26 Jun 2003 14:59:56 +0200 (MET DST)
X-Authentication-Warning: pauillac.inria.fr: majordomo set sender to owner-caml-list@pauillac.inria.fr using -f
Received: from nez-perce.inria.fr (nez-perce.inria.fr [192.93.2.78]) by pauillac.inria.fr (8.7.6/8.7.3) with ESMTP id OAA14560 for <caml-list@pauillac.inria.fr>; Thu, 26 Jun 2003 14:59:55 +0200 (MET DST)
Received: from lmnukms01.lastminute.com (lmnukfw01.lastminute.com [213.86.111.168])
	by nez-perce.inria.fr (8.11.1/8.11.1) with ESMTP id h5QCxsf03511;
	Thu, 26 Jun 2003 14:59:54 +0200 (MET DST)
Received: from lmnukex03.lastminute.com (unverified) by lmnukms01.lastminute.com
 (Content Technologies SMTPRS 4.2.10) with ESMTP id <T6310cfcf7cc0a8070a97c@lmnukms01.lastminute.com>;
 Thu, 26 Jun 2003 13:56:56 +0100
Received: from [192.168.35.42] (192.168.35.42 [192.168.35.42]) by lmnukex03.lastminute.com with SMTP (Microsoft Exchange Internet Mail Service Version 5.5.2653.13)
	id MA34Y0VK; Thu, 26 Jun 2003 13:58:00 +0100
User-Agent: Microsoft-Entourage/10.1.1.2418
Date: Thu, 26 Jun 2003 14:02:03 +0100
Subject: Re: [Caml-list] Ocaml and 64 bit address spaces?
From: Niall Dalton <niall@Lastminute.com>
To: Xavier Leroy <xavier.leroy@inria.fr>
CC: <caml-list@inria.fr>
Message-ID: <BB20AD5B.1AA3%niall@lastminute.com>
In-Reply-To: <20030625173222.A22658@pauillac.inria.fr>
Mime-version: 1.0
Content-type: text/plain; charset="US-ASCII"
Content-transfer-encoding: 7bit
X-Spam: no; 0.00; niall:01 caml-list:01 mips:01 compiler:01 -bit:01 ocaml:01 afaik:01 bytecode:01 native-code:02 compile:02 address:96 interpreter:03 wrote:03 mode:07 alpha:07 
Sender: owner-caml-list@pauillac.inria.fr
Precedence: bulk

On 25/6/03 4:32 PM, "Xavier Leroy" <xavier.leroy@inria.fr> wrote:

> Yes, on Alpha and Itanium machines.
> 
> On Sparc, Mips and PPC, it should be possible to compile the bytecode
> interpreter in 64-bit mode, but the native-code compiler still
> generates 32-bit code.  That might change if there is enough demand,
> e.g. for the new G5 machines.

Afaik, even though you can use some 64-bit instructions on the G5,
the OS (including "Panther", the next release) does not support 64 bit
address spaces (yet).

Thanks for the helpful response!

niall

-------------------
To unsubscribe, mail caml-list-request@inria.fr Archives: http://caml.inria.fr
Bug reports: http://caml.inria.fr/bin/caml-bugs FAQ: http://caml.inria.fr/FAQ/
Beginner's list: http://groups.yahoo.com/group/ocaml_beginners

