0.7
2020.2
May 22 2025
00:13:55
A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/sources_1/imports/bsp/hdmi/asyn_rst_syn.v,1751362504,verilog,,A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/sources_1/imports/bsp/hdmi/dvi_encoder.v,,asyn_rst_syn,,,../../../../../../../../Vivado/XILINX/2025.1/Vivado/data/rsb/busdef;../../../../camera_prj.ip_user_files/ipstatic,,,,,
A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/sources_1/imports/bsp/hdmi/dvi_encoder.v,1751362468,verilog,,A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/sources_1/imports/bsp/hdmi/serializer_10_to_1.v,,dvi_encoder,,,../../../../../../../../Vivado/XILINX/2025.1/Vivado/data/rsb/busdef;../../../../camera_prj.ip_user_files/ipstatic,,,,,
A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/sources_1/imports/bsp/hdmi/dvi_transmitter_top.v,1751362472,verilog,,A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/sources_1/imports/bsp/hdmi/hdmi_top.v,,dvi_transmitter_top,,,../../../../../../../../Vivado/XILINX/2025.1/Vivado/data/rsb/busdef;../../../../camera_prj.ip_user_files/ipstatic,,,,,
A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/sources_1/imports/bsp/hdmi/hdmi_top.v,1751362476,verilog,,A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/sources_1/imports/bsp/hdmi/asyn_rst_syn.v,,hdmi_top,,,../../../../../../../../Vivado/XILINX/2025.1/Vivado/data/rsb/busdef;../../../../camera_prj.ip_user_files/ipstatic,,,,,
A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/sources_1/imports/bsp/hdmi/serializer_10_to_1.v,1751362498,verilog,,A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/sources_1/imports/bsp/hdmi/video_driver.v,,serializer_10_to_1,,,../../../../../../../../Vivado/XILINX/2025.1/Vivado/data/rsb/busdef;../../../../camera_prj.ip_user_files/ipstatic,,,,,
A:/FPGA_Project/FPGA_CourseDesign/camera_prj/vivado_prj/camera_prj.srcs/sources_1/imports/bsp/hdmi/video_driver.v,1751362500,verilog,,,,video_driver,,,../../../../../../../../Vivado/XILINX/2025.1/Vivado/data/rsb/busdef;../../../../camera_prj.ip_user_files/ipstatic,,,,,
