/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire [16:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire [19:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  reg [2:0] celloutsig_0_18z;
  wire [13:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [7:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_27z;
  reg [10:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [9:0] celloutsig_0_32z;
  reg [3:0] celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_41z;
  wire [10:0] celloutsig_0_42z;
  wire celloutsig_0_47z;
  wire [8:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_53z;
  reg [6:0] celloutsig_0_5z;
  wire celloutsig_0_66z;
  wire celloutsig_0_6z;
  reg [26:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_89z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_90z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire [13:0] celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = celloutsig_1_6z[9] ^ celloutsig_1_14z[1];
  assign celloutsig_0_22z = celloutsig_0_9z ^ celloutsig_0_18z[1];
  assign celloutsig_0_23z = celloutsig_0_0z ^ celloutsig_0_2z;
  assign celloutsig_0_41z = ~(celloutsig_0_15z[2] ^ celloutsig_0_22z);
  assign celloutsig_0_66z = ~(celloutsig_0_2z ^ celloutsig_0_36z);
  assign celloutsig_1_3z = ~(celloutsig_1_1z ^ celloutsig_1_0z[0]);
  assign celloutsig_0_9z = ~(celloutsig_0_8z ^ celloutsig_0_7z[10]);
  assign celloutsig_1_19z = ~(celloutsig_1_0z[0] ^ celloutsig_1_8z[5]);
  assign celloutsig_0_12z = ~(celloutsig_0_5z[5] ^ celloutsig_0_6z);
  assign celloutsig_1_14z = { celloutsig_1_6z[6:4], celloutsig_1_1z, celloutsig_1_10z } / { 1'h1, celloutsig_1_9z[1:0], celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_13z = in_data[32:29] / { 1'h1, celloutsig_0_7z[10:8] };
  assign celloutsig_0_6z = { in_data[35:26], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z } == { in_data[95:68], celloutsig_0_1z };
  assign celloutsig_1_10z = { celloutsig_1_7z[6:1], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z } == { celloutsig_1_7z[5:4], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_0_24z = celloutsig_0_4z[6:1] == celloutsig_0_15z[19:14];
  assign celloutsig_0_4z = celloutsig_0_0z ? { in_data[83:77], celloutsig_0_2z, celloutsig_0_1z } : { in_data[13:9], 1'h1, celloutsig_0_2z, 1'h1, celloutsig_0_2z };
  assign celloutsig_0_42z = celloutsig_0_24z ? { celloutsig_0_29z[7:5], celloutsig_0_10z, celloutsig_0_23z } : { celloutsig_0_32z[9:5], celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_1_6z = celloutsig_1_1z ? { in_data[167:160], celloutsig_1_2z, celloutsig_1_2z } : in_data[134:125];
  assign celloutsig_0_11z = celloutsig_0_9z ? { celloutsig_0_4z[6], celloutsig_0_4z, celloutsig_0_5z } : { celloutsig_0_10z[2:1], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z, 2'h1, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_19z = celloutsig_0_13z[1] ? in_data[50:37] : { celloutsig_0_11z[7:2], 1'h1, celloutsig_0_10z };
  assign celloutsig_0_27z = celloutsig_0_21z ? celloutsig_0_4z[4:1] : { celloutsig_0_19z[6:4], celloutsig_0_9z };
  assign celloutsig_0_89z = - { celloutsig_0_32z[7:2], celloutsig_0_41z };
  assign celloutsig_0_10z = - { celloutsig_0_4z[8:7], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_32z = celloutsig_0_19z[10:1] | { celloutsig_0_27z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_13z };
  assign celloutsig_0_0z = ^ in_data[77:72];
  assign celloutsig_1_1z = ^ celloutsig_1_0z[4:0];
  assign celloutsig_0_21z = ^ { celloutsig_0_11z[5:3], celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_1z };
  assign celloutsig_0_2z = ^ { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_53z = { celloutsig_0_13z[2:1], celloutsig_0_47z, celloutsig_0_36z } >> { celloutsig_0_42z[5:3], celloutsig_0_41z };
  assign celloutsig_1_4z = { celloutsig_1_0z[3:2], celloutsig_1_1z, celloutsig_1_0z } >> in_data[150:142];
  assign celloutsig_1_7z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z } >> { celloutsig_1_4z[8:6], celloutsig_1_4z };
  assign celloutsig_0_14z = { celloutsig_0_10z[4:0], 1'h1 } >> celloutsig_0_11z[14:9];
  assign celloutsig_0_20z = { celloutsig_0_14z[2:1], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_6z } >> { celloutsig_0_7z[14:11], celloutsig_0_12z, celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_7z[22:10], celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_8z } <<< { in_data[3:0], celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_16z = celloutsig_0_4z[4:1] <<< { celloutsig_0_11z[12:10], 1'h1 };
  assign celloutsig_1_0z = in_data[101:96] ~^ in_data[139:134];
  assign celloutsig_0_90z = { celloutsig_0_42z[5:1], celloutsig_0_66z } ^ { celloutsig_0_53z[1], celloutsig_0_33z, celloutsig_0_12z };
  assign celloutsig_1_8z = { celloutsig_1_6z[1:0], celloutsig_1_7z } ^ in_data[184:171];
  assign celloutsig_1_9z = celloutsig_1_8z[12:7] ^ celloutsig_1_7z[7:2];
  assign celloutsig_1_18z = { celloutsig_1_7z[6:3], celloutsig_1_15z } ^ celloutsig_1_14z;
  assign celloutsig_0_25z = { celloutsig_0_15z[10:4], celloutsig_0_1z } ^ { celloutsig_0_15z[11:10], celloutsig_0_20z };
  assign celloutsig_0_36z = ~((celloutsig_0_25z[1] & celloutsig_0_10z[2]) | celloutsig_0_25z[7]);
  assign celloutsig_0_47z = ~((celloutsig_0_25z[0] & celloutsig_0_5z[1]) | celloutsig_0_0z);
  assign celloutsig_0_8z = ~((celloutsig_0_4z[5] & celloutsig_0_5z[0]) | in_data[37]);
  assign celloutsig_1_2z = ~((celloutsig_1_0z[4] & celloutsig_1_1z) | in_data[181]);
  assign celloutsig_0_1z = ~((celloutsig_0_0z & celloutsig_0_0z) | celloutsig_0_0z);
  assign celloutsig_1_5z = ~((celloutsig_1_3z & celloutsig_1_3z) | celloutsig_1_1z);
  always_latch
    if (clkin_data[32]) celloutsig_0_33z = 4'h0;
    else if (celloutsig_1_18z[0]) celloutsig_0_33z = { celloutsig_0_7z[18], 1'h1, celloutsig_0_6z, celloutsig_0_8z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_5z = 7'h00;
    else if (!celloutsig_1_18z[0]) celloutsig_0_5z = { celloutsig_0_4z[5:0], 1'h1 };
  always_latch
    if (!clkin_data[32]) celloutsig_0_7z = 27'h0000000;
    else if (!clkin_data[0]) celloutsig_0_7z = { in_data[94:71], celloutsig_0_6z, 2'h3 };
  always_latch
    if (clkin_data[32]) celloutsig_0_18z = 3'h0;
    else if (!celloutsig_1_18z[0]) celloutsig_0_18z = celloutsig_0_13z[3:1];
  always_latch
    if (clkin_data[32]) celloutsig_0_29z = 11'h000;
    else if (celloutsig_1_18z[0]) celloutsig_0_29z = { celloutsig_0_11z[4:2], celloutsig_0_24z, celloutsig_0_10z };
  assign { out_data[132:128], out_data[96], out_data[38:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_89z, celloutsig_0_90z };
endmodule
