

================================================================
== Vitis HLS Report for 'Array2xfMat_64_9_720_1280_1_s'
================================================================
* Date:           Mon Feb 26 05:31:46 2024

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        thresholded_sobel_edge_detector
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |       17|   921616|  0.170 us|  9.216 ms|   17|  921616|     none|
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------+---------+---------+---------+----------+----------+-----+--------+----------+
        |                   |         |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline |
        |      Instance     |  Module |   min   |   max   |    min   |    max   | min |   max  |   Type   |
        +-------------------+---------+---------+---------+----------+----------+-----+--------+----------+
        |grp_Axi2Mat_fu_80  |Axi2Mat  |       16|   921615|  0.160 us|  9.216 ms|    9|  921608|  dataflow|
        +-------------------+---------+---------+---------+----------+----------+-----+--------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      6|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|    2630|   4281|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    104|    -|
|Register         |        -|    -|     135|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    2765|   4391|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       2|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------+---------+----+------+------+-----+
    |      Instance     |  Module | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------+---------+---------+----+------+------+-----+
    |grp_Axi2Mat_fu_80  |Axi2Mat  |        0|   0|  2630|  4281|    0|
    +-------------------+---------+---------+----+------+------+-----+
    |Total              |         |        0|   0|  2630|  4281|    0|
    +-------------------+---------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1                     |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_Axi2Mat_fu_80_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_Axi2Mat_fu_80_ap_ready  |        or|   0|  0|   2|           1|           1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|   6|           3|           3|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  14|          3|    1|          3|
    |ap_done                |   9|          2|    1|          2|
    |dstMat_cols_blk_n      |   9|          2|    1|          2|
    |dstMat_cols_out_blk_n  |   9|          2|    1|          2|
    |dstMat_rows_blk_n      |   9|          2|    1|          2|
    |dstMat_rows_out_blk_n  |   9|          2|    1|          2|
    |m_axi_gmem1_ARVALID    |   9|          2|    1|          2|
    |m_axi_gmem1_RREADY     |   9|          2|    1|          2|
    |mat_in_478_write       |   9|          2|    1|          2|
    |real_start             |   9|          2|    1|          2|
    |srcPtr_blk_n           |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 104|         23|   11|         23|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   2|   0|    2|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_sync_reg_grp_Axi2Mat_fu_80_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_Axi2Mat_fu_80_ap_ready  |   1|   0|    1|          0|
    |dstMat_cols_read_reg_104                |  32|   0|   32|          0|
    |dstMat_rows_read_reg_99                 |  32|   0|   32|          0|
    |grp_Axi2Mat_fu_80_ap_start_reg          |   1|   0|    1|          0|
    |srcPtr_read_reg_94                      |  64|   0|   64|          0|
    |start_once_reg                          |   1|   0|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 135|   0|  135|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  Array2xfMat<64, 9, 720, 1280, 1>|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  Array2xfMat<64, 9, 720, 1280, 1>|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  Array2xfMat<64, 9, 720, 1280, 1>|  return value|
|start_full_n            |   in|    1|  ap_ctrl_hs|  Array2xfMat<64, 9, 720, 1280, 1>|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  Array2xfMat<64, 9, 720, 1280, 1>|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|  Array2xfMat<64, 9, 720, 1280, 1>|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  Array2xfMat<64, 9, 720, 1280, 1>|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  Array2xfMat<64, 9, 720, 1280, 1>|  return value|
|start_out               |  out|    1|  ap_ctrl_hs|  Array2xfMat<64, 9, 720, 1280, 1>|  return value|
|start_write             |  out|    1|  ap_ctrl_hs|  Array2xfMat<64, 9, 720, 1280, 1>|  return value|
|m_axi_gmem1_AWVALID     |  out|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWREADY     |   in|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWADDR      |  out|   64|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWID        |  out|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWLEN       |  out|   32|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWSIZE      |  out|    3|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWBURST     |  out|    2|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWLOCK      |  out|    2|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWCACHE     |  out|    4|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWPROT      |  out|    3|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWQOS       |  out|    4|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWREGION    |  out|    4|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_AWUSER      |  out|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_WVALID      |  out|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_WREADY      |   in|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_WDATA       |  out|   64|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_WSTRB       |  out|    8|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_WLAST       |  out|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_WID         |  out|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_WUSER       |  out|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARVALID     |  out|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARREADY     |   in|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARADDR      |  out|   64|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARID        |  out|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARLEN       |  out|   32|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARSIZE      |  out|    3|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARBURST     |  out|    2|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARLOCK      |  out|    2|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARCACHE     |  out|    4|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARPROT      |  out|    3|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARQOS       |  out|    4|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARREGION    |  out|    4|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_ARUSER      |  out|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_RVALID      |   in|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_RREADY      |  out|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_RDATA       |   in|   64|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_RLAST       |   in|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_RID         |   in|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_RUSER       |   in|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_RRESP       |   in|    2|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_BVALID      |   in|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_BREADY      |  out|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_BRESP       |   in|    2|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_BID         |   in|    1|       m_axi|                             gmem1|       pointer|
|m_axi_gmem1_BUSER       |   in|    1|       m_axi|                             gmem1|       pointer|
|mat_in_478_din          |  out|   24|     ap_fifo|                        mat_in_478|       pointer|
|mat_in_478_full_n       |   in|    1|     ap_fifo|                        mat_in_478|       pointer|
|mat_in_478_write        |  out|    1|     ap_fifo|                        mat_in_478|       pointer|
|srcPtr_dout             |   in|   64|     ap_fifo|                            srcPtr|       pointer|
|srcPtr_empty_n          |   in|    1|     ap_fifo|                            srcPtr|       pointer|
|srcPtr_read             |  out|    1|     ap_fifo|                            srcPtr|       pointer|
|dstMat_rows_dout        |   in|   32|     ap_fifo|                       dstMat_rows|       pointer|
|dstMat_rows_empty_n     |   in|    1|     ap_fifo|                       dstMat_rows|       pointer|
|dstMat_rows_read        |  out|    1|     ap_fifo|                       dstMat_rows|       pointer|
|dstMat_cols_dout        |   in|   32|     ap_fifo|                       dstMat_cols|       pointer|
|dstMat_cols_empty_n     |   in|    1|     ap_fifo|                       dstMat_cols|       pointer|
|dstMat_cols_read        |  out|    1|     ap_fifo|                       dstMat_cols|       pointer|
|dstMat_rows_out_din     |  out|   32|     ap_fifo|                   dstMat_rows_out|       pointer|
|dstMat_rows_out_full_n  |   in|    1|     ap_fifo|                   dstMat_rows_out|       pointer|
|dstMat_rows_out_write   |  out|    1|     ap_fifo|                   dstMat_rows_out|       pointer|
|dstMat_cols_out_din     |  out|   32|     ap_fifo|                   dstMat_cols_out|       pointer|
|dstMat_cols_out_full_n  |   in|    1|     ap_fifo|                   dstMat_cols_out|       pointer|
|dstMat_cols_out_write   |  out|    1|     ap_fifo|                   dstMat_cols_out|       pointer|
+------------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 3 [1/1] (3.63ns)   --->   "%srcPtr_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %srcPtr" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1266]   --->   Operation 3 'read' 'srcPtr_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 4 [1/1] (3.63ns)   --->   "%dstMat_rows_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %dstMat_rows" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1266]   --->   Operation 4 'read' 'dstMat_rows_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 5 [1/1] (3.63ns)   --->   "%dstMat_cols_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %dstMat_cols" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1266]   --->   Operation 5 'read' 'dstMat_cols_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (3.63ns)   --->   "%write_ln37 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %dstMat_rows_out, i32 %dstMat_rows_read" [../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp:37]   --->   Operation 6 'write' 'write_ln37' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (3.63ns)   --->   "%write_ln37 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %dstMat_cols_out, i32 %dstMat_cols_read" [../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp:37]   --->   Operation 7 'write' 'write_ln37' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 8 [2/2] (0.00ns)   --->   "%call_ln1266 = call void @Axi2Mat, i64 %gmem1, i24 %mat_in_478, i64 %srcPtr_read, i32 %dstMat_rows_read, i32 %dstMat_cols_read" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1266]   --->   Operation 8 'call' 'call_ln1266' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem1, void @empty_12, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_9, void @empty_16, void @empty_19, i32 16, i32 16, i32 16, i32 16, void @empty_19, void @empty_19"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %mat_in_478, void @empty_6, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dstMat_cols, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dstMat_rows, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %srcPtr, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dstMat_rows_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dstMat_cols_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %mat_in_478, void @empty_6, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem1, void @empty_12, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_9, void @empty_16, void @empty_19, i32 16, i32 16, i32 16, i32 16, void @empty_19, void @empty_19"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln1266 = call void @Axi2Mat, i64 %gmem1, i24 %mat_in_478, i64 %srcPtr_read, i32 %dstMat_rows_read, i32 %dstMat_cols_read" [/home/soc/Documents/canny-approximate-compute_git_new_ip/IP/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1266]   --->   Operation 18 'call' 'call_ln1266' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln37 = ret" [../../src/thresholded_sobel_edge_detector/thresholded_sobel_edge_detector.cpp:37]   --->   Operation 19 'ret' 'ret_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ mat_in_478]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ srcPtr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dstMat_rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dstMat_cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dstMat_rows_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dstMat_cols_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
srcPtr_read       (read         ) [ 001]
dstMat_rows_read  (read         ) [ 001]
dstMat_cols_read  (read         ) [ 001]
write_ln37        (write        ) [ 000]
write_ln37        (write        ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
call_ln1266       (call         ) [ 000]
ret_ln37          (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mat_in_478">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_in_478"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="srcPtr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcPtr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dstMat_rows">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dstMat_rows"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dstMat_cols">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dstMat_cols"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dstMat_rows_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dstMat_rows_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dstMat_cols_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dstMat_cols_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Axi2Mat"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="srcPtr_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="64" slack="0"/>
<pin id="48" dir="0" index="1" bw="64" slack="0"/>
<pin id="49" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="srcPtr_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="dstMat_rows_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dstMat_rows_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="dstMat_cols_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dstMat_cols_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="write_ln37_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="0" index="2" bw="32" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln37/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="write_ln37_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="32" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln37/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_Axi2Mat_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="0" index="2" bw="24" slack="0"/>
<pin id="84" dir="0" index="3" bw="64" slack="0"/>
<pin id="85" dir="0" index="4" bw="32" slack="0"/>
<pin id="86" dir="0" index="5" bw="32" slack="0"/>
<pin id="87" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1266/1 "/>
</bind>
</comp>

<comp id="94" class="1005" name="srcPtr_read_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="1"/>
<pin id="96" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="srcPtr_read "/>
</bind>
</comp>

<comp id="99" class="1005" name="dstMat_rows_read_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="1"/>
<pin id="101" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dstMat_rows_read "/>
</bind>
</comp>

<comp id="104" class="1005" name="dstMat_cols_read_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="1"/>
<pin id="106" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dstMat_cols_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="14" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="16" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="10" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="71"><net_src comp="52" pin="2"/><net_sink comp="64" pin=2"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="12" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="58" pin="2"/><net_sink comp="72" pin=2"/></net>

<net id="88"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="91"><net_src comp="46" pin="2"/><net_sink comp="80" pin=3"/></net>

<net id="92"><net_src comp="52" pin="2"/><net_sink comp="80" pin=4"/></net>

<net id="93"><net_src comp="58" pin="2"/><net_sink comp="80" pin=5"/></net>

<net id="97"><net_src comp="46" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="98"><net_src comp="94" pin="1"/><net_sink comp="80" pin=3"/></net>

<net id="102"><net_src comp="52" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="103"><net_src comp="99" pin="1"/><net_sink comp="80" pin=4"/></net>

<net id="107"><net_src comp="58" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="80" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {}
	Port: mat_in_478 | {1 2 }
	Port: dstMat_rows_out | {1 }
	Port: dstMat_cols_out | {1 }
 - Input state : 
	Port: Array2xfMat<64, 9, 720, 1280, 1> : gmem1 | {1 2 }
	Port: Array2xfMat<64, 9, 720, 1280, 1> : srcPtr | {1 }
	Port: Array2xfMat<64, 9, 720, 1280, 1> : dstMat_rows | {1 }
	Port: Array2xfMat<64, 9, 720, 1280, 1> : dstMat_cols | {1 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|
|   call   |      grp_Axi2Mat_fu_80      |    0    |  4.764  |   1688  |   2033  |
|----------|-----------------------------|---------|---------|---------|---------|
|          |    srcPtr_read_read_fu_46   |    0    |    0    |    0    |    0    |
|   read   | dstMat_rows_read_read_fu_52 |    0    |    0    |    0    |    0    |
|          | dstMat_cols_read_read_fu_58 |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   write  |    write_ln37_write_fu_64   |    0    |    0    |    0    |    0    |
|          |    write_ln37_write_fu_72   |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   Total  |                             |    0    |  4.764  |   1688  |   2033  |
|----------|-----------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|dstMat_cols_read_reg_104|   32   |
| dstMat_rows_read_reg_99|   32   |
|   srcPtr_read_reg_94   |   64   |
+------------------------+--------+
|          Total         |   128  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_Axi2Mat_fu_80 |  p3  |   2  |  64  |   128  ||    9    |
| grp_Axi2Mat_fu_80 |  p4  |   2  |  32  |   64   ||    9    |
| grp_Axi2Mat_fu_80 |  p5  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   256  ||  4.764  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    4   |  1688  |  2033  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   128  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    9   |  1816  |  2060  |
+-----------+--------+--------+--------+--------+
