-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Mon Mar 14 15:47:58 2022
-- Host        : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_dlconstant_gpio_0_0_sim_netlist.vhdl
-- Design      : design_1_dlconstant_gpio_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tftg256-2
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 2
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect begin_commonblock
`protect control error_handling = "delegated"
`protect control runtime_visibility = "delegated"
`protect control child_visibility = "delegated"
`protect control decryption = (activity==simulation)? "false" : "true"
`protect end_commonblock
`protect begin_toolblock
`protect rights_digest_method="sha256"
`protect key_keyowner = "Xilinx", key_keyname= "xilinxt_2020_08", key_method = "rsa", key_block
Flpphezo9d1B7Ruh6QfEVZP+/zUdyk1tGJ9lVEMFmAgN6NvdWXbPrgBRIlKpIL3doJMqAK0T6gSM
jzOdNxysplWJwrqXgqUpOH3oygEwXSE8qVNAV1IW3ZiN3JVhtwgo8FfZ87gOi/gqx+42qhdKmdrT
8gflFi2GguS7HGy5WXHyLXgfndVGyG173f5ZlS1qhMjanY9sAdGIY9lfHuFfQF5hoxc3gJkqwm1u
JRz8CIr16hH3GcehFDtVwecRUhRfHGFMN7s76Lq60xxa2fJriuqHU7xZ69Yd8t90MCz2mpKcMUss
gx89PtZu7lIqARGaUuViapiTbpXvEHnuJivsCg==

`protect control xilinx_configuration_visible = "false"
`protect control xilinx_enable_modification = "false"
`protect control xilinx_enable_probing = "false"
`protect control xilinx_enable_netlist_export = "true"
`protect control xilinx_enable_bitstream = "true"
`protect control decryption = (xilinx_activity==simulation)? "false" : "true"
`protect end_toolblock="7SGoAXadKN90mEv89L0drAAgXP1TtagDblLhKKCCre4="
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1168)
`protect data_block
wgm6hm2OvokQ27G2mGWrRnbgpL96wc37PaCl1Ewjr9FoQ0354/WX9GxdoJHSeDJj4iK0qYmmcSIU
/9GCm8EU3o57WEAEZrbd74JeLQF7VrSjpkkUT6Zwutsy891iKPznzibQzOWKdAdTo43P4vtMsG3G
RC/hxVx0NALfiiHzvZTGM7xQjZWC8CuqAGbK5dWT3u1rn1Dum+2+BoScqf5PcNt/bNDWUUddoIYs
HGTEhb9C0FWe03oQHU/BdWw+VKBexUB51GCOeCIJQYtWStxn9FWswQxNzfesGnp5oXaBO4wG3CnK
vOJxlvuiLwBXszFwynyOeulo56LkEyrd+6vwmFk5RX3hsX/KJwdk+ipcameUQMwilzkXTCK7NkLO
PeTbN1TMZR8EvqGIq8CTMp/dqBbx7jcxPB5mWpXJYl1hozBPrRfNAn5LQfdLPYxEj/f/mMYszMs/
aMSNXygnIEaowWxJJ7ER2zxwtA5cSrd1Fq6yLHyIdRYg8pujRdxiLWb9oqrDKBjJzVauwvITJACA
ecTQFQcZtWXQLRjbsZcdypDLOj9P9bDd/ubam0PXqVJ6L5uqz6DWy5ApJmpTUlSNHPfu57frfyyN
pJgpMgi8cAkYGQ+vKxNcy2/YZjUSZC5bmsIx2Y7VG6Nzk3icWtZBlHRPSvXL8LVaoVTv0J/ffdHE
kk4J1fZYt/wD3E1sA9IeCT5mJwT8jOAdTdx5msIYMqcoWPwqvsH8YKCAz2Zs9wUGfUwShLxNbdU3
C5+rMCd4VNWbNc0utupRs55EuIsnw+fM/NLIIw+4+ClsHjyQtzIMaBoSvVSi6q+VIoNQkvTrIEtE
lD2Gv6luuFKlTQTwzIw3DP0oW6t67UVhC4HwZ/nQGCeWPWud4+V6xUZt1s2VsrW0i33QJu/N/VgS
XLhdENkdxRJLgeIcnz6E3Bgi0jjFXTb9lXGGUYWy44wqDLrFC/tMqsixn+wuvRvGqzfv2Xzk+2Kn
bb/7G4vqebPiW0LOLRJGhDdc1cyzcm7GUIEMvqaD8ccKrC/svJiU92mseA2TCJkXq5ogdoaAXEx7
jnkYNrlCCURu9brZ+SLcHRAV5kf+orqYtnKAU3UXZ6QYmLNc/uVD3hTSfgagk5PzlF0460vyihYC
7r7dGBgIVMDdmIXD1yzeYCx3nke2q5p+jHb5qkP840CYh2brvSdAolHjA8aYs2x5oKX4sttt0yvo
0qffKyCUqgPDDFWrnOVB52NfNj5u5pM4yZts3ogaq1LDcLSrz7lPdDvnN6eZecgF9lBmyRehY0QW
vWfe++NpJhhsS1SZmq5EJ3+KpvxWIE0CH4FDm3nqWEi4RMary6lxfukrN/Ox2fyArT3cy5VcriFN
zTrQrlVTXQTMbBYT5Sgmyv4HAEntaRchYry3UvrfhKXaNO+f9cmMHDRXNIRm+K6XpzqYU7W9/WAb
D33cWcMHPkLH2qfNAiEFCPUu8TfrdehnNYELGI4kkMLYOb3cAEkaG6SxOEy0QaenRjZlZfI/HuOo
NF0RLw9CGEQLS12fqJanXM5v8GGW9+Olf2icCQ==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    constant_val : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_dlconstant_gpio_0_0,dlconstant,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "dlconstant,Vivado 2020.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute VALUE : integer;
  attribute VALUE of U0 : label is 1;
  attribute WIDTH : integer;
  attribute WIDTH of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of constant_val : signal is "xilinx.com:interface:gpio:1.0 constant_out TRI_O";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of constant_val : signal is "XIL_INTERFACENAME constant_out, BOARD.ASSOCIATED_PARAM CONSTANT_BOARD_INTERFACE";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dlconstant
     port map (
      constant_val(0) => constant_val(0)
    );
end STRUCTURE;
