$date
	Sun Oct 23 01:22:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#153856
b110 !
1"
#153858
b110 &
b110 %
1$
#153859
0"
#153862
b11 &
b11 %
#153866
b1010 &
b1010 %
#153870
b101 &
b101 %
#153874
b10000 &
b10000 %
#153878
b1000 &
b1000 %
#153882
b100 &
b100 %
#153886
b10 &
b10 %
#153890
b1 &
b1 %
1#
#153894
b0 &
0#
b0 %
0$
#1166767
b1101 !
1"
#1166770
b1101 &
b1101 %
1$
#1166771
0"
#1166774
b101000 &
b101000 %
#1166778
b10100 &
b10100 %
#1166782
b1010 &
b1010 %
#1166786
b101 &
b101 %
#1166790
b10000 &
b10000 %
#1166794
b1000 &
b1000 %
#1166798
b100 &
b100 %
#1166802
b10 &
b10 %
#1166806
b1 &
1#
b1 %
#1166810
b0 &
b0 %
0#
0$
#2127648
b1001 !
1"
#2127650
b1001 &
b1001 %
1$
#2127651
0"
#2127654
b11100 &
b11100 %
#2127658
b1110 &
b1110 %
#2127662
b111 &
b111 %
#2127666
b10110 &
b10110 %
#2127670
b1011 &
b1011 %
#2127674
b100010 &
b100010 %
#2127678
b10001 &
b10001 %
#2127682
b110100 &
b110100 %
#2127686
b11010 &
b11010 %
#2127690
b1101 &
b1101 %
#2127694
b101000 &
b101000 %
#2127698
b10100 &
b10100 %
#2127702
b1010 &
b1010 %
#2127706
b101 &
b101 %
#2127710
b10000 &
b10000 %
#2127714
b1000 &
b1000 %
#2127718
b100 &
b100 %
#2127722
b10 &
b10 %
#2127726
b1 &
1#
b1 %
#2127730
b0 &
b0 %
0#
0$
#4500012
