
meteo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006de8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000012b4  08006f78  08006f78  00007f78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800822c  0800822c  0000a064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800822c  0800822c  0000922c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008234  08008234  0000a064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008234  08008234  00009234  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008238  08008238  00009238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  0800823c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a064  2**0
                  CONTENTS
 10 .bss          0000042c  20000064  20000064  0000a064  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000490  20000490  0000a064  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a064  2**0
                  CONTENTS, READONLY
 13 .debug_info   000158fa  00000000  00000000  0000a094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000032df  00000000  00000000  0001f98e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001370  00000000  00000000  00022c70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f26  00000000  00000000  00023fe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001d7ed  00000000  00000000  00024f06  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001ae98  00000000  00000000  000426f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a927a  00000000  00000000  0005d58b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00106805  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005698  00000000  00000000  00106848  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006b  00000000  00000000  0010bee0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000064 	.word	0x20000064
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006f60 	.word	0x08006f60

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000068 	.word	0x20000068
 80001cc:	08006f60 	.word	0x08006f60

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_dmul>:
 8000270:	b570      	push	{r4, r5, r6, lr}
 8000272:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000276:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800027a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800027e:	bf1d      	ittte	ne
 8000280:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000284:	ea94 0f0c 	teqne	r4, ip
 8000288:	ea95 0f0c 	teqne	r5, ip
 800028c:	f000 f8de 	bleq	800044c <__aeabi_dmul+0x1dc>
 8000290:	442c      	add	r4, r5
 8000292:	ea81 0603 	eor.w	r6, r1, r3
 8000296:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800029a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800029e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002a2:	bf18      	it	ne
 80002a4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002ac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80002b0:	d038      	beq.n	8000324 <__aeabi_dmul+0xb4>
 80002b2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002b6:	f04f 0500 	mov.w	r5, #0
 80002ba:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002be:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80002c2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002c6:	f04f 0600 	mov.w	r6, #0
 80002ca:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002ce:	f09c 0f00 	teq	ip, #0
 80002d2:	bf18      	it	ne
 80002d4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002d8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80002dc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80002e0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80002e4:	d204      	bcs.n	80002f0 <__aeabi_dmul+0x80>
 80002e6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002ea:	416d      	adcs	r5, r5
 80002ec:	eb46 0606 	adc.w	r6, r6, r6
 80002f0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80002f4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002f8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002fc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000300:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000304:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000308:	bf88      	it	hi
 800030a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800030e:	d81e      	bhi.n	800034e <__aeabi_dmul+0xde>
 8000310:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000314:	bf08      	it	eq
 8000316:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800031a:	f150 0000 	adcs.w	r0, r0, #0
 800031e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000322:	bd70      	pop	{r4, r5, r6, pc}
 8000324:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000328:	ea46 0101 	orr.w	r1, r6, r1
 800032c:	ea40 0002 	orr.w	r0, r0, r2
 8000330:	ea81 0103 	eor.w	r1, r1, r3
 8000334:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000338:	bfc2      	ittt	gt
 800033a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800033e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000342:	bd70      	popgt	{r4, r5, r6, pc}
 8000344:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000348:	f04f 0e00 	mov.w	lr, #0
 800034c:	3c01      	subs	r4, #1
 800034e:	f300 80ab 	bgt.w	80004a8 <__aeabi_dmul+0x238>
 8000352:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000356:	bfde      	ittt	le
 8000358:	2000      	movle	r0, #0
 800035a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800035e:	bd70      	pople	{r4, r5, r6, pc}
 8000360:	f1c4 0400 	rsb	r4, r4, #0
 8000364:	3c20      	subs	r4, #32
 8000366:	da35      	bge.n	80003d4 <__aeabi_dmul+0x164>
 8000368:	340c      	adds	r4, #12
 800036a:	dc1b      	bgt.n	80003a4 <__aeabi_dmul+0x134>
 800036c:	f104 0414 	add.w	r4, r4, #20
 8000370:	f1c4 0520 	rsb	r5, r4, #32
 8000374:	fa00 f305 	lsl.w	r3, r0, r5
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f205 	lsl.w	r2, r1, r5
 8000380:	ea40 0002 	orr.w	r0, r0, r2
 8000384:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000388:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800038c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000390:	fa21 f604 	lsr.w	r6, r1, r4
 8000394:	eb42 0106 	adc.w	r1, r2, r6
 8000398:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800039c:	bf08      	it	eq
 800039e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003a2:	bd70      	pop	{r4, r5, r6, pc}
 80003a4:	f1c4 040c 	rsb	r4, r4, #12
 80003a8:	f1c4 0520 	rsb	r5, r4, #32
 80003ac:	fa00 f304 	lsl.w	r3, r0, r4
 80003b0:	fa20 f005 	lsr.w	r0, r0, r5
 80003b4:	fa01 f204 	lsl.w	r2, r1, r4
 80003b8:	ea40 0002 	orr.w	r0, r0, r2
 80003bc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003c0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003c4:	f141 0100 	adc.w	r1, r1, #0
 80003c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003cc:	bf08      	it	eq
 80003ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003d2:	bd70      	pop	{r4, r5, r6, pc}
 80003d4:	f1c4 0520 	rsb	r5, r4, #32
 80003d8:	fa00 f205 	lsl.w	r2, r0, r5
 80003dc:	ea4e 0e02 	orr.w	lr, lr, r2
 80003e0:	fa20 f304 	lsr.w	r3, r0, r4
 80003e4:	fa01 f205 	lsl.w	r2, r1, r5
 80003e8:	ea43 0302 	orr.w	r3, r3, r2
 80003ec:	fa21 f004 	lsr.w	r0, r1, r4
 80003f0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003f4:	fa21 f204 	lsr.w	r2, r1, r4
 80003f8:	ea20 0002 	bic.w	r0, r0, r2
 80003fc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000400:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000404:	bf08      	it	eq
 8000406:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800040a:	bd70      	pop	{r4, r5, r6, pc}
 800040c:	f094 0f00 	teq	r4, #0
 8000410:	d10f      	bne.n	8000432 <__aeabi_dmul+0x1c2>
 8000412:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000416:	0040      	lsls	r0, r0, #1
 8000418:	eb41 0101 	adc.w	r1, r1, r1
 800041c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000420:	bf08      	it	eq
 8000422:	3c01      	subeq	r4, #1
 8000424:	d0f7      	beq.n	8000416 <__aeabi_dmul+0x1a6>
 8000426:	ea41 0106 	orr.w	r1, r1, r6
 800042a:	f095 0f00 	teq	r5, #0
 800042e:	bf18      	it	ne
 8000430:	4770      	bxne	lr
 8000432:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000436:	0052      	lsls	r2, r2, #1
 8000438:	eb43 0303 	adc.w	r3, r3, r3
 800043c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000440:	bf08      	it	eq
 8000442:	3d01      	subeq	r5, #1
 8000444:	d0f7      	beq.n	8000436 <__aeabi_dmul+0x1c6>
 8000446:	ea43 0306 	orr.w	r3, r3, r6
 800044a:	4770      	bx	lr
 800044c:	ea94 0f0c 	teq	r4, ip
 8000450:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000454:	bf18      	it	ne
 8000456:	ea95 0f0c 	teqne	r5, ip
 800045a:	d00c      	beq.n	8000476 <__aeabi_dmul+0x206>
 800045c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000460:	bf18      	it	ne
 8000462:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000466:	d1d1      	bne.n	800040c <__aeabi_dmul+0x19c>
 8000468:	ea81 0103 	eor.w	r1, r1, r3
 800046c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000470:	f04f 0000 	mov.w	r0, #0
 8000474:	bd70      	pop	{r4, r5, r6, pc}
 8000476:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800047a:	bf06      	itte	eq
 800047c:	4610      	moveq	r0, r2
 800047e:	4619      	moveq	r1, r3
 8000480:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000484:	d019      	beq.n	80004ba <__aeabi_dmul+0x24a>
 8000486:	ea94 0f0c 	teq	r4, ip
 800048a:	d102      	bne.n	8000492 <__aeabi_dmul+0x222>
 800048c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000490:	d113      	bne.n	80004ba <__aeabi_dmul+0x24a>
 8000492:	ea95 0f0c 	teq	r5, ip
 8000496:	d105      	bne.n	80004a4 <__aeabi_dmul+0x234>
 8000498:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800049c:	bf1c      	itt	ne
 800049e:	4610      	movne	r0, r2
 80004a0:	4619      	movne	r1, r3
 80004a2:	d10a      	bne.n	80004ba <__aeabi_dmul+0x24a>
 80004a4:	ea81 0103 	eor.w	r1, r1, r3
 80004a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004ac:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004b4:	f04f 0000 	mov.w	r0, #0
 80004b8:	bd70      	pop	{r4, r5, r6, pc}
 80004ba:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004be:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80004c2:	bd70      	pop	{r4, r5, r6, pc}

080004c4 <__aeabi_drsub>:
 80004c4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80004c8:	e002      	b.n	80004d0 <__adddf3>
 80004ca:	bf00      	nop

080004cc <__aeabi_dsub>:
 80004cc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080004d0 <__adddf3>:
 80004d0:	b530      	push	{r4, r5, lr}
 80004d2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004d6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004da:	ea94 0f05 	teq	r4, r5
 80004de:	bf08      	it	eq
 80004e0:	ea90 0f02 	teqeq	r0, r2
 80004e4:	bf1f      	itttt	ne
 80004e6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004ea:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004ee:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004f2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f6:	f000 80e2 	beq.w	80006be <__adddf3+0x1ee>
 80004fa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004fe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000502:	bfb8      	it	lt
 8000504:	426d      	neglt	r5, r5
 8000506:	dd0c      	ble.n	8000522 <__adddf3+0x52>
 8000508:	442c      	add	r4, r5
 800050a:	ea80 0202 	eor.w	r2, r0, r2
 800050e:	ea81 0303 	eor.w	r3, r1, r3
 8000512:	ea82 0000 	eor.w	r0, r2, r0
 8000516:	ea83 0101 	eor.w	r1, r3, r1
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	2d36      	cmp	r5, #54	@ 0x36
 8000524:	bf88      	it	hi
 8000526:	bd30      	pophi	{r4, r5, pc}
 8000528:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800052c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000530:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000534:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000538:	d002      	beq.n	8000540 <__adddf3+0x70>
 800053a:	4240      	negs	r0, r0
 800053c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000540:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000544:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000548:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800054c:	d002      	beq.n	8000554 <__adddf3+0x84>
 800054e:	4252      	negs	r2, r2
 8000550:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000554:	ea94 0f05 	teq	r4, r5
 8000558:	f000 80a7 	beq.w	80006aa <__adddf3+0x1da>
 800055c:	f1a4 0401 	sub.w	r4, r4, #1
 8000560:	f1d5 0e20 	rsbs	lr, r5, #32
 8000564:	db0d      	blt.n	8000582 <__adddf3+0xb2>
 8000566:	fa02 fc0e 	lsl.w	ip, r2, lr
 800056a:	fa22 f205 	lsr.w	r2, r2, r5
 800056e:	1880      	adds	r0, r0, r2
 8000570:	f141 0100 	adc.w	r1, r1, #0
 8000574:	fa03 f20e 	lsl.w	r2, r3, lr
 8000578:	1880      	adds	r0, r0, r2
 800057a:	fa43 f305 	asr.w	r3, r3, r5
 800057e:	4159      	adcs	r1, r3
 8000580:	e00e      	b.n	80005a0 <__adddf3+0xd0>
 8000582:	f1a5 0520 	sub.w	r5, r5, #32
 8000586:	f10e 0e20 	add.w	lr, lr, #32
 800058a:	2a01      	cmp	r2, #1
 800058c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000590:	bf28      	it	cs
 8000592:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000596:	fa43 f305 	asr.w	r3, r3, r5
 800059a:	18c0      	adds	r0, r0, r3
 800059c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	d507      	bpl.n	80005b6 <__adddf3+0xe6>
 80005a6:	f04f 0e00 	mov.w	lr, #0
 80005aa:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ae:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005b2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005b6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005ba:	d31b      	bcc.n	80005f4 <__adddf3+0x124>
 80005bc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80005c0:	d30c      	bcc.n	80005dc <__adddf3+0x10c>
 80005c2:	0849      	lsrs	r1, r1, #1
 80005c4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005c8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005cc:	f104 0401 	add.w	r4, r4, #1
 80005d0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005d4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80005d8:	f080 809a 	bcs.w	8000710 <__adddf3+0x240>
 80005dc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80005e0:	bf08      	it	eq
 80005e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005e6:	f150 0000 	adcs.w	r0, r0, #0
 80005ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ee:	ea41 0105 	orr.w	r1, r1, r5
 80005f2:	bd30      	pop	{r4, r5, pc}
 80005f4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005f8:	4140      	adcs	r0, r0
 80005fa:	eb41 0101 	adc.w	r1, r1, r1
 80005fe:	3c01      	subs	r4, #1
 8000600:	bf28      	it	cs
 8000602:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000606:	d2e9      	bcs.n	80005dc <__adddf3+0x10c>
 8000608:	f091 0f00 	teq	r1, #0
 800060c:	bf04      	itt	eq
 800060e:	4601      	moveq	r1, r0
 8000610:	2000      	moveq	r0, #0
 8000612:	fab1 f381 	clz	r3, r1
 8000616:	bf08      	it	eq
 8000618:	3320      	addeq	r3, #32
 800061a:	f1a3 030b 	sub.w	r3, r3, #11
 800061e:	f1b3 0220 	subs.w	r2, r3, #32
 8000622:	da0c      	bge.n	800063e <__adddf3+0x16e>
 8000624:	320c      	adds	r2, #12
 8000626:	dd08      	ble.n	800063a <__adddf3+0x16a>
 8000628:	f102 0c14 	add.w	ip, r2, #20
 800062c:	f1c2 020c 	rsb	r2, r2, #12
 8000630:	fa01 f00c 	lsl.w	r0, r1, ip
 8000634:	fa21 f102 	lsr.w	r1, r1, r2
 8000638:	e00c      	b.n	8000654 <__adddf3+0x184>
 800063a:	f102 0214 	add.w	r2, r2, #20
 800063e:	bfd8      	it	le
 8000640:	f1c2 0c20 	rsble	ip, r2, #32
 8000644:	fa01 f102 	lsl.w	r1, r1, r2
 8000648:	fa20 fc0c 	lsr.w	ip, r0, ip
 800064c:	bfdc      	itt	le
 800064e:	ea41 010c 	orrle.w	r1, r1, ip
 8000652:	4090      	lslle	r0, r2
 8000654:	1ae4      	subs	r4, r4, r3
 8000656:	bfa2      	ittt	ge
 8000658:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800065c:	4329      	orrge	r1, r5
 800065e:	bd30      	popge	{r4, r5, pc}
 8000660:	ea6f 0404 	mvn.w	r4, r4
 8000664:	3c1f      	subs	r4, #31
 8000666:	da1c      	bge.n	80006a2 <__adddf3+0x1d2>
 8000668:	340c      	adds	r4, #12
 800066a:	dc0e      	bgt.n	800068a <__adddf3+0x1ba>
 800066c:	f104 0414 	add.w	r4, r4, #20
 8000670:	f1c4 0220 	rsb	r2, r4, #32
 8000674:	fa20 f004 	lsr.w	r0, r0, r4
 8000678:	fa01 f302 	lsl.w	r3, r1, r2
 800067c:	ea40 0003 	orr.w	r0, r0, r3
 8000680:	fa21 f304 	lsr.w	r3, r1, r4
 8000684:	ea45 0103 	orr.w	r1, r5, r3
 8000688:	bd30      	pop	{r4, r5, pc}
 800068a:	f1c4 040c 	rsb	r4, r4, #12
 800068e:	f1c4 0220 	rsb	r2, r4, #32
 8000692:	fa20 f002 	lsr.w	r0, r0, r2
 8000696:	fa01 f304 	lsl.w	r3, r1, r4
 800069a:	ea40 0003 	orr.w	r0, r0, r3
 800069e:	4629      	mov	r1, r5
 80006a0:	bd30      	pop	{r4, r5, pc}
 80006a2:	fa21 f004 	lsr.w	r0, r1, r4
 80006a6:	4629      	mov	r1, r5
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	f094 0f00 	teq	r4, #0
 80006ae:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006b2:	bf06      	itte	eq
 80006b4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006b8:	3401      	addeq	r4, #1
 80006ba:	3d01      	subne	r5, #1
 80006bc:	e74e      	b.n	800055c <__adddf3+0x8c>
 80006be:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006c2:	bf18      	it	ne
 80006c4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006c8:	d029      	beq.n	800071e <__adddf3+0x24e>
 80006ca:	ea94 0f05 	teq	r4, r5
 80006ce:	bf08      	it	eq
 80006d0:	ea90 0f02 	teqeq	r0, r2
 80006d4:	d005      	beq.n	80006e2 <__adddf3+0x212>
 80006d6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006da:	bf04      	itt	eq
 80006dc:	4619      	moveq	r1, r3
 80006de:	4610      	moveq	r0, r2
 80006e0:	bd30      	pop	{r4, r5, pc}
 80006e2:	ea91 0f03 	teq	r1, r3
 80006e6:	bf1e      	ittt	ne
 80006e8:	2100      	movne	r1, #0
 80006ea:	2000      	movne	r0, #0
 80006ec:	bd30      	popne	{r4, r5, pc}
 80006ee:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006f2:	d105      	bne.n	8000700 <__adddf3+0x230>
 80006f4:	0040      	lsls	r0, r0, #1
 80006f6:	4149      	adcs	r1, r1
 80006f8:	bf28      	it	cs
 80006fa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80006fe:	bd30      	pop	{r4, r5, pc}
 8000700:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000704:	bf3c      	itt	cc
 8000706:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800070a:	bd30      	popcc	{r4, r5, pc}
 800070c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000710:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000714:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000718:	f04f 0000 	mov.w	r0, #0
 800071c:	bd30      	pop	{r4, r5, pc}
 800071e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000722:	bf1a      	itte	ne
 8000724:	4619      	movne	r1, r3
 8000726:	4610      	movne	r0, r2
 8000728:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800072c:	bf1c      	itt	ne
 800072e:	460b      	movne	r3, r1
 8000730:	4602      	movne	r2, r0
 8000732:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000736:	bf06      	itte	eq
 8000738:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800073c:	ea91 0f03 	teqeq	r1, r3
 8000740:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000744:	bd30      	pop	{r4, r5, pc}
 8000746:	bf00      	nop

08000748 <__aeabi_ui2d>:
 8000748:	f090 0f00 	teq	r0, #0
 800074c:	bf04      	itt	eq
 800074e:	2100      	moveq	r1, #0
 8000750:	4770      	bxeq	lr
 8000752:	b530      	push	{r4, r5, lr}
 8000754:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000758:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800075c:	f04f 0500 	mov.w	r5, #0
 8000760:	f04f 0100 	mov.w	r1, #0
 8000764:	e750      	b.n	8000608 <__adddf3+0x138>
 8000766:	bf00      	nop

08000768 <__aeabi_i2d>:
 8000768:	f090 0f00 	teq	r0, #0
 800076c:	bf04      	itt	eq
 800076e:	2100      	moveq	r1, #0
 8000770:	4770      	bxeq	lr
 8000772:	b530      	push	{r4, r5, lr}
 8000774:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000778:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800077c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000780:	bf48      	it	mi
 8000782:	4240      	negmi	r0, r0
 8000784:	f04f 0100 	mov.w	r1, #0
 8000788:	e73e      	b.n	8000608 <__adddf3+0x138>
 800078a:	bf00      	nop

0800078c <__aeabi_f2d>:
 800078c:	0042      	lsls	r2, r0, #1
 800078e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000792:	ea4f 0131 	mov.w	r1, r1, rrx
 8000796:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800079a:	bf1f      	itttt	ne
 800079c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007a0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007a4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007a8:	4770      	bxne	lr
 80007aa:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007ae:	bf08      	it	eq
 80007b0:	4770      	bxeq	lr
 80007b2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007b6:	bf04      	itt	eq
 80007b8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007bc:	4770      	bxeq	lr
 80007be:	b530      	push	{r4, r5, lr}
 80007c0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80007c4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80007c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	e71c      	b.n	8000608 <__adddf3+0x138>
 80007ce:	bf00      	nop

080007d0 <__aeabi_ul2d>:
 80007d0:	ea50 0201 	orrs.w	r2, r0, r1
 80007d4:	bf08      	it	eq
 80007d6:	4770      	bxeq	lr
 80007d8:	b530      	push	{r4, r5, lr}
 80007da:	f04f 0500 	mov.w	r5, #0
 80007de:	e00a      	b.n	80007f6 <__aeabi_l2d+0x16>

080007e0 <__aeabi_l2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80007ee:	d502      	bpl.n	80007f6 <__aeabi_l2d+0x16>
 80007f0:	4240      	negs	r0, r0
 80007f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007f6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007fa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007fe:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000802:	f43f aed8 	beq.w	80005b6 <__adddf3+0xe6>
 8000806:	f04f 0203 	mov.w	r2, #3
 800080a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800080e:	bf18      	it	ne
 8000810:	3203      	addne	r2, #3
 8000812:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000816:	bf18      	it	ne
 8000818:	3203      	addne	r2, #3
 800081a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800081e:	f1c2 0320 	rsb	r3, r2, #32
 8000822:	fa00 fc03 	lsl.w	ip, r0, r3
 8000826:	fa20 f002 	lsr.w	r0, r0, r2
 800082a:	fa01 fe03 	lsl.w	lr, r1, r3
 800082e:	ea40 000e 	orr.w	r0, r0, lr
 8000832:	fa21 f102 	lsr.w	r1, r1, r2
 8000836:	4414      	add	r4, r2
 8000838:	e6bd      	b.n	80005b6 <__adddf3+0xe6>
 800083a:	bf00      	nop

0800083c <__aeabi_d2uiz>:
 800083c:	004a      	lsls	r2, r1, #1
 800083e:	d211      	bcs.n	8000864 <__aeabi_d2uiz+0x28>
 8000840:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000844:	d211      	bcs.n	800086a <__aeabi_d2uiz+0x2e>
 8000846:	d50d      	bpl.n	8000864 <__aeabi_d2uiz+0x28>
 8000848:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800084c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000850:	d40e      	bmi.n	8000870 <__aeabi_d2uiz+0x34>
 8000852:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000856:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800085a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800085e:	fa23 f002 	lsr.w	r0, r3, r2
 8000862:	4770      	bx	lr
 8000864:	f04f 0000 	mov.w	r0, #0
 8000868:	4770      	bx	lr
 800086a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800086e:	d102      	bne.n	8000876 <__aeabi_d2uiz+0x3a>
 8000870:	f04f 30ff 	mov.w	r0, #4294967295
 8000874:	4770      	bx	lr
 8000876:	f04f 0000 	mov.w	r0, #0
 800087a:	4770      	bx	lr

0800087c <ILI9341_DrawHollowCircle>:
	us *= (SystemCoreClock / 1000000);
	while (us--);
}

void ILI9341_DrawHollowCircle(uint16_t X, uint16_t Y, uint16_t radius, uint16_t color)
{
 800087c:	b590      	push	{r4, r7, lr}
 800087e:	b089      	sub	sp, #36	@ 0x24
 8000880:	af00      	add	r7, sp, #0
 8000882:	4604      	mov	r4, r0
 8000884:	4608      	mov	r0, r1
 8000886:	4611      	mov	r1, r2
 8000888:	461a      	mov	r2, r3
 800088a:	4623      	mov	r3, r4
 800088c:	80fb      	strh	r3, [r7, #6]
 800088e:	4603      	mov	r3, r0
 8000890:	80bb      	strh	r3, [r7, #4]
 8000892:	460b      	mov	r3, r1
 8000894:	807b      	strh	r3, [r7, #2]
 8000896:	4613      	mov	r3, r2
 8000898:	803b      	strh	r3, [r7, #0]
	int x = radius-1;
 800089a:	887b      	ldrh	r3, [r7, #2]
 800089c:	3b01      	subs	r3, #1
 800089e:	61fb      	str	r3, [r7, #28]
	int y = 0;
 80008a0:	2300      	movs	r3, #0
 80008a2:	61bb      	str	r3, [r7, #24]
	int dx = 1;
 80008a4:	2301      	movs	r3, #1
 80008a6:	617b      	str	r3, [r7, #20]
	int dy = 1;
 80008a8:	2301      	movs	r3, #1
 80008aa:	613b      	str	r3, [r7, #16]
	int err = dx - (radius << 1);
 80008ac:	887b      	ldrh	r3, [r7, #2]
 80008ae:	005b      	lsls	r3, r3, #1
 80008b0:	697a      	ldr	r2, [r7, #20]
 80008b2:	1ad3      	subs	r3, r2, r3
 80008b4:	60fb      	str	r3, [r7, #12]

	while (x >= y)
 80008b6:	e08d      	b.n	80009d4 <ILI9341_DrawHollowCircle+0x158>
	{
		ILI9341_DrawPixel(X + x, Y + y, color);
 80008b8:	69fb      	ldr	r3, [r7, #28]
 80008ba:	b29a      	uxth	r2, r3
 80008bc:	88fb      	ldrh	r3, [r7, #6]
 80008be:	4413      	add	r3, r2
 80008c0:	b298      	uxth	r0, r3
 80008c2:	69bb      	ldr	r3, [r7, #24]
 80008c4:	b29a      	uxth	r2, r3
 80008c6:	88bb      	ldrh	r3, [r7, #4]
 80008c8:	4413      	add	r3, r2
 80008ca:	b29b      	uxth	r3, r3
 80008cc:	883a      	ldrh	r2, [r7, #0]
 80008ce:	4619      	mov	r1, r3
 80008d0:	f001 f8aa 	bl	8001a28 <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X + y, Y + x, color);
 80008d4:	69bb      	ldr	r3, [r7, #24]
 80008d6:	b29a      	uxth	r2, r3
 80008d8:	88fb      	ldrh	r3, [r7, #6]
 80008da:	4413      	add	r3, r2
 80008dc:	b298      	uxth	r0, r3
 80008de:	69fb      	ldr	r3, [r7, #28]
 80008e0:	b29a      	uxth	r2, r3
 80008e2:	88bb      	ldrh	r3, [r7, #4]
 80008e4:	4413      	add	r3, r2
 80008e6:	b29b      	uxth	r3, r3
 80008e8:	883a      	ldrh	r2, [r7, #0]
 80008ea:	4619      	mov	r1, r3
 80008ec:	f001 f89c 	bl	8001a28 <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X - y, Y + x, color);
 80008f0:	69bb      	ldr	r3, [r7, #24]
 80008f2:	b29b      	uxth	r3, r3
 80008f4:	88fa      	ldrh	r2, [r7, #6]
 80008f6:	1ad3      	subs	r3, r2, r3
 80008f8:	b298      	uxth	r0, r3
 80008fa:	69fb      	ldr	r3, [r7, #28]
 80008fc:	b29a      	uxth	r2, r3
 80008fe:	88bb      	ldrh	r3, [r7, #4]
 8000900:	4413      	add	r3, r2
 8000902:	b29b      	uxth	r3, r3
 8000904:	883a      	ldrh	r2, [r7, #0]
 8000906:	4619      	mov	r1, r3
 8000908:	f001 f88e 	bl	8001a28 <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X - x, Y + y, color);
 800090c:	69fb      	ldr	r3, [r7, #28]
 800090e:	b29b      	uxth	r3, r3
 8000910:	88fa      	ldrh	r2, [r7, #6]
 8000912:	1ad3      	subs	r3, r2, r3
 8000914:	b298      	uxth	r0, r3
 8000916:	69bb      	ldr	r3, [r7, #24]
 8000918:	b29a      	uxth	r2, r3
 800091a:	88bb      	ldrh	r3, [r7, #4]
 800091c:	4413      	add	r3, r2
 800091e:	b29b      	uxth	r3, r3
 8000920:	883a      	ldrh	r2, [r7, #0]
 8000922:	4619      	mov	r1, r3
 8000924:	f001 f880 	bl	8001a28 <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X - x, Y - y, color);
 8000928:	69fb      	ldr	r3, [r7, #28]
 800092a:	b29b      	uxth	r3, r3
 800092c:	88fa      	ldrh	r2, [r7, #6]
 800092e:	1ad3      	subs	r3, r2, r3
 8000930:	b298      	uxth	r0, r3
 8000932:	69bb      	ldr	r3, [r7, #24]
 8000934:	b29b      	uxth	r3, r3
 8000936:	88ba      	ldrh	r2, [r7, #4]
 8000938:	1ad3      	subs	r3, r2, r3
 800093a:	b29b      	uxth	r3, r3
 800093c:	883a      	ldrh	r2, [r7, #0]
 800093e:	4619      	mov	r1, r3
 8000940:	f001 f872 	bl	8001a28 <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X - y, Y - x, color);
 8000944:	69bb      	ldr	r3, [r7, #24]
 8000946:	b29b      	uxth	r3, r3
 8000948:	88fa      	ldrh	r2, [r7, #6]
 800094a:	1ad3      	subs	r3, r2, r3
 800094c:	b298      	uxth	r0, r3
 800094e:	69fb      	ldr	r3, [r7, #28]
 8000950:	b29b      	uxth	r3, r3
 8000952:	88ba      	ldrh	r2, [r7, #4]
 8000954:	1ad3      	subs	r3, r2, r3
 8000956:	b29b      	uxth	r3, r3
 8000958:	883a      	ldrh	r2, [r7, #0]
 800095a:	4619      	mov	r1, r3
 800095c:	f001 f864 	bl	8001a28 <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X + y, Y - x, color);
 8000960:	69bb      	ldr	r3, [r7, #24]
 8000962:	b29a      	uxth	r2, r3
 8000964:	88fb      	ldrh	r3, [r7, #6]
 8000966:	4413      	add	r3, r2
 8000968:	b298      	uxth	r0, r3
 800096a:	69fb      	ldr	r3, [r7, #28]
 800096c:	b29b      	uxth	r3, r3
 800096e:	88ba      	ldrh	r2, [r7, #4]
 8000970:	1ad3      	subs	r3, r2, r3
 8000972:	b29b      	uxth	r3, r3
 8000974:	883a      	ldrh	r2, [r7, #0]
 8000976:	4619      	mov	r1, r3
 8000978:	f001 f856 	bl	8001a28 <ILI9341_DrawPixel>
		ILI9341_DrawPixel(X + x, Y - y, color);
 800097c:	69fb      	ldr	r3, [r7, #28]
 800097e:	b29a      	uxth	r2, r3
 8000980:	88fb      	ldrh	r3, [r7, #6]
 8000982:	4413      	add	r3, r2
 8000984:	b298      	uxth	r0, r3
 8000986:	69bb      	ldr	r3, [r7, #24]
 8000988:	b29b      	uxth	r3, r3
 800098a:	88ba      	ldrh	r2, [r7, #4]
 800098c:	1ad3      	subs	r3, r2, r3
 800098e:	b29b      	uxth	r3, r3
 8000990:	883a      	ldrh	r2, [r7, #0]
 8000992:	4619      	mov	r1, r3
 8000994:	f001 f848 	bl	8001a28 <ILI9341_DrawPixel>

		if (err <= 0)
 8000998:	68fb      	ldr	r3, [r7, #12]
 800099a:	2b00      	cmp	r3, #0
 800099c:	dc09      	bgt.n	80009b2 <ILI9341_DrawHollowCircle+0x136>
		{
			y++;
 800099e:	69bb      	ldr	r3, [r7, #24]
 80009a0:	3301      	adds	r3, #1
 80009a2:	61bb      	str	r3, [r7, #24]
			err += dy;
 80009a4:	68fa      	ldr	r2, [r7, #12]
 80009a6:	693b      	ldr	r3, [r7, #16]
 80009a8:	4413      	add	r3, r2
 80009aa:	60fb      	str	r3, [r7, #12]
			dy += 2;
 80009ac:	693b      	ldr	r3, [r7, #16]
 80009ae:	3302      	adds	r3, #2
 80009b0:	613b      	str	r3, [r7, #16]
		}

		if (err > 0)
 80009b2:	68fb      	ldr	r3, [r7, #12]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	dd0d      	ble.n	80009d4 <ILI9341_DrawHollowCircle+0x158>
		{
			x--;
 80009b8:	69fb      	ldr	r3, [r7, #28]
 80009ba:	3b01      	subs	r3, #1
 80009bc:	61fb      	str	r3, [r7, #28]
			dx += 2;
 80009be:	697b      	ldr	r3, [r7, #20]
 80009c0:	3302      	adds	r3, #2
 80009c2:	617b      	str	r3, [r7, #20]
			err += (-radius << 1) + dx;
 80009c4:	887b      	ldrh	r3, [r7, #2]
 80009c6:	425b      	negs	r3, r3
 80009c8:	005a      	lsls	r2, r3, #1
 80009ca:	697b      	ldr	r3, [r7, #20]
 80009cc:	4413      	add	r3, r2
 80009ce:	68fa      	ldr	r2, [r7, #12]
 80009d0:	4413      	add	r3, r2
 80009d2:	60fb      	str	r3, [r7, #12]
	while (x >= y)
 80009d4:	69fa      	ldr	r2, [r7, #28]
 80009d6:	69bb      	ldr	r3, [r7, #24]
 80009d8:	429a      	cmp	r2, r3
 80009da:	f6bf af6d 	bge.w	80008b8 <ILI9341_DrawHollowCircle+0x3c>
		}
	}
}
 80009de:	bf00      	nop
 80009e0:	bf00      	nop
 80009e2:	3724      	adds	r7, #36	@ 0x24
 80009e4:	46bd      	mov	sp, r7
 80009e6:	bd90      	pop	{r4, r7, pc}

080009e8 <ILI9341_DrawChar_Scaled>:
		DelayUs(1);
	}
}

void ILI9341_DrawChar_Scaled(char ch, const uint8_t font[], uint16_t X, uint16_t Y, uint16_t color, uint16_t bgcolor, uint8_t size)
{
 80009e8:	b590      	push	{r4, r7, lr}
 80009ea:	b08d      	sub	sp, #52	@ 0x34
 80009ec:	af02      	add	r7, sp, #8
 80009ee:	60b9      	str	r1, [r7, #8]
 80009f0:	4611      	mov	r1, r2
 80009f2:	461a      	mov	r2, r3
 80009f4:	4603      	mov	r3, r0
 80009f6:	73fb      	strb	r3, [r7, #15]
 80009f8:	460b      	mov	r3, r1
 80009fa:	81bb      	strh	r3, [r7, #12]
 80009fc:	4613      	mov	r3, r2
 80009fe:	80fb      	strh	r3, [r7, #6]
    if ((ch < 31) || (ch > 127)) return;
 8000a00:	7bfb      	ldrb	r3, [r7, #15]
 8000a02:	2b1e      	cmp	r3, #30
 8000a04:	f240 809d 	bls.w	8000b42 <ILI9341_DrawChar_Scaled+0x15a>
 8000a08:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	f2c0 8098 	blt.w	8000b42 <ILI9341_DrawChar_Scaled+0x15a>

    uint8_t fOffset = font[0];
 8000a12:	68bb      	ldr	r3, [r7, #8]
 8000a14:	781b      	ldrb	r3, [r3, #0]
 8000a16:	77fb      	strb	r3, [r7, #31]
    uint8_t fWidth = font[1];
 8000a18:	68bb      	ldr	r3, [r7, #8]
 8000a1a:	3301      	adds	r3, #1
 8000a1c:	781b      	ldrb	r3, [r3, #0]
 8000a1e:	77bb      	strb	r3, [r7, #30]
    uint8_t fHeight = font[2];
 8000a20:	68bb      	ldr	r3, [r7, #8]
 8000a22:	3302      	adds	r3, #2
 8000a24:	781b      	ldrb	r3, [r3, #0]
 8000a26:	777b      	strb	r3, [r7, #29]
    uint8_t fBPL = font[3];
 8000a28:	68bb      	ldr	r3, [r7, #8]
 8000a2a:	3303      	adds	r3, #3
 8000a2c:	781b      	ldrb	r3, [r3, #0]
 8000a2e:	773b      	strb	r3, [r7, #28]

//    ILI9341_DrawRectangle(X, Y, fWidth * size, fHeight * size, bgcolor);

    uint8_t *tempChar = (uint8_t*)&font[((ch - 0x20) * fOffset) + 4];
 8000a30:	7bfb      	ldrb	r3, [r7, #15]
 8000a32:	3b20      	subs	r3, #32
 8000a34:	7ffa      	ldrb	r2, [r7, #31]
 8000a36:	fb02 f303 	mul.w	r3, r2, r3
 8000a3a:	3304      	adds	r3, #4
 8000a3c:	68ba      	ldr	r2, [r7, #8]
 8000a3e:	4413      	add	r3, r2
 8000a40:	61bb      	str	r3, [r7, #24]
    uint8_t realWidth = tempChar[0];
 8000a42:	69bb      	ldr	r3, [r7, #24]
 8000a44:	781b      	ldrb	r3, [r3, #0]
 8000a46:	75fb      	strb	r3, [r7, #23]
    ILI9341_DrawRectangle(X, Y, (realWidth + 5) * size, fHeight * size, bgcolor);
 8000a48:	7dfb      	ldrb	r3, [r7, #23]
 8000a4a:	3305      	adds	r3, #5
 8000a4c:	b29a      	uxth	r2, r3
 8000a4e:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000a52:	b29b      	uxth	r3, r3
 8000a54:	fb12 f303 	smulbb	r3, r2, r3
 8000a58:	b29c      	uxth	r4, r3
 8000a5a:	7f7b      	ldrb	r3, [r7, #29]
 8000a5c:	b29a      	uxth	r2, r3
 8000a5e:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000a62:	b29b      	uxth	r3, r3
 8000a64:	fb12 f303 	smulbb	r3, r2, r3
 8000a68:	b29a      	uxth	r2, r3
 8000a6a:	88f9      	ldrh	r1, [r7, #6]
 8000a6c:	89b8      	ldrh	r0, [r7, #12]
 8000a6e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8000a70:	9300      	str	r3, [sp, #0]
 8000a72:	4613      	mov	r3, r2
 8000a74:	4622      	mov	r2, r4
 8000a76:	f001 f83d 	bl	8001af4 <ILI9341_DrawRectangle>

    for (int j=0; j < fHeight; j++)
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8000a7e:	e05b      	b.n	8000b38 <ILI9341_DrawChar_Scaled+0x150>
    {
        for (int i=0; i < fWidth; i++)
 8000a80:	2300      	movs	r3, #0
 8000a82:	623b      	str	r3, [r7, #32]
 8000a84:	e051      	b.n	8000b2a <ILI9341_DrawChar_Scaled+0x142>
        {
            uint8_t z = tempChar[fBPL * i + ((j & 0xF8) >> 3) + 1];
 8000a86:	7f3b      	ldrb	r3, [r7, #28]
 8000a88:	6a3a      	ldr	r2, [r7, #32]
 8000a8a:	fb03 f202 	mul.w	r2, r3, r2
 8000a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a90:	10db      	asrs	r3, r3, #3
 8000a92:	f003 031f 	and.w	r3, r3, #31
 8000a96:	4413      	add	r3, r2
 8000a98:	3301      	adds	r3, #1
 8000a9a:	69ba      	ldr	r2, [r7, #24]
 8000a9c:	4413      	add	r3, r2
 8000a9e:	781b      	ldrb	r3, [r3, #0]
 8000aa0:	75bb      	strb	r3, [r7, #22]
            uint8_t b = 1 << (j & 0x07);
 8000aa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000aa4:	f003 0307 	and.w	r3, r3, #7
 8000aa8:	2201      	movs	r2, #1
 8000aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8000aae:	757b      	strb	r3, [r7, #21]

            if ((z & b) != 0x00)
 8000ab0:	7dba      	ldrb	r2, [r7, #22]
 8000ab2:	7d7b      	ldrb	r3, [r7, #21]
 8000ab4:	4013      	ands	r3, r2
 8000ab6:	b2db      	uxtb	r3, r3
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d033      	beq.n	8000b24 <ILI9341_DrawChar_Scaled+0x13c>
            {
                if(size <= 1)
 8000abc:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000ac0:	2b01      	cmp	r3, #1
 8000ac2:	d80e      	bhi.n	8000ae2 <ILI9341_DrawChar_Scaled+0xfa>
                    ILI9341_DrawPixel(X + i, Y + j, color);
 8000ac4:	6a3b      	ldr	r3, [r7, #32]
 8000ac6:	b29a      	uxth	r2, r3
 8000ac8:	89bb      	ldrh	r3, [r7, #12]
 8000aca:	4413      	add	r3, r2
 8000acc:	b298      	uxth	r0, r3
 8000ace:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ad0:	b29a      	uxth	r2, r3
 8000ad2:	88fb      	ldrh	r3, [r7, #6]
 8000ad4:	4413      	add	r3, r2
 8000ad6:	b29b      	uxth	r3, r3
 8000ad8:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8000ada:	4619      	mov	r1, r3
 8000adc:	f000 ffa4 	bl	8001a28 <ILI9341_DrawPixel>
 8000ae0:	e020      	b.n	8000b24 <ILI9341_DrawChar_Scaled+0x13c>
                else
                    ILI9341_DrawRectangle(X + (i * size), Y + (j * size), size, size, color);
 8000ae2:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000ae6:	b29a      	uxth	r2, r3
 8000ae8:	6a3b      	ldr	r3, [r7, #32]
 8000aea:	b29b      	uxth	r3, r3
 8000aec:	fb12 f303 	smulbb	r3, r2, r3
 8000af0:	b29a      	uxth	r2, r3
 8000af2:	89bb      	ldrh	r3, [r7, #12]
 8000af4:	4413      	add	r3, r2
 8000af6:	b298      	uxth	r0, r3
 8000af8:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000afc:	b29a      	uxth	r2, r3
 8000afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b00:	b29b      	uxth	r3, r3
 8000b02:	fb12 f303 	smulbb	r3, r2, r3
 8000b06:	b29a      	uxth	r2, r3
 8000b08:	88fb      	ldrh	r3, [r7, #6]
 8000b0a:	4413      	add	r3, r2
 8000b0c:	b299      	uxth	r1, r3
 8000b0e:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000b12:	b29a      	uxth	r2, r3
 8000b14:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8000b18:	b29c      	uxth	r4, r3
 8000b1a:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8000b1c:	9300      	str	r3, [sp, #0]
 8000b1e:	4623      	mov	r3, r4
 8000b20:	f000 ffe8 	bl	8001af4 <ILI9341_DrawRectangle>
        for (int i=0; i < fWidth; i++)
 8000b24:	6a3b      	ldr	r3, [r7, #32]
 8000b26:	3301      	adds	r3, #1
 8000b28:	623b      	str	r3, [r7, #32]
 8000b2a:	7fbb      	ldrb	r3, [r7, #30]
 8000b2c:	6a3a      	ldr	r2, [r7, #32]
 8000b2e:	429a      	cmp	r2, r3
 8000b30:	dba9      	blt.n	8000a86 <ILI9341_DrawChar_Scaled+0x9e>
    for (int j=0; j < fHeight; j++)
 8000b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b34:	3301      	adds	r3, #1
 8000b36:	627b      	str	r3, [r7, #36]	@ 0x24
 8000b38:	7f7b      	ldrb	r3, [r7, #29]
 8000b3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000b3c:	429a      	cmp	r2, r3
 8000b3e:	db9f      	blt.n	8000a80 <ILI9341_DrawChar_Scaled+0x98>
 8000b40:	e000      	b.n	8000b44 <ILI9341_DrawChar_Scaled+0x15c>
    if ((ch < 31) || (ch > 127)) return;
 8000b42:	bf00      	nop
            }
        }
    }
}
 8000b44:	372c      	adds	r7, #44	@ 0x2c
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd90      	pop	{r4, r7, pc}

08000b4a <ILI9341_DrawText_Scaled>:

void ILI9341_DrawText_Scaled(char* str, const uint8_t font[], uint16_t X, uint16_t Y, uint16_t color, uint16_t bgcolor, uint16_t size)
{
 8000b4a:	b580      	push	{r7, lr}
 8000b4c:	b08c      	sub	sp, #48	@ 0x30
 8000b4e:	af04      	add	r7, sp, #16
 8000b50:	60f8      	str	r0, [r7, #12]
 8000b52:	60b9      	str	r1, [r7, #8]
 8000b54:	4611      	mov	r1, r2
 8000b56:	461a      	mov	r2, r3
 8000b58:	460b      	mov	r3, r1
 8000b5a:	80fb      	strh	r3, [r7, #6]
 8000b5c:	4613      	mov	r3, r2
 8000b5e:	80bb      	strh	r3, [r7, #4]
	uint8_t fOffset = font[0];
 8000b60:	68bb      	ldr	r3, [r7, #8]
 8000b62:	781b      	ldrb	r3, [r3, #0]
 8000b64:	77fb      	strb	r3, [r7, #31]

    while (*str)
 8000b66:	e028      	b.n	8000bba <ILI9341_DrawText_Scaled+0x70>
    {
        ILI9341_DrawChar_Scaled(*str, font, X, Y, color, bgcolor, size);
 8000b68:	68fb      	ldr	r3, [r7, #12]
 8000b6a:	7818      	ldrb	r0, [r3, #0]
 8000b6c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8000b6e:	b2db      	uxtb	r3, r3
 8000b70:	88b9      	ldrh	r1, [r7, #4]
 8000b72:	88fa      	ldrh	r2, [r7, #6]
 8000b74:	9302      	str	r3, [sp, #8]
 8000b76:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000b78:	9301      	str	r3, [sp, #4]
 8000b7a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000b7c:	9300      	str	r3, [sp, #0]
 8000b7e:	460b      	mov	r3, r1
 8000b80:	68b9      	ldr	r1, [r7, #8]
 8000b82:	f7ff ff31 	bl	80009e8 <ILI9341_DrawChar_Scaled>

        uint8_t *tempChar = (uint8_t*)&font[((*str - 0x20) * fOffset) + 4];
 8000b86:	68fb      	ldr	r3, [r7, #12]
 8000b88:	781b      	ldrb	r3, [r3, #0]
 8000b8a:	3b20      	subs	r3, #32
 8000b8c:	7ffa      	ldrb	r2, [r7, #31]
 8000b8e:	fb02 f303 	mul.w	r3, r2, r3
 8000b92:	3304      	adds	r3, #4
 8000b94:	68ba      	ldr	r2, [r7, #8]
 8000b96:	4413      	add	r3, r2
 8000b98:	61bb      	str	r3, [r7, #24]
        uint8_t realWidth = tempChar[0];
 8000b9a:	69bb      	ldr	r3, [r7, #24]
 8000b9c:	781b      	ldrb	r3, [r3, #0]
 8000b9e:	75fb      	strb	r3, [r7, #23]

        X += (realWidth + 1) * size;
 8000ba0:	7dfb      	ldrb	r3, [r7, #23]
 8000ba2:	3301      	adds	r3, #1
 8000ba4:	b29b      	uxth	r3, r3
 8000ba6:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8000ba8:	fb12 f303 	smulbb	r3, r2, r3
 8000bac:	b29a      	uxth	r2, r3
 8000bae:	88fb      	ldrh	r3, [r7, #6]
 8000bb0:	4413      	add	r3, r2
 8000bb2:	80fb      	strh	r3, [r7, #6]
        str++;
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	3301      	adds	r3, #1
 8000bb8:	60fb      	str	r3, [r7, #12]
    while (*str)
 8000bba:	68fb      	ldr	r3, [r7, #12]
 8000bbc:	781b      	ldrb	r3, [r3, #0]
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d1d2      	bne.n	8000b68 <ILI9341_DrawText_Scaled+0x1e>
    }
}
 8000bc2:	bf00      	nop
 8000bc4:	bf00      	nop
 8000bc6:	3720      	adds	r7, #32
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bd80      	pop	{r7, pc}

08000bcc <DrawDataCentered_WithOffset>:

void DrawDataCentered_WithOffset(char* big, const uint8_t font[], uint8_t fontlarge, uint8_t offset, uint16_t color)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b08e      	sub	sp, #56	@ 0x38
 8000bd0:	af04      	add	r7, sp, #16
 8000bd2:	60f8      	str	r0, [r7, #12]
 8000bd4:	60b9      	str	r1, [r7, #8]
 8000bd6:	4611      	mov	r1, r2
 8000bd8:	461a      	mov	r2, r3
 8000bda:	460b      	mov	r3, r1
 8000bdc:	71fb      	strb	r3, [r7, #7]
 8000bde:	4613      	mov	r3, r2
 8000be0:	71bb      	strb	r3, [r7, #6]
    uint8_t fOffset = font[0];
 8000be2:	68bb      	ldr	r3, [r7, #8]
 8000be4:	781b      	ldrb	r3, [r3, #0]
 8000be6:	77fb      	strb	r3, [r7, #31]

    uint16_t width = 0;
 8000be8:	2300      	movs	r3, #0
 8000bea:	84fb      	strh	r3, [r7, #38]	@ 0x26

    for (int i = 0; big[i] != '\0'; i++) {
 8000bec:	2300      	movs	r3, #0
 8000bee:	623b      	str	r3, [r7, #32]
 8000bf0:	e01c      	b.n	8000c2c <DrawDataCentered_WithOffset+0x60>
        uint32_t charIndex = ((big[i] - 0x20) * fOffset) + 4;
 8000bf2:	6a3b      	ldr	r3, [r7, #32]
 8000bf4:	68fa      	ldr	r2, [r7, #12]
 8000bf6:	4413      	add	r3, r2
 8000bf8:	781b      	ldrb	r3, [r3, #0]
 8000bfa:	3b20      	subs	r3, #32
 8000bfc:	7ffa      	ldrb	r2, [r7, #31]
 8000bfe:	fb02 f303 	mul.w	r3, r2, r3
 8000c02:	3304      	adds	r3, #4
 8000c04:	617b      	str	r3, [r7, #20]
        uint8_t charWidth = font[charIndex];
 8000c06:	68ba      	ldr	r2, [r7, #8]
 8000c08:	697b      	ldr	r3, [r7, #20]
 8000c0a:	4413      	add	r3, r2
 8000c0c:	781b      	ldrb	r3, [r3, #0]
 8000c0e:	74fb      	strb	r3, [r7, #19]

        width += (charWidth+1) * fontlarge;
 8000c10:	7cfb      	ldrb	r3, [r7, #19]
 8000c12:	3301      	adds	r3, #1
 8000c14:	b29a      	uxth	r2, r3
 8000c16:	79fb      	ldrb	r3, [r7, #7]
 8000c18:	b29b      	uxth	r3, r3
 8000c1a:	fb12 f303 	smulbb	r3, r2, r3
 8000c1e:	b29a      	uxth	r2, r3
 8000c20:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000c22:	4413      	add	r3, r2
 8000c24:	84fb      	strh	r3, [r7, #38]	@ 0x26
    for (int i = 0; big[i] != '\0'; i++) {
 8000c26:	6a3b      	ldr	r3, [r7, #32]
 8000c28:	3301      	adds	r3, #1
 8000c2a:	623b      	str	r3, [r7, #32]
 8000c2c:	6a3b      	ldr	r3, [r7, #32]
 8000c2e:	68fa      	ldr	r2, [r7, #12]
 8000c30:	4413      	add	r3, r2
 8000c32:	781b      	ldrb	r3, [r3, #0]
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d1dc      	bne.n	8000bf2 <DrawDataCentered_WithOffset+0x26>
    }

    // stred
    uint16_t xStart = (320 - width) / 2;
 8000c38:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000c3a:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 8000c3e:	0fda      	lsrs	r2, r3, #31
 8000c40:	4413      	add	r3, r2
 8000c42:	105b      	asrs	r3, r3, #1
 8000c44:	83bb      	strh	r3, [r7, #28]
    uint16_t yStart = offset ;
 8000c46:	79bb      	ldrb	r3, [r7, #6]
 8000c48:	837b      	strh	r3, [r7, #26]


    ILI9341_DrawText_Scaled(big, font, xStart, yStart, color, BGCOLOR, fontlarge);
 8000c4a:	79fb      	ldrb	r3, [r7, #7]
 8000c4c:	b29b      	uxth	r3, r3
 8000c4e:	8b79      	ldrh	r1, [r7, #26]
 8000c50:	8bba      	ldrh	r2, [r7, #28]
 8000c52:	9302      	str	r3, [sp, #8]
 8000c54:	2300      	movs	r3, #0
 8000c56:	9301      	str	r3, [sp, #4]
 8000c58:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8000c5a:	9300      	str	r3, [sp, #0]
 8000c5c:	460b      	mov	r3, r1
 8000c5e:	68b9      	ldr	r1, [r7, #8]
 8000c60:	68f8      	ldr	r0, [r7, #12]
 8000c62:	f7ff ff72 	bl	8000b4a <ILI9341_DrawText_Scaled>
}
 8000c66:	bf00      	nop
 8000c68:	3728      	adds	r7, #40	@ 0x28
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}

08000c6e <DrawDataCentered2>:

void DrawDataCentered2(char* big, char* smaller, char* line2, const uint8_t font[], uint8_t fontlarge, uint8_t fontsmall, uint8_t line2size)
{
 8000c6e:	b580      	push	{r7, lr}
 8000c70:	b098      	sub	sp, #96	@ 0x60
 8000c72:	af04      	add	r7, sp, #16
 8000c74:	60f8      	str	r0, [r7, #12]
 8000c76:	60b9      	str	r1, [r7, #8]
 8000c78:	607a      	str	r2, [r7, #4]
 8000c7a:	603b      	str	r3, [r7, #0]
    uint8_t fOffset = font[0];
 8000c7c:	683b      	ldr	r3, [r7, #0]
 8000c7e:	781b      	ldrb	r3, [r3, #0]
 8000c80:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    uint8_t fHeight = font[2]-4;
 8000c84:	683b      	ldr	r3, [r7, #0]
 8000c86:	3302      	adds	r3, #2
 8000c88:	781b      	ldrb	r3, [r3, #0]
 8000c8a:	3b04      	subs	r3, #4
 8000c8c:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
    uint8_t spacing = 8;
 8000c90:	2308      	movs	r3, #8
 8000c92:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    uint16_t widthLarge = 0;
 8000c96:	2300      	movs	r3, #0
 8000c98:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
    uint16_t widthSmall = 0;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
    uint16_t widthLine2 = 0;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

    // sirka bigger
    for (int i = 0; big[i] != '\0'; i++) {
 8000ca8:	2300      	movs	r3, #0
 8000caa:	647b      	str	r3, [r7, #68]	@ 0x44
 8000cac:	e020      	b.n	8000cf0 <DrawDataCentered2+0x82>
            uint32_t charIndex = ((big[i] - 0x20) * fOffset) + 4;
 8000cae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000cb0:	68fa      	ldr	r2, [r7, #12]
 8000cb2:	4413      	add	r3, r2
 8000cb4:	781b      	ldrb	r3, [r3, #0]
 8000cb6:	3b20      	subs	r3, #32
 8000cb8:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8000cbc:	fb02 f303 	mul.w	r3, r2, r3
 8000cc0:	3304      	adds	r3, #4
 8000cc2:	61bb      	str	r3, [r7, #24]
            uint8_t charWidth = font[charIndex];
 8000cc4:	683a      	ldr	r2, [r7, #0]
 8000cc6:	69bb      	ldr	r3, [r7, #24]
 8000cc8:	4413      	add	r3, r2
 8000cca:	781b      	ldrb	r3, [r3, #0]
 8000ccc:	75fb      	strb	r3, [r7, #23]
            widthLarge += (charWidth+1) * fontlarge;
 8000cce:	7dfb      	ldrb	r3, [r7, #23]
 8000cd0:	3301      	adds	r3, #1
 8000cd2:	b29a      	uxth	r2, r3
 8000cd4:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8000cd8:	b29b      	uxth	r3, r3
 8000cda:	fb12 f303 	smulbb	r3, r2, r3
 8000cde:	b29a      	uxth	r2, r3
 8000ce0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8000ce4:	4413      	add	r3, r2
 8000ce6:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
    for (int i = 0; big[i] != '\0'; i++) {
 8000cea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000cec:	3301      	adds	r3, #1
 8000cee:	647b      	str	r3, [r7, #68]	@ 0x44
 8000cf0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000cf2:	68fa      	ldr	r2, [r7, #12]
 8000cf4:	4413      	add	r3, r2
 8000cf6:	781b      	ldrb	r3, [r3, #0]
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d1d8      	bne.n	8000cae <DrawDataCentered2+0x40>
        }

    // sirka smaller
    for (int i = 0; smaller[i] != '\0'; i++) {
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	643b      	str	r3, [r7, #64]	@ 0x40
 8000d00:	e020      	b.n	8000d44 <DrawDataCentered2+0xd6>
            uint32_t charIndex = ((smaller[i] - 0x20) * fOffset) + 4;
 8000d02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000d04:	68ba      	ldr	r2, [r7, #8]
 8000d06:	4413      	add	r3, r2
 8000d08:	781b      	ldrb	r3, [r3, #0]
 8000d0a:	3b20      	subs	r3, #32
 8000d0c:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8000d10:	fb02 f303 	mul.w	r3, r2, r3
 8000d14:	3304      	adds	r3, #4
 8000d16:	623b      	str	r3, [r7, #32]
            uint8_t charWidth = font[charIndex];
 8000d18:	683a      	ldr	r2, [r7, #0]
 8000d1a:	6a3b      	ldr	r3, [r7, #32]
 8000d1c:	4413      	add	r3, r2
 8000d1e:	781b      	ldrb	r3, [r3, #0]
 8000d20:	77fb      	strb	r3, [r7, #31]

            widthSmall += (charWidth + 1) * fontsmall;
 8000d22:	7ffb      	ldrb	r3, [r7, #31]
 8000d24:	3301      	adds	r3, #1
 8000d26:	b29a      	uxth	r2, r3
 8000d28:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8000d2c:	b29b      	uxth	r3, r3
 8000d2e:	fb12 f303 	smulbb	r3, r2, r3
 8000d32:	b29a      	uxth	r2, r3
 8000d34:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8000d38:	4413      	add	r3, r2
 8000d3a:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
    for (int i = 0; smaller[i] != '\0'; i++) {
 8000d3e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000d40:	3301      	adds	r3, #1
 8000d42:	643b      	str	r3, [r7, #64]	@ 0x40
 8000d44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000d46:	68ba      	ldr	r2, [r7, #8]
 8000d48:	4413      	add	r3, r2
 8000d4a:	781b      	ldrb	r3, [r3, #0]
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d1d8      	bne.n	8000d02 <DrawDataCentered2+0x94>
        }

    // sirka line2
    for (int i = 0; line2[i] != '\0'; i++) {
 8000d50:	2300      	movs	r3, #0
 8000d52:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000d54:	e01e      	b.n	8000d94 <DrawDataCentered2+0x126>
        uint32_t charIndex = ((line2[i] - 0x20) * fOffset) + 4;
 8000d56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000d58:	687a      	ldr	r2, [r7, #4]
 8000d5a:	4413      	add	r3, r2
 8000d5c:	781b      	ldrb	r3, [r3, #0]
 8000d5e:	3b20      	subs	r3, #32
 8000d60:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8000d64:	fb02 f303 	mul.w	r3, r2, r3
 8000d68:	3304      	adds	r3, #4
 8000d6a:	627b      	str	r3, [r7, #36]	@ 0x24
        widthLine2 += (font[charIndex] + 1) * line2size;
 8000d6c:	683a      	ldr	r2, [r7, #0]
 8000d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d70:	4413      	add	r3, r2
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	3301      	adds	r3, #1
 8000d76:	b29a      	uxth	r2, r3
 8000d78:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8000d7c:	b29b      	uxth	r3, r3
 8000d7e:	fb12 f303 	smulbb	r3, r2, r3
 8000d82:	b29a      	uxth	r2, r3
 8000d84:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8000d88:	4413      	add	r3, r2
 8000d8a:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
    for (int i = 0; line2[i] != '\0'; i++) {
 8000d8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000d90:	3301      	adds	r3, #1
 8000d92:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000d94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000d96:	687a      	ldr	r2, [r7, #4]
 8000d98:	4413      	add	r3, r2
 8000d9a:	781b      	ldrb	r3, [r3, #0]
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d1da      	bne.n	8000d56 <DrawDataCentered2+0xe8>
    }

    // stred
    uint16_t totalWidth1 = widthLarge + widthSmall;
 8000da0:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8000da4:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8000da8:	4413      	add	r3, r2
 8000daa:	86fb      	strh	r3, [r7, #54]	@ 0x36
    uint16_t totalHeight = (fHeight * fontlarge) + spacing + (fHeight * line2size);
 8000dac:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8000db0:	b29a      	uxth	r2, r3
 8000db2:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8000db6:	b29b      	uxth	r3, r3
 8000db8:	4413      	add	r3, r2
 8000dba:	b29a      	uxth	r2, r3
 8000dbc:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8000dc0:	b29b      	uxth	r3, r3
 8000dc2:	fb12 f303 	smulbb	r3, r2, r3
 8000dc6:	b29a      	uxth	r2, r3
 8000dc8:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8000dcc:	b29b      	uxth	r3, r3
 8000dce:	4413      	add	r3, r2
 8000dd0:	86bb      	strh	r3, [r7, #52]	@ 0x34

    uint16_t xStart1 = (320 - totalWidth1) / 2;
 8000dd2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8000dd4:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 8000dd8:	0fda      	lsrs	r2, r3, #31
 8000dda:	4413      	add	r3, r2
 8000ddc:	105b      	asrs	r3, r3, #1
 8000dde:	867b      	strh	r3, [r7, #50]	@ 0x32
    uint16_t xStart2 = (320 - widthLine2) / 2;
 8000de0:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8000de4:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 8000de8:	0fda      	lsrs	r2, r3, #31
 8000dea:	4413      	add	r3, r2
 8000dec:	105b      	asrs	r3, r3, #1
 8000dee:	863b      	strh	r3, [r7, #48]	@ 0x30
    uint16_t yStart = (240 - totalHeight) / 2;
 8000df0:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8000df2:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 8000df6:	0fda      	lsrs	r2, r3, #31
 8000df8:	4413      	add	r3, r2
 8000dfa:	105b      	asrs	r3, r3, #1
 8000dfc:	85fb      	strh	r3, [r7, #46]	@ 0x2e

    // line1
    ILI9341_DrawText_Scaled(big, font, xStart1, yStart, FCOLOR, BGCOLOR, fontlarge);
 8000dfe:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8000e02:	b29b      	uxth	r3, r3
 8000e04:	8df9      	ldrh	r1, [r7, #46]	@ 0x2e
 8000e06:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8000e08:	9302      	str	r3, [sp, #8]
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	9301      	str	r3, [sp, #4]
 8000e0e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000e12:	9300      	str	r3, [sp, #0]
 8000e14:	460b      	mov	r3, r1
 8000e16:	6839      	ldr	r1, [r7, #0]
 8000e18:	68f8      	ldr	r0, [r7, #12]
 8000e1a:	f7ff fe96 	bl	8000b4a <ILI9341_DrawText_Scaled>

    uint16_t ySmall = yStart + (fHeight * fontlarge) - (fHeight * fontsmall);
 8000e1e:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8000e22:	b29a      	uxth	r2, r3
 8000e24:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8000e28:	b29b      	uxth	r3, r3
 8000e2a:	fb12 f303 	smulbb	r3, r2, r3
 8000e2e:	b29a      	uxth	r2, r3
 8000e30:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8000e32:	4413      	add	r3, r2
 8000e34:	b29a      	uxth	r2, r3
 8000e36:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8000e3a:	b299      	uxth	r1, r3
 8000e3c:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8000e40:	b29b      	uxth	r3, r3
 8000e42:	fb11 f303 	smulbb	r3, r1, r3
 8000e46:	b29b      	uxth	r3, r3
 8000e48:	1ad3      	subs	r3, r2, r3
 8000e4a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    ILI9341_DrawText_Scaled(smaller, font, xStart1 + widthLarge, ySmall, FCOLOR, BGCOLOR, fontsmall);
 8000e4c:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8000e4e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8000e52:	4413      	add	r3, r2
 8000e54:	b29a      	uxth	r2, r3
 8000e56:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8000e5a:	b29b      	uxth	r3, r3
 8000e5c:	8db9      	ldrh	r1, [r7, #44]	@ 0x2c
 8000e5e:	9302      	str	r3, [sp, #8]
 8000e60:	2300      	movs	r3, #0
 8000e62:	9301      	str	r3, [sp, #4]
 8000e64:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000e68:	9300      	str	r3, [sp, #0]
 8000e6a:	460b      	mov	r3, r1
 8000e6c:	6839      	ldr	r1, [r7, #0]
 8000e6e:	68b8      	ldr	r0, [r7, #8]
 8000e70:	f7ff fe6b 	bl	8000b4a <ILI9341_DrawText_Scaled>

    // line2
    uint16_t yLine2 = yStart + (fHeight * fontlarge) + spacing;
 8000e74:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8000e78:	b29a      	uxth	r2, r3
 8000e7a:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8000e7e:	b29b      	uxth	r3, r3
 8000e80:	fb12 f303 	smulbb	r3, r2, r3
 8000e84:	b29a      	uxth	r2, r3
 8000e86:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8000e88:	4413      	add	r3, r2
 8000e8a:	b29a      	uxth	r2, r3
 8000e8c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8000e90:	b29b      	uxth	r3, r3
 8000e92:	4413      	add	r3, r2
 8000e94:	857b      	strh	r3, [r7, #42]	@ 0x2a
    ILI9341_DrawText_Scaled(line2, font, xStart2, yLine2, FCOLOR, BGCOLOR, line2size);
 8000e96:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8000e9a:	b29b      	uxth	r3, r3
 8000e9c:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8000e9e:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8000ea0:	9302      	str	r3, [sp, #8]
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	9301      	str	r3, [sp, #4]
 8000ea6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000eaa:	9300      	str	r3, [sp, #0]
 8000eac:	460b      	mov	r3, r1
 8000eae:	6839      	ldr	r1, [r7, #0]
 8000eb0:	6878      	ldr	r0, [r7, #4]
 8000eb2:	f7ff fe4a 	bl	8000b4a <ILI9341_DrawText_Scaled>
}
 8000eb6:	bf00      	nop
 8000eb8:	3750      	adds	r7, #80	@ 0x50
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}

08000ebe <DrawDataInBox_TwoLines>:

void DrawDataInBox_TwoLines(char* big, char* smaller, char* line2, const uint8_t font[],
                            uint8_t fontlarge, uint8_t fontsmall, uint8_t line2size,
                            uint16_t boxX, uint16_t boxY, uint16_t boxW, uint16_t boxH)
{
 8000ebe:	b580      	push	{r7, lr}
 8000ec0:	b098      	sub	sp, #96	@ 0x60
 8000ec2:	af04      	add	r7, sp, #16
 8000ec4:	60f8      	str	r0, [r7, #12]
 8000ec6:	60b9      	str	r1, [r7, #8]
 8000ec8:	607a      	str	r2, [r7, #4]
 8000eca:	603b      	str	r3, [r7, #0]
    uint8_t fOffset = font[0];
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	781b      	ldrb	r3, [r3, #0]
 8000ed0:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
    uint8_t fHeight = font[2]-4;
 8000ed4:	683b      	ldr	r3, [r7, #0]
 8000ed6:	3302      	adds	r3, #2
 8000ed8:	781b      	ldrb	r3, [r3, #0]
 8000eda:	3b04      	subs	r3, #4
 8000edc:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
    uint8_t spacing = 2;
 8000ee0:	2302      	movs	r3, #2
 8000ee2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    uint16_t widthLarge = 0;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
    uint16_t widthSmall = 0;
 8000eec:	2300      	movs	r3, #0
 8000eee:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
    uint16_t widthLine2 = 0;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

    // sirka bigger
    for (int i = 0; big[i] != '\0'; i++) {
 8000ef8:	2300      	movs	r3, #0
 8000efa:	647b      	str	r3, [r7, #68]	@ 0x44
 8000efc:	e020      	b.n	8000f40 <DrawDataInBox_TwoLines+0x82>
        uint32_t charIndex = ((big[i] - 0x20) * fOffset) + 4;
 8000efe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000f00:	68fa      	ldr	r2, [r7, #12]
 8000f02:	4413      	add	r3, r2
 8000f04:	781b      	ldrb	r3, [r3, #0]
 8000f06:	3b20      	subs	r3, #32
 8000f08:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8000f0c:	fb02 f303 	mul.w	r3, r2, r3
 8000f10:	3304      	adds	r3, #4
 8000f12:	61bb      	str	r3, [r7, #24]
        uint8_t charWidth = font[charIndex];
 8000f14:	683a      	ldr	r2, [r7, #0]
 8000f16:	69bb      	ldr	r3, [r7, #24]
 8000f18:	4413      	add	r3, r2
 8000f1a:	781b      	ldrb	r3, [r3, #0]
 8000f1c:	75fb      	strb	r3, [r7, #23]
        widthLarge += (charWidth + 1) * fontlarge;
 8000f1e:	7dfb      	ldrb	r3, [r7, #23]
 8000f20:	3301      	adds	r3, #1
 8000f22:	b29a      	uxth	r2, r3
 8000f24:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8000f28:	b29b      	uxth	r3, r3
 8000f2a:	fb12 f303 	smulbb	r3, r2, r3
 8000f2e:	b29a      	uxth	r2, r3
 8000f30:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8000f34:	4413      	add	r3, r2
 8000f36:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
    for (int i = 0; big[i] != '\0'; i++) {
 8000f3a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000f3c:	3301      	adds	r3, #1
 8000f3e:	647b      	str	r3, [r7, #68]	@ 0x44
 8000f40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000f42:	68fa      	ldr	r2, [r7, #12]
 8000f44:	4413      	add	r3, r2
 8000f46:	781b      	ldrb	r3, [r3, #0]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d1d8      	bne.n	8000efe <DrawDataInBox_TwoLines+0x40>
    }

    // sirka
    for (int i = 0; smaller[i] != '\0'; i++) {
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	643b      	str	r3, [r7, #64]	@ 0x40
 8000f50:	e020      	b.n	8000f94 <DrawDataInBox_TwoLines+0xd6>
        uint32_t charIndex = ((smaller[i] - 0x20) * fOffset) + 4;
 8000f52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000f54:	68ba      	ldr	r2, [r7, #8]
 8000f56:	4413      	add	r3, r2
 8000f58:	781b      	ldrb	r3, [r3, #0]
 8000f5a:	3b20      	subs	r3, #32
 8000f5c:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8000f60:	fb02 f303 	mul.w	r3, r2, r3
 8000f64:	3304      	adds	r3, #4
 8000f66:	623b      	str	r3, [r7, #32]
        uint8_t charWidth = font[charIndex]; // opraven na sprvny index v poli
 8000f68:	683a      	ldr	r2, [r7, #0]
 8000f6a:	6a3b      	ldr	r3, [r7, #32]
 8000f6c:	4413      	add	r3, r2
 8000f6e:	781b      	ldrb	r3, [r3, #0]
 8000f70:	77fb      	strb	r3, [r7, #31]
        widthSmall += (charWidth + 1) * fontsmall;
 8000f72:	7ffb      	ldrb	r3, [r7, #31]
 8000f74:	3301      	adds	r3, #1
 8000f76:	b29a      	uxth	r2, r3
 8000f78:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8000f7c:	b29b      	uxth	r3, r3
 8000f7e:	fb12 f303 	smulbb	r3, r2, r3
 8000f82:	b29a      	uxth	r2, r3
 8000f84:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8000f88:	4413      	add	r3, r2
 8000f8a:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
    for (int i = 0; smaller[i] != '\0'; i++) {
 8000f8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000f90:	3301      	adds	r3, #1
 8000f92:	643b      	str	r3, [r7, #64]	@ 0x40
 8000f94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000f96:	68ba      	ldr	r2, [r7, #8]
 8000f98:	4413      	add	r3, r2
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d1d8      	bne.n	8000f52 <DrawDataInBox_TwoLines+0x94>
    }

    // sirka line2
    for (int i = 0; line2[i] != '\0'; i++) {
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000fa4:	e01e      	b.n	8000fe4 <DrawDataInBox_TwoLines+0x126>
        uint32_t charIndex = ((line2[i] - 0x20) * fOffset) + 4;
 8000fa6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000fa8:	687a      	ldr	r2, [r7, #4]
 8000faa:	4413      	add	r3, r2
 8000fac:	781b      	ldrb	r3, [r3, #0]
 8000fae:	3b20      	subs	r3, #32
 8000fb0:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8000fb4:	fb02 f303 	mul.w	r3, r2, r3
 8000fb8:	3304      	adds	r3, #4
 8000fba:	627b      	str	r3, [r7, #36]	@ 0x24
        widthLine2 += (font[charIndex] + 1) * line2size;
 8000fbc:	683a      	ldr	r2, [r7, #0]
 8000fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fc0:	4413      	add	r3, r2
 8000fc2:	781b      	ldrb	r3, [r3, #0]
 8000fc4:	3301      	adds	r3, #1
 8000fc6:	b29a      	uxth	r2, r3
 8000fc8:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8000fcc:	b29b      	uxth	r3, r3
 8000fce:	fb12 f303 	smulbb	r3, r2, r3
 8000fd2:	b29a      	uxth	r2, r3
 8000fd4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8000fd8:	4413      	add	r3, r2
 8000fda:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
    for (int i = 0; line2[i] != '\0'; i++) {
 8000fde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000fe0:	3301      	adds	r3, #1
 8000fe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000fe4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000fe6:	687a      	ldr	r2, [r7, #4]
 8000fe8:	4413      	add	r3, r2
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d1da      	bne.n	8000fa6 <DrawDataInBox_TwoLines+0xe8>
    }

        uint16_t totalHeight;
        if (line2[0] == '\0') {
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d109      	bne.n	800100c <DrawDataInBox_TwoLines+0x14e>
            totalHeight = (fHeight * fontlarge);
 8000ff8:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8000ffc:	b29a      	uxth	r2, r3
 8000ffe:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8001002:	b29b      	uxth	r3, r3
 8001004:	fb12 f303 	smulbb	r3, r2, r3
 8001008:	877b      	strh	r3, [r7, #58]	@ 0x3a
 800100a:	e012      	b.n	8001032 <DrawDataInBox_TwoLines+0x174>
        } else {
            totalHeight = (fHeight * fontlarge) + spacing + (fHeight * line2size);
 800100c:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8001010:	b29a      	uxth	r2, r3
 8001012:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8001016:	b29b      	uxth	r3, r3
 8001018:	4413      	add	r3, r2
 800101a:	b29a      	uxth	r2, r3
 800101c:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8001020:	b29b      	uxth	r3, r3
 8001022:	fb12 f303 	smulbb	r3, r2, r3
 8001026:	b29a      	uxth	r2, r3
 8001028:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800102c:	b29b      	uxth	r3, r3
 800102e:	4413      	add	r3, r2
 8001030:	877b      	strh	r3, [r7, #58]	@ 0x3a
        }

    // stred
    uint16_t totalWidth1 = widthLarge + widthSmall;
 8001032:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8001036:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800103a:	4413      	add	r3, r2
 800103c:	86bb      	strh	r3, [r7, #52]	@ 0x34


    uint16_t xStart1 = boxX + (boxW - totalWidth1) / 2;
 800103e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8001042:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001044:	1ad3      	subs	r3, r2, r3
 8001046:	0fda      	lsrs	r2, r3, #31
 8001048:	4413      	add	r3, r2
 800104a:	105b      	asrs	r3, r3, #1
 800104c:	b29a      	uxth	r2, r3
 800104e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8001052:	4413      	add	r3, r2
 8001054:	867b      	strh	r3, [r7, #50]	@ 0x32
    uint16_t xStart2 = boxX + (boxW - widthLine2) / 2;
 8001056:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800105a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800105e:	1ad3      	subs	r3, r2, r3
 8001060:	0fda      	lsrs	r2, r3, #31
 8001062:	4413      	add	r3, r2
 8001064:	105b      	asrs	r3, r3, #1
 8001066:	b29a      	uxth	r2, r3
 8001068:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800106c:	4413      	add	r3, r2
 800106e:	863b      	strh	r3, [r7, #48]	@ 0x30
    uint16_t yStart = boxY + (boxH - totalHeight) / 2;
 8001070:	f8b7 2070 	ldrh.w	r2, [r7, #112]	@ 0x70
 8001074:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8001076:	1ad3      	subs	r3, r2, r3
 8001078:	0fda      	lsrs	r2, r3, #31
 800107a:	4413      	add	r3, r2
 800107c:	105b      	asrs	r3, r3, #1
 800107e:	b29a      	uxth	r2, r3
 8001080:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8001084:	4413      	add	r3, r2
 8001086:	85fb      	strh	r3, [r7, #46]	@ 0x2e

    // line1
    ILI9341_DrawText_Scaled(big, font, xStart1, yStart, FCOLOR, BGCOLOR, fontlarge);
 8001088:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 800108c:	b29b      	uxth	r3, r3
 800108e:	8df9      	ldrh	r1, [r7, #46]	@ 0x2e
 8001090:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8001092:	9302      	str	r3, [sp, #8]
 8001094:	2300      	movs	r3, #0
 8001096:	9301      	str	r3, [sp, #4]
 8001098:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800109c:	9300      	str	r3, [sp, #0]
 800109e:	460b      	mov	r3, r1
 80010a0:	6839      	ldr	r1, [r7, #0]
 80010a2:	68f8      	ldr	r0, [r7, #12]
 80010a4:	f7ff fd51 	bl	8000b4a <ILI9341_DrawText_Scaled>

    uint16_t ySmall = yStart + (fHeight * fontlarge) - (fHeight * fontsmall);
 80010a8:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 80010ac:	b29a      	uxth	r2, r3
 80010ae:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 80010b2:	b29b      	uxth	r3, r3
 80010b4:	fb12 f303 	smulbb	r3, r2, r3
 80010b8:	b29a      	uxth	r2, r3
 80010ba:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80010bc:	4413      	add	r3, r2
 80010be:	b29a      	uxth	r2, r3
 80010c0:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 80010c4:	b299      	uxth	r1, r3
 80010c6:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 80010ca:	b29b      	uxth	r3, r3
 80010cc:	fb11 f303 	smulbb	r3, r1, r3
 80010d0:	b29b      	uxth	r3, r3
 80010d2:	1ad3      	subs	r3, r2, r3
 80010d4:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    ILI9341_DrawText_Scaled(smaller, font, xStart1 + widthLarge, ySmall, FCOLOR, BGCOLOR, fontsmall);
 80010d6:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 80010d8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80010dc:	4413      	add	r3, r2
 80010de:	b29a      	uxth	r2, r3
 80010e0:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 80010e4:	b29b      	uxth	r3, r3
 80010e6:	8db9      	ldrh	r1, [r7, #44]	@ 0x2c
 80010e8:	9302      	str	r3, [sp, #8]
 80010ea:	2300      	movs	r3, #0
 80010ec:	9301      	str	r3, [sp, #4]
 80010ee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80010f2:	9300      	str	r3, [sp, #0]
 80010f4:	460b      	mov	r3, r1
 80010f6:	6839      	ldr	r1, [r7, #0]
 80010f8:	68b8      	ldr	r0, [r7, #8]
 80010fa:	f7ff fd26 	bl	8000b4a <ILI9341_DrawText_Scaled>

    // line2
    uint16_t yLine2 = yStart + (fHeight * fontlarge) + spacing;
 80010fe:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8001102:	b29a      	uxth	r2, r3
 8001104:	f897 3058 	ldrb.w	r3, [r7, #88]	@ 0x58
 8001108:	b29b      	uxth	r3, r3
 800110a:	fb12 f303 	smulbb	r3, r2, r3
 800110e:	b29a      	uxth	r2, r3
 8001110:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001112:	4413      	add	r3, r2
 8001114:	b29a      	uxth	r2, r3
 8001116:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800111a:	b29b      	uxth	r3, r3
 800111c:	4413      	add	r3, r2
 800111e:	857b      	strh	r3, [r7, #42]	@ 0x2a
    ILI9341_DrawText_Scaled(line2, font, xStart2, yLine2, FCOLOR, BGCOLOR, line2size);
 8001120:	f897 3060 	ldrb.w	r3, [r7, #96]	@ 0x60
 8001124:	b29b      	uxth	r3, r3
 8001126:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8001128:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800112a:	9302      	str	r3, [sp, #8]
 800112c:	2300      	movs	r3, #0
 800112e:	9301      	str	r3, [sp, #4]
 8001130:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001134:	9300      	str	r3, [sp, #0]
 8001136:	460b      	mov	r3, r1
 8001138:	6839      	ldr	r1, [r7, #0]
 800113a:	6878      	ldr	r0, [r7, #4]
 800113c:	f7ff fd05 	bl	8000b4a <ILI9341_DrawText_Scaled>
}
 8001140:	bf00      	nop
 8001142:	3750      	adds	r7, #80	@ 0x50
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}

08001148 <DrawSummary>:

void DrawSummary(char* big[4], char* small[4], char* labels[4], const uint8_t font[])
{
 8001148:	b5b0      	push	{r4, r5, r7, lr}
 800114a:	b092      	sub	sp, #72	@ 0x48
 800114c:	af08      	add	r7, sp, #32
 800114e:	60f8      	str	r0, [r7, #12]
 8001150:	60b9      	str	r1, [r7, #8]
 8001152:	607a      	str	r2, [r7, #4]
 8001154:	603b      	str	r3, [r7, #0]
    uint16_t qW = 160; // 320/2
 8001156:	23a0      	movs	r3, #160	@ 0xa0
 8001158:	847b      	strh	r3, [r7, #34]	@ 0x22
    uint16_t qH = 120; // 240/2
 800115a:	2378      	movs	r3, #120	@ 0x78
 800115c:	843b      	strh	r3, [r7, #32]

    uint16_t xCoords[4] = {0, 160, 0, 160};
 800115e:	4a2b      	ldr	r2, [pc, #172]	@ (800120c <DrawSummary+0xc4>)
 8001160:	f107 0318 	add.w	r3, r7, #24
 8001164:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001168:	e883 0003 	stmia.w	r3, {r0, r1}
    uint16_t yCoords[4] = {0, 0, 120, 120};
 800116c:	4a28      	ldr	r2, [pc, #160]	@ (8001210 <DrawSummary+0xc8>)
 800116e:	f107 0310 	add.w	r3, r7, #16
 8001172:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001176:	e883 0003 	stmia.w	r3, {r0, r1}

    ILI9341_DrawHLine(0, 120, 320, FCOLOR);
 800117a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800117e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001182:	2178      	movs	r1, #120	@ 0x78
 8001184:	2000      	movs	r0, #0
 8001186:	f000 fd11 	bl	8001bac <ILI9341_DrawHLine>
    ILI9341_DrawVLine(160, 0, 240, FCOLOR);
 800118a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800118e:	22f0      	movs	r2, #240	@ 0xf0
 8001190:	2100      	movs	r1, #0
 8001192:	20a0      	movs	r0, #160	@ 0xa0
 8001194:	f000 fd4e 	bl	8001c34 <ILI9341_DrawVLine>

    for (int i = 0; i < 4; i++) {
 8001198:	2300      	movs	r3, #0
 800119a:	627b      	str	r3, [r7, #36]	@ 0x24
 800119c:	e02e      	b.n	80011fc <DrawSummary+0xb4>
        DrawDataInBox_TwoLines(big[i], small[i], labels[i], font, 2, 1, 1,
 800119e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011a0:	009b      	lsls	r3, r3, #2
 80011a2:	68fa      	ldr	r2, [r7, #12]
 80011a4:	4413      	add	r3, r2
 80011a6:	6818      	ldr	r0, [r3, #0]
 80011a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011aa:	009b      	lsls	r3, r3, #2
 80011ac:	68ba      	ldr	r2, [r7, #8]
 80011ae:	4413      	add	r3, r2
 80011b0:	681c      	ldr	r4, [r3, #0]
 80011b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011b4:	009b      	lsls	r3, r3, #2
 80011b6:	687a      	ldr	r2, [r7, #4]
 80011b8:	4413      	add	r3, r2
 80011ba:	681d      	ldr	r5, [r3, #0]
 80011bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011be:	005b      	lsls	r3, r3, #1
 80011c0:	3328      	adds	r3, #40	@ 0x28
 80011c2:	443b      	add	r3, r7
 80011c4:	f833 2c10 	ldrh.w	r2, [r3, #-16]
 80011c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011ca:	005b      	lsls	r3, r3, #1
 80011cc:	3328      	adds	r3, #40	@ 0x28
 80011ce:	443b      	add	r3, r7
 80011d0:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80011d4:	8c39      	ldrh	r1, [r7, #32]
 80011d6:	9106      	str	r1, [sp, #24]
 80011d8:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 80011da:	9105      	str	r1, [sp, #20]
 80011dc:	9304      	str	r3, [sp, #16]
 80011de:	9203      	str	r2, [sp, #12]
 80011e0:	2301      	movs	r3, #1
 80011e2:	9302      	str	r3, [sp, #8]
 80011e4:	2301      	movs	r3, #1
 80011e6:	9301      	str	r3, [sp, #4]
 80011e8:	2302      	movs	r3, #2
 80011ea:	9300      	str	r3, [sp, #0]
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	462a      	mov	r2, r5
 80011f0:	4621      	mov	r1, r4
 80011f2:	f7ff fe64 	bl	8000ebe <DrawDataInBox_TwoLines>
    for (int i = 0; i < 4; i++) {
 80011f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011f8:	3301      	adds	r3, #1
 80011fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80011fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011fe:	2b03      	cmp	r3, #3
 8001200:	ddcd      	ble.n	800119e <DrawSummary+0x56>
            xCoords[i], yCoords[i], qW, qH
        );
    }
}
 8001202:	bf00      	nop
 8001204:	bf00      	nop
 8001206:	3728      	adds	r7, #40	@ 0x28
 8001208:	46bd      	mov	sp, r7
 800120a:	bdb0      	pop	{r4, r5, r7, pc}
 800120c:	08006f78 	.word	0x08006f78
 8001210:	08006f80 	.word	0x08006f80
 8001214:	00000000 	.word	0x00000000

08001218 <DrawSun>:

void DrawSun(uint16_t color)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b08a      	sub	sp, #40	@ 0x28
 800121c:	af00      	add	r7, sp, #0
 800121e:	4603      	mov	r3, r0
 8001220:	80fb      	strh	r3, [r7, #6]
	uint16_t X = 160; uint16_t Y = 120;
 8001222:	23a0      	movs	r3, #160	@ 0xa0
 8001224:	82fb      	strh	r3, [r7, #22]
 8001226:	2378      	movs	r3, #120	@ 0x78
 8001228:	82bb      	strh	r3, [r7, #20]
	uint16_t radius = 30;
 800122a:	231e      	movs	r3, #30
 800122c:	827b      	strh	r3, [r7, #18]
	ILI9341_DrawHollowCircle(X, Y, radius, color);
 800122e:	88fb      	ldrh	r3, [r7, #6]
 8001230:	8a7a      	ldrh	r2, [r7, #18]
 8001232:	8ab9      	ldrh	r1, [r7, #20]
 8001234:	8af8      	ldrh	r0, [r7, #22]
 8001236:	f7ff fb21 	bl	800087c <ILI9341_DrawHollowCircle>

    uint16_t len = 30;
 800123a:	231e      	movs	r3, #30
 800123c:	823b      	strh	r3, [r7, #16]

    uint16_t diag = (radius)*0.7;
 800123e:	8a7b      	ldrh	r3, [r7, #18]
 8001240:	4618      	mov	r0, r3
 8001242:	f7ff fa91 	bl	8000768 <__aeabi_i2d>
 8001246:	a35a      	add	r3, pc, #360	@ (adr r3, 80013b0 <DrawSun+0x198>)
 8001248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800124c:	f7ff f810 	bl	8000270 <__aeabi_dmul>
 8001250:	4602      	mov	r2, r0
 8001252:	460b      	mov	r3, r1
 8001254:	4610      	mov	r0, r2
 8001256:	4619      	mov	r1, r3
 8001258:	f7ff faf0 	bl	800083c <__aeabi_d2uiz>
 800125c:	4603      	mov	r3, r0
 800125e:	81fb      	strh	r3, [r7, #14]

    ILI9341_DrawVLine(X, Y - radius - len, len, color); // hore
 8001260:	8aba      	ldrh	r2, [r7, #20]
 8001262:	8a7b      	ldrh	r3, [r7, #18]
 8001264:	1ad3      	subs	r3, r2, r3
 8001266:	b29a      	uxth	r2, r3
 8001268:	8a3b      	ldrh	r3, [r7, #16]
 800126a:	1ad3      	subs	r3, r2, r3
 800126c:	b299      	uxth	r1, r3
 800126e:	88fb      	ldrh	r3, [r7, #6]
 8001270:	8a3a      	ldrh	r2, [r7, #16]
 8001272:	8af8      	ldrh	r0, [r7, #22]
 8001274:	f000 fcde 	bl	8001c34 <ILI9341_DrawVLine>
    ILI9341_DrawVLine(X, Y + radius, len, color);       // dole
 8001278:	8aba      	ldrh	r2, [r7, #20]
 800127a:	8a7b      	ldrh	r3, [r7, #18]
 800127c:	4413      	add	r3, r2
 800127e:	b299      	uxth	r1, r3
 8001280:	88fb      	ldrh	r3, [r7, #6]
 8001282:	8a3a      	ldrh	r2, [r7, #16]
 8001284:	8af8      	ldrh	r0, [r7, #22]
 8001286:	f000 fcd5 	bl	8001c34 <ILI9341_DrawVLine>
    ILI9341_DrawHLine(X - radius - len, Y, len, color); // vlavo
 800128a:	8afa      	ldrh	r2, [r7, #22]
 800128c:	8a7b      	ldrh	r3, [r7, #18]
 800128e:	1ad3      	subs	r3, r2, r3
 8001290:	b29a      	uxth	r2, r3
 8001292:	8a3b      	ldrh	r3, [r7, #16]
 8001294:	1ad3      	subs	r3, r2, r3
 8001296:	b298      	uxth	r0, r3
 8001298:	88fb      	ldrh	r3, [r7, #6]
 800129a:	8a3a      	ldrh	r2, [r7, #16]
 800129c:	8ab9      	ldrh	r1, [r7, #20]
 800129e:	f000 fc85 	bl	8001bac <ILI9341_DrawHLine>
    ILI9341_DrawHLine(X + radius, Y, len, color);       // vpravo
 80012a2:	8afa      	ldrh	r2, [r7, #22]
 80012a4:	8a7b      	ldrh	r3, [r7, #18]
 80012a6:	4413      	add	r3, r2
 80012a8:	b298      	uxth	r0, r3
 80012aa:	88fb      	ldrh	r3, [r7, #6]
 80012ac:	8a3a      	ldrh	r2, [r7, #16]
 80012ae:	8ab9      	ldrh	r1, [r7, #20]
 80012b0:	f000 fc7c 	bl	8001bac <ILI9341_DrawHLine>

    // hore vpravo
    for(int i = 0; i < len; i++){
 80012b4:	2300      	movs	r3, #0
 80012b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80012b8:	e016      	b.n	80012e8 <DrawSun+0xd0>
    ILI9341_DrawPixel(X + diag + i, Y - diag - i, color);
 80012ba:	8afa      	ldrh	r2, [r7, #22]
 80012bc:	89fb      	ldrh	r3, [r7, #14]
 80012be:	4413      	add	r3, r2
 80012c0:	b29a      	uxth	r2, r3
 80012c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012c4:	b29b      	uxth	r3, r3
 80012c6:	4413      	add	r3, r2
 80012c8:	b298      	uxth	r0, r3
 80012ca:	8aba      	ldrh	r2, [r7, #20]
 80012cc:	89fb      	ldrh	r3, [r7, #14]
 80012ce:	1ad3      	subs	r3, r2, r3
 80012d0:	b29a      	uxth	r2, r3
 80012d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012d4:	b29b      	uxth	r3, r3
 80012d6:	1ad3      	subs	r3, r2, r3
 80012d8:	b29b      	uxth	r3, r3
 80012da:	88fa      	ldrh	r2, [r7, #6]
 80012dc:	4619      	mov	r1, r3
 80012de:	f000 fba3 	bl	8001a28 <ILI9341_DrawPixel>
    for(int i = 0; i < len; i++){
 80012e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012e4:	3301      	adds	r3, #1
 80012e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80012e8:	8a3b      	ldrh	r3, [r7, #16]
 80012ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80012ec:	429a      	cmp	r2, r3
 80012ee:	dbe4      	blt.n	80012ba <DrawSun+0xa2>
    }

    // hore vlavo
    for(int i = 0; i < len; i++){
 80012f0:	2300      	movs	r3, #0
 80012f2:	623b      	str	r3, [r7, #32]
 80012f4:	e016      	b.n	8001324 <DrawSun+0x10c>
        ILI9341_DrawPixel(X - diag - i, Y - diag - i, color);
 80012f6:	8afa      	ldrh	r2, [r7, #22]
 80012f8:	89fb      	ldrh	r3, [r7, #14]
 80012fa:	1ad3      	subs	r3, r2, r3
 80012fc:	b29a      	uxth	r2, r3
 80012fe:	6a3b      	ldr	r3, [r7, #32]
 8001300:	b29b      	uxth	r3, r3
 8001302:	1ad3      	subs	r3, r2, r3
 8001304:	b298      	uxth	r0, r3
 8001306:	8aba      	ldrh	r2, [r7, #20]
 8001308:	89fb      	ldrh	r3, [r7, #14]
 800130a:	1ad3      	subs	r3, r2, r3
 800130c:	b29a      	uxth	r2, r3
 800130e:	6a3b      	ldr	r3, [r7, #32]
 8001310:	b29b      	uxth	r3, r3
 8001312:	1ad3      	subs	r3, r2, r3
 8001314:	b29b      	uxth	r3, r3
 8001316:	88fa      	ldrh	r2, [r7, #6]
 8001318:	4619      	mov	r1, r3
 800131a:	f000 fb85 	bl	8001a28 <ILI9341_DrawPixel>
    for(int i = 0; i < len; i++){
 800131e:	6a3b      	ldr	r3, [r7, #32]
 8001320:	3301      	adds	r3, #1
 8001322:	623b      	str	r3, [r7, #32]
 8001324:	8a3b      	ldrh	r3, [r7, #16]
 8001326:	6a3a      	ldr	r2, [r7, #32]
 8001328:	429a      	cmp	r2, r3
 800132a:	dbe4      	blt.n	80012f6 <DrawSun+0xde>
    }

    // dole vpravo
    for(int i = 0; i < len; i++){
 800132c:	2300      	movs	r3, #0
 800132e:	61fb      	str	r3, [r7, #28]
 8001330:	e016      	b.n	8001360 <DrawSun+0x148>
        ILI9341_DrawPixel(X + diag + i, Y + diag + i, color);
 8001332:	8afa      	ldrh	r2, [r7, #22]
 8001334:	89fb      	ldrh	r3, [r7, #14]
 8001336:	4413      	add	r3, r2
 8001338:	b29a      	uxth	r2, r3
 800133a:	69fb      	ldr	r3, [r7, #28]
 800133c:	b29b      	uxth	r3, r3
 800133e:	4413      	add	r3, r2
 8001340:	b298      	uxth	r0, r3
 8001342:	8aba      	ldrh	r2, [r7, #20]
 8001344:	89fb      	ldrh	r3, [r7, #14]
 8001346:	4413      	add	r3, r2
 8001348:	b29a      	uxth	r2, r3
 800134a:	69fb      	ldr	r3, [r7, #28]
 800134c:	b29b      	uxth	r3, r3
 800134e:	4413      	add	r3, r2
 8001350:	b29b      	uxth	r3, r3
 8001352:	88fa      	ldrh	r2, [r7, #6]
 8001354:	4619      	mov	r1, r3
 8001356:	f000 fb67 	bl	8001a28 <ILI9341_DrawPixel>
    for(int i = 0; i < len; i++){
 800135a:	69fb      	ldr	r3, [r7, #28]
 800135c:	3301      	adds	r3, #1
 800135e:	61fb      	str	r3, [r7, #28]
 8001360:	8a3b      	ldrh	r3, [r7, #16]
 8001362:	69fa      	ldr	r2, [r7, #28]
 8001364:	429a      	cmp	r2, r3
 8001366:	dbe4      	blt.n	8001332 <DrawSun+0x11a>
    }

    // dole vlavo
    for(int i = 0; i < len; i++){
 8001368:	2300      	movs	r3, #0
 800136a:	61bb      	str	r3, [r7, #24]
 800136c:	e016      	b.n	800139c <DrawSun+0x184>
        ILI9341_DrawPixel(X - diag - i, Y + diag + i, color);
 800136e:	8afa      	ldrh	r2, [r7, #22]
 8001370:	89fb      	ldrh	r3, [r7, #14]
 8001372:	1ad3      	subs	r3, r2, r3
 8001374:	b29a      	uxth	r2, r3
 8001376:	69bb      	ldr	r3, [r7, #24]
 8001378:	b29b      	uxth	r3, r3
 800137a:	1ad3      	subs	r3, r2, r3
 800137c:	b298      	uxth	r0, r3
 800137e:	8aba      	ldrh	r2, [r7, #20]
 8001380:	89fb      	ldrh	r3, [r7, #14]
 8001382:	4413      	add	r3, r2
 8001384:	b29a      	uxth	r2, r3
 8001386:	69bb      	ldr	r3, [r7, #24]
 8001388:	b29b      	uxth	r3, r3
 800138a:	4413      	add	r3, r2
 800138c:	b29b      	uxth	r3, r3
 800138e:	88fa      	ldrh	r2, [r7, #6]
 8001390:	4619      	mov	r1, r3
 8001392:	f000 fb49 	bl	8001a28 <ILI9341_DrawPixel>
    for(int i = 0; i < len; i++){
 8001396:	69bb      	ldr	r3, [r7, #24]
 8001398:	3301      	adds	r3, #1
 800139a:	61bb      	str	r3, [r7, #24]
 800139c:	8a3b      	ldrh	r3, [r7, #16]
 800139e:	69ba      	ldr	r2, [r7, #24]
 80013a0:	429a      	cmp	r2, r3
 80013a2:	dbe4      	blt.n	800136e <DrawSun+0x156>
    }
}
 80013a4:	bf00      	nop
 80013a6:	bf00      	nop
 80013a8:	3728      	adds	r7, #40	@ 0x28
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	66666666 	.word	0x66666666
 80013b4:	3fe66666 	.word	0x3fe66666

080013b8 <HAL_SPI_TxCpltCallback>:

volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
  /* Deselect when Tx Complete */
  if(hspi == HSPI_INSTANCE)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	4a07      	ldr	r2, [pc, #28]	@ (80013e0 <HAL_SPI_TxCpltCallback+0x28>)
 80013c4:	4293      	cmp	r3, r2
 80013c6:	d106      	bne.n	80013d6 <HAL_SPI_TxCpltCallback+0x1e>
  {
	  HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80013c8:	2201      	movs	r2, #1
 80013ca:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80013ce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013d2:	f002 f89b 	bl	800350c <HAL_GPIO_WritePin>
  }
}
 80013d6:	bf00      	nop
 80013d8:	3708      	adds	r7, #8
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	20000174 	.word	0x20000174

080013e4 <ILI9341_SPI_Tx>:

static void ILI9341_SPI_Tx(uint8_t data)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	4603      	mov	r3, r0
 80013ec:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_INSTANCE, SPI_FLAG_TXE));
 80013ee:	bf00      	nop
 80013f0:	4b08      	ldr	r3, [pc, #32]	@ (8001414 <ILI9341_SPI_Tx+0x30>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	689b      	ldr	r3, [r3, #8]
 80013f6:	f003 0302 	and.w	r3, r3, #2
 80013fa:	2b02      	cmp	r3, #2
 80013fc:	d1f8      	bne.n	80013f0 <ILI9341_SPI_Tx+0xc>
	HAL_SPI_Transmit_DMA(HSPI_INSTANCE, &data, 1);
 80013fe:	1dfb      	adds	r3, r7, #7
 8001400:	2201      	movs	r2, #1
 8001402:	4619      	mov	r1, r3
 8001404:	4803      	ldr	r0, [pc, #12]	@ (8001414 <ILI9341_SPI_Tx+0x30>)
 8001406:	f003 ff59 	bl	80052bc <HAL_SPI_Transmit_DMA>
	//HAL_SPI_Transmit(HSPI_INSTANCE, &data, 1, 10);
}
 800140a:	bf00      	nop
 800140c:	3708      	adds	r7, #8
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	20000174 	.word	0x20000174

08001418 <ILI9341_SPI_TxBuffer>:

static void ILI9341_SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b082      	sub	sp, #8
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
 8001420:	460b      	mov	r3, r1
 8001422:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_INSTANCE, SPI_FLAG_TXE));
 8001424:	bf00      	nop
 8001426:	4b08      	ldr	r3, [pc, #32]	@ (8001448 <ILI9341_SPI_TxBuffer+0x30>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	689b      	ldr	r3, [r3, #8]
 800142c:	f003 0302 	and.w	r3, r3, #2
 8001430:	2b02      	cmp	r3, #2
 8001432:	d1f8      	bne.n	8001426 <ILI9341_SPI_TxBuffer+0xe>
	HAL_SPI_Transmit_DMA(HSPI_INSTANCE, buffer, len);
 8001434:	887b      	ldrh	r3, [r7, #2]
 8001436:	461a      	mov	r2, r3
 8001438:	6879      	ldr	r1, [r7, #4]
 800143a:	4803      	ldr	r0, [pc, #12]	@ (8001448 <ILI9341_SPI_TxBuffer+0x30>)
 800143c:	f003 ff3e 	bl	80052bc <HAL_SPI_Transmit_DMA>
	//HAL_SPI_Transmit(HSPI_INSTANCE, buffer, len, 10);
}
 8001440:	bf00      	nop
 8001442:	3708      	adds	r7, #8
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}
 8001448:	20000174 	.word	0x20000174

0800144c <ILI9341_WriteCommand>:

void ILI9341_WriteCommand(uint8_t cmd)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b082      	sub	sp, #8
 8001450:	af00      	add	r7, sp, #0
 8001452:	4603      	mov	r3, r0
 8001454:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	//command
 8001456:	2200      	movs	r2, #0
 8001458:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800145c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001460:	f002 f854 	bl	800350c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 8001464:	2200      	movs	r2, #0
 8001466:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800146a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800146e:	f002 f84d 	bl	800350c <HAL_GPIO_WritePin>
	ILI9341_SPI_Tx(cmd);
 8001472:	79fb      	ldrb	r3, [r7, #7]
 8001474:	4618      	mov	r0, r3
 8001476:	f7ff ffb5 	bl	80013e4 <ILI9341_SPI_Tx>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 800147a:	bf00      	nop
 800147c:	3708      	adds	r7, #8
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}

08001482 <ILI9341_WriteData>:

void ILI9341_WriteData(uint8_t data)
{
 8001482:	b580      	push	{r7, lr}
 8001484:	b082      	sub	sp, #8
 8001486:	af00      	add	r7, sp, #0
 8001488:	4603      	mov	r3, r0
 800148a:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	//data
 800148c:	2201      	movs	r2, #1
 800148e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001492:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001496:	f002 f839 	bl	800350c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 800149a:	2200      	movs	r2, #0
 800149c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80014a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014a4:	f002 f832 	bl	800350c <HAL_GPIO_WritePin>
	ILI9341_SPI_Tx(data);
 80014a8:	79fb      	ldrb	r3, [r7, #7]
 80014aa:	4618      	mov	r0, r3
 80014ac:	f7ff ff9a 	bl	80013e4 <ILI9341_SPI_Tx>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 80014b0:	bf00      	nop
 80014b2:	3708      	adds	r7, #8
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}

080014b8 <ILI9341_WriteBuffer>:

void ILI9341_WriteBuffer(uint8_t *buffer, uint16_t len)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b082      	sub	sp, #8
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
 80014c0:	460b      	mov	r3, r1
 80014c2:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	//data
 80014c4:	2201      	movs	r2, #1
 80014c6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80014ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014ce:	f002 f81d 	bl	800350c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 80014d2:	2200      	movs	r2, #0
 80014d4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80014d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014dc:	f002 f816 	bl	800350c <HAL_GPIO_WritePin>
	ILI9341_SPI_TxBuffer(buffer, len);
 80014e0:	887b      	ldrh	r3, [r7, #2]
 80014e2:	4619      	mov	r1, r3
 80014e4:	6878      	ldr	r0, [r7, #4]
 80014e6:	f7ff ff97 	bl	8001418 <ILI9341_SPI_TxBuffer>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 80014ea:	bf00      	nop
 80014ec:	3708      	adds	r7, #8
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}

080014f2 <ILI9341_SetAddress>:

void ILI9341_SetAddress(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
 80014f2:	b590      	push	{r4, r7, lr}
 80014f4:	b085      	sub	sp, #20
 80014f6:	af00      	add	r7, sp, #0
 80014f8:	4604      	mov	r4, r0
 80014fa:	4608      	mov	r0, r1
 80014fc:	4611      	mov	r1, r2
 80014fe:	461a      	mov	r2, r3
 8001500:	4623      	mov	r3, r4
 8001502:	80fb      	strh	r3, [r7, #6]
 8001504:	4603      	mov	r3, r0
 8001506:	80bb      	strh	r3, [r7, #4]
 8001508:	460b      	mov	r3, r1
 800150a:	807b      	strh	r3, [r7, #2]
 800150c:	4613      	mov	r3, r2
 800150e:	803b      	strh	r3, [r7, #0]
	uint8_t buffer[4];
	buffer[0] = x1 >> 8;
 8001510:	88fb      	ldrh	r3, [r7, #6]
 8001512:	0a1b      	lsrs	r3, r3, #8
 8001514:	b29b      	uxth	r3, r3
 8001516:	b2db      	uxtb	r3, r3
 8001518:	733b      	strb	r3, [r7, #12]
	buffer[1] = x1;
 800151a:	88fb      	ldrh	r3, [r7, #6]
 800151c:	b2db      	uxtb	r3, r3
 800151e:	737b      	strb	r3, [r7, #13]
	buffer[2] = x2 >> 8;
 8001520:	887b      	ldrh	r3, [r7, #2]
 8001522:	0a1b      	lsrs	r3, r3, #8
 8001524:	b29b      	uxth	r3, r3
 8001526:	b2db      	uxtb	r3, r3
 8001528:	73bb      	strb	r3, [r7, #14]
	buffer[3] = x2;
 800152a:	887b      	ldrh	r3, [r7, #2]
 800152c:	b2db      	uxtb	r3, r3
 800152e:	73fb      	strb	r3, [r7, #15]

	ILI9341_WriteCommand(0x2B); //povodne 0x2A
 8001530:	202b      	movs	r0, #43	@ 0x2b
 8001532:	f7ff ff8b 	bl	800144c <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
 8001536:	f107 030c 	add.w	r3, r7, #12
 800153a:	2104      	movs	r1, #4
 800153c:	4618      	mov	r0, r3
 800153e:	f7ff ffbb 	bl	80014b8 <ILI9341_WriteBuffer>

	buffer[0] = y1 >> 8;
 8001542:	88bb      	ldrh	r3, [r7, #4]
 8001544:	0a1b      	lsrs	r3, r3, #8
 8001546:	b29b      	uxth	r3, r3
 8001548:	b2db      	uxtb	r3, r3
 800154a:	733b      	strb	r3, [r7, #12]
	buffer[1] = y1;
 800154c:	88bb      	ldrh	r3, [r7, #4]
 800154e:	b2db      	uxtb	r3, r3
 8001550:	737b      	strb	r3, [r7, #13]
	buffer[2] = y2 >> 8;
 8001552:	883b      	ldrh	r3, [r7, #0]
 8001554:	0a1b      	lsrs	r3, r3, #8
 8001556:	b29b      	uxth	r3, r3
 8001558:	b2db      	uxtb	r3, r3
 800155a:	73bb      	strb	r3, [r7, #14]
	buffer[3] = y2;
 800155c:	883b      	ldrh	r3, [r7, #0]
 800155e:	b2db      	uxtb	r3, r3
 8001560:	73fb      	strb	r3, [r7, #15]

	ILI9341_WriteCommand(0x2A); //povodne 0x2B
 8001562:	202a      	movs	r0, #42	@ 0x2a
 8001564:	f7ff ff72 	bl	800144c <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
 8001568:	f107 030c 	add.w	r3, r7, #12
 800156c:	2104      	movs	r1, #4
 800156e:	4618      	mov	r0, r3
 8001570:	f7ff ffa2 	bl	80014b8 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2C);
 8001574:	202c      	movs	r0, #44	@ 0x2c
 8001576:	f7ff ff69 	bl	800144c <ILI9341_WriteCommand>
}
 800157a:	bf00      	nop
 800157c:	3714      	adds	r7, #20
 800157e:	46bd      	mov	sp, r7
 8001580:	bd90      	pop	{r4, r7, pc}

08001582 <ILI9341_Reset>:

void ILI9341_Reset(void)
{
 8001582:	b580      	push	{r7, lr}
 8001584:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);	//Disable
 8001586:	2200      	movs	r2, #0
 8001588:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800158c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001590:	f001 ffbc 	bl	800350c <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001594:	200a      	movs	r0, #10
 8001596:	f001 fb63 	bl	8002c60 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);		//Select
 800159a:	2200      	movs	r2, #0
 800159c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80015a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015a4:	f001 ffb2 	bl	800350c <HAL_GPIO_WritePin>
	HAL_Delay(10);
 80015a8:	200a      	movs	r0, #10
 80015aa:	f001 fb59 	bl	8002c60 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);		//Enable
 80015ae:	2201      	movs	r2, #1
 80015b0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80015b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015b8:	f001 ffa8 	bl	800350c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET); 		//Deselect
 80015bc:	2201      	movs	r2, #1
 80015be:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80015c2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015c6:	f001 ffa1 	bl	800350c <HAL_GPIO_WritePin>
}
 80015ca:	bf00      	nop
 80015cc:	bd80      	pop	{r7, pc}

080015ce <ILI9341_Enable>:

void ILI9341_Enable(void)
{
 80015ce:	b580      	push	{r7, lr}
 80015d0:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);		//Enable
 80015d2:	2201      	movs	r2, #1
 80015d4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80015d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015dc:	f001 ff96 	bl	800350c <HAL_GPIO_WritePin>
}
 80015e0:	bf00      	nop
 80015e2:	bd80      	pop	{r7, pc}

080015e4 <ILI9341_Init>:

void ILI9341_Init(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0
	ILI9341_Enable();
 80015e8:	f7ff fff1 	bl	80015ce <ILI9341_Enable>
	HAL_Delay(10);
 80015ec:	200a      	movs	r0, #10
 80015ee:	f001 fb37 	bl	8002c60 <HAL_Delay>
	ILI9341_Reset();
 80015f2:	f7ff ffc6 	bl	8001582 <ILI9341_Reset>

	//SOFTWARE RESET
	ILI9341_WriteCommand(0x01);
 80015f6:	2001      	movs	r0, #1
 80015f8:	f7ff ff28 	bl	800144c <ILI9341_WriteCommand>
	HAL_Delay(10);
 80015fc:	200a      	movs	r0, #10
 80015fe:	f001 fb2f 	bl	8002c60 <HAL_Delay>

	//POWER CONTROL A
	ILI9341_WriteCommand(0xCB);
 8001602:	20cb      	movs	r0, #203	@ 0xcb
 8001604:	f7ff ff22 	bl	800144c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x39);
 8001608:	2039      	movs	r0, #57	@ 0x39
 800160a:	f7ff ff3a 	bl	8001482 <ILI9341_WriteData>
	ILI9341_WriteData(0x2C);
 800160e:	202c      	movs	r0, #44	@ 0x2c
 8001610:	f7ff ff37 	bl	8001482 <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 8001614:	2000      	movs	r0, #0
 8001616:	f7ff ff34 	bl	8001482 <ILI9341_WriteData>
	ILI9341_WriteData(0x34);
 800161a:	2034      	movs	r0, #52	@ 0x34
 800161c:	f7ff ff31 	bl	8001482 <ILI9341_WriteData>
	ILI9341_WriteData(0x02);
 8001620:	2002      	movs	r0, #2
 8001622:	f7ff ff2e 	bl	8001482 <ILI9341_WriteData>

	//POWER CONTROL B
	ILI9341_WriteCommand(0xCF);
 8001626:	20cf      	movs	r0, #207	@ 0xcf
 8001628:	f7ff ff10 	bl	800144c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 800162c:	2000      	movs	r0, #0
 800162e:	f7ff ff28 	bl	8001482 <ILI9341_WriteData>
	ILI9341_WriteData(0xC1);
 8001632:	20c1      	movs	r0, #193	@ 0xc1
 8001634:	f7ff ff25 	bl	8001482 <ILI9341_WriteData>
	ILI9341_WriteData(0x30);
 8001638:	2030      	movs	r0, #48	@ 0x30
 800163a:	f7ff ff22 	bl	8001482 <ILI9341_WriteData>

	//DRIVER TIMING CONTROL A
	ILI9341_WriteCommand(0xE8);
 800163e:	20e8      	movs	r0, #232	@ 0xe8
 8001640:	f7ff ff04 	bl	800144c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x85);
 8001644:	2085      	movs	r0, #133	@ 0x85
 8001646:	f7ff ff1c 	bl	8001482 <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 800164a:	2000      	movs	r0, #0
 800164c:	f7ff ff19 	bl	8001482 <ILI9341_WriteData>
	ILI9341_WriteData(0x78);
 8001650:	2078      	movs	r0, #120	@ 0x78
 8001652:	f7ff ff16 	bl	8001482 <ILI9341_WriteData>

	//DRIVER TIMING CONTROL B
	ILI9341_WriteCommand(0xEA);
 8001656:	20ea      	movs	r0, #234	@ 0xea
 8001658:	f7ff fef8 	bl	800144c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 800165c:	2000      	movs	r0, #0
 800165e:	f7ff ff10 	bl	8001482 <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 8001662:	2000      	movs	r0, #0
 8001664:	f7ff ff0d 	bl	8001482 <ILI9341_WriteData>

	//POWER ON SEQUENCE CONTROL
	ILI9341_WriteCommand(0xED);
 8001668:	20ed      	movs	r0, #237	@ 0xed
 800166a:	f7ff feef 	bl	800144c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x64);
 800166e:	2064      	movs	r0, #100	@ 0x64
 8001670:	f7ff ff07 	bl	8001482 <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 8001674:	2003      	movs	r0, #3
 8001676:	f7ff ff04 	bl	8001482 <ILI9341_WriteData>
	ILI9341_WriteData(0x12);
 800167a:	2012      	movs	r0, #18
 800167c:	f7ff ff01 	bl	8001482 <ILI9341_WriteData>
	ILI9341_WriteData(0x81);
 8001680:	2081      	movs	r0, #129	@ 0x81
 8001682:	f7ff fefe 	bl	8001482 <ILI9341_WriteData>

	//PUMP RATIO CONTROL
	ILI9341_WriteCommand(0xF7);
 8001686:	20f7      	movs	r0, #247	@ 0xf7
 8001688:	f7ff fee0 	bl	800144c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x20);
 800168c:	2020      	movs	r0, #32
 800168e:	f7ff fef8 	bl	8001482 <ILI9341_WriteData>

	//POWER CONTROL,VRH[5:0]
	ILI9341_WriteCommand(0xC0);
 8001692:	20c0      	movs	r0, #192	@ 0xc0
 8001694:	f7ff feda 	bl	800144c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x23);
 8001698:	2023      	movs	r0, #35	@ 0x23
 800169a:	f7ff fef2 	bl	8001482 <ILI9341_WriteData>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	ILI9341_WriteCommand(0xC1);
 800169e:	20c1      	movs	r0, #193	@ 0xc1
 80016a0:	f7ff fed4 	bl	800144c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x10);
 80016a4:	2010      	movs	r0, #16
 80016a6:	f7ff feec 	bl	8001482 <ILI9341_WriteData>

	//VCM CONTROL
	ILI9341_WriteCommand(0xC5);
 80016aa:	20c5      	movs	r0, #197	@ 0xc5
 80016ac:	f7ff fece 	bl	800144c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x3E);
 80016b0:	203e      	movs	r0, #62	@ 0x3e
 80016b2:	f7ff fee6 	bl	8001482 <ILI9341_WriteData>
	ILI9341_WriteData(0x28);
 80016b6:	2028      	movs	r0, #40	@ 0x28
 80016b8:	f7ff fee3 	bl	8001482 <ILI9341_WriteData>

	//VCM CONTROL 2
	ILI9341_WriteCommand(0xC7);
 80016bc:	20c7      	movs	r0, #199	@ 0xc7
 80016be:	f7ff fec5 	bl	800144c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x86);
 80016c2:	2086      	movs	r0, #134	@ 0x86
 80016c4:	f7ff fedd 	bl	8001482 <ILI9341_WriteData>

	//MEMORY ACCESS CONTROL
	ILI9341_WriteCommand(0x36);
 80016c8:	2036      	movs	r0, #54	@ 0x36
 80016ca:	f7ff febf 	bl	800144c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x48);
 80016ce:	2048      	movs	r0, #72	@ 0x48
 80016d0:	f7ff fed7 	bl	8001482 <ILI9341_WriteData>

	//PIXEL FORMAT
	ILI9341_WriteCommand(0x3A);
 80016d4:	203a      	movs	r0, #58	@ 0x3a
 80016d6:	f7ff feb9 	bl	800144c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x55);
 80016da:	2055      	movs	r0, #85	@ 0x55
 80016dc:	f7ff fed1 	bl	8001482 <ILI9341_WriteData>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	ILI9341_WriteCommand(0xB1);
 80016e0:	20b1      	movs	r0, #177	@ 0xb1
 80016e2:	f7ff feb3 	bl	800144c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 80016e6:	2000      	movs	r0, #0
 80016e8:	f7ff fecb 	bl	8001482 <ILI9341_WriteData>
	ILI9341_WriteData(0x18);
 80016ec:	2018      	movs	r0, #24
 80016ee:	f7ff fec8 	bl	8001482 <ILI9341_WriteData>

	//DISPLAY FUNCTION CONTROL
	ILI9341_WriteCommand(0xB6);
 80016f2:	20b6      	movs	r0, #182	@ 0xb6
 80016f4:	f7ff feaa 	bl	800144c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x08);
 80016f8:	2008      	movs	r0, #8
 80016fa:	f7ff fec2 	bl	8001482 <ILI9341_WriteData>
	ILI9341_WriteData(0x82);
 80016fe:	2082      	movs	r0, #130	@ 0x82
 8001700:	f7ff febf 	bl	8001482 <ILI9341_WriteData>
	ILI9341_WriteData(0x27);
 8001704:	2027      	movs	r0, #39	@ 0x27
 8001706:	f7ff febc 	bl	8001482 <ILI9341_WriteData>

	//3GAMMA FUNCTION DISABLE
	ILI9341_WriteCommand(0xF2);
 800170a:	20f2      	movs	r0, #242	@ 0xf2
 800170c:	f7ff fe9e 	bl	800144c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8001710:	2000      	movs	r0, #0
 8001712:	f7ff feb6 	bl	8001482 <ILI9341_WriteData>

	//GAMMA CURVE SELECTED
	ILI9341_WriteCommand(0x26);
 8001716:	2026      	movs	r0, #38	@ 0x26
 8001718:	f7ff fe98 	bl	800144c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x01);
 800171c:	2001      	movs	r0, #1
 800171e:	f7ff feb0 	bl	8001482 <ILI9341_WriteData>

	//POSITIVE GAMMA CORRECTION
	ILI9341_WriteCommand(0xE0);
 8001722:	20e0      	movs	r0, #224	@ 0xe0
 8001724:	f7ff fe92 	bl	800144c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x0F);
 8001728:	200f      	movs	r0, #15
 800172a:	f7ff feaa 	bl	8001482 <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 800172e:	2031      	movs	r0, #49	@ 0x31
 8001730:	f7ff fea7 	bl	8001482 <ILI9341_WriteData>
	ILI9341_WriteData(0x2B);
 8001734:	202b      	movs	r0, #43	@ 0x2b
 8001736:	f7ff fea4 	bl	8001482 <ILI9341_WriteData>
	ILI9341_WriteData(0x0C);
 800173a:	200c      	movs	r0, #12
 800173c:	f7ff fea1 	bl	8001482 <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 8001740:	200e      	movs	r0, #14
 8001742:	f7ff fe9e 	bl	8001482 <ILI9341_WriteData>
	ILI9341_WriteData(0x08);
 8001746:	2008      	movs	r0, #8
 8001748:	f7ff fe9b 	bl	8001482 <ILI9341_WriteData>
	ILI9341_WriteData(0x4E);
 800174c:	204e      	movs	r0, #78	@ 0x4e
 800174e:	f7ff fe98 	bl	8001482 <ILI9341_WriteData>
	ILI9341_WriteData(0xF1);
 8001752:	20f1      	movs	r0, #241	@ 0xf1
 8001754:	f7ff fe95 	bl	8001482 <ILI9341_WriteData>
	ILI9341_WriteData(0x37);
 8001758:	2037      	movs	r0, #55	@ 0x37
 800175a:	f7ff fe92 	bl	8001482 <ILI9341_WriteData>
	ILI9341_WriteData(0x07);
 800175e:	2007      	movs	r0, #7
 8001760:	f7ff fe8f 	bl	8001482 <ILI9341_WriteData>
	ILI9341_WriteData(0x10);
 8001764:	2010      	movs	r0, #16
 8001766:	f7ff fe8c 	bl	8001482 <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 800176a:	2003      	movs	r0, #3
 800176c:	f7ff fe89 	bl	8001482 <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 8001770:	200e      	movs	r0, #14
 8001772:	f7ff fe86 	bl	8001482 <ILI9341_WriteData>
	ILI9341_WriteData(0x09);
 8001776:	2009      	movs	r0, #9
 8001778:	f7ff fe83 	bl	8001482 <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 800177c:	2000      	movs	r0, #0
 800177e:	f7ff fe80 	bl	8001482 <ILI9341_WriteData>

	//NEGATIVE GAMMA CORRECTION
	ILI9341_WriteCommand(0xE1);
 8001782:	20e1      	movs	r0, #225	@ 0xe1
 8001784:	f7ff fe62 	bl	800144c <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8001788:	2000      	movs	r0, #0
 800178a:	f7ff fe7a 	bl	8001482 <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 800178e:	200e      	movs	r0, #14
 8001790:	f7ff fe77 	bl	8001482 <ILI9341_WriteData>
	ILI9341_WriteData(0x14);
 8001794:	2014      	movs	r0, #20
 8001796:	f7ff fe74 	bl	8001482 <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 800179a:	2003      	movs	r0, #3
 800179c:	f7ff fe71 	bl	8001482 <ILI9341_WriteData>
	ILI9341_WriteData(0x11);
 80017a0:	2011      	movs	r0, #17
 80017a2:	f7ff fe6e 	bl	8001482 <ILI9341_WriteData>
	ILI9341_WriteData(0x07);
 80017a6:	2007      	movs	r0, #7
 80017a8:	f7ff fe6b 	bl	8001482 <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 80017ac:	2031      	movs	r0, #49	@ 0x31
 80017ae:	f7ff fe68 	bl	8001482 <ILI9341_WriteData>
	ILI9341_WriteData(0xC1);
 80017b2:	20c1      	movs	r0, #193	@ 0xc1
 80017b4:	f7ff fe65 	bl	8001482 <ILI9341_WriteData>
	ILI9341_WriteData(0x48);
 80017b8:	2048      	movs	r0, #72	@ 0x48
 80017ba:	f7ff fe62 	bl	8001482 <ILI9341_WriteData>
	ILI9341_WriteData(0x08);
 80017be:	2008      	movs	r0, #8
 80017c0:	f7ff fe5f 	bl	8001482 <ILI9341_WriteData>
	ILI9341_WriteData(0x0F);
 80017c4:	200f      	movs	r0, #15
 80017c6:	f7ff fe5c 	bl	8001482 <ILI9341_WriteData>
	ILI9341_WriteData(0x0C);
 80017ca:	200c      	movs	r0, #12
 80017cc:	f7ff fe59 	bl	8001482 <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 80017d0:	2031      	movs	r0, #49	@ 0x31
 80017d2:	f7ff fe56 	bl	8001482 <ILI9341_WriteData>
	ILI9341_WriteData(0x36);
 80017d6:	2036      	movs	r0, #54	@ 0x36
 80017d8:	f7ff fe53 	bl	8001482 <ILI9341_WriteData>
	ILI9341_WriteData(0x0F);
 80017dc:	200f      	movs	r0, #15
 80017de:	f7ff fe50 	bl	8001482 <ILI9341_WriteData>

	//EXIT SLEEP
	ILI9341_WriteCommand(0x11);
 80017e2:	2011      	movs	r0, #17
 80017e4:	f7ff fe32 	bl	800144c <ILI9341_WriteCommand>
	HAL_Delay(100);
 80017e8:	2064      	movs	r0, #100	@ 0x64
 80017ea:	f001 fa39 	bl	8002c60 <HAL_Delay>

	//TURN ON DISPLAY
	ILI9341_WriteCommand(0x29);
 80017ee:	2029      	movs	r0, #41	@ 0x29
 80017f0:	f7ff fe2c 	bl	800144c <ILI9341_WriteCommand>

	//STARTING ROTATION
	//ILI9341_SetRotation(SCREEN_VERTICAL_1);
	ILI9341_SetRotation(SCREEN_HORIZONTAL_2);
 80017f4:	2003      	movs	r0, #3
 80017f6:	f000 f803 	bl	8001800 <ILI9341_SetRotation>
}
 80017fa:	bf00      	nop
 80017fc:	bd80      	pop	{r7, pc}
	...

08001800 <ILI9341_SetRotation>:

void ILI9341_SetRotation(uint8_t rotation)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b082      	sub	sp, #8
 8001804:	af00      	add	r7, sp, #0
 8001806:	4603      	mov	r3, r0
 8001808:	71fb      	strb	r3, [r7, #7]
	ILI9341_WriteCommand(0x36);
 800180a:	2036      	movs	r0, #54	@ 0x36
 800180c:	f7ff fe1e 	bl	800144c <ILI9341_WriteCommand>
	HAL_Delay(1);
 8001810:	2001      	movs	r0, #1
 8001812:	f001 fa25 	bl	8002c60 <HAL_Delay>

	switch(rotation)
 8001816:	79fb      	ldrb	r3, [r7, #7]
 8001818:	2b03      	cmp	r3, #3
 800181a:	d837      	bhi.n	800188c <ILI9341_SetRotation+0x8c>
 800181c:	a201      	add	r2, pc, #4	@ (adr r2, 8001824 <ILI9341_SetRotation+0x24>)
 800181e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001822:	bf00      	nop
 8001824:	08001835 	.word	0x08001835
 8001828:	0800184b 	.word	0x0800184b
 800182c:	08001861 	.word	0x08001861
 8001830:	08001877 	.word	0x08001877
	{
	case SCREEN_VERTICAL_1:
		ILI9341_WriteData(0x40);
 8001834:	2040      	movs	r0, #64	@ 0x40
 8001836:	f7ff fe24 	bl	8001482 <ILI9341_WriteData>
		LCD_WIDTH = 240;
 800183a:	4b17      	ldr	r3, [pc, #92]	@ (8001898 <ILI9341_SetRotation+0x98>)
 800183c:	22f0      	movs	r2, #240	@ 0xf0
 800183e:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 8001840:	4b16      	ldr	r3, [pc, #88]	@ (800189c <ILI9341_SetRotation+0x9c>)
 8001842:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001846:	801a      	strh	r2, [r3, #0]
		break;
 8001848:	e021      	b.n	800188e <ILI9341_SetRotation+0x8e>
	case SCREEN_HORIZONTAL_1:
		ILI9341_WriteData(0x60); //povodne 0x20
 800184a:	2060      	movs	r0, #96	@ 0x60
 800184c:	f7ff fe19 	bl	8001482 <ILI9341_WriteData>
		LCD_WIDTH  = 320;
 8001850:	4b11      	ldr	r3, [pc, #68]	@ (8001898 <ILI9341_SetRotation+0x98>)
 8001852:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001856:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 8001858:	4b10      	ldr	r3, [pc, #64]	@ (800189c <ILI9341_SetRotation+0x9c>)
 800185a:	22f0      	movs	r2, #240	@ 0xf0
 800185c:	801a      	strh	r2, [r3, #0]
		break;
 800185e:	e016      	b.n	800188e <ILI9341_SetRotation+0x8e>
	case SCREEN_VERTICAL_2:
		ILI9341_WriteData(0x80);
 8001860:	2080      	movs	r0, #128	@ 0x80
 8001862:	f7ff fe0e 	bl	8001482 <ILI9341_WriteData>
		LCD_WIDTH  = 240;
 8001866:	4b0c      	ldr	r3, [pc, #48]	@ (8001898 <ILI9341_SetRotation+0x98>)
 8001868:	22f0      	movs	r2, #240	@ 0xf0
 800186a:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 800186c:	4b0b      	ldr	r3, [pc, #44]	@ (800189c <ILI9341_SetRotation+0x9c>)
 800186e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001872:	801a      	strh	r2, [r3, #0]
		break;
 8001874:	e00b      	b.n	800188e <ILI9341_SetRotation+0x8e>
	case SCREEN_HORIZONTAL_2:
		ILI9341_WriteData(0x80|0x20); //povodne 0x40|0x80|0x20
 8001876:	20a0      	movs	r0, #160	@ 0xa0
 8001878:	f7ff fe03 	bl	8001482 <ILI9341_WriteData>
		LCD_WIDTH  = 320;
 800187c:	4b06      	ldr	r3, [pc, #24]	@ (8001898 <ILI9341_SetRotation+0x98>)
 800187e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001882:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 8001884:	4b05      	ldr	r3, [pc, #20]	@ (800189c <ILI9341_SetRotation+0x9c>)
 8001886:	22f0      	movs	r2, #240	@ 0xf0
 8001888:	801a      	strh	r2, [r3, #0]
		break;
 800188a:	e000      	b.n	800188e <ILI9341_SetRotation+0x8e>
	default:
		break;
 800188c:	bf00      	nop
	}
}
 800188e:	bf00      	nop
 8001890:	3708      	adds	r7, #8
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	20000002 	.word	0x20000002
 800189c:	20000000 	.word	0x20000000

080018a0 <ILI9341_DrawColorBurst>:
	uint8_t buffer[2] = {color>>8, color};
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
}

void ILI9341_DrawColorBurst(uint16_t color, uint32_t size)
{
 80018a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80018a4:	b08d      	sub	sp, #52	@ 0x34
 80018a6:	af00      	add	r7, sp, #0
 80018a8:	4603      	mov	r3, r0
 80018aa:	6039      	str	r1, [r7, #0]
 80018ac:	80fb      	strh	r3, [r7, #6]
 80018ae:	466b      	mov	r3, sp
 80018b0:	461e      	mov	r6, r3
	uint32_t BufferSize = 0;
 80018b2:	2300      	movs	r3, #0
 80018b4:	62fb      	str	r3, [r7, #44]	@ 0x2c

	if((size*2) < BURST_MAX_SIZE)
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	005b      	lsls	r3, r3, #1
 80018ba:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80018be:	d202      	bcs.n	80018c6 <ILI9341_DrawColorBurst+0x26>
	{
		BufferSize = size;
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80018c4:	e002      	b.n	80018cc <ILI9341_DrawColorBurst+0x2c>
	}
	else
	{
		BufferSize = BURST_MAX_SIZE;
 80018c6:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80018ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
	}

	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 80018cc:	2201      	movs	r2, #1
 80018ce:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80018d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018d6:	f001 fe19 	bl	800350c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80018da:	2200      	movs	r2, #0
 80018dc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80018e0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018e4:	f001 fe12 	bl	800350c <HAL_GPIO_WritePin>

	uint8_t chifted = color>>8;
 80018e8:	88fb      	ldrh	r3, [r7, #6]
 80018ea:	0a1b      	lsrs	r3, r3, #8
 80018ec:	b29b      	uxth	r3, r3
 80018ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint8_t BurstBuffer[BufferSize];
 80018f2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80018f4:	460b      	mov	r3, r1
 80018f6:	3b01      	subs	r3, #1
 80018f8:	61fb      	str	r3, [r7, #28]
 80018fa:	2300      	movs	r3, #0
 80018fc:	4688      	mov	r8, r1
 80018fe:	4699      	mov	r9, r3
 8001900:	f04f 0200 	mov.w	r2, #0
 8001904:	f04f 0300 	mov.w	r3, #0
 8001908:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800190c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001910:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001914:	2300      	movs	r3, #0
 8001916:	460c      	mov	r4, r1
 8001918:	461d      	mov	r5, r3
 800191a:	f04f 0200 	mov.w	r2, #0
 800191e:	f04f 0300 	mov.w	r3, #0
 8001922:	00eb      	lsls	r3, r5, #3
 8001924:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001928:	00e2      	lsls	r2, r4, #3
 800192a:	1dcb      	adds	r3, r1, #7
 800192c:	08db      	lsrs	r3, r3, #3
 800192e:	00db      	lsls	r3, r3, #3
 8001930:	ebad 0d03 	sub.w	sp, sp, r3
 8001934:	466b      	mov	r3, sp
 8001936:	3300      	adds	r3, #0
 8001938:	61bb      	str	r3, [r7, #24]

	for(uint32_t j = 0; j < BufferSize; j+=2)
 800193a:	2300      	movs	r3, #0
 800193c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800193e:	e00e      	b.n	800195e <ILI9341_DrawColorBurst+0xbe>
	{
		BurstBuffer[j] = chifted;
 8001940:	69ba      	ldr	r2, [r7, #24]
 8001942:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001944:	4413      	add	r3, r2
 8001946:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800194a:	701a      	strb	r2, [r3, #0]
		BurstBuffer[j+1] = color;
 800194c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800194e:	3301      	adds	r3, #1
 8001950:	88fa      	ldrh	r2, [r7, #6]
 8001952:	b2d1      	uxtb	r1, r2
 8001954:	69ba      	ldr	r2, [r7, #24]
 8001956:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j = 0; j < BufferSize; j+=2)
 8001958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800195a:	3302      	adds	r3, #2
 800195c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800195e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001960:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001962:	429a      	cmp	r2, r3
 8001964:	d3ec      	bcc.n	8001940 <ILI9341_DrawColorBurst+0xa0>
	}

	uint32_t SendingSize = size * 2;
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	005b      	lsls	r3, r3, #1
 800196a:	617b      	str	r3, [r7, #20]
	uint32_t SendingInBlock = SendingSize / BufferSize;
 800196c:	697a      	ldr	r2, [r7, #20]
 800196e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001970:	fbb2 f3f3 	udiv	r3, r2, r3
 8001974:	613b      	str	r3, [r7, #16]
	uint32_t RemainderFromBlock = SendingSize % BufferSize;
 8001976:	697b      	ldr	r3, [r7, #20]
 8001978:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800197a:	fbb3 f2f2 	udiv	r2, r3, r2
 800197e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001980:	fb01 f202 	mul.w	r2, r1, r2
 8001984:	1a9b      	subs	r3, r3, r2
 8001986:	60fb      	str	r3, [r7, #12]

	if(SendingInBlock != 0)
 8001988:	693b      	ldr	r3, [r7, #16]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d010      	beq.n	80019b0 <ILI9341_DrawColorBurst+0x110>
	{
		for(uint32_t j = 0; j < (SendingInBlock); j++)
 800198e:	2300      	movs	r3, #0
 8001990:	627b      	str	r3, [r7, #36]	@ 0x24
 8001992:	e009      	b.n	80019a8 <ILI9341_DrawColorBurst+0x108>
		{
			HAL_SPI_Transmit(HSPI_INSTANCE, BurstBuffer, BufferSize, 10);
 8001994:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001996:	b29a      	uxth	r2, r3
 8001998:	230a      	movs	r3, #10
 800199a:	69b9      	ldr	r1, [r7, #24]
 800199c:	480e      	ldr	r0, [pc, #56]	@ (80019d8 <ILI9341_DrawColorBurst+0x138>)
 800199e:	f003 fb18 	bl	8004fd2 <HAL_SPI_Transmit>
		for(uint32_t j = 0; j < (SendingInBlock); j++)
 80019a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019a4:	3301      	adds	r3, #1
 80019a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80019a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80019aa:	693b      	ldr	r3, [r7, #16]
 80019ac:	429a      	cmp	r2, r3
 80019ae:	d3f1      	bcc.n	8001994 <ILI9341_DrawColorBurst+0xf4>
		}
	}

	HAL_SPI_Transmit(HSPI_INSTANCE, BurstBuffer, RemainderFromBlock, 10);
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	b29a      	uxth	r2, r3
 80019b4:	230a      	movs	r3, #10
 80019b6:	69b9      	ldr	r1, [r7, #24]
 80019b8:	4807      	ldr	r0, [pc, #28]	@ (80019d8 <ILI9341_DrawColorBurst+0x138>)
 80019ba:	f003 fb0a 	bl	8004fd2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80019be:	2201      	movs	r2, #1
 80019c0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80019c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019c8:	f001 fda0 	bl	800350c <HAL_GPIO_WritePin>
 80019cc:	46b5      	mov	sp, r6
}
 80019ce:	bf00      	nop
 80019d0:	3734      	adds	r7, #52	@ 0x34
 80019d2:	46bd      	mov	sp, r7
 80019d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80019d8:	20000174 	.word	0x20000174

080019dc <ILI9341_FillScreen>:

void ILI9341_FillScreen(uint16_t color)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b082      	sub	sp, #8
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	4603      	mov	r3, r0
 80019e4:	80fb      	strh	r3, [r7, #6]
	ILI9341_SetAddress(0, 0, LCD_WIDTH, LCD_HEIGHT);
 80019e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001a20 <ILI9341_FillScreen+0x44>)
 80019e8:	881b      	ldrh	r3, [r3, #0]
 80019ea:	b29a      	uxth	r2, r3
 80019ec:	4b0d      	ldr	r3, [pc, #52]	@ (8001a24 <ILI9341_FillScreen+0x48>)
 80019ee:	881b      	ldrh	r3, [r3, #0]
 80019f0:	b29b      	uxth	r3, r3
 80019f2:	2100      	movs	r1, #0
 80019f4:	2000      	movs	r0, #0
 80019f6:	f7ff fd7c 	bl	80014f2 <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, LCD_WIDTH*LCD_HEIGHT);
 80019fa:	4b09      	ldr	r3, [pc, #36]	@ (8001a20 <ILI9341_FillScreen+0x44>)
 80019fc:	881b      	ldrh	r3, [r3, #0]
 80019fe:	b29b      	uxth	r3, r3
 8001a00:	461a      	mov	r2, r3
 8001a02:	4b08      	ldr	r3, [pc, #32]	@ (8001a24 <ILI9341_FillScreen+0x48>)
 8001a04:	881b      	ldrh	r3, [r3, #0]
 8001a06:	b29b      	uxth	r3, r3
 8001a08:	fb02 f303 	mul.w	r3, r2, r3
 8001a0c:	461a      	mov	r2, r3
 8001a0e:	88fb      	ldrh	r3, [r7, #6]
 8001a10:	4611      	mov	r1, r2
 8001a12:	4618      	mov	r0, r3
 8001a14:	f7ff ff44 	bl	80018a0 <ILI9341_DrawColorBurst>
}
 8001a18:	bf00      	nop
 8001a1a:	3708      	adds	r7, #8
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}
 8001a20:	20000002 	.word	0x20000002
 8001a24:	20000000 	.word	0x20000000

08001a28 <ILI9341_DrawPixel>:

void ILI9341_DrawPixel(uint16_t x,uint16_t y,uint16_t color)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b086      	sub	sp, #24
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	4603      	mov	r3, r0
 8001a30:	80fb      	strh	r3, [r7, #6]
 8001a32:	460b      	mov	r3, r1
 8001a34:	80bb      	strh	r3, [r7, #4]
 8001a36:	4613      	mov	r3, r2
 8001a38:	807b      	strh	r3, [r7, #2]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8001a3a:	4b2c      	ldr	r3, [pc, #176]	@ (8001aec <ILI9341_DrawPixel+0xc4>)
 8001a3c:	881b      	ldrh	r3, [r3, #0]
 8001a3e:	b29b      	uxth	r3, r3
 8001a40:	88fa      	ldrh	r2, [r7, #6]
 8001a42:	429a      	cmp	r2, r3
 8001a44:	d24d      	bcs.n	8001ae2 <ILI9341_DrawPixel+0xba>
 8001a46:	4b2a      	ldr	r3, [pc, #168]	@ (8001af0 <ILI9341_DrawPixel+0xc8>)
 8001a48:	881b      	ldrh	r3, [r3, #0]
 8001a4a:	b29b      	uxth	r3, r3
 8001a4c:	88ba      	ldrh	r2, [r7, #4]
 8001a4e:	429a      	cmp	r2, r3
 8001a50:	d247      	bcs.n	8001ae2 <ILI9341_DrawPixel+0xba>

	uint8_t bufferX[4] = {x>>8, x, (x+1)>>8, (x+1)};
 8001a52:	88fb      	ldrh	r3, [r7, #6]
 8001a54:	0a1b      	lsrs	r3, r3, #8
 8001a56:	b29b      	uxth	r3, r3
 8001a58:	b2db      	uxtb	r3, r3
 8001a5a:	753b      	strb	r3, [r7, #20]
 8001a5c:	88fb      	ldrh	r3, [r7, #6]
 8001a5e:	b2db      	uxtb	r3, r3
 8001a60:	757b      	strb	r3, [r7, #21]
 8001a62:	88fb      	ldrh	r3, [r7, #6]
 8001a64:	3301      	adds	r3, #1
 8001a66:	121b      	asrs	r3, r3, #8
 8001a68:	b2db      	uxtb	r3, r3
 8001a6a:	75bb      	strb	r3, [r7, #22]
 8001a6c:	88fb      	ldrh	r3, [r7, #6]
 8001a6e:	b2db      	uxtb	r3, r3
 8001a70:	3301      	adds	r3, #1
 8001a72:	b2db      	uxtb	r3, r3
 8001a74:	75fb      	strb	r3, [r7, #23]
	uint8_t bufferY[4] = {y>>8, y, (y+1)>>8, (y+1)};
 8001a76:	88bb      	ldrh	r3, [r7, #4]
 8001a78:	0a1b      	lsrs	r3, r3, #8
 8001a7a:	b29b      	uxth	r3, r3
 8001a7c:	b2db      	uxtb	r3, r3
 8001a7e:	743b      	strb	r3, [r7, #16]
 8001a80:	88bb      	ldrh	r3, [r7, #4]
 8001a82:	b2db      	uxtb	r3, r3
 8001a84:	747b      	strb	r3, [r7, #17]
 8001a86:	88bb      	ldrh	r3, [r7, #4]
 8001a88:	3301      	adds	r3, #1
 8001a8a:	121b      	asrs	r3, r3, #8
 8001a8c:	b2db      	uxtb	r3, r3
 8001a8e:	74bb      	strb	r3, [r7, #18]
 8001a90:	88bb      	ldrh	r3, [r7, #4]
 8001a92:	b2db      	uxtb	r3, r3
 8001a94:	3301      	adds	r3, #1
 8001a96:	b2db      	uxtb	r3, r3
 8001a98:	74fb      	strb	r3, [r7, #19]
	uint8_t bufferC[2] = {color>>8, color};
 8001a9a:	887b      	ldrh	r3, [r7, #2]
 8001a9c:	0a1b      	lsrs	r3, r3, #8
 8001a9e:	b29b      	uxth	r3, r3
 8001aa0:	b2db      	uxtb	r3, r3
 8001aa2:	733b      	strb	r3, [r7, #12]
 8001aa4:	887b      	ldrh	r3, [r7, #2]
 8001aa6:	b2db      	uxtb	r3, r3
 8001aa8:	737b      	strb	r3, [r7, #13]

	ILI9341_WriteCommand(0x2B);	  //povodne 0x2A	//ADDRESS
 8001aaa:	202b      	movs	r0, #43	@ 0x2b
 8001aac:	f7ff fcce 	bl	800144c <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferX, sizeof(bufferX));	//XDATA
 8001ab0:	f107 0314 	add.w	r3, r7, #20
 8001ab4:	2104      	movs	r1, #4
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f7ff fcfe 	bl	80014b8 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2A);	  //povodne 0x2B	//ADDRESS
 8001abc:	202a      	movs	r0, #42	@ 0x2a
 8001abe:	f7ff fcc5 	bl	800144c <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferY, sizeof(bufferY));	//YDATA
 8001ac2:	f107 0310 	add.w	r3, r7, #16
 8001ac6:	2104      	movs	r1, #4
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f7ff fcf5 	bl	80014b8 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2C);						//ADDRESS
 8001ace:	202c      	movs	r0, #44	@ 0x2c
 8001ad0:	f7ff fcbc 	bl	800144c <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferC, sizeof(bufferC));	//COLOR
 8001ad4:	f107 030c 	add.w	r3, r7, #12
 8001ad8:	2102      	movs	r1, #2
 8001ada:	4618      	mov	r0, r3
 8001adc:	f7ff fcec 	bl	80014b8 <ILI9341_WriteBuffer>
 8001ae0:	e000      	b.n	8001ae4 <ILI9341_DrawPixel+0xbc>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8001ae2:	bf00      	nop
}
 8001ae4:	3718      	adds	r7, #24
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	bf00      	nop
 8001aec:	20000002 	.word	0x20000002
 8001af0:	20000000 	.word	0x20000000

08001af4 <ILI9341_DrawRectangle>:

void ILI9341_DrawRectangle(uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint16_t color)
{
 8001af4:	b590      	push	{r4, r7, lr}
 8001af6:	b083      	sub	sp, #12
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	4604      	mov	r4, r0
 8001afc:	4608      	mov	r0, r1
 8001afe:	4611      	mov	r1, r2
 8001b00:	461a      	mov	r2, r3
 8001b02:	4623      	mov	r3, r4
 8001b04:	80fb      	strh	r3, [r7, #6]
 8001b06:	4603      	mov	r3, r0
 8001b08:	80bb      	strh	r3, [r7, #4]
 8001b0a:	460b      	mov	r3, r1
 8001b0c:	807b      	strh	r3, [r7, #2]
 8001b0e:	4613      	mov	r3, r2
 8001b10:	803b      	strh	r3, [r7, #0]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8001b12:	4b24      	ldr	r3, [pc, #144]	@ (8001ba4 <ILI9341_DrawRectangle+0xb0>)
 8001b14:	881b      	ldrh	r3, [r3, #0]
 8001b16:	b29b      	uxth	r3, r3
 8001b18:	88fa      	ldrh	r2, [r7, #6]
 8001b1a:	429a      	cmp	r2, r3
 8001b1c:	d23d      	bcs.n	8001b9a <ILI9341_DrawRectangle+0xa6>
 8001b1e:	4b22      	ldr	r3, [pc, #136]	@ (8001ba8 <ILI9341_DrawRectangle+0xb4>)
 8001b20:	881b      	ldrh	r3, [r3, #0]
 8001b22:	b29b      	uxth	r3, r3
 8001b24:	88ba      	ldrh	r2, [r7, #4]
 8001b26:	429a      	cmp	r2, r3
 8001b28:	d237      	bcs.n	8001b9a <ILI9341_DrawRectangle+0xa6>

	if((x+width-1)>=LCD_WIDTH)
 8001b2a:	88fa      	ldrh	r2, [r7, #6]
 8001b2c:	887b      	ldrh	r3, [r7, #2]
 8001b2e:	4413      	add	r3, r2
 8001b30:	4a1c      	ldr	r2, [pc, #112]	@ (8001ba4 <ILI9341_DrawRectangle+0xb0>)
 8001b32:	8812      	ldrh	r2, [r2, #0]
 8001b34:	b292      	uxth	r2, r2
 8001b36:	4293      	cmp	r3, r2
 8001b38:	dd05      	ble.n	8001b46 <ILI9341_DrawRectangle+0x52>
	{
		width=LCD_WIDTH-x;
 8001b3a:	4b1a      	ldr	r3, [pc, #104]	@ (8001ba4 <ILI9341_DrawRectangle+0xb0>)
 8001b3c:	881b      	ldrh	r3, [r3, #0]
 8001b3e:	b29a      	uxth	r2, r3
 8001b40:	88fb      	ldrh	r3, [r7, #6]
 8001b42:	1ad3      	subs	r3, r2, r3
 8001b44:	807b      	strh	r3, [r7, #2]
	}

	if((y+height-1)>=LCD_HEIGHT)
 8001b46:	88ba      	ldrh	r2, [r7, #4]
 8001b48:	883b      	ldrh	r3, [r7, #0]
 8001b4a:	4413      	add	r3, r2
 8001b4c:	4a16      	ldr	r2, [pc, #88]	@ (8001ba8 <ILI9341_DrawRectangle+0xb4>)
 8001b4e:	8812      	ldrh	r2, [r2, #0]
 8001b50:	b292      	uxth	r2, r2
 8001b52:	4293      	cmp	r3, r2
 8001b54:	dd05      	ble.n	8001b62 <ILI9341_DrawRectangle+0x6e>
	{
		height=LCD_HEIGHT-y;
 8001b56:	4b14      	ldr	r3, [pc, #80]	@ (8001ba8 <ILI9341_DrawRectangle+0xb4>)
 8001b58:	881b      	ldrh	r3, [r3, #0]
 8001b5a:	b29a      	uxth	r2, r3
 8001b5c:	88bb      	ldrh	r3, [r7, #4]
 8001b5e:	1ad3      	subs	r3, r2, r3
 8001b60:	803b      	strh	r3, [r7, #0]
	}

	ILI9341_SetAddress(x, y, x+width-1, y+height-1);
 8001b62:	88fa      	ldrh	r2, [r7, #6]
 8001b64:	887b      	ldrh	r3, [r7, #2]
 8001b66:	4413      	add	r3, r2
 8001b68:	b29b      	uxth	r3, r3
 8001b6a:	3b01      	subs	r3, #1
 8001b6c:	b29c      	uxth	r4, r3
 8001b6e:	88ba      	ldrh	r2, [r7, #4]
 8001b70:	883b      	ldrh	r3, [r7, #0]
 8001b72:	4413      	add	r3, r2
 8001b74:	b29b      	uxth	r3, r3
 8001b76:	3b01      	subs	r3, #1
 8001b78:	b29b      	uxth	r3, r3
 8001b7a:	88b9      	ldrh	r1, [r7, #4]
 8001b7c:	88f8      	ldrh	r0, [r7, #6]
 8001b7e:	4622      	mov	r2, r4
 8001b80:	f7ff fcb7 	bl	80014f2 <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, height*width);
 8001b84:	883b      	ldrh	r3, [r7, #0]
 8001b86:	887a      	ldrh	r2, [r7, #2]
 8001b88:	fb02 f303 	mul.w	r3, r2, r3
 8001b8c:	461a      	mov	r2, r3
 8001b8e:	8b3b      	ldrh	r3, [r7, #24]
 8001b90:	4611      	mov	r1, r2
 8001b92:	4618      	mov	r0, r3
 8001b94:	f7ff fe84 	bl	80018a0 <ILI9341_DrawColorBurst>
 8001b98:	e000      	b.n	8001b9c <ILI9341_DrawRectangle+0xa8>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8001b9a:	bf00      	nop
}
 8001b9c:	370c      	adds	r7, #12
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd90      	pop	{r4, r7, pc}
 8001ba2:	bf00      	nop
 8001ba4:	20000002 	.word	0x20000002
 8001ba8:	20000000 	.word	0x20000000

08001bac <ILI9341_DrawHLine>:

void ILI9341_DrawHLine(uint16_t x, uint16_t y, uint16_t width, uint16_t color)
{
 8001bac:	b590      	push	{r4, r7, lr}
 8001bae:	b083      	sub	sp, #12
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	4604      	mov	r4, r0
 8001bb4:	4608      	mov	r0, r1
 8001bb6:	4611      	mov	r1, r2
 8001bb8:	461a      	mov	r2, r3
 8001bba:	4623      	mov	r3, r4
 8001bbc:	80fb      	strh	r3, [r7, #6]
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	80bb      	strh	r3, [r7, #4]
 8001bc2:	460b      	mov	r3, r1
 8001bc4:	807b      	strh	r3, [r7, #2]
 8001bc6:	4613      	mov	r3, r2
 8001bc8:	803b      	strh	r3, [r7, #0]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8001bca:	4b18      	ldr	r3, [pc, #96]	@ (8001c2c <ILI9341_DrawHLine+0x80>)
 8001bcc:	881b      	ldrh	r3, [r3, #0]
 8001bce:	b29b      	uxth	r3, r3
 8001bd0:	88fa      	ldrh	r2, [r7, #6]
 8001bd2:	429a      	cmp	r2, r3
 8001bd4:	d225      	bcs.n	8001c22 <ILI9341_DrawHLine+0x76>
 8001bd6:	4b16      	ldr	r3, [pc, #88]	@ (8001c30 <ILI9341_DrawHLine+0x84>)
 8001bd8:	881b      	ldrh	r3, [r3, #0]
 8001bda:	b29b      	uxth	r3, r3
 8001bdc:	88ba      	ldrh	r2, [r7, #4]
 8001bde:	429a      	cmp	r2, r3
 8001be0:	d21f      	bcs.n	8001c22 <ILI9341_DrawHLine+0x76>

	if((x+width-1)>=LCD_WIDTH)
 8001be2:	88fa      	ldrh	r2, [r7, #6]
 8001be4:	887b      	ldrh	r3, [r7, #2]
 8001be6:	4413      	add	r3, r2
 8001be8:	4a10      	ldr	r2, [pc, #64]	@ (8001c2c <ILI9341_DrawHLine+0x80>)
 8001bea:	8812      	ldrh	r2, [r2, #0]
 8001bec:	b292      	uxth	r2, r2
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	dd05      	ble.n	8001bfe <ILI9341_DrawHLine+0x52>
	{
		width=LCD_WIDTH-x;
 8001bf2:	4b0e      	ldr	r3, [pc, #56]	@ (8001c2c <ILI9341_DrawHLine+0x80>)
 8001bf4:	881b      	ldrh	r3, [r3, #0]
 8001bf6:	b29a      	uxth	r2, r3
 8001bf8:	88fb      	ldrh	r3, [r7, #6]
 8001bfa:	1ad3      	subs	r3, r2, r3
 8001bfc:	807b      	strh	r3, [r7, #2]
	}

	ILI9341_SetAddress(x, y, x+width-1, y);
 8001bfe:	88fa      	ldrh	r2, [r7, #6]
 8001c00:	887b      	ldrh	r3, [r7, #2]
 8001c02:	4413      	add	r3, r2
 8001c04:	b29b      	uxth	r3, r3
 8001c06:	3b01      	subs	r3, #1
 8001c08:	b29a      	uxth	r2, r3
 8001c0a:	88bb      	ldrh	r3, [r7, #4]
 8001c0c:	88b9      	ldrh	r1, [r7, #4]
 8001c0e:	88f8      	ldrh	r0, [r7, #6]
 8001c10:	f7ff fc6f 	bl	80014f2 <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, width);
 8001c14:	887a      	ldrh	r2, [r7, #2]
 8001c16:	883b      	ldrh	r3, [r7, #0]
 8001c18:	4611      	mov	r1, r2
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f7ff fe40 	bl	80018a0 <ILI9341_DrawColorBurst>
 8001c20:	e000      	b.n	8001c24 <ILI9341_DrawHLine+0x78>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8001c22:	bf00      	nop
}
 8001c24:	370c      	adds	r7, #12
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd90      	pop	{r4, r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	20000002 	.word	0x20000002
 8001c30:	20000000 	.word	0x20000000

08001c34 <ILI9341_DrawVLine>:

void ILI9341_DrawVLine(uint16_t x, uint16_t y, uint16_t height, uint16_t color)
{
 8001c34:	b590      	push	{r4, r7, lr}
 8001c36:	b083      	sub	sp, #12
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	4604      	mov	r4, r0
 8001c3c:	4608      	mov	r0, r1
 8001c3e:	4611      	mov	r1, r2
 8001c40:	461a      	mov	r2, r3
 8001c42:	4623      	mov	r3, r4
 8001c44:	80fb      	strh	r3, [r7, #6]
 8001c46:	4603      	mov	r3, r0
 8001c48:	80bb      	strh	r3, [r7, #4]
 8001c4a:	460b      	mov	r3, r1
 8001c4c:	807b      	strh	r3, [r7, #2]
 8001c4e:	4613      	mov	r3, r2
 8001c50:	803b      	strh	r3, [r7, #0]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8001c52:	4b18      	ldr	r3, [pc, #96]	@ (8001cb4 <ILI9341_DrawVLine+0x80>)
 8001c54:	881b      	ldrh	r3, [r3, #0]
 8001c56:	b29b      	uxth	r3, r3
 8001c58:	88fa      	ldrh	r2, [r7, #6]
 8001c5a:	429a      	cmp	r2, r3
 8001c5c:	d225      	bcs.n	8001caa <ILI9341_DrawVLine+0x76>
 8001c5e:	4b16      	ldr	r3, [pc, #88]	@ (8001cb8 <ILI9341_DrawVLine+0x84>)
 8001c60:	881b      	ldrh	r3, [r3, #0]
 8001c62:	b29b      	uxth	r3, r3
 8001c64:	88ba      	ldrh	r2, [r7, #4]
 8001c66:	429a      	cmp	r2, r3
 8001c68:	d21f      	bcs.n	8001caa <ILI9341_DrawVLine+0x76>

	if((y+height-1)>=LCD_HEIGHT)
 8001c6a:	88ba      	ldrh	r2, [r7, #4]
 8001c6c:	887b      	ldrh	r3, [r7, #2]
 8001c6e:	4413      	add	r3, r2
 8001c70:	4a11      	ldr	r2, [pc, #68]	@ (8001cb8 <ILI9341_DrawVLine+0x84>)
 8001c72:	8812      	ldrh	r2, [r2, #0]
 8001c74:	b292      	uxth	r2, r2
 8001c76:	4293      	cmp	r3, r2
 8001c78:	dd05      	ble.n	8001c86 <ILI9341_DrawVLine+0x52>
	{
		height=LCD_HEIGHT-y;
 8001c7a:	4b0f      	ldr	r3, [pc, #60]	@ (8001cb8 <ILI9341_DrawVLine+0x84>)
 8001c7c:	881b      	ldrh	r3, [r3, #0]
 8001c7e:	b29a      	uxth	r2, r3
 8001c80:	88bb      	ldrh	r3, [r7, #4]
 8001c82:	1ad3      	subs	r3, r2, r3
 8001c84:	807b      	strh	r3, [r7, #2]
	}

	ILI9341_SetAddress(x, y, x, y+height-1);
 8001c86:	88ba      	ldrh	r2, [r7, #4]
 8001c88:	887b      	ldrh	r3, [r7, #2]
 8001c8a:	4413      	add	r3, r2
 8001c8c:	b29b      	uxth	r3, r3
 8001c8e:	3b01      	subs	r3, #1
 8001c90:	b29b      	uxth	r3, r3
 8001c92:	88fa      	ldrh	r2, [r7, #6]
 8001c94:	88b9      	ldrh	r1, [r7, #4]
 8001c96:	88f8      	ldrh	r0, [r7, #6]
 8001c98:	f7ff fc2b 	bl	80014f2 <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, height);
 8001c9c:	887a      	ldrh	r2, [r7, #2]
 8001c9e:	883b      	ldrh	r3, [r7, #0]
 8001ca0:	4611      	mov	r1, r2
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f7ff fdfc 	bl	80018a0 <ILI9341_DrawColorBurst>
 8001ca8:	e000      	b.n	8001cac <ILI9341_DrawVLine+0x78>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8001caa:	bf00      	nop
}
 8001cac:	370c      	adds	r7, #12
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd90      	pop	{r4, r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	20000002 	.word	0x20000002
 8001cb8:	20000000 	.word	0x20000000

08001cbc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b082      	sub	sp, #8
 8001cc0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001cc2:	4b14      	ldr	r3, [pc, #80]	@ (8001d14 <MX_DMA_Init+0x58>)
 8001cc4:	695b      	ldr	r3, [r3, #20]
 8001cc6:	4a13      	ldr	r2, [pc, #76]	@ (8001d14 <MX_DMA_Init+0x58>)
 8001cc8:	f043 0301 	orr.w	r3, r3, #1
 8001ccc:	6153      	str	r3, [r2, #20]
 8001cce:	4b11      	ldr	r3, [pc, #68]	@ (8001d14 <MX_DMA_Init+0x58>)
 8001cd0:	695b      	ldr	r3, [r3, #20]
 8001cd2:	f003 0301 	and.w	r3, r3, #1
 8001cd6:	607b      	str	r3, [r7, #4]
 8001cd8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001cda:	2200      	movs	r2, #0
 8001cdc:	2100      	movs	r1, #0
 8001cde:	200c      	movs	r0, #12
 8001ce0:	f001 f8bd 	bl	8002e5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001ce4:	200c      	movs	r0, #12
 8001ce6:	f001 f8d6 	bl	8002e96 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001cea:	2200      	movs	r2, #0
 8001cec:	2100      	movs	r1, #0
 8001cee:	200d      	movs	r0, #13
 8001cf0:	f001 f8b5 	bl	8002e5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001cf4:	200d      	movs	r0, #13
 8001cf6:	f001 f8ce 	bl	8002e96 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	2100      	movs	r1, #0
 8001cfe:	200f      	movs	r0, #15
 8001d00:	f001 f8ad 	bl	8002e5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001d04:	200f      	movs	r0, #15
 8001d06:	f001 f8c6 	bl	8002e96 <HAL_NVIC_EnableIRQ>

}
 8001d0a:	bf00      	nop
 8001d0c:	3708      	adds	r7, #8
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	40021000 	.word	0x40021000

08001d18 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b088      	sub	sp, #32
 8001d1c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d1e:	f107 030c 	add.w	r3, r7, #12
 8001d22:	2200      	movs	r2, #0
 8001d24:	601a      	str	r2, [r3, #0]
 8001d26:	605a      	str	r2, [r3, #4]
 8001d28:	609a      	str	r2, [r3, #8]
 8001d2a:	60da      	str	r2, [r3, #12]
 8001d2c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001d2e:	4b36      	ldr	r3, [pc, #216]	@ (8001e08 <MX_GPIO_Init+0xf0>)
 8001d30:	695b      	ldr	r3, [r3, #20]
 8001d32:	4a35      	ldr	r2, [pc, #212]	@ (8001e08 <MX_GPIO_Init+0xf0>)
 8001d34:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001d38:	6153      	str	r3, [r2, #20]
 8001d3a:	4b33      	ldr	r3, [pc, #204]	@ (8001e08 <MX_GPIO_Init+0xf0>)
 8001d3c:	695b      	ldr	r3, [r3, #20]
 8001d3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d42:	60bb      	str	r3, [r7, #8]
 8001d44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d46:	4b30      	ldr	r3, [pc, #192]	@ (8001e08 <MX_GPIO_Init+0xf0>)
 8001d48:	695b      	ldr	r3, [r3, #20]
 8001d4a:	4a2f      	ldr	r2, [pc, #188]	@ (8001e08 <MX_GPIO_Init+0xf0>)
 8001d4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d50:	6153      	str	r3, [r2, #20]
 8001d52:	4b2d      	ldr	r3, [pc, #180]	@ (8001e08 <MX_GPIO_Init+0xf0>)
 8001d54:	695b      	ldr	r3, [r3, #20]
 8001d56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d5a:	607b      	str	r3, [r7, #4]
 8001d5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d5e:	4b2a      	ldr	r3, [pc, #168]	@ (8001e08 <MX_GPIO_Init+0xf0>)
 8001d60:	695b      	ldr	r3, [r3, #20]
 8001d62:	4a29      	ldr	r2, [pc, #164]	@ (8001e08 <MX_GPIO_Init+0xf0>)
 8001d64:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d68:	6153      	str	r3, [r2, #20]
 8001d6a:	4b27      	ldr	r3, [pc, #156]	@ (8001e08 <MX_GPIO_Init+0xf0>)
 8001d6c:	695b      	ldr	r3, [r3, #20]
 8001d6e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001d72:	603b      	str	r3, [r7, #0]
 8001d74:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8001d76:	2201      	movs	r2, #1
 8001d78:	2140      	movs	r1, #64	@ 0x40
 8001d7a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d7e:	f001 fbc5 	bl	800350c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DISP_DC_Pin|DISP_RESET_Pin|DISP_CS_Pin, GPIO_PIN_RESET);
 8001d82:	2200      	movs	r2, #0
 8001d84:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8001d88:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d8c:	f001 fbbe 	bl	800350c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8001d90:	2200      	movs	r2, #0
 8001d92:	2108      	movs	r1, #8
 8001d94:	481d      	ldr	r0, [pc, #116]	@ (8001e0c <MX_GPIO_Init+0xf4>)
 8001d96:	f001 fbb9 	bl	800350c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_Pin DISP_DC_Pin DISP_RESET_Pin DISP_CS_Pin */
  GPIO_InitStruct.Pin = LED_Pin|DISP_DC_Pin|DISP_RESET_Pin|DISP_CS_Pin;
 8001d9a:	f44f 63e8 	mov.w	r3, #1856	@ 0x740
 8001d9e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001da0:	2301      	movs	r3, #1
 8001da2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da4:	2300      	movs	r3, #0
 8001da6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001da8:	2300      	movs	r3, #0
 8001daa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dac:	f107 030c 	add.w	r3, r7, #12
 8001db0:	4619      	mov	r1, r3
 8001db2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001db6:	f001 fa1f 	bl	80031f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_Pin */
  GPIO_InitStruct.Pin = BTN_Pin;
 8001dba:	2302      	movs	r3, #2
 8001dbc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001dbe:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001dc2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 8001dc8:	f107 030c 	add.w	r3, r7, #12
 8001dcc:	4619      	mov	r1, r3
 8001dce:	480f      	ldr	r0, [pc, #60]	@ (8001e0c <MX_GPIO_Init+0xf4>)
 8001dd0:	f001 fa12 	bl	80031f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8001dd4:	2308      	movs	r3, #8
 8001dd6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dd8:	2301      	movs	r3, #1
 8001dda:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001de0:	2300      	movs	r3, #0
 8001de2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8001de4:	f107 030c 	add.w	r3, r7, #12
 8001de8:	4619      	mov	r1, r3
 8001dea:	4808      	ldr	r0, [pc, #32]	@ (8001e0c <MX_GPIO_Init+0xf4>)
 8001dec:	f001 fa04 	bl	80031f8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001df0:	2200      	movs	r2, #0
 8001df2:	2100      	movs	r1, #0
 8001df4:	2007      	movs	r0, #7
 8001df6:	f001 f832 	bl	8002e5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001dfa:	2007      	movs	r0, #7
 8001dfc:	f001 f84b 	bl	8002e96 <HAL_NVIC_EnableIRQ>

}
 8001e00:	bf00      	nop
 8001e02:	3720      	adds	r7, #32
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	40021000 	.word	0x40021000
 8001e0c:	48000400 	.word	0x48000400

08001e10 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001e14:	4b1b      	ldr	r3, [pc, #108]	@ (8001e84 <MX_I2C1_Init+0x74>)
 8001e16:	4a1c      	ldr	r2, [pc, #112]	@ (8001e88 <MX_I2C1_Init+0x78>)
 8001e18:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 8001e1a:	4b1a      	ldr	r3, [pc, #104]	@ (8001e84 <MX_I2C1_Init+0x74>)
 8001e1c:	4a1b      	ldr	r2, [pc, #108]	@ (8001e8c <MX_I2C1_Init+0x7c>)
 8001e1e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001e20:	4b18      	ldr	r3, [pc, #96]	@ (8001e84 <MX_I2C1_Init+0x74>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001e26:	4b17      	ldr	r3, [pc, #92]	@ (8001e84 <MX_I2C1_Init+0x74>)
 8001e28:	2201      	movs	r2, #1
 8001e2a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001e2c:	4b15      	ldr	r3, [pc, #84]	@ (8001e84 <MX_I2C1_Init+0x74>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001e32:	4b14      	ldr	r3, [pc, #80]	@ (8001e84 <MX_I2C1_Init+0x74>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001e38:	4b12      	ldr	r3, [pc, #72]	@ (8001e84 <MX_I2C1_Init+0x74>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001e3e:	4b11      	ldr	r3, [pc, #68]	@ (8001e84 <MX_I2C1_Init+0x74>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001e44:	4b0f      	ldr	r3, [pc, #60]	@ (8001e84 <MX_I2C1_Init+0x74>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001e4a:	480e      	ldr	r0, [pc, #56]	@ (8001e84 <MX_I2C1_Init+0x74>)
 8001e4c:	f001 fba8 	bl	80035a0 <HAL_I2C_Init>
 8001e50:	4603      	mov	r3, r0
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d001      	beq.n	8001e5a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001e56:	f000 fb61 	bl	800251c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001e5a:	2100      	movs	r1, #0
 8001e5c:	4809      	ldr	r0, [pc, #36]	@ (8001e84 <MX_I2C1_Init+0x74>)
 8001e5e:	f001 fc3a 	bl	80036d6 <HAL_I2CEx_ConfigAnalogFilter>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d001      	beq.n	8001e6c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001e68:	f000 fb58 	bl	800251c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001e6c:	2100      	movs	r1, #0
 8001e6e:	4805      	ldr	r0, [pc, #20]	@ (8001e84 <MX_I2C1_Init+0x74>)
 8001e70:	f001 fc7c 	bl	800376c <HAL_I2CEx_ConfigDigitalFilter>
 8001e74:	4603      	mov	r3, r0
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d001      	beq.n	8001e7e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001e7a:	f000 fb4f 	bl	800251c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001e7e:	bf00      	nop
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	20000080 	.word	0x20000080
 8001e88:	40005400 	.word	0x40005400
 8001e8c:	00201d2b 	.word	0x00201d2b

08001e90 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b08a      	sub	sp, #40	@ 0x28
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e98:	f107 0314 	add.w	r3, r7, #20
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	601a      	str	r2, [r3, #0]
 8001ea0:	605a      	str	r2, [r3, #4]
 8001ea2:	609a      	str	r2, [r3, #8]
 8001ea4:	60da      	str	r2, [r3, #12]
 8001ea6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4a43      	ldr	r2, [pc, #268]	@ (8001fbc <HAL_I2C_MspInit+0x12c>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d17f      	bne.n	8001fb2 <HAL_I2C_MspInit+0x122>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eb2:	4b43      	ldr	r3, [pc, #268]	@ (8001fc0 <HAL_I2C_MspInit+0x130>)
 8001eb4:	695b      	ldr	r3, [r3, #20]
 8001eb6:	4a42      	ldr	r2, [pc, #264]	@ (8001fc0 <HAL_I2C_MspInit+0x130>)
 8001eb8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ebc:	6153      	str	r3, [r2, #20]
 8001ebe:	4b40      	ldr	r3, [pc, #256]	@ (8001fc0 <HAL_I2C_MspInit+0x130>)
 8001ec0:	695b      	ldr	r3, [r3, #20]
 8001ec2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001ec6:	613b      	str	r3, [r7, #16]
 8001ec8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001eca:	23c0      	movs	r3, #192	@ 0xc0
 8001ecc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ece:	2312      	movs	r3, #18
 8001ed0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ed6:	2303      	movs	r3, #3
 8001ed8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001eda:	2304      	movs	r3, #4
 8001edc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ede:	f107 0314 	add.w	r3, r7, #20
 8001ee2:	4619      	mov	r1, r3
 8001ee4:	4837      	ldr	r0, [pc, #220]	@ (8001fc4 <HAL_I2C_MspInit+0x134>)
 8001ee6:	f001 f987 	bl	80031f8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001eea:	4b35      	ldr	r3, [pc, #212]	@ (8001fc0 <HAL_I2C_MspInit+0x130>)
 8001eec:	69db      	ldr	r3, [r3, #28]
 8001eee:	4a34      	ldr	r2, [pc, #208]	@ (8001fc0 <HAL_I2C_MspInit+0x130>)
 8001ef0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001ef4:	61d3      	str	r3, [r2, #28]
 8001ef6:	4b32      	ldr	r3, [pc, #200]	@ (8001fc0 <HAL_I2C_MspInit+0x130>)
 8001ef8:	69db      	ldr	r3, [r3, #28]
 8001efa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001efe:	60fb      	str	r3, [r7, #12]
 8001f00:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel5;
 8001f02:	4b31      	ldr	r3, [pc, #196]	@ (8001fc8 <HAL_I2C_MspInit+0x138>)
 8001f04:	4a31      	ldr	r2, [pc, #196]	@ (8001fcc <HAL_I2C_MspInit+0x13c>)
 8001f06:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f08:	4b2f      	ldr	r3, [pc, #188]	@ (8001fc8 <HAL_I2C_MspInit+0x138>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f0e:	4b2e      	ldr	r3, [pc, #184]	@ (8001fc8 <HAL_I2C_MspInit+0x138>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001f14:	4b2c      	ldr	r3, [pc, #176]	@ (8001fc8 <HAL_I2C_MspInit+0x138>)
 8001f16:	2280      	movs	r2, #128	@ 0x80
 8001f18:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f1a:	4b2b      	ldr	r3, [pc, #172]	@ (8001fc8 <HAL_I2C_MspInit+0x138>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f20:	4b29      	ldr	r3, [pc, #164]	@ (8001fc8 <HAL_I2C_MspInit+0x138>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8001f26:	4b28      	ldr	r3, [pc, #160]	@ (8001fc8 <HAL_I2C_MspInit+0x138>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001f2c:	4b26      	ldr	r3, [pc, #152]	@ (8001fc8 <HAL_I2C_MspInit+0x138>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8001f32:	4825      	ldr	r0, [pc, #148]	@ (8001fc8 <HAL_I2C_MspInit+0x138>)
 8001f34:	f000 ffc9 	bl	8002eca <HAL_DMA_Init>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d001      	beq.n	8001f42 <HAL_I2C_MspInit+0xb2>
    {
      Error_Handler();
 8001f3e:	f000 faed 	bl	800251c <Error_Handler>
    }

    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_I2C1_RX_DMA1_CH5);
 8001f42:	4b23      	ldr	r3, [pc, #140]	@ (8001fd0 <HAL_I2C_MspInit+0x140>)
 8001f44:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f46:	4a22      	ldr	r2, [pc, #136]	@ (8001fd0 <HAL_I2C_MspInit+0x140>)
 8001f48:	f043 0320 	orr.w	r3, r3, #32
 8001f4c:	6513      	str	r3, [r2, #80]	@ 0x50

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	4a1d      	ldr	r2, [pc, #116]	@ (8001fc8 <HAL_I2C_MspInit+0x138>)
 8001f52:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001f54:	4a1c      	ldr	r2, [pc, #112]	@ (8001fc8 <HAL_I2C_MspInit+0x138>)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6253      	str	r3, [r2, #36]	@ 0x24

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel2;
 8001f5a:	4b1e      	ldr	r3, [pc, #120]	@ (8001fd4 <HAL_I2C_MspInit+0x144>)
 8001f5c:	4a1e      	ldr	r2, [pc, #120]	@ (8001fd8 <HAL_I2C_MspInit+0x148>)
 8001f5e:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001f60:	4b1c      	ldr	r3, [pc, #112]	@ (8001fd4 <HAL_I2C_MspInit+0x144>)
 8001f62:	2210      	movs	r2, #16
 8001f64:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f66:	4b1b      	ldr	r3, [pc, #108]	@ (8001fd4 <HAL_I2C_MspInit+0x144>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001f6c:	4b19      	ldr	r3, [pc, #100]	@ (8001fd4 <HAL_I2C_MspInit+0x144>)
 8001f6e:	2280      	movs	r2, #128	@ 0x80
 8001f70:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f72:	4b18      	ldr	r3, [pc, #96]	@ (8001fd4 <HAL_I2C_MspInit+0x144>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f78:	4b16      	ldr	r3, [pc, #88]	@ (8001fd4 <HAL_I2C_MspInit+0x144>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8001f7e:	4b15      	ldr	r3, [pc, #84]	@ (8001fd4 <HAL_I2C_MspInit+0x144>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001f84:	4b13      	ldr	r3, [pc, #76]	@ (8001fd4 <HAL_I2C_MspInit+0x144>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8001f8a:	4812      	ldr	r0, [pc, #72]	@ (8001fd4 <HAL_I2C_MspInit+0x144>)
 8001f8c:	f000 ff9d 	bl	8002eca <HAL_DMA_Init>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d001      	beq.n	8001f9a <HAL_I2C_MspInit+0x10a>
    {
      Error_Handler();
 8001f96:	f000 fac1 	bl	800251c <Error_Handler>
    }

    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_I2C1_TX_DMA1_CH2);
 8001f9a:	4b0d      	ldr	r3, [pc, #52]	@ (8001fd0 <HAL_I2C_MspInit+0x140>)
 8001f9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f9e:	4a0c      	ldr	r2, [pc, #48]	@ (8001fd0 <HAL_I2C_MspInit+0x140>)
 8001fa0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001fa4:	6513      	str	r3, [r2, #80]	@ 0x50

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	4a0a      	ldr	r2, [pc, #40]	@ (8001fd4 <HAL_I2C_MspInit+0x144>)
 8001faa:	639a      	str	r2, [r3, #56]	@ 0x38
 8001fac:	4a09      	ldr	r2, [pc, #36]	@ (8001fd4 <HAL_I2C_MspInit+0x144>)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001fb2:	bf00      	nop
 8001fb4:	3728      	adds	r7, #40	@ 0x28
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	40005400 	.word	0x40005400
 8001fc0:	40021000 	.word	0x40021000
 8001fc4:	48000400 	.word	0x48000400
 8001fc8:	200000d4 	.word	0x200000d4
 8001fcc:	40020058 	.word	0x40020058
 8001fd0:	40010000 	.word	0x40010000
 8001fd4:	20000118 	.word	0x20000118
 8001fd8:	4002001c 	.word	0x4002001c

08001fdc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001fdc:	b590      	push	{r4, r7, lr}
 8001fde:	b093      	sub	sp, #76	@ 0x4c
 8001fe0:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001fe2:	f000 fdd7 	bl	8002b94 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001fe6:	f000 fa27 	bl	8002438 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001fea:	f7ff fe95 	bl	8001d18 <MX_GPIO_Init>
  MX_DMA_Init();
 8001fee:	f7ff fe65 	bl	8001cbc <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001ff2:	f000 fd31 	bl	8002a58 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8001ff6:	f000 fa97 	bl	8002528 <MX_SPI1_Init>
  MX_I2C1_Init();
 8001ffa:	f7ff ff09 	bl	8001e10 <MX_I2C1_Init>
  MX_TIM7_Init();
 8001ffe:	f000 fcb3 	bl	8002968 <MX_TIM7_Init>
  MX_TIM6_Init();
 8002002:	f000 fc79 	bl	80028f8 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

  char* big[4] = {"10:00", "22.1", "50", "1013"};
 8002006:	4b8f      	ldr	r3, [pc, #572]	@ (8002244 <main+0x268>)
 8002008:	f107 0420 	add.w	r4, r7, #32
 800200c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800200e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  char* small[4] = {":00", "C", "%", "hPa"};
 8002012:	4b8d      	ldr	r3, [pc, #564]	@ (8002248 <main+0x26c>)
 8002014:	f107 0410 	add.w	r4, r7, #16
 8002018:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800201a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  char* line2[4] = {"date", "", "OK", ""};
 800201e:	4b8b      	ldr	r3, [pc, #556]	@ (800224c <main+0x270>)
 8002020:	463c      	mov	r4, r7
 8002022:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002024:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  ILI9341_Reset();
 8002028:	f7ff faab 	bl	8001582 <ILI9341_Reset>
  HAL_Delay(10);
 800202c:	200a      	movs	r0, #10
 800202e:	f000 fe17 	bl	8002c60 <HAL_Delay>
  ILI9341_Init();
 8002032:	f7ff fad7 	bl	80015e4 <ILI9341_Init>
  HAL_Delay(50);
 8002036:	2032      	movs	r0, #50	@ 0x32
 8002038:	f000 fe12 	bl	8002c60 <HAL_Delay>

  ILI9341_SetRotation(3);
 800203c:	2003      	movs	r0, #3
 800203e:	f7ff fbdf 	bl	8001800 <ILI9341_SetRotation>
  ILI9341_FillScreen(BGCOLOR);
 8002042:	2000      	movs	r0, #0
 8002044:	f7ff fcca 	bl	80019dc <ILI9341_FillScreen>

  HAL_TIM_Base_Start_IT(&htim6);
 8002048:	4881      	ldr	r0, [pc, #516]	@ (8002250 <main+0x274>)
 800204a:	f003 fc79 	bl	8005940 <HAL_TIM_Base_Start_IT>

  if(mode==0){
 800204e:	4b81      	ldr	r3, [pc, #516]	@ (8002254 <main+0x278>)
 8002050:	f993 3000 	ldrsb.w	r3, [r3]
 8002054:	2b00      	cmp	r3, #0
 8002056:	f040 8127 	bne.w	80022a8 <main+0x2cc>
      DrawDataCentered_WithOffset("Welcome!", FONT4, 2, 75, FCOLOR);
 800205a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800205e:	9300      	str	r3, [sp, #0]
 8002060:	234b      	movs	r3, #75	@ 0x4b
 8002062:	2202      	movs	r2, #2
 8002064:	497c      	ldr	r1, [pc, #496]	@ (8002258 <main+0x27c>)
 8002066:	487d      	ldr	r0, [pc, #500]	@ (800225c <main+0x280>)
 8002068:	f7fe fdb0 	bl	8000bcc <DrawDataCentered_WithOffset>
      DrawDataCentered_WithOffset("Creators: Bodor, Gavendova,", FONT4, 1, 125, FCOLOR);
 800206c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002070:	9300      	str	r3, [sp, #0]
 8002072:	237d      	movs	r3, #125	@ 0x7d
 8002074:	2201      	movs	r2, #1
 8002076:	4978      	ldr	r1, [pc, #480]	@ (8002258 <main+0x27c>)
 8002078:	4879      	ldr	r0, [pc, #484]	@ (8002260 <main+0x284>)
 800207a:	f7fe fda7 	bl	8000bcc <DrawDataCentered_WithOffset>
      DrawDataCentered_WithOffset("Kapina, Krajmer", FONT4, 1, 125 + FONT4[2] + 1, FCOLOR);
 800207e:	4b76      	ldr	r3, [pc, #472]	@ (8002258 <main+0x27c>)
 8002080:	789b      	ldrb	r3, [r3, #2]
 8002082:	337e      	adds	r3, #126	@ 0x7e
 8002084:	b2db      	uxtb	r3, r3
 8002086:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800208a:	9200      	str	r2, [sp, #0]
 800208c:	2201      	movs	r2, #1
 800208e:	4972      	ldr	r1, [pc, #456]	@ (8002258 <main+0x27c>)
 8002090:	4874      	ldr	r0, [pc, #464]	@ (8002264 <main+0x288>)
 8002092:	f7fe fd9b 	bl	8000bcc <DrawDataCentered_WithOffset>
      DrawDataCentered_WithOffset("*Press the button to stop the screen", FONT4, 1, 240 - FONT4[2] - 1, RED);
 8002096:	4b70      	ldr	r3, [pc, #448]	@ (8002258 <main+0x27c>)
 8002098:	789a      	ldrb	r2, [r3, #2]
 800209a:	f06f 0310 	mvn.w	r3, #16
 800209e:	1a9b      	subs	r3, r3, r2
 80020a0:	b2db      	uxtb	r3, r3
 80020a2:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80020a6:	9200      	str	r2, [sp, #0]
 80020a8:	2201      	movs	r2, #1
 80020aa:	496b      	ldr	r1, [pc, #428]	@ (8002258 <main+0x27c>)
 80020ac:	486e      	ldr	r0, [pc, #440]	@ (8002268 <main+0x28c>)
 80020ae:	f7fe fd8d 	bl	8000bcc <DrawDataCentered_WithOffset>
      HAL_Delay(3000);
 80020b2:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80020b6:	f000 fdd3 	bl	8002c60 <HAL_Delay>

      ILI9341_FillScreen(BGCOLOR);
 80020ba:	2000      	movs	r0, #0
 80020bc:	f7ff fc8e 	bl	80019dc <ILI9341_FillScreen>

      uint32_t last_sim_update = 0;
 80020c0:	2300      	movs	r3, #0
 80020c2:	637b      	str	r3, [r7, #52]	@ 0x34
      int16_t sim_pressure = 1010;
 80020c4:	f240 33f2 	movw	r3, #1010	@ 0x3f2
 80020c8:	867b      	strh	r3, [r7, #50]	@ 0x32
      int16_t last_displayed_pressure = -1;
 80020ca:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80020ce:	863b      	strh	r3, [r7, #48]	@ 0x30

      while (1) {
          if (!btn_pressed && (HAL_GetTick() - change >= 5000)) {
 80020d0:	4b66      	ldr	r3, [pc, #408]	@ (800226c <main+0x290>)
 80020d2:	781b      	ldrb	r3, [r3, #0]
 80020d4:	b2db      	uxtb	r3, r3
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d169      	bne.n	80021ae <main+0x1d2>
 80020da:	f000 fdb5 	bl	8002c48 <HAL_GetTick>
 80020de:	4602      	mov	r2, r0
 80020e0:	4b63      	ldr	r3, [pc, #396]	@ (8002270 <main+0x294>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	1ad3      	subs	r3, r2, r3
 80020e6:	f241 3287 	movw	r2, #4999	@ 0x1387
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d95f      	bls.n	80021ae <main+0x1d2>
              screen++;
 80020ee:	4b61      	ldr	r3, [pc, #388]	@ (8002274 <main+0x298>)
 80020f0:	781b      	ldrb	r3, [r3, #0]
 80020f2:	3301      	adds	r3, #1
 80020f4:	b2da      	uxtb	r2, r3
 80020f6:	4b5f      	ldr	r3, [pc, #380]	@ (8002274 <main+0x298>)
 80020f8:	701a      	strb	r2, [r3, #0]
              if (screen > 5) screen = 0;
 80020fa:	4b5e      	ldr	r3, [pc, #376]	@ (8002274 <main+0x298>)
 80020fc:	781b      	ldrb	r3, [r3, #0]
 80020fe:	2b05      	cmp	r3, #5
 8002100:	d902      	bls.n	8002108 <main+0x12c>
 8002102:	4b5c      	ldr	r3, [pc, #368]	@ (8002274 <main+0x298>)
 8002104:	2200      	movs	r2, #0
 8002106:	701a      	strb	r2, [r3, #0]
              change = HAL_GetTick();
 8002108:	f000 fd9e 	bl	8002c48 <HAL_GetTick>
 800210c:	4603      	mov	r3, r0
 800210e:	4a58      	ldr	r2, [pc, #352]	@ (8002270 <main+0x294>)
 8002110:	6013      	str	r3, [r2, #0]

              ILI9341_FillScreen(BGCOLOR);
 8002112:	2000      	movs	r0, #0
 8002114:	f7ff fc62 	bl	80019dc <ILI9341_FillScreen>

              // Pri prepnut obrazovky resetujeme "last" hodnotu, aby sa hne vykreslila nov
              last_displayed_pressure = -1;
 8002118:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800211c:	863b      	strh	r3, [r7, #48]	@ 0x30

              switch (screen) {
 800211e:	4b55      	ldr	r3, [pc, #340]	@ (8002274 <main+0x298>)
 8002120:	781b      	ldrb	r3, [r3, #0]
 8002122:	2b05      	cmp	r3, #5
 8002124:	d843      	bhi.n	80021ae <main+0x1d2>
 8002126:	a201      	add	r2, pc, #4	@ (adr r2, 800212c <main+0x150>)
 8002128:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800212c:	08002145 	.word	0x08002145
 8002130:	08002157 	.word	0x08002157
 8002134:	08002171 	.word	0x08002171
 8002138:	0800218b 	.word	0x0800218b
 800213c:	080021af 	.word	0x080021af
 8002140:	080021a5 	.word	0x080021a5
                  case 0: DrawSummary(big, small, line2, FONT4);  break;
 8002144:	463a      	mov	r2, r7
 8002146:	f107 0110 	add.w	r1, r7, #16
 800214a:	f107 0020 	add.w	r0, r7, #32
 800214e:	4b42      	ldr	r3, [pc, #264]	@ (8002258 <main+0x27c>)
 8002150:	f7fe fffa 	bl	8001148 <DrawSummary>
 8002154:	e02b      	b.n	80021ae <main+0x1d2>
                  case 1: DrawDataCentered2("10:00", ":00", "date", FONT4, 5, 3, 3); break;
 8002156:	2303      	movs	r3, #3
 8002158:	9302      	str	r3, [sp, #8]
 800215a:	2303      	movs	r3, #3
 800215c:	9301      	str	r3, [sp, #4]
 800215e:	2305      	movs	r3, #5
 8002160:	9300      	str	r3, [sp, #0]
 8002162:	4b3d      	ldr	r3, [pc, #244]	@ (8002258 <main+0x27c>)
 8002164:	4a44      	ldr	r2, [pc, #272]	@ (8002278 <main+0x29c>)
 8002166:	4945      	ldr	r1, [pc, #276]	@ (800227c <main+0x2a0>)
 8002168:	4845      	ldr	r0, [pc, #276]	@ (8002280 <main+0x2a4>)
 800216a:	f7fe fd80 	bl	8000c6e <DrawDataCentered2>
 800216e:	e01e      	b.n	80021ae <main+0x1d2>
                  case 2: DrawDataCentered2("22.1", "C","", FONT4, 5, 3, 0);    break;
 8002170:	2300      	movs	r3, #0
 8002172:	9302      	str	r3, [sp, #8]
 8002174:	2303      	movs	r3, #3
 8002176:	9301      	str	r3, [sp, #4]
 8002178:	2305      	movs	r3, #5
 800217a:	9300      	str	r3, [sp, #0]
 800217c:	4b36      	ldr	r3, [pc, #216]	@ (8002258 <main+0x27c>)
 800217e:	4a41      	ldr	r2, [pc, #260]	@ (8002284 <main+0x2a8>)
 8002180:	4941      	ldr	r1, [pc, #260]	@ (8002288 <main+0x2ac>)
 8002182:	4842      	ldr	r0, [pc, #264]	@ (800228c <main+0x2b0>)
 8002184:	f7fe fd73 	bl	8000c6e <DrawDataCentered2>
 8002188:	e011      	b.n	80021ae <main+0x1d2>
                  case 3: DrawDataCentered2("50", "%", "OK", FONT4, 5, 3, 3);      break;
 800218a:	2303      	movs	r3, #3
 800218c:	9302      	str	r3, [sp, #8]
 800218e:	2303      	movs	r3, #3
 8002190:	9301      	str	r3, [sp, #4]
 8002192:	2305      	movs	r3, #5
 8002194:	9300      	str	r3, [sp, #0]
 8002196:	4b30      	ldr	r3, [pc, #192]	@ (8002258 <main+0x27c>)
 8002198:	4a3d      	ldr	r2, [pc, #244]	@ (8002290 <main+0x2b4>)
 800219a:	493e      	ldr	r1, [pc, #248]	@ (8002294 <main+0x2b8>)
 800219c:	483e      	ldr	r0, [pc, #248]	@ (8002298 <main+0x2bc>)
 800219e:	f7fe fd66 	bl	8000c6e <DrawDataCentered2>
 80021a2:	e004      	b.n	80021ae <main+0x1d2>
                  case 4: break;
                  case 5: DrawSun(YELLOW); break;
 80021a4:	f64f 70e0 	movw	r0, #65504	@ 0xffe0
 80021a8:	f7ff f836 	bl	8001218 <DrawSun>
 80021ac:	bf00      	nop
              }
          }

          if (HAL_GetTick() - last_sim_update >= 500) {
 80021ae:	f000 fd4b 	bl	8002c48 <HAL_GetTick>
 80021b2:	4602      	mov	r2, r0
 80021b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021b6:	1ad3      	subs	r3, r2, r3
 80021b8:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80021bc:	d311      	bcc.n	80021e2 <main+0x206>
              last_sim_update = HAL_GetTick();
 80021be:	f000 fd43 	bl	8002c48 <HAL_GetTick>
 80021c2:	6378      	str	r0, [r7, #52]	@ 0x34
              sim_pressure++;
 80021c4:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	@ 0x32
 80021c8:	b29b      	uxth	r3, r3
 80021ca:	3301      	adds	r3, #1
 80021cc:	b29b      	uxth	r3, r3
 80021ce:	867b      	strh	r3, [r7, #50]	@ 0x32
              if (sim_pressure > 1030) sim_pressure = 990;
 80021d0:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	@ 0x32
 80021d4:	f240 4206 	movw	r2, #1030	@ 0x406
 80021d8:	4293      	cmp	r3, r2
 80021da:	dd02      	ble.n	80021e2 <main+0x206>
 80021dc:	f240 33de 	movw	r3, #990	@ 0x3de
 80021e0:	867b      	strh	r3, [r7, #50]	@ 0x32
          }

          //dynamic

          if (sim_pressure != last_displayed_pressure) {
 80021e2:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	@ 0x32
 80021e6:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	@ 0x30
 80021ea:	429a      	cmp	r2, r3
 80021ec:	f43f af70 	beq.w	80020d0 <main+0xf4>

              sprintf(string_buf, "%d", sim_pressure);
 80021f0:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	@ 0x32
 80021f4:	461a      	mov	r2, r3
 80021f6:	4929      	ldr	r1, [pc, #164]	@ (800229c <main+0x2c0>)
 80021f8:	4829      	ldr	r0, [pc, #164]	@ (80022a0 <main+0x2c4>)
 80021fa:	f004 fa11 	bl	8006620 <siprintf>

              if (screen == 4) {
 80021fe:	4b1d      	ldr	r3, [pc, #116]	@ (8002274 <main+0x298>)
 8002200:	781b      	ldrb	r3, [r3, #0]
 8002202:	2b04      	cmp	r3, #4
 8002204:	d10c      	bne.n	8002220 <main+0x244>
                  DrawDataCentered2(string_buf, "hPa", "", FONT4, 5, 3, 0);
 8002206:	2300      	movs	r3, #0
 8002208:	9302      	str	r3, [sp, #8]
 800220a:	2303      	movs	r3, #3
 800220c:	9301      	str	r3, [sp, #4]
 800220e:	2305      	movs	r3, #5
 8002210:	9300      	str	r3, [sp, #0]
 8002212:	4b11      	ldr	r3, [pc, #68]	@ (8002258 <main+0x27c>)
 8002214:	4a1b      	ldr	r2, [pc, #108]	@ (8002284 <main+0x2a8>)
 8002216:	4923      	ldr	r1, [pc, #140]	@ (80022a4 <main+0x2c8>)
 8002218:	4821      	ldr	r0, [pc, #132]	@ (80022a0 <main+0x2c4>)
 800221a:	f7fe fd28 	bl	8000c6e <DrawDataCentered2>
 800221e:	e00d      	b.n	800223c <main+0x260>
              }
              else if (screen == 0) {
 8002220:	4b14      	ldr	r3, [pc, #80]	@ (8002274 <main+0x298>)
 8002222:	781b      	ldrb	r3, [r3, #0]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d109      	bne.n	800223c <main+0x260>
                  big[3] = string_buf;
 8002228:	4b1d      	ldr	r3, [pc, #116]	@ (80022a0 <main+0x2c4>)
 800222a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                  DrawSummary(big, small, line2, FONT4);
 800222c:	463a      	mov	r2, r7
 800222e:	f107 0110 	add.w	r1, r7, #16
 8002232:	f107 0020 	add.w	r0, r7, #32
 8002236:	4b08      	ldr	r3, [pc, #32]	@ (8002258 <main+0x27c>)
 8002238:	f7fe ff86 	bl	8001148 <DrawSummary>
              }
              last_displayed_pressure = sim_pressure;
 800223c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800223e:	863b      	strh	r3, [r7, #48]	@ 0x30
          if (!btn_pressed && (HAL_GetTick() - change >= 5000)) {
 8002240:	e746      	b.n	80020d0 <main+0xf4>
 8002242:	bf00      	nop
 8002244:	0800704c 	.word	0x0800704c
 8002248:	0800705c 	.word	0x0800705c
 800224c:	0800706c 	.word	0x0800706c
 8002250:	20000224 	.word	0x20000224
 8002254:	20000004 	.word	0x20000004
 8002258:	0800707c 	.word	0x0800707c
 800225c:	08006f88 	.word	0x08006f88
 8002260:	08006f94 	.word	0x08006f94
 8002264:	08006fb0 	.word	0x08006fb0
 8002268:	08006fc0 	.word	0x08006fc0
 800226c:	20000170 	.word	0x20000170
 8002270:	2000016c 	.word	0x2000016c
 8002274:	2000016b 	.word	0x2000016b
 8002278:	08006fe8 	.word	0x08006fe8
 800227c:	08006ff0 	.word	0x08006ff0
 8002280:	08006ff4 	.word	0x08006ff4
 8002284:	08006ffc 	.word	0x08006ffc
 8002288:	08007000 	.word	0x08007000
 800228c:	08007004 	.word	0x08007004
 8002290:	0800700c 	.word	0x0800700c
 8002294:	08007010 	.word	0x08007010
 8002298:	08007014 	.word	0x08007014
 800229c:	08007018 	.word	0x08007018
 80022a0:	20000164 	.word	0x20000164
 80022a4:	0800701c 	.word	0x0800701c
          }
      }
    }

  if(mode==1){
 80022a8:	4b50      	ldr	r3, [pc, #320]	@ (80023ec <main+0x410>)
 80022aa:	f993 3000 	ldrsb.w	r3, [r3]
 80022ae:	2b01      	cmp	r3, #1
 80022b0:	f040 809a 	bne.w	80023e8 <main+0x40c>
    DrawDataCentered_WithOffset("Welcome!", FONT4, 2, 75, FCOLOR);
 80022b4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80022b8:	9300      	str	r3, [sp, #0]
 80022ba:	234b      	movs	r3, #75	@ 0x4b
 80022bc:	2202      	movs	r2, #2
 80022be:	494c      	ldr	r1, [pc, #304]	@ (80023f0 <main+0x414>)
 80022c0:	484c      	ldr	r0, [pc, #304]	@ (80023f4 <main+0x418>)
 80022c2:	f7fe fc83 	bl	8000bcc <DrawDataCentered_WithOffset>
    DrawDataCentered_WithOffset("Creators: Bodor, Gavendova,", FONT4, 1, 125, FCOLOR);
 80022c6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80022ca:	9300      	str	r3, [sp, #0]
 80022cc:	237d      	movs	r3, #125	@ 0x7d
 80022ce:	2201      	movs	r2, #1
 80022d0:	4947      	ldr	r1, [pc, #284]	@ (80023f0 <main+0x414>)
 80022d2:	4849      	ldr	r0, [pc, #292]	@ (80023f8 <main+0x41c>)
 80022d4:	f7fe fc7a 	bl	8000bcc <DrawDataCentered_WithOffset>
    DrawDataCentered_WithOffset("Kapina, Krajmer", FONT4, 1, 125 + FONT4[2] + 1, FCOLOR);
 80022d8:	4b45      	ldr	r3, [pc, #276]	@ (80023f0 <main+0x414>)
 80022da:	789b      	ldrb	r3, [r3, #2]
 80022dc:	337e      	adds	r3, #126	@ 0x7e
 80022de:	b2db      	uxtb	r3, r3
 80022e0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80022e4:	9200      	str	r2, [sp, #0]
 80022e6:	2201      	movs	r2, #1
 80022e8:	4941      	ldr	r1, [pc, #260]	@ (80023f0 <main+0x414>)
 80022ea:	4844      	ldr	r0, [pc, #272]	@ (80023fc <main+0x420>)
 80022ec:	f7fe fc6e 	bl	8000bcc <DrawDataCentered_WithOffset>
    DrawDataCentered_WithOffset("*Press the button to switch screens", FONT4, 1, 240 - FONT4[2] - 1, RED);
 80022f0:	4b3f      	ldr	r3, [pc, #252]	@ (80023f0 <main+0x414>)
 80022f2:	789a      	ldrb	r2, [r3, #2]
 80022f4:	f06f 0310 	mvn.w	r3, #16
 80022f8:	1a9b      	subs	r3, r3, r2
 80022fa:	b2db      	uxtb	r3, r3
 80022fc:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8002300:	9200      	str	r2, [sp, #0]
 8002302:	2201      	movs	r2, #1
 8002304:	493a      	ldr	r1, [pc, #232]	@ (80023f0 <main+0x414>)
 8002306:	483e      	ldr	r0, [pc, #248]	@ (8002400 <main+0x424>)
 8002308:	f7fe fc60 	bl	8000bcc <DrawDataCentered_WithOffset>


    while (1) {
        if (btn_pressed) {
 800230c:	4b3d      	ldr	r3, [pc, #244]	@ (8002404 <main+0x428>)
 800230e:	781b      	ldrb	r3, [r3, #0]
 8002310:	b2db      	uxtb	r3, r3
 8002312:	2b00      	cmp	r3, #0
 8002314:	d064      	beq.n	80023e0 <main+0x404>
            screen++;
 8002316:	4b3c      	ldr	r3, [pc, #240]	@ (8002408 <main+0x42c>)
 8002318:	781b      	ldrb	r3, [r3, #0]
 800231a:	3301      	adds	r3, #1
 800231c:	b2da      	uxtb	r2, r3
 800231e:	4b3a      	ldr	r3, [pc, #232]	@ (8002408 <main+0x42c>)
 8002320:	701a      	strb	r2, [r3, #0]
            if (screen > 5) screen = 0;
 8002322:	4b39      	ldr	r3, [pc, #228]	@ (8002408 <main+0x42c>)
 8002324:	781b      	ldrb	r3, [r3, #0]
 8002326:	2b05      	cmp	r3, #5
 8002328:	d902      	bls.n	8002330 <main+0x354>
 800232a:	4b37      	ldr	r3, [pc, #220]	@ (8002408 <main+0x42c>)
 800232c:	2200      	movs	r2, #0
 800232e:	701a      	strb	r2, [r3, #0]

            ILI9341_FillScreen(BGCOLOR);
 8002330:	2000      	movs	r0, #0
 8002332:	f7ff fb53 	bl	80019dc <ILI9341_FillScreen>
            switch (screen) {
 8002336:	4b34      	ldr	r3, [pc, #208]	@ (8002408 <main+0x42c>)
 8002338:	781b      	ldrb	r3, [r3, #0]
 800233a:	2b05      	cmp	r3, #5
 800233c:	d850      	bhi.n	80023e0 <main+0x404>
 800233e:	a201      	add	r2, pc, #4	@ (adr r2, 8002344 <main+0x368>)
 8002340:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002344:	0800235d 	.word	0x0800235d
 8002348:	0800236f 	.word	0x0800236f
 800234c:	08002389 	.word	0x08002389
 8002350:	080023a3 	.word	0x080023a3
 8002354:	080023bd 	.word	0x080023bd
 8002358:	080023d7 	.word	0x080023d7
                      	  case 0: DrawSummary(big, small, line2, FONT4);  break;
 800235c:	463a      	mov	r2, r7
 800235e:	f107 0110 	add.w	r1, r7, #16
 8002362:	f107 0020 	add.w	r0, r7, #32
 8002366:	4b22      	ldr	r3, [pc, #136]	@ (80023f0 <main+0x414>)
 8002368:	f7fe feee 	bl	8001148 <DrawSummary>
 800236c:	e038      	b.n	80023e0 <main+0x404>
                          case 1: DrawDataCentered2("10:00", ":00", "date", FONT4, 5, 3, 3); break;
 800236e:	2303      	movs	r3, #3
 8002370:	9302      	str	r3, [sp, #8]
 8002372:	2303      	movs	r3, #3
 8002374:	9301      	str	r3, [sp, #4]
 8002376:	2305      	movs	r3, #5
 8002378:	9300      	str	r3, [sp, #0]
 800237a:	4b1d      	ldr	r3, [pc, #116]	@ (80023f0 <main+0x414>)
 800237c:	4a23      	ldr	r2, [pc, #140]	@ (800240c <main+0x430>)
 800237e:	4924      	ldr	r1, [pc, #144]	@ (8002410 <main+0x434>)
 8002380:	4824      	ldr	r0, [pc, #144]	@ (8002414 <main+0x438>)
 8002382:	f7fe fc74 	bl	8000c6e <DrawDataCentered2>
 8002386:	e02b      	b.n	80023e0 <main+0x404>
                          case 2: DrawDataCentered2("22.1", "C","", FONT4, 5, 3, 0);    break;
 8002388:	2300      	movs	r3, #0
 800238a:	9302      	str	r3, [sp, #8]
 800238c:	2303      	movs	r3, #3
 800238e:	9301      	str	r3, [sp, #4]
 8002390:	2305      	movs	r3, #5
 8002392:	9300      	str	r3, [sp, #0]
 8002394:	4b16      	ldr	r3, [pc, #88]	@ (80023f0 <main+0x414>)
 8002396:	4a20      	ldr	r2, [pc, #128]	@ (8002418 <main+0x43c>)
 8002398:	4920      	ldr	r1, [pc, #128]	@ (800241c <main+0x440>)
 800239a:	4821      	ldr	r0, [pc, #132]	@ (8002420 <main+0x444>)
 800239c:	f7fe fc67 	bl	8000c6e <DrawDataCentered2>
 80023a0:	e01e      	b.n	80023e0 <main+0x404>
                          case 3: DrawDataCentered2("50", "%", "OK", FONT4, 5, 3, 3);      break;
 80023a2:	2303      	movs	r3, #3
 80023a4:	9302      	str	r3, [sp, #8]
 80023a6:	2303      	movs	r3, #3
 80023a8:	9301      	str	r3, [sp, #4]
 80023aa:	2305      	movs	r3, #5
 80023ac:	9300      	str	r3, [sp, #0]
 80023ae:	4b10      	ldr	r3, [pc, #64]	@ (80023f0 <main+0x414>)
 80023b0:	4a1c      	ldr	r2, [pc, #112]	@ (8002424 <main+0x448>)
 80023b2:	491d      	ldr	r1, [pc, #116]	@ (8002428 <main+0x44c>)
 80023b4:	481d      	ldr	r0, [pc, #116]	@ (800242c <main+0x450>)
 80023b6:	f7fe fc5a 	bl	8000c6e <DrawDataCentered2>
 80023ba:	e011      	b.n	80023e0 <main+0x404>
                          case 4: DrawDataCentered2("1013", "hPa","", FONT4, 5, 3,0);  break;
 80023bc:	2300      	movs	r3, #0
 80023be:	9302      	str	r3, [sp, #8]
 80023c0:	2303      	movs	r3, #3
 80023c2:	9301      	str	r3, [sp, #4]
 80023c4:	2305      	movs	r3, #5
 80023c6:	9300      	str	r3, [sp, #0]
 80023c8:	4b09      	ldr	r3, [pc, #36]	@ (80023f0 <main+0x414>)
 80023ca:	4a13      	ldr	r2, [pc, #76]	@ (8002418 <main+0x43c>)
 80023cc:	4918      	ldr	r1, [pc, #96]	@ (8002430 <main+0x454>)
 80023ce:	4819      	ldr	r0, [pc, #100]	@ (8002434 <main+0x458>)
 80023d0:	f7fe fc4d 	bl	8000c6e <DrawDataCentered2>
 80023d4:	e004      	b.n	80023e0 <main+0x404>
                          case 5: DrawSun(YELLOW); break;
 80023d6:	f64f 70e0 	movw	r0, #65504	@ 0xffe0
 80023da:	f7fe ff1d 	bl	8001218 <DrawSun>
 80023de:	bf00      	nop
                      }
            }
            btn_pressed = 0;
 80023e0:	4b08      	ldr	r3, [pc, #32]	@ (8002404 <main+0x428>)
 80023e2:	2200      	movs	r2, #0
 80023e4:	701a      	strb	r2, [r3, #0]
        if (btn_pressed) {
 80023e6:	e791      	b.n	800230c <main+0x330>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80023e8:	e7fe      	b.n	80023e8 <main+0x40c>
 80023ea:	bf00      	nop
 80023ec:	20000004 	.word	0x20000004
 80023f0:	0800707c 	.word	0x0800707c
 80023f4:	08006f88 	.word	0x08006f88
 80023f8:	08006f94 	.word	0x08006f94
 80023fc:	08006fb0 	.word	0x08006fb0
 8002400:	08007020 	.word	0x08007020
 8002404:	20000170 	.word	0x20000170
 8002408:	2000016b 	.word	0x2000016b
 800240c:	08006fe8 	.word	0x08006fe8
 8002410:	08006ff0 	.word	0x08006ff0
 8002414:	08006ff4 	.word	0x08006ff4
 8002418:	08006ffc 	.word	0x08006ffc
 800241c:	08007000 	.word	0x08007000
 8002420:	08007004 	.word	0x08007004
 8002424:	0800700c 	.word	0x0800700c
 8002428:	08007010 	.word	0x08007010
 800242c:	08007014 	.word	0x08007014
 8002430:	0800701c 	.word	0x0800701c
 8002434:	08007044 	.word	0x08007044

08002438 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b096      	sub	sp, #88	@ 0x58
 800243c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800243e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002442:	2228      	movs	r2, #40	@ 0x28
 8002444:	2100      	movs	r1, #0
 8002446:	4618      	mov	r0, r3
 8002448:	f004 f90c 	bl	8006664 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800244c:	f107 031c 	add.w	r3, r7, #28
 8002450:	2200      	movs	r2, #0
 8002452:	601a      	str	r2, [r3, #0]
 8002454:	605a      	str	r2, [r3, #4]
 8002456:	609a      	str	r2, [r3, #8]
 8002458:	60da      	str	r2, [r3, #12]
 800245a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800245c:	1d3b      	adds	r3, r7, #4
 800245e:	2200      	movs	r2, #0
 8002460:	601a      	str	r2, [r3, #0]
 8002462:	605a      	str	r2, [r3, #4]
 8002464:	609a      	str	r2, [r3, #8]
 8002466:	60da      	str	r2, [r3, #12]
 8002468:	611a      	str	r2, [r3, #16]
 800246a:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800246c:	2302      	movs	r3, #2
 800246e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002470:	2301      	movs	r3, #1
 8002472:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002474:	2310      	movs	r3, #16
 8002476:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002478:	2300      	movs	r3, #0
 800247a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800247c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002480:	4618      	mov	r0, r3
 8002482:	f001 f9bf 	bl	8003804 <HAL_RCC_OscConfig>
 8002486:	4603      	mov	r3, r0
 8002488:	2b00      	cmp	r3, #0
 800248a:	d001      	beq.n	8002490 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800248c:	f000 f846 	bl	800251c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002490:	230f      	movs	r3, #15
 8002492:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002494:	2300      	movs	r3, #0
 8002496:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002498:	2300      	movs	r3, #0
 800249a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800249c:	2300      	movs	r3, #0
 800249e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80024a0:	2300      	movs	r3, #0
 80024a2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80024a4:	f107 031c 	add.w	r3, r7, #28
 80024a8:	2100      	movs	r1, #0
 80024aa:	4618      	mov	r0, r3
 80024ac:	f002 f9b8 	bl	8004820 <HAL_RCC_ClockConfig>
 80024b0:	4603      	mov	r3, r0
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d001      	beq.n	80024ba <SystemClock_Config+0x82>
  {
    Error_Handler();
 80024b6:	f000 f831 	bl	800251c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80024ba:	2320      	movs	r3, #32
 80024bc:	607b      	str	r3, [r7, #4]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80024be:	2300      	movs	r3, #0
 80024c0:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80024c2:	1d3b      	adds	r3, r7, #4
 80024c4:	4618      	mov	r0, r3
 80024c6:	f002 fbbd 	bl	8004c44 <HAL_RCCEx_PeriphCLKConfig>
 80024ca:	4603      	mov	r3, r0
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d001      	beq.n	80024d4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80024d0:	f000 f824 	bl	800251c <Error_Handler>
  }
}
 80024d4:	bf00      	nop
 80024d6:	3758      	adds	r7, #88	@ 0x58
 80024d8:	46bd      	mov	sp, r7
 80024da:	bd80      	pop	{r7, pc}

080024dc <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b082      	sub	sp, #8
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	4603      	mov	r3, r0
 80024e4:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == BTN_Pin)
 80024e6:	88fb      	ldrh	r3, [r7, #6]
 80024e8:	2b02      	cmp	r3, #2
 80024ea:	d10e      	bne.n	800250a <HAL_GPIO_EXTI_Callback+0x2e>
  {
	btn_pressed = !btn_pressed;
 80024ec:	4b09      	ldr	r3, [pc, #36]	@ (8002514 <HAL_GPIO_EXTI_Callback+0x38>)
 80024ee:	781b      	ldrb	r3, [r3, #0]
 80024f0:	b2db      	uxtb	r3, r3
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	bf0c      	ite	eq
 80024f6:	2301      	moveq	r3, #1
 80024f8:	2300      	movne	r3, #0
 80024fa:	b2db      	uxtb	r3, r3
 80024fc:	461a      	mov	r2, r3
 80024fe:	4b05      	ldr	r3, [pc, #20]	@ (8002514 <HAL_GPIO_EXTI_Callback+0x38>)
 8002500:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_TogglePin(GPIOB, LD3_Pin);
 8002502:	2108      	movs	r1, #8
 8002504:	4804      	ldr	r0, [pc, #16]	@ (8002518 <HAL_GPIO_EXTI_Callback+0x3c>)
 8002506:	f001 f819 	bl	800353c <HAL_GPIO_TogglePin>
  }
}
 800250a:	bf00      	nop
 800250c:	3708      	adds	r7, #8
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	20000170 	.word	0x20000170
 8002518:	48000400 	.word	0x48000400

0800251c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800251c:	b480      	push	{r7}
 800251e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002520:	b672      	cpsid	i
}
 8002522:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002524:	bf00      	nop
 8002526:	e7fd      	b.n	8002524 <Error_Handler+0x8>

08002528 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800252c:	4b1b      	ldr	r3, [pc, #108]	@ (800259c <MX_SPI1_Init+0x74>)
 800252e:	4a1c      	ldr	r2, [pc, #112]	@ (80025a0 <MX_SPI1_Init+0x78>)
 8002530:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002532:	4b1a      	ldr	r3, [pc, #104]	@ (800259c <MX_SPI1_Init+0x74>)
 8002534:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002538:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800253a:	4b18      	ldr	r3, [pc, #96]	@ (800259c <MX_SPI1_Init+0x74>)
 800253c:	2200      	movs	r2, #0
 800253e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002540:	4b16      	ldr	r3, [pc, #88]	@ (800259c <MX_SPI1_Init+0x74>)
 8002542:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002546:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002548:	4b14      	ldr	r3, [pc, #80]	@ (800259c <MX_SPI1_Init+0x74>)
 800254a:	2200      	movs	r2, #0
 800254c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800254e:	4b13      	ldr	r3, [pc, #76]	@ (800259c <MX_SPI1_Init+0x74>)
 8002550:	2200      	movs	r2, #0
 8002552:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002554:	4b11      	ldr	r3, [pc, #68]	@ (800259c <MX_SPI1_Init+0x74>)
 8002556:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800255a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800255c:	4b0f      	ldr	r3, [pc, #60]	@ (800259c <MX_SPI1_Init+0x74>)
 800255e:	2200      	movs	r2, #0
 8002560:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002562:	4b0e      	ldr	r3, [pc, #56]	@ (800259c <MX_SPI1_Init+0x74>)
 8002564:	2200      	movs	r2, #0
 8002566:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002568:	4b0c      	ldr	r3, [pc, #48]	@ (800259c <MX_SPI1_Init+0x74>)
 800256a:	2200      	movs	r2, #0
 800256c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800256e:	4b0b      	ldr	r3, [pc, #44]	@ (800259c <MX_SPI1_Init+0x74>)
 8002570:	2200      	movs	r2, #0
 8002572:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002574:	4b09      	ldr	r3, [pc, #36]	@ (800259c <MX_SPI1_Init+0x74>)
 8002576:	2207      	movs	r2, #7
 8002578:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800257a:	4b08      	ldr	r3, [pc, #32]	@ (800259c <MX_SPI1_Init+0x74>)
 800257c:	2200      	movs	r2, #0
 800257e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002580:	4b06      	ldr	r3, [pc, #24]	@ (800259c <MX_SPI1_Init+0x74>)
 8002582:	2208      	movs	r2, #8
 8002584:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002586:	4805      	ldr	r0, [pc, #20]	@ (800259c <MX_SPI1_Init+0x74>)
 8002588:	f002 fc80 	bl	8004e8c <HAL_SPI_Init>
 800258c:	4603      	mov	r3, r0
 800258e:	2b00      	cmp	r3, #0
 8002590:	d001      	beq.n	8002596 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002592:	f7ff ffc3 	bl	800251c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002596:	bf00      	nop
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	20000174 	.word	0x20000174
 80025a0:	40013000 	.word	0x40013000

080025a4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b08a      	sub	sp, #40	@ 0x28
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025ac:	f107 0314 	add.w	r3, r7, #20
 80025b0:	2200      	movs	r2, #0
 80025b2:	601a      	str	r2, [r3, #0]
 80025b4:	605a      	str	r2, [r3, #4]
 80025b6:	609a      	str	r2, [r3, #8]
 80025b8:	60da      	str	r2, [r3, #12]
 80025ba:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a2a      	ldr	r2, [pc, #168]	@ (800266c <HAL_SPI_MspInit+0xc8>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d14e      	bne.n	8002664 <HAL_SPI_MspInit+0xc0>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80025c6:	4b2a      	ldr	r3, [pc, #168]	@ (8002670 <HAL_SPI_MspInit+0xcc>)
 80025c8:	699b      	ldr	r3, [r3, #24]
 80025ca:	4a29      	ldr	r2, [pc, #164]	@ (8002670 <HAL_SPI_MspInit+0xcc>)
 80025cc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80025d0:	6193      	str	r3, [r2, #24]
 80025d2:	4b27      	ldr	r3, [pc, #156]	@ (8002670 <HAL_SPI_MspInit+0xcc>)
 80025d4:	699b      	ldr	r3, [r3, #24]
 80025d6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80025da:	613b      	str	r3, [r7, #16]
 80025dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025de:	4b24      	ldr	r3, [pc, #144]	@ (8002670 <HAL_SPI_MspInit+0xcc>)
 80025e0:	695b      	ldr	r3, [r3, #20]
 80025e2:	4a23      	ldr	r2, [pc, #140]	@ (8002670 <HAL_SPI_MspInit+0xcc>)
 80025e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025e8:	6153      	str	r3, [r2, #20]
 80025ea:	4b21      	ldr	r3, [pc, #132]	@ (8002670 <HAL_SPI_MspInit+0xcc>)
 80025ec:	695b      	ldr	r3, [r3, #20]
 80025ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025f2:	60fb      	str	r3, [r7, #12]
 80025f4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80025f6:	23a0      	movs	r3, #160	@ 0xa0
 80025f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025fa:	2302      	movs	r3, #2
 80025fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025fe:	2300      	movs	r3, #0
 8002600:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002602:	2303      	movs	r3, #3
 8002604:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002606:	2305      	movs	r3, #5
 8002608:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800260a:	f107 0314 	add.w	r3, r7, #20
 800260e:	4619      	mov	r1, r3
 8002610:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002614:	f000 fdf0 	bl	80031f8 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8002618:	4b16      	ldr	r3, [pc, #88]	@ (8002674 <HAL_SPI_MspInit+0xd0>)
 800261a:	4a17      	ldr	r2, [pc, #92]	@ (8002678 <HAL_SPI_MspInit+0xd4>)
 800261c:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800261e:	4b15      	ldr	r3, [pc, #84]	@ (8002674 <HAL_SPI_MspInit+0xd0>)
 8002620:	2210      	movs	r2, #16
 8002622:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002624:	4b13      	ldr	r3, [pc, #76]	@ (8002674 <HAL_SPI_MspInit+0xd0>)
 8002626:	2200      	movs	r2, #0
 8002628:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800262a:	4b12      	ldr	r3, [pc, #72]	@ (8002674 <HAL_SPI_MspInit+0xd0>)
 800262c:	2280      	movs	r2, #128	@ 0x80
 800262e:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002630:	4b10      	ldr	r3, [pc, #64]	@ (8002674 <HAL_SPI_MspInit+0xd0>)
 8002632:	2200      	movs	r2, #0
 8002634:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002636:	4b0f      	ldr	r3, [pc, #60]	@ (8002674 <HAL_SPI_MspInit+0xd0>)
 8002638:	2200      	movs	r2, #0
 800263a:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 800263c:	4b0d      	ldr	r3, [pc, #52]	@ (8002674 <HAL_SPI_MspInit+0xd0>)
 800263e:	2200      	movs	r2, #0
 8002640:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002642:	4b0c      	ldr	r3, [pc, #48]	@ (8002674 <HAL_SPI_MspInit+0xd0>)
 8002644:	2200      	movs	r2, #0
 8002646:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002648:	480a      	ldr	r0, [pc, #40]	@ (8002674 <HAL_SPI_MspInit+0xd0>)
 800264a:	f000 fc3e 	bl	8002eca <HAL_DMA_Init>
 800264e:	4603      	mov	r3, r0
 8002650:	2b00      	cmp	r3, #0
 8002652:	d001      	beq.n	8002658 <HAL_SPI_MspInit+0xb4>
    {
      Error_Handler();
 8002654:	f7ff ff62 	bl	800251c <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	4a06      	ldr	r2, [pc, #24]	@ (8002674 <HAL_SPI_MspInit+0xd0>)
 800265c:	655a      	str	r2, [r3, #84]	@ 0x54
 800265e:	4a05      	ldr	r2, [pc, #20]	@ (8002674 <HAL_SPI_MspInit+0xd0>)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002664:	bf00      	nop
 8002666:	3728      	adds	r7, #40	@ 0x28
 8002668:	46bd      	mov	sp, r7
 800266a:	bd80      	pop	{r7, pc}
 800266c:	40013000 	.word	0x40013000
 8002670:	40021000 	.word	0x40021000
 8002674:	200001d8 	.word	0x200001d8
 8002678:	40020030 	.word	0x40020030

0800267c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800267c:	b480      	push	{r7}
 800267e:	b083      	sub	sp, #12
 8002680:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002682:	4b0f      	ldr	r3, [pc, #60]	@ (80026c0 <HAL_MspInit+0x44>)
 8002684:	699b      	ldr	r3, [r3, #24]
 8002686:	4a0e      	ldr	r2, [pc, #56]	@ (80026c0 <HAL_MspInit+0x44>)
 8002688:	f043 0301 	orr.w	r3, r3, #1
 800268c:	6193      	str	r3, [r2, #24]
 800268e:	4b0c      	ldr	r3, [pc, #48]	@ (80026c0 <HAL_MspInit+0x44>)
 8002690:	699b      	ldr	r3, [r3, #24]
 8002692:	f003 0301 	and.w	r3, r3, #1
 8002696:	607b      	str	r3, [r7, #4]
 8002698:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800269a:	4b09      	ldr	r3, [pc, #36]	@ (80026c0 <HAL_MspInit+0x44>)
 800269c:	69db      	ldr	r3, [r3, #28]
 800269e:	4a08      	ldr	r2, [pc, #32]	@ (80026c0 <HAL_MspInit+0x44>)
 80026a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80026a4:	61d3      	str	r3, [r2, #28]
 80026a6:	4b06      	ldr	r3, [pc, #24]	@ (80026c0 <HAL_MspInit+0x44>)
 80026a8:	69db      	ldr	r3, [r3, #28]
 80026aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026ae:	603b      	str	r3, [r7, #0]
 80026b0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80026b2:	bf00      	nop
 80026b4:	370c      	adds	r7, #12
 80026b6:	46bd      	mov	sp, r7
 80026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026bc:	4770      	bx	lr
 80026be:	bf00      	nop
 80026c0:	40021000 	.word	0x40021000

080026c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80026c4:	b480      	push	{r7}
 80026c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80026c8:	bf00      	nop
 80026ca:	e7fd      	b.n	80026c8 <NMI_Handler+0x4>

080026cc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80026cc:	b480      	push	{r7}
 80026ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80026d0:	bf00      	nop
 80026d2:	e7fd      	b.n	80026d0 <HardFault_Handler+0x4>

080026d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80026d4:	b480      	push	{r7}
 80026d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80026d8:	bf00      	nop
 80026da:	e7fd      	b.n	80026d8 <MemManage_Handler+0x4>

080026dc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80026dc:	b480      	push	{r7}
 80026de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80026e0:	bf00      	nop
 80026e2:	e7fd      	b.n	80026e0 <BusFault_Handler+0x4>

080026e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026e4:	b480      	push	{r7}
 80026e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80026e8:	bf00      	nop
 80026ea:	e7fd      	b.n	80026e8 <UsageFault_Handler+0x4>

080026ec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80026ec:	b480      	push	{r7}
 80026ee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80026f0:	bf00      	nop
 80026f2:	46bd      	mov	sp, r7
 80026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f8:	4770      	bx	lr

080026fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80026fa:	b480      	push	{r7}
 80026fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80026fe:	bf00      	nop
 8002700:	46bd      	mov	sp, r7
 8002702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002706:	4770      	bx	lr

08002708 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002708:	b480      	push	{r7}
 800270a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800270c:	bf00      	nop
 800270e:	46bd      	mov	sp, r7
 8002710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002714:	4770      	bx	lr

08002716 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002716:	b580      	push	{r7, lr}
 8002718:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800271a:	f000 fa81 	bl	8002c20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800271e:	bf00      	nop
 8002720:	bd80      	pop	{r7, pc}
	...

08002724 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line 1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN_Pin);
 8002728:	2002      	movs	r0, #2
 800272a:	f000 ff21 	bl	8003570 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */
  HAL_TIM_Base_Start_IT(&htim7);
 800272e:	4802      	ldr	r0, [pc, #8]	@ (8002738 <EXTI1_IRQHandler+0x14>)
 8002730:	f003 f906 	bl	8005940 <HAL_TIM_Base_Start_IT>
  //butonCounter = 0;
  /* USER CODE END EXTI1_IRQn 1 */
}
 8002734:	bf00      	nop
 8002736:	bd80      	pop	{r7, pc}
 8002738:	20000270 	.word	0x20000270

0800273c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8002740:	4802      	ldr	r0, [pc, #8]	@ (800274c <DMA1_Channel2_IRQHandler+0x10>)
 8002742:	f000 fc68 	bl	8003016 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002746:	bf00      	nop
 8002748:	bd80      	pop	{r7, pc}
 800274a:	bf00      	nop
 800274c:	20000118 	.word	0x20000118

08002750 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002754:	4802      	ldr	r0, [pc, #8]	@ (8002760 <DMA1_Channel3_IRQHandler+0x10>)
 8002756:	f000 fc5e 	bl	8003016 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800275a:	bf00      	nop
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	200001d8 	.word	0x200001d8

08002764 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8002768:	4802      	ldr	r0, [pc, #8]	@ (8002774 <DMA1_Channel5_IRQHandler+0x10>)
 800276a:	f000 fc54 	bl	8003016 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800276e:	bf00      	nop
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	200000d4 	.word	0x200000d4

08002778 <TIM6_DAC1_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC1 underrun error interrupts.
  */
void TIM6_DAC1_IRQHandler(void)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC1_IRQn 0 */

  /* USER CODE END TIM6_DAC1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800277c:	4818      	ldr	r0, [pc, #96]	@ (80027e0 <TIM6_DAC1_IRQHandler+0x68>)
 800277e:	f003 f96a 	bl	8005a56 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC1_IRQn 1 */
  	  tick_counter++;
 8002782:	4b18      	ldr	r3, [pc, #96]	@ (80027e4 <TIM6_DAC1_IRQHandler+0x6c>)
 8002784:	f993 3000 	ldrsb.w	r3, [r3]
 8002788:	b2db      	uxtb	r3, r3
 800278a:	3301      	adds	r3, #1
 800278c:	b2db      	uxtb	r3, r3
 800278e:	b25a      	sxtb	r2, r3
 8002790:	4b14      	ldr	r3, [pc, #80]	@ (80027e4 <TIM6_DAC1_IRQHandler+0x6c>)
 8002792:	701a      	strb	r2, [r3, #0]

  	  if (led_status) {
 8002794:	4b14      	ldr	r3, [pc, #80]	@ (80027e8 <TIM6_DAC1_IRQHandler+0x70>)
 8002796:	f993 3000 	ldrsb.w	r3, [r3]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d009      	beq.n	80027b2 <TIM6_DAC1_IRQHandler+0x3a>
  		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800279e:	2201      	movs	r2, #1
 80027a0:	2140      	movs	r1, #64	@ 0x40
 80027a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80027a6:	f000 feb1 	bl	800350c <HAL_GPIO_WritePin>
  		led_status = 0;
 80027aa:	4b0f      	ldr	r3, [pc, #60]	@ (80027e8 <TIM6_DAC1_IRQHandler+0x70>)
 80027ac:	2200      	movs	r2, #0
 80027ae:	701a      	strb	r2, [r3, #0]
 80027b0:	e008      	b.n	80027c4 <TIM6_DAC1_IRQHandler+0x4c>
  	  }
  	  else {
  		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80027b2:	2200      	movs	r2, #0
 80027b4:	2140      	movs	r1, #64	@ 0x40
 80027b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80027ba:	f000 fea7 	bl	800350c <HAL_GPIO_WritePin>
  		led_status = 1;
 80027be:	4b0a      	ldr	r3, [pc, #40]	@ (80027e8 <TIM6_DAC1_IRQHandler+0x70>)
 80027c0:	2201      	movs	r2, #1
 80027c2:	701a      	strb	r2, [r3, #0]
  	  }
  	  if (tick_counter > 4) {
 80027c4:	4b07      	ldr	r3, [pc, #28]	@ (80027e4 <TIM6_DAC1_IRQHandler+0x6c>)
 80027c6:	f993 3000 	ldrsb.w	r3, [r3]
 80027ca:	2b04      	cmp	r3, #4
 80027cc:	dd05      	ble.n	80027da <TIM6_DAC1_IRQHandler+0x62>
  		  screen_tick = 1;
 80027ce:	4b07      	ldr	r3, [pc, #28]	@ (80027ec <TIM6_DAC1_IRQHandler+0x74>)
 80027d0:	2201      	movs	r2, #1
 80027d2:	701a      	strb	r2, [r3, #0]
  		  tick_counter = 0;
 80027d4:	4b03      	ldr	r3, [pc, #12]	@ (80027e4 <TIM6_DAC1_IRQHandler+0x6c>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	701a      	strb	r2, [r3, #0]
  	  }
  /* USER CODE END TIM6_DAC1_IRQn 1 */
}
 80027da:	bf00      	nop
 80027dc:	bd80      	pop	{r7, pc}
 80027de:	bf00      	nop
 80027e0:	20000224 	.word	0x20000224
 80027e4:	2000021d 	.word	0x2000021d
 80027e8:	2000021c 	.word	0x2000021c
 80027ec:	2000015d 	.word	0x2000015d

080027f0 <TIM7_DAC2_IRQHandler>:

/**
  * @brief This function handles TIM7 global and DAC2 underrun error interrupts.
  */
void TIM7_DAC2_IRQHandler(void)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_DAC2_IRQn 0 */

  /* USER CODE END TIM7_DAC2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80027f4:	4817      	ldr	r0, [pc, #92]	@ (8002854 <TIM7_DAC2_IRQHandler+0x64>)
 80027f6:	f003 f92e 	bl	8005a56 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_DAC2_IRQn 1 */
  if(!HAL_GPIO_ReadPin(BTN_GPIO_Port, BTN_Pin))
 80027fa:	2102      	movs	r1, #2
 80027fc:	4816      	ldr	r0, [pc, #88]	@ (8002858 <TIM7_DAC2_IRQHandler+0x68>)
 80027fe:	f000 fe6d 	bl	80034dc <HAL_GPIO_ReadPin>
 8002802:	4603      	mov	r3, r0
 8002804:	2b00      	cmp	r3, #0
 8002806:	d105      	bne.n	8002814 <TIM7_DAC2_IRQHandler+0x24>
	  /*if(butonCounter > 4)
	  {
		  HAL_TIM_Base_Stop_IT(&htim7);
		  screen_status = SET;
	  }*/
	  butonCounter++;
 8002808:	4b14      	ldr	r3, [pc, #80]	@ (800285c <TIM7_DAC2_IRQHandler+0x6c>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	3301      	adds	r3, #1
 800280e:	4a13      	ldr	r2, [pc, #76]	@ (800285c <TIM7_DAC2_IRQHandler+0x6c>)
 8002810:	6013      	str	r3, [r2, #0]
		  screen_status = SET;
	  }
	  butonCounter = 0;
  }
  /* USER CODE END TIM7_DAC2_IRQn 1 */
}
 8002812:	e01c      	b.n	800284e <TIM7_DAC2_IRQHandler+0x5e>
	  HAL_TIM_Base_Stop_IT(&htim7);
 8002814:	480f      	ldr	r0, [pc, #60]	@ (8002854 <TIM7_DAC2_IRQHandler+0x64>)
 8002816:	f003 f8ef 	bl	80059f8 <HAL_TIM_Base_Stop_IT>
	  if(butonCounter >= 245) {
 800281a:	4b10      	ldr	r3, [pc, #64]	@ (800285c <TIM7_DAC2_IRQHandler+0x6c>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	2bf4      	cmp	r3, #244	@ 0xf4
 8002820:	dd07      	ble.n	8002832 <TIM7_DAC2_IRQHandler+0x42>
		  mode ^= 1;
 8002822:	4b0f      	ldr	r3, [pc, #60]	@ (8002860 <TIM7_DAC2_IRQHandler+0x70>)
 8002824:	f993 3000 	ldrsb.w	r3, [r3]
 8002828:	f083 0301 	eor.w	r3, r3, #1
 800282c:	b25a      	sxtb	r2, r3
 800282e:	4b0c      	ldr	r3, [pc, #48]	@ (8002860 <TIM7_DAC2_IRQHandler+0x70>)
 8002830:	701a      	strb	r2, [r3, #0]
	  if(butonCounter > 20 && butonCounter < 245) {
 8002832:	4b0a      	ldr	r3, [pc, #40]	@ (800285c <TIM7_DAC2_IRQHandler+0x6c>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	2b14      	cmp	r3, #20
 8002838:	dd06      	ble.n	8002848 <TIM7_DAC2_IRQHandler+0x58>
 800283a:	4b08      	ldr	r3, [pc, #32]	@ (800285c <TIM7_DAC2_IRQHandler+0x6c>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	2bf4      	cmp	r3, #244	@ 0xf4
 8002840:	dc02      	bgt.n	8002848 <TIM7_DAC2_IRQHandler+0x58>
		  screen_status = SET;
 8002842:	4b08      	ldr	r3, [pc, #32]	@ (8002864 <TIM7_DAC2_IRQHandler+0x74>)
 8002844:	2201      	movs	r2, #1
 8002846:	701a      	strb	r2, [r3, #0]
	  butonCounter = 0;
 8002848:	4b04      	ldr	r3, [pc, #16]	@ (800285c <TIM7_DAC2_IRQHandler+0x6c>)
 800284a:	2200      	movs	r2, #0
 800284c:	601a      	str	r2, [r3, #0]
}
 800284e:	bf00      	nop
 8002850:	bd80      	pop	{r7, pc}
 8002852:	bf00      	nop
 8002854:	20000270 	.word	0x20000270
 8002858:	48000400 	.word	0x48000400
 800285c:	20000160 	.word	0x20000160
 8002860:	20000004 	.word	0x20000004
 8002864:	2000015c 	.word	0x2000015c

08002868 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b086      	sub	sp, #24
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002870:	4a14      	ldr	r2, [pc, #80]	@ (80028c4 <_sbrk+0x5c>)
 8002872:	4b15      	ldr	r3, [pc, #84]	@ (80028c8 <_sbrk+0x60>)
 8002874:	1ad3      	subs	r3, r2, r3
 8002876:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002878:	697b      	ldr	r3, [r7, #20]
 800287a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800287c:	4b13      	ldr	r3, [pc, #76]	@ (80028cc <_sbrk+0x64>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d102      	bne.n	800288a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002884:	4b11      	ldr	r3, [pc, #68]	@ (80028cc <_sbrk+0x64>)
 8002886:	4a12      	ldr	r2, [pc, #72]	@ (80028d0 <_sbrk+0x68>)
 8002888:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800288a:	4b10      	ldr	r3, [pc, #64]	@ (80028cc <_sbrk+0x64>)
 800288c:	681a      	ldr	r2, [r3, #0]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	4413      	add	r3, r2
 8002892:	693a      	ldr	r2, [r7, #16]
 8002894:	429a      	cmp	r2, r3
 8002896:	d207      	bcs.n	80028a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002898:	f003 feec 	bl	8006674 <__errno>
 800289c:	4603      	mov	r3, r0
 800289e:	220c      	movs	r2, #12
 80028a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80028a2:	f04f 33ff 	mov.w	r3, #4294967295
 80028a6:	e009      	b.n	80028bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80028a8:	4b08      	ldr	r3, [pc, #32]	@ (80028cc <_sbrk+0x64>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80028ae:	4b07      	ldr	r3, [pc, #28]	@ (80028cc <_sbrk+0x64>)
 80028b0:	681a      	ldr	r2, [r3, #0]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	4413      	add	r3, r2
 80028b6:	4a05      	ldr	r2, [pc, #20]	@ (80028cc <_sbrk+0x64>)
 80028b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80028ba:	68fb      	ldr	r3, [r7, #12]
}
 80028bc:	4618      	mov	r0, r3
 80028be:	3718      	adds	r7, #24
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}
 80028c4:	20003000 	.word	0x20003000
 80028c8:	00000400 	.word	0x00000400
 80028cc:	20000220 	.word	0x20000220
 80028d0:	20000490 	.word	0x20000490

080028d4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80028d4:	b480      	push	{r7}
 80028d6:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80028d8:	4b06      	ldr	r3, [pc, #24]	@ (80028f4 <SystemInit+0x20>)
 80028da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028de:	4a05      	ldr	r2, [pc, #20]	@ (80028f4 <SystemInit+0x20>)
 80028e0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80028e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80028e8:	bf00      	nop
 80028ea:	46bd      	mov	sp, r7
 80028ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f0:	4770      	bx	lr
 80028f2:	bf00      	nop
 80028f4:	e000ed00 	.word	0xe000ed00

080028f8 <MX_TIM6_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b084      	sub	sp, #16
 80028fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028fe:	1d3b      	adds	r3, r7, #4
 8002900:	2200      	movs	r2, #0
 8002902:	601a      	str	r2, [r3, #0]
 8002904:	605a      	str	r2, [r3, #4]
 8002906:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002908:	4b15      	ldr	r3, [pc, #84]	@ (8002960 <MX_TIM6_Init+0x68>)
 800290a:	4a16      	ldr	r2, [pc, #88]	@ (8002964 <MX_TIM6_Init+0x6c>)
 800290c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 800-1;
 800290e:	4b14      	ldr	r3, [pc, #80]	@ (8002960 <MX_TIM6_Init+0x68>)
 8002910:	f240 321f 	movw	r2, #799	@ 0x31f
 8002914:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002916:	4b12      	ldr	r3, [pc, #72]	@ (8002960 <MX_TIM6_Init+0x68>)
 8002918:	2200      	movs	r2, #0
 800291a:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 5000;
 800291c:	4b10      	ldr	r3, [pc, #64]	@ (8002960 <MX_TIM6_Init+0x68>)
 800291e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002922:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002924:	4b0e      	ldr	r3, [pc, #56]	@ (8002960 <MX_TIM6_Init+0x68>)
 8002926:	2200      	movs	r2, #0
 8002928:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800292a:	480d      	ldr	r0, [pc, #52]	@ (8002960 <MX_TIM6_Init+0x68>)
 800292c:	f002 ffb0 	bl	8005890 <HAL_TIM_Base_Init>
 8002930:	4603      	mov	r3, r0
 8002932:	2b00      	cmp	r3, #0
 8002934:	d001      	beq.n	800293a <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8002936:	f7ff fdf1 	bl	800251c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800293a:	2300      	movs	r3, #0
 800293c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800293e:	2300      	movs	r3, #0
 8002940:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002942:	1d3b      	adds	r3, r7, #4
 8002944:	4619      	mov	r1, r3
 8002946:	4806      	ldr	r0, [pc, #24]	@ (8002960 <MX_TIM6_Init+0x68>)
 8002948:	f003 fa3e 	bl	8005dc8 <HAL_TIMEx_MasterConfigSynchronization>
 800294c:	4603      	mov	r3, r0
 800294e:	2b00      	cmp	r3, #0
 8002950:	d001      	beq.n	8002956 <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8002952:	f7ff fde3 	bl	800251c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002956:	bf00      	nop
 8002958:	3710      	adds	r7, #16
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}
 800295e:	bf00      	nop
 8002960:	20000224 	.word	0x20000224
 8002964:	40001000 	.word	0x40001000

08002968 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b084      	sub	sp, #16
 800296c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800296e:	1d3b      	adds	r3, r7, #4
 8002970:	2200      	movs	r2, #0
 8002972:	601a      	str	r2, [r3, #0]
 8002974:	605a      	str	r2, [r3, #4]
 8002976:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002978:	4b14      	ldr	r3, [pc, #80]	@ (80029cc <MX_TIM7_Init+0x64>)
 800297a:	4a15      	ldr	r2, [pc, #84]	@ (80029d0 <MX_TIM7_Init+0x68>)
 800297c:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 800-1;
 800297e:	4b13      	ldr	r3, [pc, #76]	@ (80029cc <MX_TIM7_Init+0x64>)
 8002980:	f240 321f 	movw	r2, #799	@ 0x31f
 8002984:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002986:	4b11      	ldr	r3, [pc, #68]	@ (80029cc <MX_TIM7_Init+0x64>)
 8002988:	2200      	movs	r2, #0
 800298a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 100;
 800298c:	4b0f      	ldr	r3, [pc, #60]	@ (80029cc <MX_TIM7_Init+0x64>)
 800298e:	2264      	movs	r2, #100	@ 0x64
 8002990:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002992:	4b0e      	ldr	r3, [pc, #56]	@ (80029cc <MX_TIM7_Init+0x64>)
 8002994:	2200      	movs	r2, #0
 8002996:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002998:	480c      	ldr	r0, [pc, #48]	@ (80029cc <MX_TIM7_Init+0x64>)
 800299a:	f002 ff79 	bl	8005890 <HAL_TIM_Base_Init>
 800299e:	4603      	mov	r3, r0
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d001      	beq.n	80029a8 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 80029a4:	f7ff fdba 	bl	800251c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029a8:	2300      	movs	r3, #0
 80029aa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029ac:	2300      	movs	r3, #0
 80029ae:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80029b0:	1d3b      	adds	r3, r7, #4
 80029b2:	4619      	mov	r1, r3
 80029b4:	4805      	ldr	r0, [pc, #20]	@ (80029cc <MX_TIM7_Init+0x64>)
 80029b6:	f003 fa07 	bl	8005dc8 <HAL_TIMEx_MasterConfigSynchronization>
 80029ba:	4603      	mov	r3, r0
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d001      	beq.n	80029c4 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 80029c0:	f7ff fdac 	bl	800251c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80029c4:	bf00      	nop
 80029c6:	3710      	adds	r7, #16
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd80      	pop	{r7, pc}
 80029cc:	20000270 	.word	0x20000270
 80029d0:	40001400 	.word	0x40001400

080029d4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b084      	sub	sp, #16
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a1a      	ldr	r2, [pc, #104]	@ (8002a4c <HAL_TIM_Base_MspInit+0x78>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d114      	bne.n	8002a10 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80029e6:	4b1a      	ldr	r3, [pc, #104]	@ (8002a50 <HAL_TIM_Base_MspInit+0x7c>)
 80029e8:	69db      	ldr	r3, [r3, #28]
 80029ea:	4a19      	ldr	r2, [pc, #100]	@ (8002a50 <HAL_TIM_Base_MspInit+0x7c>)
 80029ec:	f043 0310 	orr.w	r3, r3, #16
 80029f0:	61d3      	str	r3, [r2, #28]
 80029f2:	4b17      	ldr	r3, [pc, #92]	@ (8002a50 <HAL_TIM_Base_MspInit+0x7c>)
 80029f4:	69db      	ldr	r3, [r3, #28]
 80029f6:	f003 0310 	and.w	r3, r3, #16
 80029fa:	60fb      	str	r3, [r7, #12]
 80029fc:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC1_IRQn, 0, 0);
 80029fe:	2200      	movs	r2, #0
 8002a00:	2100      	movs	r1, #0
 8002a02:	2036      	movs	r0, #54	@ 0x36
 8002a04:	f000 fa2b 	bl	8002e5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
 8002a08:	2036      	movs	r0, #54	@ 0x36
 8002a0a:	f000 fa44 	bl	8002e96 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM7_DAC2_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8002a0e:	e018      	b.n	8002a42 <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM7)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a0f      	ldr	r2, [pc, #60]	@ (8002a54 <HAL_TIM_Base_MspInit+0x80>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d113      	bne.n	8002a42 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002a1a:	4b0d      	ldr	r3, [pc, #52]	@ (8002a50 <HAL_TIM_Base_MspInit+0x7c>)
 8002a1c:	69db      	ldr	r3, [r3, #28]
 8002a1e:	4a0c      	ldr	r2, [pc, #48]	@ (8002a50 <HAL_TIM_Base_MspInit+0x7c>)
 8002a20:	f043 0320 	orr.w	r3, r3, #32
 8002a24:	61d3      	str	r3, [r2, #28]
 8002a26:	4b0a      	ldr	r3, [pc, #40]	@ (8002a50 <HAL_TIM_Base_MspInit+0x7c>)
 8002a28:	69db      	ldr	r3, [r3, #28]
 8002a2a:	f003 0320 	and.w	r3, r3, #32
 8002a2e:	60bb      	str	r3, [r7, #8]
 8002a30:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_DAC2_IRQn, 0, 0);
 8002a32:	2200      	movs	r2, #0
 8002a34:	2100      	movs	r1, #0
 8002a36:	2037      	movs	r0, #55	@ 0x37
 8002a38:	f000 fa11 	bl	8002e5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_DAC2_IRQn);
 8002a3c:	2037      	movs	r0, #55	@ 0x37
 8002a3e:	f000 fa2a 	bl	8002e96 <HAL_NVIC_EnableIRQ>
}
 8002a42:	bf00      	nop
 8002a44:	3710      	adds	r7, #16
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}
 8002a4a:	bf00      	nop
 8002a4c:	40001000 	.word	0x40001000
 8002a50:	40021000 	.word	0x40021000
 8002a54:	40001400 	.word	0x40001400

08002a58 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002a5c:	4b14      	ldr	r3, [pc, #80]	@ (8002ab0 <MX_USART2_UART_Init+0x58>)
 8002a5e:	4a15      	ldr	r2, [pc, #84]	@ (8002ab4 <MX_USART2_UART_Init+0x5c>)
 8002a60:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8002a62:	4b13      	ldr	r3, [pc, #76]	@ (8002ab0 <MX_USART2_UART_Init+0x58>)
 8002a64:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8002a68:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002a6a:	4b11      	ldr	r3, [pc, #68]	@ (8002ab0 <MX_USART2_UART_Init+0x58>)
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002a70:	4b0f      	ldr	r3, [pc, #60]	@ (8002ab0 <MX_USART2_UART_Init+0x58>)
 8002a72:	2200      	movs	r2, #0
 8002a74:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002a76:	4b0e      	ldr	r3, [pc, #56]	@ (8002ab0 <MX_USART2_UART_Init+0x58>)
 8002a78:	2200      	movs	r2, #0
 8002a7a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002a7c:	4b0c      	ldr	r3, [pc, #48]	@ (8002ab0 <MX_USART2_UART_Init+0x58>)
 8002a7e:	220c      	movs	r2, #12
 8002a80:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a82:	4b0b      	ldr	r3, [pc, #44]	@ (8002ab0 <MX_USART2_UART_Init+0x58>)
 8002a84:	2200      	movs	r2, #0
 8002a86:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a88:	4b09      	ldr	r3, [pc, #36]	@ (8002ab0 <MX_USART2_UART_Init+0x58>)
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002a8e:	4b08      	ldr	r3, [pc, #32]	@ (8002ab0 <MX_USART2_UART_Init+0x58>)
 8002a90:	2200      	movs	r2, #0
 8002a92:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002a94:	4b06      	ldr	r3, [pc, #24]	@ (8002ab0 <MX_USART2_UART_Init+0x58>)
 8002a96:	2200      	movs	r2, #0
 8002a98:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002a9a:	4805      	ldr	r0, [pc, #20]	@ (8002ab0 <MX_USART2_UART_Init+0x58>)
 8002a9c:	f003 fa20 	bl	8005ee0 <HAL_UART_Init>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d001      	beq.n	8002aaa <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002aa6:	f7ff fd39 	bl	800251c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002aaa:	bf00      	nop
 8002aac:	bd80      	pop	{r7, pc}
 8002aae:	bf00      	nop
 8002ab0:	200002bc 	.word	0x200002bc
 8002ab4:	40004400 	.word	0x40004400

08002ab8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b08a      	sub	sp, #40	@ 0x28
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ac0:	f107 0314 	add.w	r3, r7, #20
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	601a      	str	r2, [r3, #0]
 8002ac8:	605a      	str	r2, [r3, #4]
 8002aca:	609a      	str	r2, [r3, #8]
 8002acc:	60da      	str	r2, [r3, #12]
 8002ace:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4a18      	ldr	r2, [pc, #96]	@ (8002b38 <HAL_UART_MspInit+0x80>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d129      	bne.n	8002b2e <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002ada:	4b18      	ldr	r3, [pc, #96]	@ (8002b3c <HAL_UART_MspInit+0x84>)
 8002adc:	69db      	ldr	r3, [r3, #28]
 8002ade:	4a17      	ldr	r2, [pc, #92]	@ (8002b3c <HAL_UART_MspInit+0x84>)
 8002ae0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ae4:	61d3      	str	r3, [r2, #28]
 8002ae6:	4b15      	ldr	r3, [pc, #84]	@ (8002b3c <HAL_UART_MspInit+0x84>)
 8002ae8:	69db      	ldr	r3, [r3, #28]
 8002aea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aee:	613b      	str	r3, [r7, #16]
 8002af0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002af2:	4b12      	ldr	r3, [pc, #72]	@ (8002b3c <HAL_UART_MspInit+0x84>)
 8002af4:	695b      	ldr	r3, [r3, #20]
 8002af6:	4a11      	ldr	r2, [pc, #68]	@ (8002b3c <HAL_UART_MspInit+0x84>)
 8002af8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002afc:	6153      	str	r3, [r2, #20]
 8002afe:	4b0f      	ldr	r3, [pc, #60]	@ (8002b3c <HAL_UART_MspInit+0x84>)
 8002b00:	695b      	ldr	r3, [r3, #20]
 8002b02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b06:	60fb      	str	r3, [r7, #12]
 8002b08:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8002b0a:	f248 0304 	movw	r3, #32772	@ 0x8004
 8002b0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b10:	2302      	movs	r3, #2
 8002b12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b14:	2300      	movs	r3, #0
 8002b16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b18:	2303      	movs	r3, #3
 8002b1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002b1c:	2307      	movs	r3, #7
 8002b1e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b20:	f107 0314 	add.w	r3, r7, #20
 8002b24:	4619      	mov	r1, r3
 8002b26:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b2a:	f000 fb65 	bl	80031f8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002b2e:	bf00      	nop
 8002b30:	3728      	adds	r7, #40	@ 0x28
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bd80      	pop	{r7, pc}
 8002b36:	bf00      	nop
 8002b38:	40004400 	.word	0x40004400
 8002b3c:	40021000 	.word	0x40021000

08002b40 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002b40:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002b78 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002b44:	f7ff fec6 	bl	80028d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002b48:	480c      	ldr	r0, [pc, #48]	@ (8002b7c <LoopForever+0x6>)
  ldr r1, =_edata
 8002b4a:	490d      	ldr	r1, [pc, #52]	@ (8002b80 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002b4c:	4a0d      	ldr	r2, [pc, #52]	@ (8002b84 <LoopForever+0xe>)
  movs r3, #0
 8002b4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b50:	e002      	b.n	8002b58 <LoopCopyDataInit>

08002b52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b56:	3304      	adds	r3, #4

08002b58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b5c:	d3f9      	bcc.n	8002b52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b5e:	4a0a      	ldr	r2, [pc, #40]	@ (8002b88 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002b60:	4c0a      	ldr	r4, [pc, #40]	@ (8002b8c <LoopForever+0x16>)
  movs r3, #0
 8002b62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b64:	e001      	b.n	8002b6a <LoopFillZerobss>

08002b66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b68:	3204      	adds	r2, #4

08002b6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b6c:	d3fb      	bcc.n	8002b66 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002b6e:	f003 fd87 	bl	8006680 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002b72:	f7ff fa33 	bl	8001fdc <main>

08002b76 <LoopForever>:

LoopForever:
    b LoopForever
 8002b76:	e7fe      	b.n	8002b76 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002b78:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8002b7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b80:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8002b84:	0800823c 	.word	0x0800823c
  ldr r2, =_sbss
 8002b88:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8002b8c:	20000490 	.word	0x20000490

08002b90 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002b90:	e7fe      	b.n	8002b90 <ADC1_2_IRQHandler>
	...

08002b94 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b98:	4b08      	ldr	r3, [pc, #32]	@ (8002bbc <HAL_Init+0x28>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a07      	ldr	r2, [pc, #28]	@ (8002bbc <HAL_Init+0x28>)
 8002b9e:	f043 0310 	orr.w	r3, r3, #16
 8002ba2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ba4:	2003      	movs	r0, #3
 8002ba6:	f000 f94f 	bl	8002e48 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002baa:	2000      	movs	r0, #0
 8002bac:	f000 f808 	bl	8002bc0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002bb0:	f7ff fd64 	bl	800267c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002bb4:	2300      	movs	r3, #0
}
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	bf00      	nop
 8002bbc:	40022000 	.word	0x40022000

08002bc0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b082      	sub	sp, #8
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002bc8:	4b12      	ldr	r3, [pc, #72]	@ (8002c14 <HAL_InitTick+0x54>)
 8002bca:	681a      	ldr	r2, [r3, #0]
 8002bcc:	4b12      	ldr	r3, [pc, #72]	@ (8002c18 <HAL_InitTick+0x58>)
 8002bce:	781b      	ldrb	r3, [r3, #0]
 8002bd0:	4619      	mov	r1, r3
 8002bd2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002bd6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002bda:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bde:	4618      	mov	r0, r3
 8002be0:	f000 f967 	bl	8002eb2 <HAL_SYSTICK_Config>
 8002be4:	4603      	mov	r3, r0
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d001      	beq.n	8002bee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002bea:	2301      	movs	r3, #1
 8002bec:	e00e      	b.n	8002c0c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2b0f      	cmp	r3, #15
 8002bf2:	d80a      	bhi.n	8002c0a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	6879      	ldr	r1, [r7, #4]
 8002bf8:	f04f 30ff 	mov.w	r0, #4294967295
 8002bfc:	f000 f92f 	bl	8002e5e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c00:	4a06      	ldr	r2, [pc, #24]	@ (8002c1c <HAL_InitTick+0x5c>)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8002c06:	2300      	movs	r3, #0
 8002c08:	e000      	b.n	8002c0c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
}
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	3708      	adds	r7, #8
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bd80      	pop	{r7, pc}
 8002c14:	20000008 	.word	0x20000008
 8002c18:	20000010 	.word	0x20000010
 8002c1c:	2000000c 	.word	0x2000000c

08002c20 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c20:	b480      	push	{r7}
 8002c22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c24:	4b06      	ldr	r3, [pc, #24]	@ (8002c40 <HAL_IncTick+0x20>)
 8002c26:	781b      	ldrb	r3, [r3, #0]
 8002c28:	461a      	mov	r2, r3
 8002c2a:	4b06      	ldr	r3, [pc, #24]	@ (8002c44 <HAL_IncTick+0x24>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4413      	add	r3, r2
 8002c30:	4a04      	ldr	r2, [pc, #16]	@ (8002c44 <HAL_IncTick+0x24>)
 8002c32:	6013      	str	r3, [r2, #0]
}
 8002c34:	bf00      	nop
 8002c36:	46bd      	mov	sp, r7
 8002c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3c:	4770      	bx	lr
 8002c3e:	bf00      	nop
 8002c40:	20000010 	.word	0x20000010
 8002c44:	20000344 	.word	0x20000344

08002c48 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	af00      	add	r7, sp, #0
  return uwTick;  
 8002c4c:	4b03      	ldr	r3, [pc, #12]	@ (8002c5c <HAL_GetTick+0x14>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
}
 8002c50:	4618      	mov	r0, r3
 8002c52:	46bd      	mov	sp, r7
 8002c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c58:	4770      	bx	lr
 8002c5a:	bf00      	nop
 8002c5c:	20000344 	.word	0x20000344

08002c60 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b084      	sub	sp, #16
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c68:	f7ff ffee 	bl	8002c48 <HAL_GetTick>
 8002c6c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c78:	d005      	beq.n	8002c86 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c7a:	4b0a      	ldr	r3, [pc, #40]	@ (8002ca4 <HAL_Delay+0x44>)
 8002c7c:	781b      	ldrb	r3, [r3, #0]
 8002c7e:	461a      	mov	r2, r3
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	4413      	add	r3, r2
 8002c84:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002c86:	bf00      	nop
 8002c88:	f7ff ffde 	bl	8002c48 <HAL_GetTick>
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	1ad3      	subs	r3, r2, r3
 8002c92:	68fa      	ldr	r2, [r7, #12]
 8002c94:	429a      	cmp	r2, r3
 8002c96:	d8f7      	bhi.n	8002c88 <HAL_Delay+0x28>
  {
  }
}
 8002c98:	bf00      	nop
 8002c9a:	bf00      	nop
 8002c9c:	3710      	adds	r7, #16
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	20000010 	.word	0x20000010

08002ca8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b085      	sub	sp, #20
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	f003 0307 	and.w	r3, r3, #7
 8002cb6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002cb8:	4b0c      	ldr	r3, [pc, #48]	@ (8002cec <__NVIC_SetPriorityGrouping+0x44>)
 8002cba:	68db      	ldr	r3, [r3, #12]
 8002cbc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002cbe:	68ba      	ldr	r2, [r7, #8]
 8002cc0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002cc4:	4013      	ands	r3, r2
 8002cc6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002cd0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002cd4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002cd8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002cda:	4a04      	ldr	r2, [pc, #16]	@ (8002cec <__NVIC_SetPriorityGrouping+0x44>)
 8002cdc:	68bb      	ldr	r3, [r7, #8]
 8002cde:	60d3      	str	r3, [r2, #12]
}
 8002ce0:	bf00      	nop
 8002ce2:	3714      	adds	r7, #20
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cea:	4770      	bx	lr
 8002cec:	e000ed00 	.word	0xe000ed00

08002cf0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002cf4:	4b04      	ldr	r3, [pc, #16]	@ (8002d08 <__NVIC_GetPriorityGrouping+0x18>)
 8002cf6:	68db      	ldr	r3, [r3, #12]
 8002cf8:	0a1b      	lsrs	r3, r3, #8
 8002cfa:	f003 0307 	and.w	r3, r3, #7
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	46bd      	mov	sp, r7
 8002d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d06:	4770      	bx	lr
 8002d08:	e000ed00 	.word	0xe000ed00

08002d0c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b083      	sub	sp, #12
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	4603      	mov	r3, r0
 8002d14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	db0b      	blt.n	8002d36 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d1e:	79fb      	ldrb	r3, [r7, #7]
 8002d20:	f003 021f 	and.w	r2, r3, #31
 8002d24:	4907      	ldr	r1, [pc, #28]	@ (8002d44 <__NVIC_EnableIRQ+0x38>)
 8002d26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d2a:	095b      	lsrs	r3, r3, #5
 8002d2c:	2001      	movs	r0, #1
 8002d2e:	fa00 f202 	lsl.w	r2, r0, r2
 8002d32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002d36:	bf00      	nop
 8002d38:	370c      	adds	r7, #12
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d40:	4770      	bx	lr
 8002d42:	bf00      	nop
 8002d44:	e000e100 	.word	0xe000e100

08002d48 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	b083      	sub	sp, #12
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	4603      	mov	r3, r0
 8002d50:	6039      	str	r1, [r7, #0]
 8002d52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	db0a      	blt.n	8002d72 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	b2da      	uxtb	r2, r3
 8002d60:	490c      	ldr	r1, [pc, #48]	@ (8002d94 <__NVIC_SetPriority+0x4c>)
 8002d62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d66:	0112      	lsls	r2, r2, #4
 8002d68:	b2d2      	uxtb	r2, r2
 8002d6a:	440b      	add	r3, r1
 8002d6c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d70:	e00a      	b.n	8002d88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	b2da      	uxtb	r2, r3
 8002d76:	4908      	ldr	r1, [pc, #32]	@ (8002d98 <__NVIC_SetPriority+0x50>)
 8002d78:	79fb      	ldrb	r3, [r7, #7]
 8002d7a:	f003 030f 	and.w	r3, r3, #15
 8002d7e:	3b04      	subs	r3, #4
 8002d80:	0112      	lsls	r2, r2, #4
 8002d82:	b2d2      	uxtb	r2, r2
 8002d84:	440b      	add	r3, r1
 8002d86:	761a      	strb	r2, [r3, #24]
}
 8002d88:	bf00      	nop
 8002d8a:	370c      	adds	r7, #12
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d92:	4770      	bx	lr
 8002d94:	e000e100 	.word	0xe000e100
 8002d98:	e000ed00 	.word	0xe000ed00

08002d9c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b089      	sub	sp, #36	@ 0x24
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	60f8      	str	r0, [r7, #12]
 8002da4:	60b9      	str	r1, [r7, #8]
 8002da6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	f003 0307 	and.w	r3, r3, #7
 8002dae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002db0:	69fb      	ldr	r3, [r7, #28]
 8002db2:	f1c3 0307 	rsb	r3, r3, #7
 8002db6:	2b04      	cmp	r3, #4
 8002db8:	bf28      	it	cs
 8002dba:	2304      	movcs	r3, #4
 8002dbc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002dbe:	69fb      	ldr	r3, [r7, #28]
 8002dc0:	3304      	adds	r3, #4
 8002dc2:	2b06      	cmp	r3, #6
 8002dc4:	d902      	bls.n	8002dcc <NVIC_EncodePriority+0x30>
 8002dc6:	69fb      	ldr	r3, [r7, #28]
 8002dc8:	3b03      	subs	r3, #3
 8002dca:	e000      	b.n	8002dce <NVIC_EncodePriority+0x32>
 8002dcc:	2300      	movs	r3, #0
 8002dce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002dd0:	f04f 32ff 	mov.w	r2, #4294967295
 8002dd4:	69bb      	ldr	r3, [r7, #24]
 8002dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dda:	43da      	mvns	r2, r3
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	401a      	ands	r2, r3
 8002de0:	697b      	ldr	r3, [r7, #20]
 8002de2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002de4:	f04f 31ff 	mov.w	r1, #4294967295
 8002de8:	697b      	ldr	r3, [r7, #20]
 8002dea:	fa01 f303 	lsl.w	r3, r1, r3
 8002dee:	43d9      	mvns	r1, r3
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002df4:	4313      	orrs	r3, r2
         );
}
 8002df6:	4618      	mov	r0, r3
 8002df8:	3724      	adds	r7, #36	@ 0x24
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr
	...

08002e04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b082      	sub	sp, #8
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	3b01      	subs	r3, #1
 8002e10:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002e14:	d301      	bcc.n	8002e1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e16:	2301      	movs	r3, #1
 8002e18:	e00f      	b.n	8002e3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e1a:	4a0a      	ldr	r2, [pc, #40]	@ (8002e44 <SysTick_Config+0x40>)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	3b01      	subs	r3, #1
 8002e20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e22:	210f      	movs	r1, #15
 8002e24:	f04f 30ff 	mov.w	r0, #4294967295
 8002e28:	f7ff ff8e 	bl	8002d48 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e2c:	4b05      	ldr	r3, [pc, #20]	@ (8002e44 <SysTick_Config+0x40>)
 8002e2e:	2200      	movs	r2, #0
 8002e30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e32:	4b04      	ldr	r3, [pc, #16]	@ (8002e44 <SysTick_Config+0x40>)
 8002e34:	2207      	movs	r2, #7
 8002e36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e38:	2300      	movs	r3, #0
}
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	3708      	adds	r7, #8
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}
 8002e42:	bf00      	nop
 8002e44:	e000e010 	.word	0xe000e010

08002e48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b082      	sub	sp, #8
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e50:	6878      	ldr	r0, [r7, #4]
 8002e52:	f7ff ff29 	bl	8002ca8 <__NVIC_SetPriorityGrouping>
}
 8002e56:	bf00      	nop
 8002e58:	3708      	adds	r7, #8
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd80      	pop	{r7, pc}

08002e5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e5e:	b580      	push	{r7, lr}
 8002e60:	b086      	sub	sp, #24
 8002e62:	af00      	add	r7, sp, #0
 8002e64:	4603      	mov	r3, r0
 8002e66:	60b9      	str	r1, [r7, #8]
 8002e68:	607a      	str	r2, [r7, #4]
 8002e6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e70:	f7ff ff3e 	bl	8002cf0 <__NVIC_GetPriorityGrouping>
 8002e74:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e76:	687a      	ldr	r2, [r7, #4]
 8002e78:	68b9      	ldr	r1, [r7, #8]
 8002e7a:	6978      	ldr	r0, [r7, #20]
 8002e7c:	f7ff ff8e 	bl	8002d9c <NVIC_EncodePriority>
 8002e80:	4602      	mov	r2, r0
 8002e82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e86:	4611      	mov	r1, r2
 8002e88:	4618      	mov	r0, r3
 8002e8a:	f7ff ff5d 	bl	8002d48 <__NVIC_SetPriority>
}
 8002e8e:	bf00      	nop
 8002e90:	3718      	adds	r7, #24
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd80      	pop	{r7, pc}

08002e96 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e96:	b580      	push	{r7, lr}
 8002e98:	b082      	sub	sp, #8
 8002e9a:	af00      	add	r7, sp, #0
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ea0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	f7ff ff31 	bl	8002d0c <__NVIC_EnableIRQ>
}
 8002eaa:	bf00      	nop
 8002eac:	3708      	adds	r7, #8
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bd80      	pop	{r7, pc}

08002eb2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002eb2:	b580      	push	{r7, lr}
 8002eb4:	b082      	sub	sp, #8
 8002eb6:	af00      	add	r7, sp, #0
 8002eb8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002eba:	6878      	ldr	r0, [r7, #4]
 8002ebc:	f7ff ffa2 	bl	8002e04 <SysTick_Config>
 8002ec0:	4603      	mov	r3, r0
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3708      	adds	r7, #8
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}

08002eca <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002eca:	b580      	push	{r7, lr}
 8002ecc:	b084      	sub	sp, #16
 8002ece:	af00      	add	r7, sp, #0
 8002ed0:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d101      	bne.n	8002ee0 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002edc:	2301      	movs	r3, #1
 8002ede:	e037      	b.n	8002f50 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2202      	movs	r2, #2
 8002ee4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002ef6:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002efa:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002f04:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	68db      	ldr	r3, [r3, #12]
 8002f0a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f10:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	695b      	ldr	r3, [r3, #20]
 8002f16:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f1c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	69db      	ldr	r3, [r3, #28]
 8002f22:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002f24:	68fa      	ldr	r2, [r7, #12]
 8002f26:	4313      	orrs	r3, r2
 8002f28:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	68fa      	ldr	r2, [r7, #12]
 8002f30:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	f000 f940 	bl	80031b8 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2201      	movs	r2, #1
 8002f42:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2200      	movs	r2, #0
 8002f4a:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002f4e:	2300      	movs	r3, #0
}
 8002f50:	4618      	mov	r0, r3
 8002f52:	3710      	adds	r7, #16
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bd80      	pop	{r7, pc}

08002f58 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b086      	sub	sp, #24
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	60f8      	str	r0, [r7, #12]
 8002f60:	60b9      	str	r1, [r7, #8]
 8002f62:	607a      	str	r2, [r7, #4]
 8002f64:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f66:	2300      	movs	r3, #0
 8002f68:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f70:	2b01      	cmp	r3, #1
 8002f72:	d101      	bne.n	8002f78 <HAL_DMA_Start_IT+0x20>
 8002f74:	2302      	movs	r3, #2
 8002f76:	e04a      	b.n	800300e <HAL_DMA_Start_IT+0xb6>
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002f86:	2b01      	cmp	r3, #1
 8002f88:	d13a      	bne.n	8003000 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	2202      	movs	r2, #2
 8002f8e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	2200      	movs	r2, #0
 8002f96:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	681a      	ldr	r2, [r3, #0]
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f022 0201 	bic.w	r2, r2, #1
 8002fa6:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	687a      	ldr	r2, [r7, #4]
 8002fac:	68b9      	ldr	r1, [r7, #8]
 8002fae:	68f8      	ldr	r0, [r7, #12]
 8002fb0:	f000 f8d4 	bl	800315c <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d008      	beq.n	8002fce <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	681a      	ldr	r2, [r3, #0]
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f042 020e 	orr.w	r2, r2, #14
 8002fca:	601a      	str	r2, [r3, #0]
 8002fcc:	e00f      	b.n	8002fee <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	681a      	ldr	r2, [r3, #0]
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f042 020a 	orr.w	r2, r2, #10
 8002fdc:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	681a      	ldr	r2, [r3, #0]
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f022 0204 	bic.w	r2, r2, #4
 8002fec:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	681a      	ldr	r2, [r3, #0]
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f042 0201 	orr.w	r2, r2, #1
 8002ffc:	601a      	str	r2, [r3, #0]
 8002ffe:	e005      	b.n	800300c <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	2200      	movs	r2, #0
 8003004:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003008:	2302      	movs	r3, #2
 800300a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800300c:	7dfb      	ldrb	r3, [r7, #23]
}
 800300e:	4618      	mov	r0, r3
 8003010:	3718      	adds	r7, #24
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}

08003016 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003016:	b580      	push	{r7, lr}
 8003018:	b084      	sub	sp, #16
 800301a:	af00      	add	r7, sp, #0
 800301c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003032:	2204      	movs	r2, #4
 8003034:	409a      	lsls	r2, r3
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	4013      	ands	r3, r2
 800303a:	2b00      	cmp	r3, #0
 800303c:	d024      	beq.n	8003088 <HAL_DMA_IRQHandler+0x72>
 800303e:	68bb      	ldr	r3, [r7, #8]
 8003040:	f003 0304 	and.w	r3, r3, #4
 8003044:	2b00      	cmp	r3, #0
 8003046:	d01f      	beq.n	8003088 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f003 0320 	and.w	r3, r3, #32
 8003052:	2b00      	cmp	r3, #0
 8003054:	d107      	bne.n	8003066 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	681a      	ldr	r2, [r3, #0]
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f022 0204 	bic.w	r2, r2, #4
 8003064:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800306e:	2104      	movs	r1, #4
 8003070:	fa01 f202 	lsl.w	r2, r1, r2
 8003074:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800307a:	2b00      	cmp	r3, #0
 800307c:	d06a      	beq.n	8003154 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003082:	6878      	ldr	r0, [r7, #4]
 8003084:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003086:	e065      	b.n	8003154 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800308c:	2202      	movs	r2, #2
 800308e:	409a      	lsls	r2, r3
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	4013      	ands	r3, r2
 8003094:	2b00      	cmp	r3, #0
 8003096:	d02c      	beq.n	80030f2 <HAL_DMA_IRQHandler+0xdc>
 8003098:	68bb      	ldr	r3, [r7, #8]
 800309a:	f003 0302 	and.w	r3, r3, #2
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d027      	beq.n	80030f2 <HAL_DMA_IRQHandler+0xdc>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f003 0320 	and.w	r3, r3, #32
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d10b      	bne.n	80030c8 <HAL_DMA_IRQHandler+0xb2>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	681a      	ldr	r2, [r3, #0]
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f022 020a 	bic.w	r2, r2, #10
 80030be:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2201      	movs	r2, #1
 80030c4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030d0:	2102      	movs	r1, #2
 80030d2:	fa01 f202 	lsl.w	r2, r1, r2
 80030d6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2200      	movs	r2, #0
 80030dc:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d035      	beq.n	8003154 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030ec:	6878      	ldr	r0, [r7, #4]
 80030ee:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80030f0:	e030      	b.n	8003154 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030f6:	2208      	movs	r2, #8
 80030f8:	409a      	lsls	r2, r3
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	4013      	ands	r3, r2
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d028      	beq.n	8003154 <HAL_DMA_IRQHandler+0x13e>
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	f003 0308 	and.w	r3, r3, #8
 8003108:	2b00      	cmp	r3, #0
 800310a:	d023      	beq.n	8003154 <HAL_DMA_IRQHandler+0x13e>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	681a      	ldr	r2, [r3, #0]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f022 020e 	bic.w	r2, r2, #14
 800311a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003124:	2101      	movs	r1, #1
 8003126:	fa01 f202 	lsl.w	r2, r1, r2
 800312a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2201      	movs	r2, #1
 8003130:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2201      	movs	r2, #1
 8003136:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2200      	movs	r2, #0
 800313e:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferErrorCallback != NULL)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003146:	2b00      	cmp	r3, #0
 8003148:	d004      	beq.n	8003154 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800314e:	6878      	ldr	r0, [r7, #4]
 8003150:	4798      	blx	r3
    }
  }
}
 8003152:	e7ff      	b.n	8003154 <HAL_DMA_IRQHandler+0x13e>
 8003154:	bf00      	nop
 8003156:	3710      	adds	r7, #16
 8003158:	46bd      	mov	sp, r7
 800315a:	bd80      	pop	{r7, pc}

0800315c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800315c:	b480      	push	{r7}
 800315e:	b085      	sub	sp, #20
 8003160:	af00      	add	r7, sp, #0
 8003162:	60f8      	str	r0, [r7, #12]
 8003164:	60b9      	str	r1, [r7, #8]
 8003166:	607a      	str	r2, [r7, #4]
 8003168:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003172:	2101      	movs	r1, #1
 8003174:	fa01 f202 	lsl.w	r2, r1, r2
 8003178:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	683a      	ldr	r2, [r7, #0]
 8003180:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	2b10      	cmp	r3, #16
 8003188:	d108      	bne.n	800319c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	687a      	ldr	r2, [r7, #4]
 8003190:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	68ba      	ldr	r2, [r7, #8]
 8003198:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800319a:	e007      	b.n	80031ac <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	68ba      	ldr	r2, [r7, #8]
 80031a2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	687a      	ldr	r2, [r7, #4]
 80031aa:	60da      	str	r2, [r3, #12]
}
 80031ac:	bf00      	nop
 80031ae:	3714      	adds	r7, #20
 80031b0:	46bd      	mov	sp, r7
 80031b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b6:	4770      	bx	lr

080031b8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80031b8:	b480      	push	{r7}
 80031ba:	b083      	sub	sp, #12
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	461a      	mov	r2, r3
 80031c6:	4b09      	ldr	r3, [pc, #36]	@ (80031ec <DMA_CalcBaseAndBitshift+0x34>)
 80031c8:	4413      	add	r3, r2
 80031ca:	4a09      	ldr	r2, [pc, #36]	@ (80031f0 <DMA_CalcBaseAndBitshift+0x38>)
 80031cc:	fba2 2303 	umull	r2, r3, r2, r3
 80031d0:	091b      	lsrs	r3, r3, #4
 80031d2:	009a      	lsls	r2, r3, #2
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	4a06      	ldr	r2, [pc, #24]	@ (80031f4 <DMA_CalcBaseAndBitshift+0x3c>)
 80031dc:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 80031de:	bf00      	nop
 80031e0:	370c      	adds	r7, #12
 80031e2:	46bd      	mov	sp, r7
 80031e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e8:	4770      	bx	lr
 80031ea:	bf00      	nop
 80031ec:	bffdfff8 	.word	0xbffdfff8
 80031f0:	cccccccd 	.word	0xcccccccd
 80031f4:	40020000 	.word	0x40020000

080031f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031f8:	b480      	push	{r7}
 80031fa:	b087      	sub	sp, #28
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
 8003200:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003202:	2300      	movs	r3, #0
 8003204:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003206:	e14e      	b.n	80034a6 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	681a      	ldr	r2, [r3, #0]
 800320c:	2101      	movs	r1, #1
 800320e:	697b      	ldr	r3, [r7, #20]
 8003210:	fa01 f303 	lsl.w	r3, r1, r3
 8003214:	4013      	ands	r3, r2
 8003216:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	2b00      	cmp	r3, #0
 800321c:	f000 8140 	beq.w	80034a0 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	f003 0303 	and.w	r3, r3, #3
 8003228:	2b01      	cmp	r3, #1
 800322a:	d005      	beq.n	8003238 <HAL_GPIO_Init+0x40>
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	f003 0303 	and.w	r3, r3, #3
 8003234:	2b02      	cmp	r3, #2
 8003236:	d130      	bne.n	800329a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	689b      	ldr	r3, [r3, #8]
 800323c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800323e:	697b      	ldr	r3, [r7, #20]
 8003240:	005b      	lsls	r3, r3, #1
 8003242:	2203      	movs	r2, #3
 8003244:	fa02 f303 	lsl.w	r3, r2, r3
 8003248:	43db      	mvns	r3, r3
 800324a:	693a      	ldr	r2, [r7, #16]
 800324c:	4013      	ands	r3, r2
 800324e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	68da      	ldr	r2, [r3, #12]
 8003254:	697b      	ldr	r3, [r7, #20]
 8003256:	005b      	lsls	r3, r3, #1
 8003258:	fa02 f303 	lsl.w	r3, r2, r3
 800325c:	693a      	ldr	r2, [r7, #16]
 800325e:	4313      	orrs	r3, r2
 8003260:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	693a      	ldr	r2, [r7, #16]
 8003266:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800326e:	2201      	movs	r2, #1
 8003270:	697b      	ldr	r3, [r7, #20]
 8003272:	fa02 f303 	lsl.w	r3, r2, r3
 8003276:	43db      	mvns	r3, r3
 8003278:	693a      	ldr	r2, [r7, #16]
 800327a:	4013      	ands	r3, r2
 800327c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	091b      	lsrs	r3, r3, #4
 8003284:	f003 0201 	and.w	r2, r3, #1
 8003288:	697b      	ldr	r3, [r7, #20]
 800328a:	fa02 f303 	lsl.w	r3, r2, r3
 800328e:	693a      	ldr	r2, [r7, #16]
 8003290:	4313      	orrs	r3, r2
 8003292:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	693a      	ldr	r2, [r7, #16]
 8003298:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	685b      	ldr	r3, [r3, #4]
 800329e:	f003 0303 	and.w	r3, r3, #3
 80032a2:	2b03      	cmp	r3, #3
 80032a4:	d017      	beq.n	80032d6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	68db      	ldr	r3, [r3, #12]
 80032aa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80032ac:	697b      	ldr	r3, [r7, #20]
 80032ae:	005b      	lsls	r3, r3, #1
 80032b0:	2203      	movs	r2, #3
 80032b2:	fa02 f303 	lsl.w	r3, r2, r3
 80032b6:	43db      	mvns	r3, r3
 80032b8:	693a      	ldr	r2, [r7, #16]
 80032ba:	4013      	ands	r3, r2
 80032bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	689a      	ldr	r2, [r3, #8]
 80032c2:	697b      	ldr	r3, [r7, #20]
 80032c4:	005b      	lsls	r3, r3, #1
 80032c6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ca:	693a      	ldr	r2, [r7, #16]
 80032cc:	4313      	orrs	r3, r2
 80032ce:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	693a      	ldr	r2, [r7, #16]
 80032d4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	f003 0303 	and.w	r3, r3, #3
 80032de:	2b02      	cmp	r3, #2
 80032e0:	d123      	bne.n	800332a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80032e2:	697b      	ldr	r3, [r7, #20]
 80032e4:	08da      	lsrs	r2, r3, #3
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	3208      	adds	r2, #8
 80032ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032ee:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80032f0:	697b      	ldr	r3, [r7, #20]
 80032f2:	f003 0307 	and.w	r3, r3, #7
 80032f6:	009b      	lsls	r3, r3, #2
 80032f8:	220f      	movs	r2, #15
 80032fa:	fa02 f303 	lsl.w	r3, r2, r3
 80032fe:	43db      	mvns	r3, r3
 8003300:	693a      	ldr	r2, [r7, #16]
 8003302:	4013      	ands	r3, r2
 8003304:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	691a      	ldr	r2, [r3, #16]
 800330a:	697b      	ldr	r3, [r7, #20]
 800330c:	f003 0307 	and.w	r3, r3, #7
 8003310:	009b      	lsls	r3, r3, #2
 8003312:	fa02 f303 	lsl.w	r3, r2, r3
 8003316:	693a      	ldr	r2, [r7, #16]
 8003318:	4313      	orrs	r3, r2
 800331a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800331c:	697b      	ldr	r3, [r7, #20]
 800331e:	08da      	lsrs	r2, r3, #3
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	3208      	adds	r2, #8
 8003324:	6939      	ldr	r1, [r7, #16]
 8003326:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003330:	697b      	ldr	r3, [r7, #20]
 8003332:	005b      	lsls	r3, r3, #1
 8003334:	2203      	movs	r2, #3
 8003336:	fa02 f303 	lsl.w	r3, r2, r3
 800333a:	43db      	mvns	r3, r3
 800333c:	693a      	ldr	r2, [r7, #16]
 800333e:	4013      	ands	r3, r2
 8003340:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	f003 0203 	and.w	r2, r3, #3
 800334a:	697b      	ldr	r3, [r7, #20]
 800334c:	005b      	lsls	r3, r3, #1
 800334e:	fa02 f303 	lsl.w	r3, r2, r3
 8003352:	693a      	ldr	r2, [r7, #16]
 8003354:	4313      	orrs	r3, r2
 8003356:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	693a      	ldr	r2, [r7, #16]
 800335c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003366:	2b00      	cmp	r3, #0
 8003368:	f000 809a 	beq.w	80034a0 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800336c:	4b55      	ldr	r3, [pc, #340]	@ (80034c4 <HAL_GPIO_Init+0x2cc>)
 800336e:	699b      	ldr	r3, [r3, #24]
 8003370:	4a54      	ldr	r2, [pc, #336]	@ (80034c4 <HAL_GPIO_Init+0x2cc>)
 8003372:	f043 0301 	orr.w	r3, r3, #1
 8003376:	6193      	str	r3, [r2, #24]
 8003378:	4b52      	ldr	r3, [pc, #328]	@ (80034c4 <HAL_GPIO_Init+0x2cc>)
 800337a:	699b      	ldr	r3, [r3, #24]
 800337c:	f003 0301 	and.w	r3, r3, #1
 8003380:	60bb      	str	r3, [r7, #8]
 8003382:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003384:	4a50      	ldr	r2, [pc, #320]	@ (80034c8 <HAL_GPIO_Init+0x2d0>)
 8003386:	697b      	ldr	r3, [r7, #20]
 8003388:	089b      	lsrs	r3, r3, #2
 800338a:	3302      	adds	r3, #2
 800338c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003390:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003392:	697b      	ldr	r3, [r7, #20]
 8003394:	f003 0303 	and.w	r3, r3, #3
 8003398:	009b      	lsls	r3, r3, #2
 800339a:	220f      	movs	r2, #15
 800339c:	fa02 f303 	lsl.w	r3, r2, r3
 80033a0:	43db      	mvns	r3, r3
 80033a2:	693a      	ldr	r2, [r7, #16]
 80033a4:	4013      	ands	r3, r2
 80033a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80033ae:	d013      	beq.n	80033d8 <HAL_GPIO_Init+0x1e0>
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	4a46      	ldr	r2, [pc, #280]	@ (80034cc <HAL_GPIO_Init+0x2d4>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d00d      	beq.n	80033d4 <HAL_GPIO_Init+0x1dc>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	4a45      	ldr	r2, [pc, #276]	@ (80034d0 <HAL_GPIO_Init+0x2d8>)
 80033bc:	4293      	cmp	r3, r2
 80033be:	d007      	beq.n	80033d0 <HAL_GPIO_Init+0x1d8>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	4a44      	ldr	r2, [pc, #272]	@ (80034d4 <HAL_GPIO_Init+0x2dc>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d101      	bne.n	80033cc <HAL_GPIO_Init+0x1d4>
 80033c8:	2303      	movs	r3, #3
 80033ca:	e006      	b.n	80033da <HAL_GPIO_Init+0x1e2>
 80033cc:	2305      	movs	r3, #5
 80033ce:	e004      	b.n	80033da <HAL_GPIO_Init+0x1e2>
 80033d0:	2302      	movs	r3, #2
 80033d2:	e002      	b.n	80033da <HAL_GPIO_Init+0x1e2>
 80033d4:	2301      	movs	r3, #1
 80033d6:	e000      	b.n	80033da <HAL_GPIO_Init+0x1e2>
 80033d8:	2300      	movs	r3, #0
 80033da:	697a      	ldr	r2, [r7, #20]
 80033dc:	f002 0203 	and.w	r2, r2, #3
 80033e0:	0092      	lsls	r2, r2, #2
 80033e2:	4093      	lsls	r3, r2
 80033e4:	693a      	ldr	r2, [r7, #16]
 80033e6:	4313      	orrs	r3, r2
 80033e8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80033ea:	4937      	ldr	r1, [pc, #220]	@ (80034c8 <HAL_GPIO_Init+0x2d0>)
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	089b      	lsrs	r3, r3, #2
 80033f0:	3302      	adds	r3, #2
 80033f2:	693a      	ldr	r2, [r7, #16]
 80033f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80033f8:	4b37      	ldr	r3, [pc, #220]	@ (80034d8 <HAL_GPIO_Init+0x2e0>)
 80033fa:	689b      	ldr	r3, [r3, #8]
 80033fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	43db      	mvns	r3, r3
 8003402:	693a      	ldr	r2, [r7, #16]
 8003404:	4013      	ands	r3, r2
 8003406:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003410:	2b00      	cmp	r3, #0
 8003412:	d003      	beq.n	800341c <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8003414:	693a      	ldr	r2, [r7, #16]
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	4313      	orrs	r3, r2
 800341a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800341c:	4a2e      	ldr	r2, [pc, #184]	@ (80034d8 <HAL_GPIO_Init+0x2e0>)
 800341e:	693b      	ldr	r3, [r7, #16]
 8003420:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003422:	4b2d      	ldr	r3, [pc, #180]	@ (80034d8 <HAL_GPIO_Init+0x2e0>)
 8003424:	68db      	ldr	r3, [r3, #12]
 8003426:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	43db      	mvns	r3, r3
 800342c:	693a      	ldr	r2, [r7, #16]
 800342e:	4013      	ands	r3, r2
 8003430:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800343a:	2b00      	cmp	r3, #0
 800343c:	d003      	beq.n	8003446 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 800343e:	693a      	ldr	r2, [r7, #16]
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	4313      	orrs	r3, r2
 8003444:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003446:	4a24      	ldr	r2, [pc, #144]	@ (80034d8 <HAL_GPIO_Init+0x2e0>)
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800344c:	4b22      	ldr	r3, [pc, #136]	@ (80034d8 <HAL_GPIO_Init+0x2e0>)
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	43db      	mvns	r3, r3
 8003456:	693a      	ldr	r2, [r7, #16]
 8003458:	4013      	ands	r3, r2
 800345a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003464:	2b00      	cmp	r3, #0
 8003466:	d003      	beq.n	8003470 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8003468:	693a      	ldr	r2, [r7, #16]
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	4313      	orrs	r3, r2
 800346e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003470:	4a19      	ldr	r2, [pc, #100]	@ (80034d8 <HAL_GPIO_Init+0x2e0>)
 8003472:	693b      	ldr	r3, [r7, #16]
 8003474:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003476:	4b18      	ldr	r3, [pc, #96]	@ (80034d8 <HAL_GPIO_Init+0x2e0>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	43db      	mvns	r3, r3
 8003480:	693a      	ldr	r2, [r7, #16]
 8003482:	4013      	ands	r3, r2
 8003484:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800348e:	2b00      	cmp	r3, #0
 8003490:	d003      	beq.n	800349a <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8003492:	693a      	ldr	r2, [r7, #16]
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	4313      	orrs	r3, r2
 8003498:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800349a:	4a0f      	ldr	r2, [pc, #60]	@ (80034d8 <HAL_GPIO_Init+0x2e0>)
 800349c:	693b      	ldr	r3, [r7, #16]
 800349e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80034a0:	697b      	ldr	r3, [r7, #20]
 80034a2:	3301      	adds	r3, #1
 80034a4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	fa22 f303 	lsr.w	r3, r2, r3
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	f47f aea9 	bne.w	8003208 <HAL_GPIO_Init+0x10>
  }
}
 80034b6:	bf00      	nop
 80034b8:	bf00      	nop
 80034ba:	371c      	adds	r7, #28
 80034bc:	46bd      	mov	sp, r7
 80034be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c2:	4770      	bx	lr
 80034c4:	40021000 	.word	0x40021000
 80034c8:	40010000 	.word	0x40010000
 80034cc:	48000400 	.word	0x48000400
 80034d0:	48000800 	.word	0x48000800
 80034d4:	48000c00 	.word	0x48000c00
 80034d8:	40010400 	.word	0x40010400

080034dc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80034dc:	b480      	push	{r7}
 80034de:	b085      	sub	sp, #20
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
 80034e4:	460b      	mov	r3, r1
 80034e6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	691a      	ldr	r2, [r3, #16]
 80034ec:	887b      	ldrh	r3, [r7, #2]
 80034ee:	4013      	ands	r3, r2
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d002      	beq.n	80034fa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80034f4:	2301      	movs	r3, #1
 80034f6:	73fb      	strb	r3, [r7, #15]
 80034f8:	e001      	b.n	80034fe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80034fa:	2300      	movs	r3, #0
 80034fc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80034fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003500:	4618      	mov	r0, r3
 8003502:	3714      	adds	r7, #20
 8003504:	46bd      	mov	sp, r7
 8003506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350a:	4770      	bx	lr

0800350c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800350c:	b480      	push	{r7}
 800350e:	b083      	sub	sp, #12
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
 8003514:	460b      	mov	r3, r1
 8003516:	807b      	strh	r3, [r7, #2]
 8003518:	4613      	mov	r3, r2
 800351a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800351c:	787b      	ldrb	r3, [r7, #1]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d003      	beq.n	800352a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003522:	887a      	ldrh	r2, [r7, #2]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003528:	e002      	b.n	8003530 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800352a:	887a      	ldrh	r2, [r7, #2]
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003530:	bf00      	nop
 8003532:	370c      	adds	r7, #12
 8003534:	46bd      	mov	sp, r7
 8003536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353a:	4770      	bx	lr

0800353c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800353c:	b480      	push	{r7}
 800353e:	b085      	sub	sp, #20
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
 8003544:	460b      	mov	r3, r1
 8003546:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	695b      	ldr	r3, [r3, #20]
 800354c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800354e:	887a      	ldrh	r2, [r7, #2]
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	4013      	ands	r3, r2
 8003554:	041a      	lsls	r2, r3, #16
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	43d9      	mvns	r1, r3
 800355a:	887b      	ldrh	r3, [r7, #2]
 800355c:	400b      	ands	r3, r1
 800355e:	431a      	orrs	r2, r3
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	619a      	str	r2, [r3, #24]
}
 8003564:	bf00      	nop
 8003566:	3714      	adds	r7, #20
 8003568:	46bd      	mov	sp, r7
 800356a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356e:	4770      	bx	lr

08003570 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b082      	sub	sp, #8
 8003574:	af00      	add	r7, sp, #0
 8003576:	4603      	mov	r3, r0
 8003578:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800357a:	4b08      	ldr	r3, [pc, #32]	@ (800359c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800357c:	695a      	ldr	r2, [r3, #20]
 800357e:	88fb      	ldrh	r3, [r7, #6]
 8003580:	4013      	ands	r3, r2
 8003582:	2b00      	cmp	r3, #0
 8003584:	d006      	beq.n	8003594 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003586:	4a05      	ldr	r2, [pc, #20]	@ (800359c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003588:	88fb      	ldrh	r3, [r7, #6]
 800358a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800358c:	88fb      	ldrh	r3, [r7, #6]
 800358e:	4618      	mov	r0, r3
 8003590:	f7fe ffa4 	bl	80024dc <HAL_GPIO_EXTI_Callback>
  }
}
 8003594:	bf00      	nop
 8003596:	3708      	adds	r7, #8
 8003598:	46bd      	mov	sp, r7
 800359a:	bd80      	pop	{r7, pc}
 800359c:	40010400 	.word	0x40010400

080035a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b082      	sub	sp, #8
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d101      	bne.n	80035b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	e08d      	b.n	80036ce <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035b8:	b2db      	uxtb	r3, r3
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d106      	bne.n	80035cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2200      	movs	r2, #0
 80035c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80035c6:	6878      	ldr	r0, [r7, #4]
 80035c8:	f7fe fc62 	bl	8001e90 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2224      	movs	r2, #36	@ 0x24
 80035d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	681a      	ldr	r2, [r3, #0]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f022 0201 	bic.w	r2, r2, #1
 80035e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	685a      	ldr	r2, [r3, #4]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80035f0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	689a      	ldr	r2, [r3, #8]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003600:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	68db      	ldr	r3, [r3, #12]
 8003606:	2b01      	cmp	r3, #1
 8003608:	d107      	bne.n	800361a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	689a      	ldr	r2, [r3, #8]
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003616:	609a      	str	r2, [r3, #8]
 8003618:	e006      	b.n	8003628 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	689a      	ldr	r2, [r3, #8]
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003626:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	68db      	ldr	r3, [r3, #12]
 800362c:	2b02      	cmp	r3, #2
 800362e:	d108      	bne.n	8003642 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	685a      	ldr	r2, [r3, #4]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800363e:	605a      	str	r2, [r3, #4]
 8003640:	e007      	b.n	8003652 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	685a      	ldr	r2, [r3, #4]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003650:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	687a      	ldr	r2, [r7, #4]
 800365a:	6812      	ldr	r2, [r2, #0]
 800365c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003660:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003664:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	68da      	ldr	r2, [r3, #12]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003674:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	691a      	ldr	r2, [r3, #16]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	695b      	ldr	r3, [r3, #20]
 800367e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	699b      	ldr	r3, [r3, #24]
 8003686:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	430a      	orrs	r2, r1
 800368e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	69d9      	ldr	r1, [r3, #28]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6a1a      	ldr	r2, [r3, #32]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	430a      	orrs	r2, r1
 800369e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	681a      	ldr	r2, [r3, #0]
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f042 0201 	orr.w	r2, r2, #1
 80036ae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2200      	movs	r2, #0
 80036b4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2220      	movs	r2, #32
 80036ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2200      	movs	r2, #0
 80036c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2200      	movs	r2, #0
 80036c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80036cc:	2300      	movs	r3, #0
}
 80036ce:	4618      	mov	r0, r3
 80036d0:	3708      	adds	r7, #8
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}

080036d6 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80036d6:	b480      	push	{r7}
 80036d8:	b083      	sub	sp, #12
 80036da:	af00      	add	r7, sp, #0
 80036dc:	6078      	str	r0, [r7, #4]
 80036de:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80036e6:	b2db      	uxtb	r3, r3
 80036e8:	2b20      	cmp	r3, #32
 80036ea:	d138      	bne.n	800375e <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80036f2:	2b01      	cmp	r3, #1
 80036f4:	d101      	bne.n	80036fa <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80036f6:	2302      	movs	r3, #2
 80036f8:	e032      	b.n	8003760 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2201      	movs	r2, #1
 80036fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2224      	movs	r2, #36	@ 0x24
 8003706:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	681a      	ldr	r2, [r3, #0]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f022 0201 	bic.w	r2, r2, #1
 8003718:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	681a      	ldr	r2, [r3, #0]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003728:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	6819      	ldr	r1, [r3, #0]
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	683a      	ldr	r2, [r7, #0]
 8003736:	430a      	orrs	r2, r1
 8003738:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	681a      	ldr	r2, [r3, #0]
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f042 0201 	orr.w	r2, r2, #1
 8003748:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2220      	movs	r2, #32
 800374e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2200      	movs	r2, #0
 8003756:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800375a:	2300      	movs	r3, #0
 800375c:	e000      	b.n	8003760 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800375e:	2302      	movs	r3, #2
  }
}
 8003760:	4618      	mov	r0, r3
 8003762:	370c      	adds	r7, #12
 8003764:	46bd      	mov	sp, r7
 8003766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376a:	4770      	bx	lr

0800376c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800376c:	b480      	push	{r7}
 800376e:	b085      	sub	sp, #20
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
 8003774:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800377c:	b2db      	uxtb	r3, r3
 800377e:	2b20      	cmp	r3, #32
 8003780:	d139      	bne.n	80037f6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003788:	2b01      	cmp	r3, #1
 800378a:	d101      	bne.n	8003790 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800378c:	2302      	movs	r3, #2
 800378e:	e033      	b.n	80037f8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2201      	movs	r2, #1
 8003794:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2224      	movs	r2, #36	@ 0x24
 800379c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	681a      	ldr	r2, [r3, #0]
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f022 0201 	bic.w	r2, r2, #1
 80037ae:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80037be:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	021b      	lsls	r3, r3, #8
 80037c4:	68fa      	ldr	r2, [r7, #12]
 80037c6:	4313      	orrs	r3, r2
 80037c8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	68fa      	ldr	r2, [r7, #12]
 80037d0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	681a      	ldr	r2, [r3, #0]
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f042 0201 	orr.w	r2, r2, #1
 80037e0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2220      	movs	r2, #32
 80037e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2200      	movs	r2, #0
 80037ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80037f2:	2300      	movs	r3, #0
 80037f4:	e000      	b.n	80037f8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80037f6:	2302      	movs	r3, #2
  }
}
 80037f8:	4618      	mov	r0, r3
 80037fa:	3714      	adds	r7, #20
 80037fc:	46bd      	mov	sp, r7
 80037fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003802:	4770      	bx	lr

08003804 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 800380a:	af00      	add	r7, sp, #0
 800380c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003810:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003814:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003816:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800381a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d102      	bne.n	800382a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8003824:	2301      	movs	r3, #1
 8003826:	f000 bff4 	b.w	8004812 <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800382a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800382e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f003 0301 	and.w	r3, r3, #1
 800383a:	2b00      	cmp	r3, #0
 800383c:	f000 816d 	beq.w	8003b1a <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003840:	4bb4      	ldr	r3, [pc, #720]	@ (8003b14 <HAL_RCC_OscConfig+0x310>)
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	f003 030c 	and.w	r3, r3, #12
 8003848:	2b04      	cmp	r3, #4
 800384a:	d00c      	beq.n	8003866 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800384c:	4bb1      	ldr	r3, [pc, #708]	@ (8003b14 <HAL_RCC_OscConfig+0x310>)
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	f003 030c 	and.w	r3, r3, #12
 8003854:	2b08      	cmp	r3, #8
 8003856:	d157      	bne.n	8003908 <HAL_RCC_OscConfig+0x104>
 8003858:	4bae      	ldr	r3, [pc, #696]	@ (8003b14 <HAL_RCC_OscConfig+0x310>)
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003860:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003864:	d150      	bne.n	8003908 <HAL_RCC_OscConfig+0x104>
 8003866:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800386a:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800386e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8003872:	fa93 f3a3 	rbit	r3, r3
 8003876:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800387a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800387e:	fab3 f383 	clz	r3, r3
 8003882:	b2db      	uxtb	r3, r3
 8003884:	2b3f      	cmp	r3, #63	@ 0x3f
 8003886:	d802      	bhi.n	800388e <HAL_RCC_OscConfig+0x8a>
 8003888:	4ba2      	ldr	r3, [pc, #648]	@ (8003b14 <HAL_RCC_OscConfig+0x310>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	e015      	b.n	80038ba <HAL_RCC_OscConfig+0xb6>
 800388e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003892:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003896:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 800389a:	fa93 f3a3 	rbit	r3, r3
 800389e:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 80038a2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80038a6:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80038aa:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 80038ae:	fa93 f3a3 	rbit	r3, r3
 80038b2:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 80038b6:	4b97      	ldr	r3, [pc, #604]	@ (8003b14 <HAL_RCC_OscConfig+0x310>)
 80038b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ba:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80038be:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 80038c2:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 80038c6:	fa92 f2a2 	rbit	r2, r2
 80038ca:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 80038ce:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 80038d2:	fab2 f282 	clz	r2, r2
 80038d6:	b2d2      	uxtb	r2, r2
 80038d8:	f042 0220 	orr.w	r2, r2, #32
 80038dc:	b2d2      	uxtb	r2, r2
 80038de:	f002 021f 	and.w	r2, r2, #31
 80038e2:	2101      	movs	r1, #1
 80038e4:	fa01 f202 	lsl.w	r2, r1, r2
 80038e8:	4013      	ands	r3, r2
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	f000 8114 	beq.w	8003b18 <HAL_RCC_OscConfig+0x314>
 80038f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038f4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	f040 810b 	bne.w	8003b18 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8003902:	2301      	movs	r3, #1
 8003904:	f000 bf85 	b.w	8004812 <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003908:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800390c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	685b      	ldr	r3, [r3, #4]
 8003914:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003918:	d106      	bne.n	8003928 <HAL_RCC_OscConfig+0x124>
 800391a:	4b7e      	ldr	r3, [pc, #504]	@ (8003b14 <HAL_RCC_OscConfig+0x310>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4a7d      	ldr	r2, [pc, #500]	@ (8003b14 <HAL_RCC_OscConfig+0x310>)
 8003920:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003924:	6013      	str	r3, [r2, #0]
 8003926:	e036      	b.n	8003996 <HAL_RCC_OscConfig+0x192>
 8003928:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800392c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d10c      	bne.n	8003952 <HAL_RCC_OscConfig+0x14e>
 8003938:	4b76      	ldr	r3, [pc, #472]	@ (8003b14 <HAL_RCC_OscConfig+0x310>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a75      	ldr	r2, [pc, #468]	@ (8003b14 <HAL_RCC_OscConfig+0x310>)
 800393e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003942:	6013      	str	r3, [r2, #0]
 8003944:	4b73      	ldr	r3, [pc, #460]	@ (8003b14 <HAL_RCC_OscConfig+0x310>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a72      	ldr	r2, [pc, #456]	@ (8003b14 <HAL_RCC_OscConfig+0x310>)
 800394a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800394e:	6013      	str	r3, [r2, #0]
 8003950:	e021      	b.n	8003996 <HAL_RCC_OscConfig+0x192>
 8003952:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003956:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003962:	d10c      	bne.n	800397e <HAL_RCC_OscConfig+0x17a>
 8003964:	4b6b      	ldr	r3, [pc, #428]	@ (8003b14 <HAL_RCC_OscConfig+0x310>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a6a      	ldr	r2, [pc, #424]	@ (8003b14 <HAL_RCC_OscConfig+0x310>)
 800396a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800396e:	6013      	str	r3, [r2, #0]
 8003970:	4b68      	ldr	r3, [pc, #416]	@ (8003b14 <HAL_RCC_OscConfig+0x310>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4a67      	ldr	r2, [pc, #412]	@ (8003b14 <HAL_RCC_OscConfig+0x310>)
 8003976:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800397a:	6013      	str	r3, [r2, #0]
 800397c:	e00b      	b.n	8003996 <HAL_RCC_OscConfig+0x192>
 800397e:	4b65      	ldr	r3, [pc, #404]	@ (8003b14 <HAL_RCC_OscConfig+0x310>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4a64      	ldr	r2, [pc, #400]	@ (8003b14 <HAL_RCC_OscConfig+0x310>)
 8003984:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003988:	6013      	str	r3, [r2, #0]
 800398a:	4b62      	ldr	r3, [pc, #392]	@ (8003b14 <HAL_RCC_OscConfig+0x310>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4a61      	ldr	r2, [pc, #388]	@ (8003b14 <HAL_RCC_OscConfig+0x310>)
 8003990:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003994:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003996:	4b5f      	ldr	r3, [pc, #380]	@ (8003b14 <HAL_RCC_OscConfig+0x310>)
 8003998:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800399a:	f023 020f 	bic.w	r2, r3, #15
 800399e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039a2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	689b      	ldr	r3, [r3, #8]
 80039aa:	495a      	ldr	r1, [pc, #360]	@ (8003b14 <HAL_RCC_OscConfig+0x310>)
 80039ac:	4313      	orrs	r3, r2
 80039ae:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80039b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039b4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d054      	beq.n	8003a6a <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039c0:	f7ff f942 	bl	8002c48 <HAL_GetTick>
 80039c4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039c8:	e00a      	b.n	80039e0 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80039ca:	f7ff f93d 	bl	8002c48 <HAL_GetTick>
 80039ce:	4602      	mov	r2, r0
 80039d0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80039d4:	1ad3      	subs	r3, r2, r3
 80039d6:	2b64      	cmp	r3, #100	@ 0x64
 80039d8:	d902      	bls.n	80039e0 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 80039da:	2303      	movs	r3, #3
 80039dc:	f000 bf19 	b.w	8004812 <HAL_RCC_OscConfig+0x100e>
 80039e0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80039e4:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039e8:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 80039ec:	fa93 f3a3 	rbit	r3, r3
 80039f0:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 80039f4:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039f8:	fab3 f383 	clz	r3, r3
 80039fc:	b2db      	uxtb	r3, r3
 80039fe:	2b3f      	cmp	r3, #63	@ 0x3f
 8003a00:	d802      	bhi.n	8003a08 <HAL_RCC_OscConfig+0x204>
 8003a02:	4b44      	ldr	r3, [pc, #272]	@ (8003b14 <HAL_RCC_OscConfig+0x310>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	e015      	b.n	8003a34 <HAL_RCC_OscConfig+0x230>
 8003a08:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003a0c:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a10:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8003a14:	fa93 f3a3 	rbit	r3, r3
 8003a18:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8003a1c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003a20:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8003a24:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8003a28:	fa93 f3a3 	rbit	r3, r3
 8003a2c:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8003a30:	4b38      	ldr	r3, [pc, #224]	@ (8003b14 <HAL_RCC_OscConfig+0x310>)
 8003a32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a34:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003a38:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8003a3c:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8003a40:	fa92 f2a2 	rbit	r2, r2
 8003a44:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8003a48:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8003a4c:	fab2 f282 	clz	r2, r2
 8003a50:	b2d2      	uxtb	r2, r2
 8003a52:	f042 0220 	orr.w	r2, r2, #32
 8003a56:	b2d2      	uxtb	r2, r2
 8003a58:	f002 021f 	and.w	r2, r2, #31
 8003a5c:	2101      	movs	r1, #1
 8003a5e:	fa01 f202 	lsl.w	r2, r1, r2
 8003a62:	4013      	ands	r3, r2
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d0b0      	beq.n	80039ca <HAL_RCC_OscConfig+0x1c6>
 8003a68:	e057      	b.n	8003b1a <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a6a:	f7ff f8ed 	bl	8002c48 <HAL_GetTick>
 8003a6e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a72:	e00a      	b.n	8003a8a <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a74:	f7ff f8e8 	bl	8002c48 <HAL_GetTick>
 8003a78:	4602      	mov	r2, r0
 8003a7a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003a7e:	1ad3      	subs	r3, r2, r3
 8003a80:	2b64      	cmp	r3, #100	@ 0x64
 8003a82:	d902      	bls.n	8003a8a <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 8003a84:	2303      	movs	r3, #3
 8003a86:	f000 bec4 	b.w	8004812 <HAL_RCC_OscConfig+0x100e>
 8003a8a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003a8e:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a92:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8003a96:	fa93 f3a3 	rbit	r3, r3
 8003a9a:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8003a9e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003aa2:	fab3 f383 	clz	r3, r3
 8003aa6:	b2db      	uxtb	r3, r3
 8003aa8:	2b3f      	cmp	r3, #63	@ 0x3f
 8003aaa:	d802      	bhi.n	8003ab2 <HAL_RCC_OscConfig+0x2ae>
 8003aac:	4b19      	ldr	r3, [pc, #100]	@ (8003b14 <HAL_RCC_OscConfig+0x310>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	e015      	b.n	8003ade <HAL_RCC_OscConfig+0x2da>
 8003ab2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003ab6:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aba:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8003abe:	fa93 f3a3 	rbit	r3, r3
 8003ac2:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8003ac6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003aca:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8003ace:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8003ad2:	fa93 f3a3 	rbit	r3, r3
 8003ad6:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8003ada:	4b0e      	ldr	r3, [pc, #56]	@ (8003b14 <HAL_RCC_OscConfig+0x310>)
 8003adc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ade:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003ae2:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8003ae6:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8003aea:	fa92 f2a2 	rbit	r2, r2
 8003aee:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8003af2:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8003af6:	fab2 f282 	clz	r2, r2
 8003afa:	b2d2      	uxtb	r2, r2
 8003afc:	f042 0220 	orr.w	r2, r2, #32
 8003b00:	b2d2      	uxtb	r2, r2
 8003b02:	f002 021f 	and.w	r2, r2, #31
 8003b06:	2101      	movs	r1, #1
 8003b08:	fa01 f202 	lsl.w	r2, r1, r2
 8003b0c:	4013      	ands	r3, r2
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d1b0      	bne.n	8003a74 <HAL_RCC_OscConfig+0x270>
 8003b12:	e002      	b.n	8003b1a <HAL_RCC_OscConfig+0x316>
 8003b14:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b1a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b1e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f003 0302 	and.w	r3, r3, #2
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	f000 816c 	beq.w	8003e08 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003b30:	4bcc      	ldr	r3, [pc, #816]	@ (8003e64 <HAL_RCC_OscConfig+0x660>)
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	f003 030c 	and.w	r3, r3, #12
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d00b      	beq.n	8003b54 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003b3c:	4bc9      	ldr	r3, [pc, #804]	@ (8003e64 <HAL_RCC_OscConfig+0x660>)
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	f003 030c 	and.w	r3, r3, #12
 8003b44:	2b08      	cmp	r3, #8
 8003b46:	d16d      	bne.n	8003c24 <HAL_RCC_OscConfig+0x420>
 8003b48:	4bc6      	ldr	r3, [pc, #792]	@ (8003e64 <HAL_RCC_OscConfig+0x660>)
 8003b4a:	685b      	ldr	r3, [r3, #4]
 8003b4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d167      	bne.n	8003c24 <HAL_RCC_OscConfig+0x420>
 8003b54:	2302      	movs	r3, #2
 8003b56:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b5a:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8003b5e:	fa93 f3a3 	rbit	r3, r3
 8003b62:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8003b66:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b6a:	fab3 f383 	clz	r3, r3
 8003b6e:	b2db      	uxtb	r3, r3
 8003b70:	2b3f      	cmp	r3, #63	@ 0x3f
 8003b72:	d802      	bhi.n	8003b7a <HAL_RCC_OscConfig+0x376>
 8003b74:	4bbb      	ldr	r3, [pc, #748]	@ (8003e64 <HAL_RCC_OscConfig+0x660>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	e013      	b.n	8003ba2 <HAL_RCC_OscConfig+0x39e>
 8003b7a:	2302      	movs	r3, #2
 8003b7c:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b80:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8003b84:	fa93 f3a3 	rbit	r3, r3
 8003b88:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8003b8c:	2302      	movs	r3, #2
 8003b8e:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8003b92:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8003b96:	fa93 f3a3 	rbit	r3, r3
 8003b9a:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8003b9e:	4bb1      	ldr	r3, [pc, #708]	@ (8003e64 <HAL_RCC_OscConfig+0x660>)
 8003ba0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ba2:	2202      	movs	r2, #2
 8003ba4:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8003ba8:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8003bac:	fa92 f2a2 	rbit	r2, r2
 8003bb0:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8003bb4:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8003bb8:	fab2 f282 	clz	r2, r2
 8003bbc:	b2d2      	uxtb	r2, r2
 8003bbe:	f042 0220 	orr.w	r2, r2, #32
 8003bc2:	b2d2      	uxtb	r2, r2
 8003bc4:	f002 021f 	and.w	r2, r2, #31
 8003bc8:	2101      	movs	r1, #1
 8003bca:	fa01 f202 	lsl.w	r2, r1, r2
 8003bce:	4013      	ands	r3, r2
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d00a      	beq.n	8003bea <HAL_RCC_OscConfig+0x3e6>
 8003bd4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bd8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	691b      	ldr	r3, [r3, #16]
 8003be0:	2b01      	cmp	r3, #1
 8003be2:	d002      	beq.n	8003bea <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8003be4:	2301      	movs	r3, #1
 8003be6:	f000 be14 	b.w	8004812 <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bea:	4b9e      	ldr	r3, [pc, #632]	@ (8003e64 <HAL_RCC_OscConfig+0x660>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003bf2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bf6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	695b      	ldr	r3, [r3, #20]
 8003bfe:	21f8      	movs	r1, #248	@ 0xf8
 8003c00:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c04:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8003c08:	fa91 f1a1 	rbit	r1, r1
 8003c0c:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8003c10:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8003c14:	fab1 f181 	clz	r1, r1
 8003c18:	b2c9      	uxtb	r1, r1
 8003c1a:	408b      	lsls	r3, r1
 8003c1c:	4991      	ldr	r1, [pc, #580]	@ (8003e64 <HAL_RCC_OscConfig+0x660>)
 8003c1e:	4313      	orrs	r3, r2
 8003c20:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c22:	e0f1      	b.n	8003e08 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003c24:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c28:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	691b      	ldr	r3, [r3, #16]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	f000 8083 	beq.w	8003d3c <HAL_RCC_OscConfig+0x538>
 8003c36:	2301      	movs	r3, #1
 8003c38:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c3c:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8003c40:	fa93 f3a3 	rbit	r3, r3
 8003c44:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8003c48:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c4c:	fab3 f383 	clz	r3, r3
 8003c50:	b2db      	uxtb	r3, r3
 8003c52:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003c56:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003c5a:	009b      	lsls	r3, r3, #2
 8003c5c:	461a      	mov	r2, r3
 8003c5e:	2301      	movs	r3, #1
 8003c60:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c62:	f7fe fff1 	bl	8002c48 <HAL_GetTick>
 8003c66:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c6a:	e00a      	b.n	8003c82 <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003c6c:	f7fe ffec 	bl	8002c48 <HAL_GetTick>
 8003c70:	4602      	mov	r2, r0
 8003c72:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003c76:	1ad3      	subs	r3, r2, r3
 8003c78:	2b02      	cmp	r3, #2
 8003c7a:	d902      	bls.n	8003c82 <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8003c7c:	2303      	movs	r3, #3
 8003c7e:	f000 bdc8 	b.w	8004812 <HAL_RCC_OscConfig+0x100e>
 8003c82:	2302      	movs	r3, #2
 8003c84:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c88:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8003c8c:	fa93 f3a3 	rbit	r3, r3
 8003c90:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8003c94:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c98:	fab3 f383 	clz	r3, r3
 8003c9c:	b2db      	uxtb	r3, r3
 8003c9e:	2b3f      	cmp	r3, #63	@ 0x3f
 8003ca0:	d802      	bhi.n	8003ca8 <HAL_RCC_OscConfig+0x4a4>
 8003ca2:	4b70      	ldr	r3, [pc, #448]	@ (8003e64 <HAL_RCC_OscConfig+0x660>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	e013      	b.n	8003cd0 <HAL_RCC_OscConfig+0x4cc>
 8003ca8:	2302      	movs	r3, #2
 8003caa:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cae:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8003cb2:	fa93 f3a3 	rbit	r3, r3
 8003cb6:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8003cba:	2302      	movs	r3, #2
 8003cbc:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003cc0:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8003cc4:	fa93 f3a3 	rbit	r3, r3
 8003cc8:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8003ccc:	4b65      	ldr	r3, [pc, #404]	@ (8003e64 <HAL_RCC_OscConfig+0x660>)
 8003cce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cd0:	2202      	movs	r2, #2
 8003cd2:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8003cd6:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8003cda:	fa92 f2a2 	rbit	r2, r2
 8003cde:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8003ce2:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8003ce6:	fab2 f282 	clz	r2, r2
 8003cea:	b2d2      	uxtb	r2, r2
 8003cec:	f042 0220 	orr.w	r2, r2, #32
 8003cf0:	b2d2      	uxtb	r2, r2
 8003cf2:	f002 021f 	and.w	r2, r2, #31
 8003cf6:	2101      	movs	r1, #1
 8003cf8:	fa01 f202 	lsl.w	r2, r1, r2
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d0b4      	beq.n	8003c6c <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d02:	4b58      	ldr	r3, [pc, #352]	@ (8003e64 <HAL_RCC_OscConfig+0x660>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d0a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d0e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	695b      	ldr	r3, [r3, #20]
 8003d16:	21f8      	movs	r1, #248	@ 0xf8
 8003d18:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d1c:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8003d20:	fa91 f1a1 	rbit	r1, r1
 8003d24:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8003d28:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8003d2c:	fab1 f181 	clz	r1, r1
 8003d30:	b2c9      	uxtb	r1, r1
 8003d32:	408b      	lsls	r3, r1
 8003d34:	494b      	ldr	r1, [pc, #300]	@ (8003e64 <HAL_RCC_OscConfig+0x660>)
 8003d36:	4313      	orrs	r3, r2
 8003d38:	600b      	str	r3, [r1, #0]
 8003d3a:	e065      	b.n	8003e08 <HAL_RCC_OscConfig+0x604>
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d42:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8003d46:	fa93 f3a3 	rbit	r3, r3
 8003d4a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8003d4e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d52:	fab3 f383 	clz	r3, r3
 8003d56:	b2db      	uxtb	r3, r3
 8003d58:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003d5c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003d60:	009b      	lsls	r3, r3, #2
 8003d62:	461a      	mov	r2, r3
 8003d64:	2300      	movs	r3, #0
 8003d66:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d68:	f7fe ff6e 	bl	8002c48 <HAL_GetTick>
 8003d6c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d70:	e00a      	b.n	8003d88 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d72:	f7fe ff69 	bl	8002c48 <HAL_GetTick>
 8003d76:	4602      	mov	r2, r0
 8003d78:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003d7c:	1ad3      	subs	r3, r2, r3
 8003d7e:	2b02      	cmp	r3, #2
 8003d80:	d902      	bls.n	8003d88 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 8003d82:	2303      	movs	r3, #3
 8003d84:	f000 bd45 	b.w	8004812 <HAL_RCC_OscConfig+0x100e>
 8003d88:	2302      	movs	r3, #2
 8003d8a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d8e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8003d92:	fa93 f3a3 	rbit	r3, r3
 8003d96:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8003d9a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d9e:	fab3 f383 	clz	r3, r3
 8003da2:	b2db      	uxtb	r3, r3
 8003da4:	2b3f      	cmp	r3, #63	@ 0x3f
 8003da6:	d802      	bhi.n	8003dae <HAL_RCC_OscConfig+0x5aa>
 8003da8:	4b2e      	ldr	r3, [pc, #184]	@ (8003e64 <HAL_RCC_OscConfig+0x660>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	e013      	b.n	8003dd6 <HAL_RCC_OscConfig+0x5d2>
 8003dae:	2302      	movs	r3, #2
 8003db0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003db4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8003db8:	fa93 f3a3 	rbit	r3, r3
 8003dbc:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8003dc0:	2302      	movs	r3, #2
 8003dc2:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8003dc6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003dca:	fa93 f3a3 	rbit	r3, r3
 8003dce:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8003dd2:	4b24      	ldr	r3, [pc, #144]	@ (8003e64 <HAL_RCC_OscConfig+0x660>)
 8003dd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dd6:	2202      	movs	r2, #2
 8003dd8:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8003ddc:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8003de0:	fa92 f2a2 	rbit	r2, r2
 8003de4:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8003de8:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8003dec:	fab2 f282 	clz	r2, r2
 8003df0:	b2d2      	uxtb	r2, r2
 8003df2:	f042 0220 	orr.w	r2, r2, #32
 8003df6:	b2d2      	uxtb	r2, r2
 8003df8:	f002 021f 	and.w	r2, r2, #31
 8003dfc:	2101      	movs	r1, #1
 8003dfe:	fa01 f202 	lsl.w	r2, r1, r2
 8003e02:	4013      	ands	r3, r2
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d1b4      	bne.n	8003d72 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e08:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e0c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f003 0308 	and.w	r3, r3, #8
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	f000 8115 	beq.w	8004048 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003e1e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e22:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	699b      	ldr	r3, [r3, #24]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d07e      	beq.n	8003f2c <HAL_RCC_OscConfig+0x728>
 8003e2e:	2301      	movs	r3, #1
 8003e30:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e34:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8003e38:	fa93 f3a3 	rbit	r3, r3
 8003e3c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8003e40:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e44:	fab3 f383 	clz	r3, r3
 8003e48:	b2db      	uxtb	r3, r3
 8003e4a:	461a      	mov	r2, r3
 8003e4c:	4b06      	ldr	r3, [pc, #24]	@ (8003e68 <HAL_RCC_OscConfig+0x664>)
 8003e4e:	4413      	add	r3, r2
 8003e50:	009b      	lsls	r3, r3, #2
 8003e52:	461a      	mov	r2, r3
 8003e54:	2301      	movs	r3, #1
 8003e56:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e58:	f7fe fef6 	bl	8002c48 <HAL_GetTick>
 8003e5c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e60:	e00f      	b.n	8003e82 <HAL_RCC_OscConfig+0x67e>
 8003e62:	bf00      	nop
 8003e64:	40021000 	.word	0x40021000
 8003e68:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e6c:	f7fe feec 	bl	8002c48 <HAL_GetTick>
 8003e70:	4602      	mov	r2, r0
 8003e72:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003e76:	1ad3      	subs	r3, r2, r3
 8003e78:	2b02      	cmp	r3, #2
 8003e7a:	d902      	bls.n	8003e82 <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 8003e7c:	2303      	movs	r3, #3
 8003e7e:	f000 bcc8 	b.w	8004812 <HAL_RCC_OscConfig+0x100e>
 8003e82:	2302      	movs	r3, #2
 8003e84:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e88:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8003e8c:	fa93 f3a3 	rbit	r3, r3
 8003e90:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003e94:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e98:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003e9c:	2202      	movs	r2, #2
 8003e9e:	601a      	str	r2, [r3, #0]
 8003ea0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ea4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	fa93 f2a3 	rbit	r2, r3
 8003eae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003eb2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003eb6:	601a      	str	r2, [r3, #0]
 8003eb8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ebc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003ec0:	2202      	movs	r2, #2
 8003ec2:	601a      	str	r2, [r3, #0]
 8003ec4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ec8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	fa93 f2a3 	rbit	r2, r3
 8003ed2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ed6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003eda:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003edc:	4bb0      	ldr	r3, [pc, #704]	@ (80041a0 <HAL_RCC_OscConfig+0x99c>)
 8003ede:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003ee0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ee4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003ee8:	2102      	movs	r1, #2
 8003eea:	6019      	str	r1, [r3, #0]
 8003eec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ef0:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	fa93 f1a3 	rbit	r1, r3
 8003efa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003efe:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003f02:	6019      	str	r1, [r3, #0]
  return result;
 8003f04:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f08:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	fab3 f383 	clz	r3, r3
 8003f12:	b2db      	uxtb	r3, r3
 8003f14:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003f18:	b2db      	uxtb	r3, r3
 8003f1a:	f003 031f 	and.w	r3, r3, #31
 8003f1e:	2101      	movs	r1, #1
 8003f20:	fa01 f303 	lsl.w	r3, r1, r3
 8003f24:	4013      	ands	r3, r2
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d0a0      	beq.n	8003e6c <HAL_RCC_OscConfig+0x668>
 8003f2a:	e08d      	b.n	8004048 <HAL_RCC_OscConfig+0x844>
 8003f2c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f30:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003f34:	2201      	movs	r2, #1
 8003f36:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f38:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f3c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	fa93 f2a3 	rbit	r2, r3
 8003f46:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f4a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003f4e:	601a      	str	r2, [r3, #0]
  return result;
 8003f50:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f54:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003f58:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f5a:	fab3 f383 	clz	r3, r3
 8003f5e:	b2db      	uxtb	r3, r3
 8003f60:	461a      	mov	r2, r3
 8003f62:	4b90      	ldr	r3, [pc, #576]	@ (80041a4 <HAL_RCC_OscConfig+0x9a0>)
 8003f64:	4413      	add	r3, r2
 8003f66:	009b      	lsls	r3, r3, #2
 8003f68:	461a      	mov	r2, r3
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f6e:	f7fe fe6b 	bl	8002c48 <HAL_GetTick>
 8003f72:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f76:	e00a      	b.n	8003f8e <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f78:	f7fe fe66 	bl	8002c48 <HAL_GetTick>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003f82:	1ad3      	subs	r3, r2, r3
 8003f84:	2b02      	cmp	r3, #2
 8003f86:	d902      	bls.n	8003f8e <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8003f88:	2303      	movs	r3, #3
 8003f8a:	f000 bc42 	b.w	8004812 <HAL_RCC_OscConfig+0x100e>
 8003f8e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f92:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003f96:	2202      	movs	r2, #2
 8003f98:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f9a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f9e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	fa93 f2a3 	rbit	r2, r3
 8003fa8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fac:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003fb0:	601a      	str	r2, [r3, #0]
 8003fb2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fb6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003fba:	2202      	movs	r2, #2
 8003fbc:	601a      	str	r2, [r3, #0]
 8003fbe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fc2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	fa93 f2a3 	rbit	r2, r3
 8003fcc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fd0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003fd4:	601a      	str	r2, [r3, #0]
 8003fd6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fda:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003fde:	2202      	movs	r2, #2
 8003fe0:	601a      	str	r2, [r3, #0]
 8003fe2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003fe6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	fa93 f2a3 	rbit	r2, r3
 8003ff0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ff4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003ff8:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ffa:	4b69      	ldr	r3, [pc, #420]	@ (80041a0 <HAL_RCC_OscConfig+0x99c>)
 8003ffc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003ffe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004002:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8004006:	2102      	movs	r1, #2
 8004008:	6019      	str	r1, [r3, #0]
 800400a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800400e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	fa93 f1a3 	rbit	r1, r3
 8004018:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800401c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004020:	6019      	str	r1, [r3, #0]
  return result;
 8004022:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004026:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	fab3 f383 	clz	r3, r3
 8004030:	b2db      	uxtb	r3, r3
 8004032:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8004036:	b2db      	uxtb	r3, r3
 8004038:	f003 031f 	and.w	r3, r3, #31
 800403c:	2101      	movs	r1, #1
 800403e:	fa01 f303 	lsl.w	r3, r1, r3
 8004042:	4013      	ands	r3, r2
 8004044:	2b00      	cmp	r3, #0
 8004046:	d197      	bne.n	8003f78 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004048:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800404c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f003 0304 	and.w	r3, r3, #4
 8004058:	2b00      	cmp	r3, #0
 800405a:	f000 819e 	beq.w	800439a <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 800405e:	2300      	movs	r3, #0
 8004060:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004064:	4b4e      	ldr	r3, [pc, #312]	@ (80041a0 <HAL_RCC_OscConfig+0x99c>)
 8004066:	69db      	ldr	r3, [r3, #28]
 8004068:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800406c:	2b00      	cmp	r3, #0
 800406e:	d116      	bne.n	800409e <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004070:	4b4b      	ldr	r3, [pc, #300]	@ (80041a0 <HAL_RCC_OscConfig+0x99c>)
 8004072:	69db      	ldr	r3, [r3, #28]
 8004074:	4a4a      	ldr	r2, [pc, #296]	@ (80041a0 <HAL_RCC_OscConfig+0x99c>)
 8004076:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800407a:	61d3      	str	r3, [r2, #28]
 800407c:	4b48      	ldr	r3, [pc, #288]	@ (80041a0 <HAL_RCC_OscConfig+0x99c>)
 800407e:	69db      	ldr	r3, [r3, #28]
 8004080:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8004084:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004088:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 800408c:	601a      	str	r2, [r3, #0]
 800408e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004092:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8004096:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8004098:	2301      	movs	r3, #1
 800409a:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800409e:	4b42      	ldr	r3, [pc, #264]	@ (80041a8 <HAL_RCC_OscConfig+0x9a4>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d11a      	bne.n	80040e0 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80040aa:	4b3f      	ldr	r3, [pc, #252]	@ (80041a8 <HAL_RCC_OscConfig+0x9a4>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	4a3e      	ldr	r2, [pc, #248]	@ (80041a8 <HAL_RCC_OscConfig+0x9a4>)
 80040b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040b4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80040b6:	f7fe fdc7 	bl	8002c48 <HAL_GetTick>
 80040ba:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040be:	e009      	b.n	80040d4 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040c0:	f7fe fdc2 	bl	8002c48 <HAL_GetTick>
 80040c4:	4602      	mov	r2, r0
 80040c6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80040ca:	1ad3      	subs	r3, r2, r3
 80040cc:	2b64      	cmp	r3, #100	@ 0x64
 80040ce:	d901      	bls.n	80040d4 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 80040d0:	2303      	movs	r3, #3
 80040d2:	e39e      	b.n	8004812 <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040d4:	4b34      	ldr	r3, [pc, #208]	@ (80041a8 <HAL_RCC_OscConfig+0x9a4>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d0ef      	beq.n	80040c0 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80040e4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	68db      	ldr	r3, [r3, #12]
 80040ec:	2b01      	cmp	r3, #1
 80040ee:	d106      	bne.n	80040fe <HAL_RCC_OscConfig+0x8fa>
 80040f0:	4b2b      	ldr	r3, [pc, #172]	@ (80041a0 <HAL_RCC_OscConfig+0x99c>)
 80040f2:	6a1b      	ldr	r3, [r3, #32]
 80040f4:	4a2a      	ldr	r2, [pc, #168]	@ (80041a0 <HAL_RCC_OscConfig+0x99c>)
 80040f6:	f043 0301 	orr.w	r3, r3, #1
 80040fa:	6213      	str	r3, [r2, #32]
 80040fc:	e035      	b.n	800416a <HAL_RCC_OscConfig+0x966>
 80040fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004102:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	68db      	ldr	r3, [r3, #12]
 800410a:	2b00      	cmp	r3, #0
 800410c:	d10c      	bne.n	8004128 <HAL_RCC_OscConfig+0x924>
 800410e:	4b24      	ldr	r3, [pc, #144]	@ (80041a0 <HAL_RCC_OscConfig+0x99c>)
 8004110:	6a1b      	ldr	r3, [r3, #32]
 8004112:	4a23      	ldr	r2, [pc, #140]	@ (80041a0 <HAL_RCC_OscConfig+0x99c>)
 8004114:	f023 0301 	bic.w	r3, r3, #1
 8004118:	6213      	str	r3, [r2, #32]
 800411a:	4b21      	ldr	r3, [pc, #132]	@ (80041a0 <HAL_RCC_OscConfig+0x99c>)
 800411c:	6a1b      	ldr	r3, [r3, #32]
 800411e:	4a20      	ldr	r2, [pc, #128]	@ (80041a0 <HAL_RCC_OscConfig+0x99c>)
 8004120:	f023 0304 	bic.w	r3, r3, #4
 8004124:	6213      	str	r3, [r2, #32]
 8004126:	e020      	b.n	800416a <HAL_RCC_OscConfig+0x966>
 8004128:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800412c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	68db      	ldr	r3, [r3, #12]
 8004134:	2b05      	cmp	r3, #5
 8004136:	d10c      	bne.n	8004152 <HAL_RCC_OscConfig+0x94e>
 8004138:	4b19      	ldr	r3, [pc, #100]	@ (80041a0 <HAL_RCC_OscConfig+0x99c>)
 800413a:	6a1b      	ldr	r3, [r3, #32]
 800413c:	4a18      	ldr	r2, [pc, #96]	@ (80041a0 <HAL_RCC_OscConfig+0x99c>)
 800413e:	f043 0304 	orr.w	r3, r3, #4
 8004142:	6213      	str	r3, [r2, #32]
 8004144:	4b16      	ldr	r3, [pc, #88]	@ (80041a0 <HAL_RCC_OscConfig+0x99c>)
 8004146:	6a1b      	ldr	r3, [r3, #32]
 8004148:	4a15      	ldr	r2, [pc, #84]	@ (80041a0 <HAL_RCC_OscConfig+0x99c>)
 800414a:	f043 0301 	orr.w	r3, r3, #1
 800414e:	6213      	str	r3, [r2, #32]
 8004150:	e00b      	b.n	800416a <HAL_RCC_OscConfig+0x966>
 8004152:	4b13      	ldr	r3, [pc, #76]	@ (80041a0 <HAL_RCC_OscConfig+0x99c>)
 8004154:	6a1b      	ldr	r3, [r3, #32]
 8004156:	4a12      	ldr	r2, [pc, #72]	@ (80041a0 <HAL_RCC_OscConfig+0x99c>)
 8004158:	f023 0301 	bic.w	r3, r3, #1
 800415c:	6213      	str	r3, [r2, #32]
 800415e:	4b10      	ldr	r3, [pc, #64]	@ (80041a0 <HAL_RCC_OscConfig+0x99c>)
 8004160:	6a1b      	ldr	r3, [r3, #32]
 8004162:	4a0f      	ldr	r2, [pc, #60]	@ (80041a0 <HAL_RCC_OscConfig+0x99c>)
 8004164:	f023 0304 	bic.w	r3, r3, #4
 8004168:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800416a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800416e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	68db      	ldr	r3, [r3, #12]
 8004176:	2b00      	cmp	r3, #0
 8004178:	f000 8087 	beq.w	800428a <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800417c:	f7fe fd64 	bl	8002c48 <HAL_GetTick>
 8004180:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004184:	e012      	b.n	80041ac <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004186:	f7fe fd5f 	bl	8002c48 <HAL_GetTick>
 800418a:	4602      	mov	r2, r0
 800418c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004190:	1ad3      	subs	r3, r2, r3
 8004192:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004196:	4293      	cmp	r3, r2
 8004198:	d908      	bls.n	80041ac <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 800419a:	2303      	movs	r3, #3
 800419c:	e339      	b.n	8004812 <HAL_RCC_OscConfig+0x100e>
 800419e:	bf00      	nop
 80041a0:	40021000 	.word	0x40021000
 80041a4:	10908120 	.word	0x10908120
 80041a8:	40007000 	.word	0x40007000
 80041ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041b0:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80041b4:	2202      	movs	r2, #2
 80041b6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041bc:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	fa93 f2a3 	rbit	r2, r3
 80041c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041ca:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80041ce:	601a      	str	r2, [r3, #0]
 80041d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041d4:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80041d8:	2202      	movs	r2, #2
 80041da:	601a      	str	r2, [r3, #0]
 80041dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041e0:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	fa93 f2a3 	rbit	r2, r3
 80041ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041ee:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80041f2:	601a      	str	r2, [r3, #0]
  return result;
 80041f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041f8:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80041fc:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041fe:	fab3 f383 	clz	r3, r3
 8004202:	b2db      	uxtb	r3, r3
 8004204:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8004208:	b2db      	uxtb	r3, r3
 800420a:	2b00      	cmp	r3, #0
 800420c:	d102      	bne.n	8004214 <HAL_RCC_OscConfig+0xa10>
 800420e:	4b98      	ldr	r3, [pc, #608]	@ (8004470 <HAL_RCC_OscConfig+0xc6c>)
 8004210:	6a1b      	ldr	r3, [r3, #32]
 8004212:	e013      	b.n	800423c <HAL_RCC_OscConfig+0xa38>
 8004214:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004218:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800421c:	2202      	movs	r2, #2
 800421e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004220:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004224:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	fa93 f2a3 	rbit	r2, r3
 800422e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004232:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8004236:	601a      	str	r2, [r3, #0]
 8004238:	4b8d      	ldr	r3, [pc, #564]	@ (8004470 <HAL_RCC_OscConfig+0xc6c>)
 800423a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800423c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004240:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8004244:	2102      	movs	r1, #2
 8004246:	6011      	str	r1, [r2, #0]
 8004248:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800424c:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8004250:	6812      	ldr	r2, [r2, #0]
 8004252:	fa92 f1a2 	rbit	r1, r2
 8004256:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800425a:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800425e:	6011      	str	r1, [r2, #0]
  return result;
 8004260:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004264:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8004268:	6812      	ldr	r2, [r2, #0]
 800426a:	fab2 f282 	clz	r2, r2
 800426e:	b2d2      	uxtb	r2, r2
 8004270:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004274:	b2d2      	uxtb	r2, r2
 8004276:	f002 021f 	and.w	r2, r2, #31
 800427a:	2101      	movs	r1, #1
 800427c:	fa01 f202 	lsl.w	r2, r1, r2
 8004280:	4013      	ands	r3, r2
 8004282:	2b00      	cmp	r3, #0
 8004284:	f43f af7f 	beq.w	8004186 <HAL_RCC_OscConfig+0x982>
 8004288:	e07d      	b.n	8004386 <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800428a:	f7fe fcdd 	bl	8002c48 <HAL_GetTick>
 800428e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004292:	e00b      	b.n	80042ac <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004294:	f7fe fcd8 	bl	8002c48 <HAL_GetTick>
 8004298:	4602      	mov	r2, r0
 800429a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800429e:	1ad3      	subs	r3, r2, r3
 80042a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d901      	bls.n	80042ac <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 80042a8:	2303      	movs	r3, #3
 80042aa:	e2b2      	b.n	8004812 <HAL_RCC_OscConfig+0x100e>
 80042ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042b0:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80042b4:	2202      	movs	r2, #2
 80042b6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042bc:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	fa93 f2a3 	rbit	r2, r3
 80042c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042ca:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80042ce:	601a      	str	r2, [r3, #0]
 80042d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042d4:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80042d8:	2202      	movs	r2, #2
 80042da:	601a      	str	r2, [r3, #0]
 80042dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042e0:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	fa93 f2a3 	rbit	r2, r3
 80042ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042ee:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80042f2:	601a      	str	r2, [r3, #0]
  return result;
 80042f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042f8:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80042fc:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042fe:	fab3 f383 	clz	r3, r3
 8004302:	b2db      	uxtb	r3, r3
 8004304:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8004308:	b2db      	uxtb	r3, r3
 800430a:	2b00      	cmp	r3, #0
 800430c:	d102      	bne.n	8004314 <HAL_RCC_OscConfig+0xb10>
 800430e:	4b58      	ldr	r3, [pc, #352]	@ (8004470 <HAL_RCC_OscConfig+0xc6c>)
 8004310:	6a1b      	ldr	r3, [r3, #32]
 8004312:	e013      	b.n	800433c <HAL_RCC_OscConfig+0xb38>
 8004314:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004318:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800431c:	2202      	movs	r2, #2
 800431e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004320:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004324:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	fa93 f2a3 	rbit	r2, r3
 800432e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004332:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004336:	601a      	str	r2, [r3, #0]
 8004338:	4b4d      	ldr	r3, [pc, #308]	@ (8004470 <HAL_RCC_OscConfig+0xc6c>)
 800433a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800433c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004340:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8004344:	2102      	movs	r1, #2
 8004346:	6011      	str	r1, [r2, #0]
 8004348:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800434c:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8004350:	6812      	ldr	r2, [r2, #0]
 8004352:	fa92 f1a2 	rbit	r1, r2
 8004356:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800435a:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800435e:	6011      	str	r1, [r2, #0]
  return result;
 8004360:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004364:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8004368:	6812      	ldr	r2, [r2, #0]
 800436a:	fab2 f282 	clz	r2, r2
 800436e:	b2d2      	uxtb	r2, r2
 8004370:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004374:	b2d2      	uxtb	r2, r2
 8004376:	f002 021f 	and.w	r2, r2, #31
 800437a:	2101      	movs	r1, #1
 800437c:	fa01 f202 	lsl.w	r2, r1, r2
 8004380:	4013      	ands	r3, r2
 8004382:	2b00      	cmp	r3, #0
 8004384:	d186      	bne.n	8004294 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004386:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 800438a:	2b01      	cmp	r3, #1
 800438c:	d105      	bne.n	800439a <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800438e:	4b38      	ldr	r3, [pc, #224]	@ (8004470 <HAL_RCC_OscConfig+0xc6c>)
 8004390:	69db      	ldr	r3, [r3, #28]
 8004392:	4a37      	ldr	r2, [pc, #220]	@ (8004470 <HAL_RCC_OscConfig+0xc6c>)
 8004394:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004398:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800439a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800439e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	69db      	ldr	r3, [r3, #28]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	f000 8232 	beq.w	8004810 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80043ac:	4b30      	ldr	r3, [pc, #192]	@ (8004470 <HAL_RCC_OscConfig+0xc6c>)
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	f003 030c 	and.w	r3, r3, #12
 80043b4:	2b08      	cmp	r3, #8
 80043b6:	f000 8201 	beq.w	80047bc <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80043ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043be:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	69db      	ldr	r3, [r3, #28]
 80043c6:	2b02      	cmp	r3, #2
 80043c8:	f040 8157 	bne.w	800467a <HAL_RCC_OscConfig+0xe76>
 80043cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043d0:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80043d4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80043d8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043de:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	fa93 f2a3 	rbit	r2, r3
 80043e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043ec:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80043f0:	601a      	str	r2, [r3, #0]
  return result;
 80043f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043f6:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80043fa:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043fc:	fab3 f383 	clz	r3, r3
 8004400:	b2db      	uxtb	r3, r3
 8004402:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004406:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800440a:	009b      	lsls	r3, r3, #2
 800440c:	461a      	mov	r2, r3
 800440e:	2300      	movs	r3, #0
 8004410:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004412:	f7fe fc19 	bl	8002c48 <HAL_GetTick>
 8004416:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800441a:	e009      	b.n	8004430 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800441c:	f7fe fc14 	bl	8002c48 <HAL_GetTick>
 8004420:	4602      	mov	r2, r0
 8004422:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004426:	1ad3      	subs	r3, r2, r3
 8004428:	2b02      	cmp	r3, #2
 800442a:	d901      	bls.n	8004430 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 800442c:	2303      	movs	r3, #3
 800442e:	e1f0      	b.n	8004812 <HAL_RCC_OscConfig+0x100e>
 8004430:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004434:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8004438:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800443c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800443e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004442:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	fa93 f2a3 	rbit	r2, r3
 800444c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004450:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8004454:	601a      	str	r2, [r3, #0]
  return result;
 8004456:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800445a:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800445e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004460:	fab3 f383 	clz	r3, r3
 8004464:	b2db      	uxtb	r3, r3
 8004466:	2b3f      	cmp	r3, #63	@ 0x3f
 8004468:	d804      	bhi.n	8004474 <HAL_RCC_OscConfig+0xc70>
 800446a:	4b01      	ldr	r3, [pc, #4]	@ (8004470 <HAL_RCC_OscConfig+0xc6c>)
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	e029      	b.n	80044c4 <HAL_RCC_OscConfig+0xcc0>
 8004470:	40021000 	.word	0x40021000
 8004474:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004478:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800447c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004480:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004482:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004486:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	fa93 f2a3 	rbit	r2, r3
 8004490:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004494:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8004498:	601a      	str	r2, [r3, #0]
 800449a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800449e:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80044a2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80044a6:	601a      	str	r2, [r3, #0]
 80044a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044ac:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	fa93 f2a3 	rbit	r2, r3
 80044b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044ba:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80044be:	601a      	str	r2, [r3, #0]
 80044c0:	4bc3      	ldr	r3, [pc, #780]	@ (80047d0 <HAL_RCC_OscConfig+0xfcc>)
 80044c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044c4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80044c8:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80044cc:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80044d0:	6011      	str	r1, [r2, #0]
 80044d2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80044d6:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80044da:	6812      	ldr	r2, [r2, #0]
 80044dc:	fa92 f1a2 	rbit	r1, r2
 80044e0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80044e4:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80044e8:	6011      	str	r1, [r2, #0]
  return result;
 80044ea:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80044ee:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80044f2:	6812      	ldr	r2, [r2, #0]
 80044f4:	fab2 f282 	clz	r2, r2
 80044f8:	b2d2      	uxtb	r2, r2
 80044fa:	f042 0220 	orr.w	r2, r2, #32
 80044fe:	b2d2      	uxtb	r2, r2
 8004500:	f002 021f 	and.w	r2, r2, #31
 8004504:	2101      	movs	r1, #1
 8004506:	fa01 f202 	lsl.w	r2, r1, r2
 800450a:	4013      	ands	r3, r2
 800450c:	2b00      	cmp	r3, #0
 800450e:	d185      	bne.n	800441c <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004510:	4baf      	ldr	r3, [pc, #700]	@ (80047d0 <HAL_RCC_OscConfig+0xfcc>)
 8004512:	685b      	ldr	r3, [r3, #4]
 8004514:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004518:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800451c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004524:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004528:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	6a1b      	ldr	r3, [r3, #32]
 8004530:	430b      	orrs	r3, r1
 8004532:	49a7      	ldr	r1, [pc, #668]	@ (80047d0 <HAL_RCC_OscConfig+0xfcc>)
 8004534:	4313      	orrs	r3, r2
 8004536:	604b      	str	r3, [r1, #4]
 8004538:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800453c:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8004540:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004544:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004546:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800454a:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	fa93 f2a3 	rbit	r2, r3
 8004554:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004558:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800455c:	601a      	str	r2, [r3, #0]
  return result;
 800455e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004562:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004566:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004568:	fab3 f383 	clz	r3, r3
 800456c:	b2db      	uxtb	r3, r3
 800456e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004572:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004576:	009b      	lsls	r3, r3, #2
 8004578:	461a      	mov	r2, r3
 800457a:	2301      	movs	r3, #1
 800457c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800457e:	f7fe fb63 	bl	8002c48 <HAL_GetTick>
 8004582:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004586:	e009      	b.n	800459c <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004588:	f7fe fb5e 	bl	8002c48 <HAL_GetTick>
 800458c:	4602      	mov	r2, r0
 800458e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004592:	1ad3      	subs	r3, r2, r3
 8004594:	2b02      	cmp	r3, #2
 8004596:	d901      	bls.n	800459c <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 8004598:	2303      	movs	r3, #3
 800459a:	e13a      	b.n	8004812 <HAL_RCC_OscConfig+0x100e>
 800459c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045a0:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80045a4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80045a8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045ae:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	fa93 f2a3 	rbit	r2, r3
 80045b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045bc:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80045c0:	601a      	str	r2, [r3, #0]
  return result;
 80045c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045c6:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80045ca:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80045cc:	fab3 f383 	clz	r3, r3
 80045d0:	b2db      	uxtb	r3, r3
 80045d2:	2b3f      	cmp	r3, #63	@ 0x3f
 80045d4:	d802      	bhi.n	80045dc <HAL_RCC_OscConfig+0xdd8>
 80045d6:	4b7e      	ldr	r3, [pc, #504]	@ (80047d0 <HAL_RCC_OscConfig+0xfcc>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	e027      	b.n	800462c <HAL_RCC_OscConfig+0xe28>
 80045dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045e0:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80045e4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80045e8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045ee:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	fa93 f2a3 	rbit	r2, r3
 80045f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045fc:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8004600:	601a      	str	r2, [r3, #0]
 8004602:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004606:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800460a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800460e:	601a      	str	r2, [r3, #0]
 8004610:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004614:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	fa93 f2a3 	rbit	r2, r3
 800461e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004622:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8004626:	601a      	str	r2, [r3, #0]
 8004628:	4b69      	ldr	r3, [pc, #420]	@ (80047d0 <HAL_RCC_OscConfig+0xfcc>)
 800462a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800462c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004630:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8004634:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004638:	6011      	str	r1, [r2, #0]
 800463a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800463e:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8004642:	6812      	ldr	r2, [r2, #0]
 8004644:	fa92 f1a2 	rbit	r1, r2
 8004648:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800464c:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8004650:	6011      	str	r1, [r2, #0]
  return result;
 8004652:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004656:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 800465a:	6812      	ldr	r2, [r2, #0]
 800465c:	fab2 f282 	clz	r2, r2
 8004660:	b2d2      	uxtb	r2, r2
 8004662:	f042 0220 	orr.w	r2, r2, #32
 8004666:	b2d2      	uxtb	r2, r2
 8004668:	f002 021f 	and.w	r2, r2, #31
 800466c:	2101      	movs	r1, #1
 800466e:	fa01 f202 	lsl.w	r2, r1, r2
 8004672:	4013      	ands	r3, r2
 8004674:	2b00      	cmp	r3, #0
 8004676:	d087      	beq.n	8004588 <HAL_RCC_OscConfig+0xd84>
 8004678:	e0ca      	b.n	8004810 <HAL_RCC_OscConfig+0x100c>
 800467a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800467e:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8004682:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004686:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004688:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800468c:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	fa93 f2a3 	rbit	r2, r3
 8004696:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800469a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 800469e:	601a      	str	r2, [r3, #0]
  return result;
 80046a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80046a4:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80046a8:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046aa:	fab3 f383 	clz	r3, r3
 80046ae:	b2db      	uxtb	r3, r3
 80046b0:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80046b4:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80046b8:	009b      	lsls	r3, r3, #2
 80046ba:	461a      	mov	r2, r3
 80046bc:	2300      	movs	r3, #0
 80046be:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046c0:	f7fe fac2 	bl	8002c48 <HAL_GetTick>
 80046c4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80046c8:	e009      	b.n	80046de <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046ca:	f7fe fabd 	bl	8002c48 <HAL_GetTick>
 80046ce:	4602      	mov	r2, r0
 80046d0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80046d4:	1ad3      	subs	r3, r2, r3
 80046d6:	2b02      	cmp	r3, #2
 80046d8:	d901      	bls.n	80046de <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 80046da:	2303      	movs	r3, #3
 80046dc:	e099      	b.n	8004812 <HAL_RCC_OscConfig+0x100e>
 80046de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80046e2:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80046e6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80046ea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80046f0:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	fa93 f2a3 	rbit	r2, r3
 80046fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80046fe:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8004702:	601a      	str	r2, [r3, #0]
  return result;
 8004704:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004708:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800470c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800470e:	fab3 f383 	clz	r3, r3
 8004712:	b2db      	uxtb	r3, r3
 8004714:	2b3f      	cmp	r3, #63	@ 0x3f
 8004716:	d802      	bhi.n	800471e <HAL_RCC_OscConfig+0xf1a>
 8004718:	4b2d      	ldr	r3, [pc, #180]	@ (80047d0 <HAL_RCC_OscConfig+0xfcc>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	e027      	b.n	800476e <HAL_RCC_OscConfig+0xf6a>
 800471e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004722:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8004726:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800472a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800472c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004730:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	fa93 f2a3 	rbit	r2, r3
 800473a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800473e:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8004742:	601a      	str	r2, [r3, #0]
 8004744:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004748:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 800474c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004750:	601a      	str	r2, [r3, #0]
 8004752:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004756:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	fa93 f2a3 	rbit	r2, r3
 8004760:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004764:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8004768:	601a      	str	r2, [r3, #0]
 800476a:	4b19      	ldr	r3, [pc, #100]	@ (80047d0 <HAL_RCC_OscConfig+0xfcc>)
 800476c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800476e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004772:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8004776:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800477a:	6011      	str	r1, [r2, #0]
 800477c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004780:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8004784:	6812      	ldr	r2, [r2, #0]
 8004786:	fa92 f1a2 	rbit	r1, r2
 800478a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800478e:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8004792:	6011      	str	r1, [r2, #0]
  return result;
 8004794:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004798:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 800479c:	6812      	ldr	r2, [r2, #0]
 800479e:	fab2 f282 	clz	r2, r2
 80047a2:	b2d2      	uxtb	r2, r2
 80047a4:	f042 0220 	orr.w	r2, r2, #32
 80047a8:	b2d2      	uxtb	r2, r2
 80047aa:	f002 021f 	and.w	r2, r2, #31
 80047ae:	2101      	movs	r1, #1
 80047b0:	fa01 f202 	lsl.w	r2, r1, r2
 80047b4:	4013      	ands	r3, r2
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d187      	bne.n	80046ca <HAL_RCC_OscConfig+0xec6>
 80047ba:	e029      	b.n	8004810 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80047bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80047c0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	69db      	ldr	r3, [r3, #28]
 80047c8:	2b01      	cmp	r3, #1
 80047ca:	d103      	bne.n	80047d4 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 80047cc:	2301      	movs	r3, #1
 80047ce:	e020      	b.n	8004812 <HAL_RCC_OscConfig+0x100e>
 80047d0:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80047d4:	4b11      	ldr	r3, [pc, #68]	@ (800481c <HAL_RCC_OscConfig+0x1018>)
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80047dc:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80047e0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80047e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80047e8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	6a1b      	ldr	r3, [r3, #32]
 80047f0:	429a      	cmp	r2, r3
 80047f2:	d10b      	bne.n	800480c <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80047f4:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80047f8:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80047fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004800:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004808:	429a      	cmp	r2, r3
 800480a:	d001      	beq.n	8004810 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	e000      	b.n	8004812 <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8004810:	2300      	movs	r3, #0
}
 8004812:	4618      	mov	r0, r3
 8004814:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8004818:	46bd      	mov	sp, r7
 800481a:	bd80      	pop	{r7, pc}
 800481c:	40021000 	.word	0x40021000

08004820 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b09e      	sub	sp, #120	@ 0x78
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
 8004828:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800482a:	2300      	movs	r3, #0
 800482c:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d101      	bne.n	8004838 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004834:	2301      	movs	r3, #1
 8004836:	e154      	b.n	8004ae2 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004838:	4b89      	ldr	r3, [pc, #548]	@ (8004a60 <HAL_RCC_ClockConfig+0x240>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f003 0307 	and.w	r3, r3, #7
 8004840:	683a      	ldr	r2, [r7, #0]
 8004842:	429a      	cmp	r2, r3
 8004844:	d910      	bls.n	8004868 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004846:	4b86      	ldr	r3, [pc, #536]	@ (8004a60 <HAL_RCC_ClockConfig+0x240>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f023 0207 	bic.w	r2, r3, #7
 800484e:	4984      	ldr	r1, [pc, #528]	@ (8004a60 <HAL_RCC_ClockConfig+0x240>)
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	4313      	orrs	r3, r2
 8004854:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004856:	4b82      	ldr	r3, [pc, #520]	@ (8004a60 <HAL_RCC_ClockConfig+0x240>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f003 0307 	and.w	r3, r3, #7
 800485e:	683a      	ldr	r2, [r7, #0]
 8004860:	429a      	cmp	r2, r3
 8004862:	d001      	beq.n	8004868 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004864:	2301      	movs	r3, #1
 8004866:	e13c      	b.n	8004ae2 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f003 0302 	and.w	r3, r3, #2
 8004870:	2b00      	cmp	r3, #0
 8004872:	d008      	beq.n	8004886 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004874:	4b7b      	ldr	r3, [pc, #492]	@ (8004a64 <HAL_RCC_ClockConfig+0x244>)
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	689b      	ldr	r3, [r3, #8]
 8004880:	4978      	ldr	r1, [pc, #480]	@ (8004a64 <HAL_RCC_ClockConfig+0x244>)
 8004882:	4313      	orrs	r3, r2
 8004884:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f003 0301 	and.w	r3, r3, #1
 800488e:	2b00      	cmp	r3, #0
 8004890:	f000 80cd 	beq.w	8004a2e <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	2b01      	cmp	r3, #1
 800489a:	d137      	bne.n	800490c <HAL_RCC_ClockConfig+0xec>
 800489c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80048a0:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80048a4:	fa93 f3a3 	rbit	r3, r3
 80048a8:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80048aa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048ac:	fab3 f383 	clz	r3, r3
 80048b0:	b2db      	uxtb	r3, r3
 80048b2:	2b3f      	cmp	r3, #63	@ 0x3f
 80048b4:	d802      	bhi.n	80048bc <HAL_RCC_ClockConfig+0x9c>
 80048b6:	4b6b      	ldr	r3, [pc, #428]	@ (8004a64 <HAL_RCC_ClockConfig+0x244>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	e00f      	b.n	80048dc <HAL_RCC_ClockConfig+0xbc>
 80048bc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80048c0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048c2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80048c4:	fa93 f3a3 	rbit	r3, r3
 80048c8:	667b      	str	r3, [r7, #100]	@ 0x64
 80048ca:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80048ce:	663b      	str	r3, [r7, #96]	@ 0x60
 80048d0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80048d2:	fa93 f3a3 	rbit	r3, r3
 80048d6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80048d8:	4b62      	ldr	r3, [pc, #392]	@ (8004a64 <HAL_RCC_ClockConfig+0x244>)
 80048da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048dc:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80048e0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80048e2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80048e4:	fa92 f2a2 	rbit	r2, r2
 80048e8:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 80048ea:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80048ec:	fab2 f282 	clz	r2, r2
 80048f0:	b2d2      	uxtb	r2, r2
 80048f2:	f042 0220 	orr.w	r2, r2, #32
 80048f6:	b2d2      	uxtb	r2, r2
 80048f8:	f002 021f 	and.w	r2, r2, #31
 80048fc:	2101      	movs	r1, #1
 80048fe:	fa01 f202 	lsl.w	r2, r1, r2
 8004902:	4013      	ands	r3, r2
 8004904:	2b00      	cmp	r3, #0
 8004906:	d171      	bne.n	80049ec <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8004908:	2301      	movs	r3, #1
 800490a:	e0ea      	b.n	8004ae2 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	2b02      	cmp	r3, #2
 8004912:	d137      	bne.n	8004984 <HAL_RCC_ClockConfig+0x164>
 8004914:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004918:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800491a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800491c:	fa93 f3a3 	rbit	r3, r3
 8004920:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8004922:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004924:	fab3 f383 	clz	r3, r3
 8004928:	b2db      	uxtb	r3, r3
 800492a:	2b3f      	cmp	r3, #63	@ 0x3f
 800492c:	d802      	bhi.n	8004934 <HAL_RCC_ClockConfig+0x114>
 800492e:	4b4d      	ldr	r3, [pc, #308]	@ (8004a64 <HAL_RCC_ClockConfig+0x244>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	e00f      	b.n	8004954 <HAL_RCC_ClockConfig+0x134>
 8004934:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004938:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800493a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800493c:	fa93 f3a3 	rbit	r3, r3
 8004940:	647b      	str	r3, [r7, #68]	@ 0x44
 8004942:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004946:	643b      	str	r3, [r7, #64]	@ 0x40
 8004948:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800494a:	fa93 f3a3 	rbit	r3, r3
 800494e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004950:	4b44      	ldr	r3, [pc, #272]	@ (8004a64 <HAL_RCC_ClockConfig+0x244>)
 8004952:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004954:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004958:	63ba      	str	r2, [r7, #56]	@ 0x38
 800495a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800495c:	fa92 f2a2 	rbit	r2, r2
 8004960:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8004962:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004964:	fab2 f282 	clz	r2, r2
 8004968:	b2d2      	uxtb	r2, r2
 800496a:	f042 0220 	orr.w	r2, r2, #32
 800496e:	b2d2      	uxtb	r2, r2
 8004970:	f002 021f 	and.w	r2, r2, #31
 8004974:	2101      	movs	r1, #1
 8004976:	fa01 f202 	lsl.w	r2, r1, r2
 800497a:	4013      	ands	r3, r2
 800497c:	2b00      	cmp	r3, #0
 800497e:	d135      	bne.n	80049ec <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8004980:	2301      	movs	r3, #1
 8004982:	e0ae      	b.n	8004ae2 <HAL_RCC_ClockConfig+0x2c2>
 8004984:	2302      	movs	r3, #2
 8004986:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004988:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800498a:	fa93 f3a3 	rbit	r3, r3
 800498e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8004990:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004992:	fab3 f383 	clz	r3, r3
 8004996:	b2db      	uxtb	r3, r3
 8004998:	2b3f      	cmp	r3, #63	@ 0x3f
 800499a:	d802      	bhi.n	80049a2 <HAL_RCC_ClockConfig+0x182>
 800499c:	4b31      	ldr	r3, [pc, #196]	@ (8004a64 <HAL_RCC_ClockConfig+0x244>)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	e00d      	b.n	80049be <HAL_RCC_ClockConfig+0x19e>
 80049a2:	2302      	movs	r3, #2
 80049a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049a8:	fa93 f3a3 	rbit	r3, r3
 80049ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80049ae:	2302      	movs	r3, #2
 80049b0:	623b      	str	r3, [r7, #32]
 80049b2:	6a3b      	ldr	r3, [r7, #32]
 80049b4:	fa93 f3a3 	rbit	r3, r3
 80049b8:	61fb      	str	r3, [r7, #28]
 80049ba:	4b2a      	ldr	r3, [pc, #168]	@ (8004a64 <HAL_RCC_ClockConfig+0x244>)
 80049bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049be:	2202      	movs	r2, #2
 80049c0:	61ba      	str	r2, [r7, #24]
 80049c2:	69ba      	ldr	r2, [r7, #24]
 80049c4:	fa92 f2a2 	rbit	r2, r2
 80049c8:	617a      	str	r2, [r7, #20]
  return result;
 80049ca:	697a      	ldr	r2, [r7, #20]
 80049cc:	fab2 f282 	clz	r2, r2
 80049d0:	b2d2      	uxtb	r2, r2
 80049d2:	f042 0220 	orr.w	r2, r2, #32
 80049d6:	b2d2      	uxtb	r2, r2
 80049d8:	f002 021f 	and.w	r2, r2, #31
 80049dc:	2101      	movs	r1, #1
 80049de:	fa01 f202 	lsl.w	r2, r1, r2
 80049e2:	4013      	ands	r3, r2
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d101      	bne.n	80049ec <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80049e8:	2301      	movs	r3, #1
 80049ea:	e07a      	b.n	8004ae2 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80049ec:	4b1d      	ldr	r3, [pc, #116]	@ (8004a64 <HAL_RCC_ClockConfig+0x244>)
 80049ee:	685b      	ldr	r3, [r3, #4]
 80049f0:	f023 0203 	bic.w	r2, r3, #3
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	685b      	ldr	r3, [r3, #4]
 80049f8:	491a      	ldr	r1, [pc, #104]	@ (8004a64 <HAL_RCC_ClockConfig+0x244>)
 80049fa:	4313      	orrs	r3, r2
 80049fc:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80049fe:	f7fe f923 	bl	8002c48 <HAL_GetTick>
 8004a02:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a04:	e00a      	b.n	8004a1c <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a06:	f7fe f91f 	bl	8002c48 <HAL_GetTick>
 8004a0a:	4602      	mov	r2, r0
 8004a0c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a0e:	1ad3      	subs	r3, r2, r3
 8004a10:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d901      	bls.n	8004a1c <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8004a18:	2303      	movs	r3, #3
 8004a1a:	e062      	b.n	8004ae2 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a1c:	4b11      	ldr	r3, [pc, #68]	@ (8004a64 <HAL_RCC_ClockConfig+0x244>)
 8004a1e:	685b      	ldr	r3, [r3, #4]
 8004a20:	f003 020c 	and.w	r2, r3, #12
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	685b      	ldr	r3, [r3, #4]
 8004a28:	009b      	lsls	r3, r3, #2
 8004a2a:	429a      	cmp	r2, r3
 8004a2c:	d1eb      	bne.n	8004a06 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004a2e:	4b0c      	ldr	r3, [pc, #48]	@ (8004a60 <HAL_RCC_ClockConfig+0x240>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f003 0307 	and.w	r3, r3, #7
 8004a36:	683a      	ldr	r2, [r7, #0]
 8004a38:	429a      	cmp	r2, r3
 8004a3a:	d215      	bcs.n	8004a68 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a3c:	4b08      	ldr	r3, [pc, #32]	@ (8004a60 <HAL_RCC_ClockConfig+0x240>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f023 0207 	bic.w	r2, r3, #7
 8004a44:	4906      	ldr	r1, [pc, #24]	@ (8004a60 <HAL_RCC_ClockConfig+0x240>)
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	4313      	orrs	r3, r2
 8004a4a:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a4c:	4b04      	ldr	r3, [pc, #16]	@ (8004a60 <HAL_RCC_ClockConfig+0x240>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f003 0307 	and.w	r3, r3, #7
 8004a54:	683a      	ldr	r2, [r7, #0]
 8004a56:	429a      	cmp	r2, r3
 8004a58:	d006      	beq.n	8004a68 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	e041      	b.n	8004ae2 <HAL_RCC_ClockConfig+0x2c2>
 8004a5e:	bf00      	nop
 8004a60:	40022000 	.word	0x40022000
 8004a64:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f003 0304 	and.w	r3, r3, #4
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d008      	beq.n	8004a86 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a74:	4b1d      	ldr	r3, [pc, #116]	@ (8004aec <HAL_RCC_ClockConfig+0x2cc>)
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	68db      	ldr	r3, [r3, #12]
 8004a80:	491a      	ldr	r1, [pc, #104]	@ (8004aec <HAL_RCC_ClockConfig+0x2cc>)
 8004a82:	4313      	orrs	r3, r2
 8004a84:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f003 0308 	and.w	r3, r3, #8
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d009      	beq.n	8004aa6 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a92:	4b16      	ldr	r3, [pc, #88]	@ (8004aec <HAL_RCC_ClockConfig+0x2cc>)
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	691b      	ldr	r3, [r3, #16]
 8004a9e:	00db      	lsls	r3, r3, #3
 8004aa0:	4912      	ldr	r1, [pc, #72]	@ (8004aec <HAL_RCC_ClockConfig+0x2cc>)
 8004aa2:	4313      	orrs	r3, r2
 8004aa4:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004aa6:	f000 f829 	bl	8004afc <HAL_RCC_GetSysClockFreq>
 8004aaa:	4601      	mov	r1, r0
 8004aac:	4b0f      	ldr	r3, [pc, #60]	@ (8004aec <HAL_RCC_ClockConfig+0x2cc>)
 8004aae:	685b      	ldr	r3, [r3, #4]
 8004ab0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004ab4:	22f0      	movs	r2, #240	@ 0xf0
 8004ab6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ab8:	693a      	ldr	r2, [r7, #16]
 8004aba:	fa92 f2a2 	rbit	r2, r2
 8004abe:	60fa      	str	r2, [r7, #12]
  return result;
 8004ac0:	68fa      	ldr	r2, [r7, #12]
 8004ac2:	fab2 f282 	clz	r2, r2
 8004ac6:	b2d2      	uxtb	r2, r2
 8004ac8:	40d3      	lsrs	r3, r2
 8004aca:	4a09      	ldr	r2, [pc, #36]	@ (8004af0 <HAL_RCC_ClockConfig+0x2d0>)
 8004acc:	5cd3      	ldrb	r3, [r2, r3]
 8004ace:	fa21 f303 	lsr.w	r3, r1, r3
 8004ad2:	4a08      	ldr	r2, [pc, #32]	@ (8004af4 <HAL_RCC_ClockConfig+0x2d4>)
 8004ad4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8004ad6:	4b08      	ldr	r3, [pc, #32]	@ (8004af8 <HAL_RCC_ClockConfig+0x2d8>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4618      	mov	r0, r3
 8004adc:	f7fe f870 	bl	8002bc0 <HAL_InitTick>
  
  return HAL_OK;
 8004ae0:	2300      	movs	r3, #0
}
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	3778      	adds	r7, #120	@ 0x78
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	bd80      	pop	{r7, pc}
 8004aea:	bf00      	nop
 8004aec:	40021000 	.word	0x40021000
 8004af0:	080081c0 	.word	0x080081c0
 8004af4:	20000008 	.word	0x20000008
 8004af8:	2000000c 	.word	0x2000000c

08004afc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b087      	sub	sp, #28
 8004b00:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004b02:	2300      	movs	r3, #0
 8004b04:	60fb      	str	r3, [r7, #12]
 8004b06:	2300      	movs	r3, #0
 8004b08:	60bb      	str	r3, [r7, #8]
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	617b      	str	r3, [r7, #20]
 8004b0e:	2300      	movs	r3, #0
 8004b10:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004b12:	2300      	movs	r3, #0
 8004b14:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8004b16:	4b1e      	ldr	r3, [pc, #120]	@ (8004b90 <HAL_RCC_GetSysClockFreq+0x94>)
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	f003 030c 	and.w	r3, r3, #12
 8004b22:	2b04      	cmp	r3, #4
 8004b24:	d002      	beq.n	8004b2c <HAL_RCC_GetSysClockFreq+0x30>
 8004b26:	2b08      	cmp	r3, #8
 8004b28:	d003      	beq.n	8004b32 <HAL_RCC_GetSysClockFreq+0x36>
 8004b2a:	e026      	b.n	8004b7a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004b2c:	4b19      	ldr	r3, [pc, #100]	@ (8004b94 <HAL_RCC_GetSysClockFreq+0x98>)
 8004b2e:	613b      	str	r3, [r7, #16]
      break;
 8004b30:	e026      	b.n	8004b80 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	0c9b      	lsrs	r3, r3, #18
 8004b36:	f003 030f 	and.w	r3, r3, #15
 8004b3a:	4a17      	ldr	r2, [pc, #92]	@ (8004b98 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004b3c:	5cd3      	ldrb	r3, [r2, r3]
 8004b3e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8004b40:	4b13      	ldr	r3, [pc, #76]	@ (8004b90 <HAL_RCC_GetSysClockFreq+0x94>)
 8004b42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b44:	f003 030f 	and.w	r3, r3, #15
 8004b48:	4a14      	ldr	r2, [pc, #80]	@ (8004b9c <HAL_RCC_GetSysClockFreq+0xa0>)
 8004b4a:	5cd3      	ldrb	r3, [r2, r3]
 8004b4c:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d008      	beq.n	8004b6a <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004b58:	4a0e      	ldr	r2, [pc, #56]	@ (8004b94 <HAL_RCC_GetSysClockFreq+0x98>)
 8004b5a:	68bb      	ldr	r3, [r7, #8]
 8004b5c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	fb02 f303 	mul.w	r3, r2, r3
 8004b66:	617b      	str	r3, [r7, #20]
 8004b68:	e004      	b.n	8004b74 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	4a0c      	ldr	r2, [pc, #48]	@ (8004ba0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004b6e:	fb02 f303 	mul.w	r3, r2, r3
 8004b72:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004b74:	697b      	ldr	r3, [r7, #20]
 8004b76:	613b      	str	r3, [r7, #16]
      break;
 8004b78:	e002      	b.n	8004b80 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004b7a:	4b06      	ldr	r3, [pc, #24]	@ (8004b94 <HAL_RCC_GetSysClockFreq+0x98>)
 8004b7c:	613b      	str	r3, [r7, #16]
      break;
 8004b7e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004b80:	693b      	ldr	r3, [r7, #16]
}
 8004b82:	4618      	mov	r0, r3
 8004b84:	371c      	adds	r7, #28
 8004b86:	46bd      	mov	sp, r7
 8004b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8c:	4770      	bx	lr
 8004b8e:	bf00      	nop
 8004b90:	40021000 	.word	0x40021000
 8004b94:	007a1200 	.word	0x007a1200
 8004b98:	080081d8 	.word	0x080081d8
 8004b9c:	080081e8 	.word	0x080081e8
 8004ba0:	003d0900 	.word	0x003d0900

08004ba4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ba4:	b480      	push	{r7}
 8004ba6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ba8:	4b03      	ldr	r3, [pc, #12]	@ (8004bb8 <HAL_RCC_GetHCLKFreq+0x14>)
 8004baa:	681b      	ldr	r3, [r3, #0]
}
 8004bac:	4618      	mov	r0, r3
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb4:	4770      	bx	lr
 8004bb6:	bf00      	nop
 8004bb8:	20000008 	.word	0x20000008

08004bbc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b082      	sub	sp, #8
 8004bc0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8004bc2:	f7ff ffef 	bl	8004ba4 <HAL_RCC_GetHCLKFreq>
 8004bc6:	4601      	mov	r1, r0
 8004bc8:	4b0b      	ldr	r3, [pc, #44]	@ (8004bf8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8004bca:	685b      	ldr	r3, [r3, #4]
 8004bcc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004bd0:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8004bd4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bd6:	687a      	ldr	r2, [r7, #4]
 8004bd8:	fa92 f2a2 	rbit	r2, r2
 8004bdc:	603a      	str	r2, [r7, #0]
  return result;
 8004bde:	683a      	ldr	r2, [r7, #0]
 8004be0:	fab2 f282 	clz	r2, r2
 8004be4:	b2d2      	uxtb	r2, r2
 8004be6:	40d3      	lsrs	r3, r2
 8004be8:	4a04      	ldr	r2, [pc, #16]	@ (8004bfc <HAL_RCC_GetPCLK1Freq+0x40>)
 8004bea:	5cd3      	ldrb	r3, [r2, r3]
 8004bec:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	3708      	adds	r7, #8
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	bd80      	pop	{r7, pc}
 8004bf8:	40021000 	.word	0x40021000
 8004bfc:	080081d0 	.word	0x080081d0

08004c00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b082      	sub	sp, #8
 8004c04:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8004c06:	f7ff ffcd 	bl	8004ba4 <HAL_RCC_GetHCLKFreq>
 8004c0a:	4601      	mov	r1, r0
 8004c0c:	4b0b      	ldr	r3, [pc, #44]	@ (8004c3c <HAL_RCC_GetPCLK2Freq+0x3c>)
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8004c14:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8004c18:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c1a:	687a      	ldr	r2, [r7, #4]
 8004c1c:	fa92 f2a2 	rbit	r2, r2
 8004c20:	603a      	str	r2, [r7, #0]
  return result;
 8004c22:	683a      	ldr	r2, [r7, #0]
 8004c24:	fab2 f282 	clz	r2, r2
 8004c28:	b2d2      	uxtb	r2, r2
 8004c2a:	40d3      	lsrs	r3, r2
 8004c2c:	4a04      	ldr	r2, [pc, #16]	@ (8004c40 <HAL_RCC_GetPCLK2Freq+0x40>)
 8004c2e:	5cd3      	ldrb	r3, [r2, r3]
 8004c30:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004c34:	4618      	mov	r0, r3
 8004c36:	3708      	adds	r7, #8
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bd80      	pop	{r7, pc}
 8004c3c:	40021000 	.word	0x40021000
 8004c40:	080081d0 	.word	0x080081d0

08004c44 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b092      	sub	sp, #72	@ 0x48
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8004c50:	2300      	movs	r3, #0
 8004c52:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004c54:	2300      	movs	r3, #0
 8004c56:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	f000 80cb 	beq.w	8004dfe <HAL_RCCEx_PeriphCLKConfig+0x1ba>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c68:	4b85      	ldr	r3, [pc, #532]	@ (8004e80 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004c6a:	69db      	ldr	r3, [r3, #28]
 8004c6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d10e      	bne.n	8004c92 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c74:	4b82      	ldr	r3, [pc, #520]	@ (8004e80 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004c76:	69db      	ldr	r3, [r3, #28]
 8004c78:	4a81      	ldr	r2, [pc, #516]	@ (8004e80 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004c7a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c7e:	61d3      	str	r3, [r2, #28]
 8004c80:	4b7f      	ldr	r3, [pc, #508]	@ (8004e80 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004c82:	69db      	ldr	r3, [r3, #28]
 8004c84:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c88:	60bb      	str	r3, [r7, #8]
 8004c8a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c8c:	2301      	movs	r3, #1
 8004c8e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c92:	4b7c      	ldr	r3, [pc, #496]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d118      	bne.n	8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c9e:	4b79      	ldr	r3, [pc, #484]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	4a78      	ldr	r2, [pc, #480]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004ca4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ca8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004caa:	f7fd ffcd 	bl	8002c48 <HAL_GetTick>
 8004cae:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cb0:	e008      	b.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004cb2:	f7fd ffc9 	bl	8002c48 <HAL_GetTick>
 8004cb6:	4602      	mov	r2, r0
 8004cb8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004cba:	1ad3      	subs	r3, r2, r3
 8004cbc:	2b64      	cmp	r3, #100	@ 0x64
 8004cbe:	d901      	bls.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004cc0:	2303      	movs	r3, #3
 8004cc2:	e0d9      	b.n	8004e78 <HAL_RCCEx_PeriphCLKConfig+0x234>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cc4:	4b6f      	ldr	r3, [pc, #444]	@ (8004e84 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d0f0      	beq.n	8004cb2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004cd0:	4b6b      	ldr	r3, [pc, #428]	@ (8004e80 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004cd2:	6a1b      	ldr	r3, [r3, #32]
 8004cd4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004cd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004cda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d07b      	beq.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x194>
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ce8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004cea:	429a      	cmp	r2, r3
 8004cec:	d074      	beq.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004cee:	4b64      	ldr	r3, [pc, #400]	@ (8004e80 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004cf0:	6a1b      	ldr	r3, [r3, #32]
 8004cf2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004cf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004cf8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004cfc:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d00:	fa93 f3a3 	rbit	r3, r3
 8004d04:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8004d06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004d08:	fab3 f383 	clz	r3, r3
 8004d0c:	b2db      	uxtb	r3, r3
 8004d0e:	461a      	mov	r2, r3
 8004d10:	4b5d      	ldr	r3, [pc, #372]	@ (8004e88 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004d12:	4413      	add	r3, r2
 8004d14:	009b      	lsls	r3, r3, #2
 8004d16:	461a      	mov	r2, r3
 8004d18:	2301      	movs	r3, #1
 8004d1a:	6013      	str	r3, [r2, #0]
 8004d1c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004d20:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d24:	fa93 f3a3 	rbit	r3, r3
 8004d28:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004d2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004d2c:	fab3 f383 	clz	r3, r3
 8004d30:	b2db      	uxtb	r3, r3
 8004d32:	461a      	mov	r2, r3
 8004d34:	4b54      	ldr	r3, [pc, #336]	@ (8004e88 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8004d36:	4413      	add	r3, r2
 8004d38:	009b      	lsls	r3, r3, #2
 8004d3a:	461a      	mov	r2, r3
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004d40:	4a4f      	ldr	r2, [pc, #316]	@ (8004e80 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004d42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d44:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004d46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d48:	f003 0301 	and.w	r3, r3, #1
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d043      	beq.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d50:	f7fd ff7a 	bl	8002c48 <HAL_GetTick>
 8004d54:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d56:	e00a      	b.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d58:	f7fd ff76 	bl	8002c48 <HAL_GetTick>
 8004d5c:	4602      	mov	r2, r0
 8004d5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004d60:	1ad3      	subs	r3, r2, r3
 8004d62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d901      	bls.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8004d6a:	2303      	movs	r3, #3
 8004d6c:	e084      	b.n	8004e78 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8004d6e:	2302      	movs	r3, #2
 8004d70:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d74:	fa93 f3a3 	rbit	r3, r3
 8004d78:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d7a:	2302      	movs	r3, #2
 8004d7c:	623b      	str	r3, [r7, #32]
 8004d7e:	6a3b      	ldr	r3, [r7, #32]
 8004d80:	fa93 f3a3 	rbit	r3, r3
 8004d84:	61fb      	str	r3, [r7, #28]
  return result;
 8004d86:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d88:	fab3 f383 	clz	r3, r3
 8004d8c:	b2db      	uxtb	r3, r3
 8004d8e:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8004d92:	b2db      	uxtb	r3, r3
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d102      	bne.n	8004d9e <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8004d98:	4b39      	ldr	r3, [pc, #228]	@ (8004e80 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004d9a:	6a1b      	ldr	r3, [r3, #32]
 8004d9c:	e007      	b.n	8004dae <HAL_RCCEx_PeriphCLKConfig+0x16a>
 8004d9e:	2302      	movs	r3, #2
 8004da0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004da2:	69bb      	ldr	r3, [r7, #24]
 8004da4:	fa93 f3a3 	rbit	r3, r3
 8004da8:	617b      	str	r3, [r7, #20]
 8004daa:	4b35      	ldr	r3, [pc, #212]	@ (8004e80 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004dac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dae:	2202      	movs	r2, #2
 8004db0:	613a      	str	r2, [r7, #16]
 8004db2:	693a      	ldr	r2, [r7, #16]
 8004db4:	fa92 f2a2 	rbit	r2, r2
 8004db8:	60fa      	str	r2, [r7, #12]
  return result;
 8004dba:	68fa      	ldr	r2, [r7, #12]
 8004dbc:	fab2 f282 	clz	r2, r2
 8004dc0:	b2d2      	uxtb	r2, r2
 8004dc2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004dc6:	b2d2      	uxtb	r2, r2
 8004dc8:	f002 021f 	and.w	r2, r2, #31
 8004dcc:	2101      	movs	r1, #1
 8004dce:	fa01 f202 	lsl.w	r2, r1, r2
 8004dd2:	4013      	ands	r3, r2
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d0bf      	beq.n	8004d58 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004dd8:	4b29      	ldr	r3, [pc, #164]	@ (8004e80 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004dda:	6a1b      	ldr	r3, [r3, #32]
 8004ddc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	685b      	ldr	r3, [r3, #4]
 8004de4:	4926      	ldr	r1, [pc, #152]	@ (8004e80 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004de6:	4313      	orrs	r3, r2
 8004de8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004dea:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004dee:	2b01      	cmp	r3, #1
 8004df0:	d105      	bne.n	8004dfe <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004df2:	4b23      	ldr	r3, [pc, #140]	@ (8004e80 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004df4:	69db      	ldr	r3, [r3, #28]
 8004df6:	4a22      	ldr	r2, [pc, #136]	@ (8004e80 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004df8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004dfc:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f003 0301 	and.w	r3, r3, #1
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d008      	beq.n	8004e1c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004e0a:	4b1d      	ldr	r3, [pc, #116]	@ (8004e80 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e0e:	f023 0203 	bic.w	r2, r3, #3
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	689b      	ldr	r3, [r3, #8]
 8004e16:	491a      	ldr	r1, [pc, #104]	@ (8004e80 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f003 0320 	and.w	r3, r3, #32
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d008      	beq.n	8004e3a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004e28:	4b15      	ldr	r3, [pc, #84]	@ (8004e80 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004e2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e2c:	f023 0210 	bic.w	r2, r3, #16
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	68db      	ldr	r3, [r3, #12]
 8004e34:	4912      	ldr	r1, [pc, #72]	@ (8004e80 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004e36:	4313      	orrs	r3, r2
 8004e38:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d008      	beq.n	8004e58 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004e46:	4b0e      	ldr	r3, [pc, #56]	@ (8004e80 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004e48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e4a:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	691b      	ldr	r3, [r3, #16]
 8004e52:	490b      	ldr	r1, [pc, #44]	@ (8004e80 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004e54:	4313      	orrs	r3, r2
 8004e56:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d008      	beq.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0x232>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004e64:	4b06      	ldr	r3, [pc, #24]	@ (8004e80 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004e66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e68:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	695b      	ldr	r3, [r3, #20]
 8004e70:	4903      	ldr	r1, [pc, #12]	@ (8004e80 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004e72:	4313      	orrs	r3, r2
 8004e74:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004e76:	2300      	movs	r3, #0
}
 8004e78:	4618      	mov	r0, r3
 8004e7a:	3748      	adds	r7, #72	@ 0x48
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	bd80      	pop	{r7, pc}
 8004e80:	40021000 	.word	0x40021000
 8004e84:	40007000 	.word	0x40007000
 8004e88:	10908100 	.word	0x10908100

08004e8c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b084      	sub	sp, #16
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d101      	bne.n	8004e9e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	e095      	b.n	8004fca <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d108      	bne.n	8004eb8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	685b      	ldr	r3, [r3, #4]
 8004eaa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004eae:	d009      	beq.n	8004ec4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	61da      	str	r2, [r3, #28]
 8004eb6:	e005      	b.n	8004ec4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2200      	movs	r2, #0
 8004ebc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004ed0:	b2db      	uxtb	r3, r3
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d106      	bne.n	8004ee4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004ede:	6878      	ldr	r0, [r7, #4]
 8004ee0:	f7fd fb60 	bl	80025a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2202      	movs	r2, #2
 8004ee8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	681a      	ldr	r2, [r3, #0]
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004efa:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	68db      	ldr	r3, [r3, #12]
 8004f00:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004f04:	d902      	bls.n	8004f0c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004f06:	2300      	movs	r3, #0
 8004f08:	60fb      	str	r3, [r7, #12]
 8004f0a:	e002      	b.n	8004f12 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004f0c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004f10:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	68db      	ldr	r3, [r3, #12]
 8004f16:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004f1a:	d007      	beq.n	8004f2c <HAL_SPI_Init+0xa0>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	68db      	ldr	r3, [r3, #12]
 8004f20:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004f24:	d002      	beq.n	8004f2c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2200      	movs	r2, #0
 8004f2a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	685b      	ldr	r3, [r3, #4]
 8004f30:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	689b      	ldr	r3, [r3, #8]
 8004f38:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004f3c:	431a      	orrs	r2, r3
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	691b      	ldr	r3, [r3, #16]
 8004f42:	f003 0302 	and.w	r3, r3, #2
 8004f46:	431a      	orrs	r2, r3
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	695b      	ldr	r3, [r3, #20]
 8004f4c:	f003 0301 	and.w	r3, r3, #1
 8004f50:	431a      	orrs	r2, r3
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	699b      	ldr	r3, [r3, #24]
 8004f56:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f5a:	431a      	orrs	r2, r3
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	69db      	ldr	r3, [r3, #28]
 8004f60:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004f64:	431a      	orrs	r2, r3
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6a1b      	ldr	r3, [r3, #32]
 8004f6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f6e:	ea42 0103 	orr.w	r1, r2, r3
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f76:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	430a      	orrs	r2, r1
 8004f80:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	699b      	ldr	r3, [r3, #24]
 8004f86:	0c1b      	lsrs	r3, r3, #16
 8004f88:	f003 0204 	and.w	r2, r3, #4
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f90:	f003 0310 	and.w	r3, r3, #16
 8004f94:	431a      	orrs	r2, r3
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f9a:	f003 0308 	and.w	r3, r3, #8
 8004f9e:	431a      	orrs	r2, r3
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	68db      	ldr	r3, [r3, #12]
 8004fa4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004fa8:	ea42 0103 	orr.w	r1, r2, r3
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	430a      	orrs	r2, r1
 8004fb8:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004fc8:	2300      	movs	r3, #0
}
 8004fca:	4618      	mov	r0, r3
 8004fcc:	3710      	adds	r7, #16
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	bd80      	pop	{r7, pc}

08004fd2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004fd2:	b580      	push	{r7, lr}
 8004fd4:	b088      	sub	sp, #32
 8004fd6:	af00      	add	r7, sp, #0
 8004fd8:	60f8      	str	r0, [r7, #12]
 8004fda:	60b9      	str	r1, [r7, #8]
 8004fdc:	603b      	str	r3, [r7, #0]
 8004fde:	4613      	mov	r3, r2
 8004fe0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004fec:	2b01      	cmp	r3, #1
 8004fee:	d101      	bne.n	8004ff4 <HAL_SPI_Transmit+0x22>
 8004ff0:	2302      	movs	r3, #2
 8004ff2:	e15f      	b.n	80052b4 <HAL_SPI_Transmit+0x2e2>
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	2201      	movs	r2, #1
 8004ff8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004ffc:	f7fd fe24 	bl	8002c48 <HAL_GetTick>
 8005000:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005002:	88fb      	ldrh	r3, [r7, #6]
 8005004:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800500c:	b2db      	uxtb	r3, r3
 800500e:	2b01      	cmp	r3, #1
 8005010:	d002      	beq.n	8005018 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005012:	2302      	movs	r3, #2
 8005014:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005016:	e148      	b.n	80052aa <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8005018:	68bb      	ldr	r3, [r7, #8]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d002      	beq.n	8005024 <HAL_SPI_Transmit+0x52>
 800501e:	88fb      	ldrh	r3, [r7, #6]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d102      	bne.n	800502a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005024:	2301      	movs	r3, #1
 8005026:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005028:	e13f      	b.n	80052aa <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	2203      	movs	r2, #3
 800502e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	2200      	movs	r2, #0
 8005036:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	68ba      	ldr	r2, [r7, #8]
 800503c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	88fa      	ldrh	r2, [r7, #6]
 8005042:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	88fa      	ldrh	r2, [r7, #6]
 8005048:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	2200      	movs	r2, #0
 800504e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	2200      	movs	r2, #0
 8005054:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	2200      	movs	r2, #0
 800505c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	2200      	movs	r2, #0
 8005064:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	2200      	movs	r2, #0
 800506a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	689b      	ldr	r3, [r3, #8]
 8005070:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005074:	d10f      	bne.n	8005096 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	681a      	ldr	r2, [r3, #0]
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005084:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	681a      	ldr	r2, [r3, #0]
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005094:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050a0:	2b40      	cmp	r3, #64	@ 0x40
 80050a2:	d007      	beq.n	80050b4 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	681a      	ldr	r2, [r3, #0]
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80050b2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	68db      	ldr	r3, [r3, #12]
 80050b8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80050bc:	d94f      	bls.n	800515e <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	685b      	ldr	r3, [r3, #4]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d002      	beq.n	80050cc <HAL_SPI_Transmit+0xfa>
 80050c6:	8afb      	ldrh	r3, [r7, #22]
 80050c8:	2b01      	cmp	r3, #1
 80050ca:	d142      	bne.n	8005152 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050d0:	881a      	ldrh	r2, [r3, #0]
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050dc:	1c9a      	adds	r2, r3, #2
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80050e6:	b29b      	uxth	r3, r3
 80050e8:	3b01      	subs	r3, #1
 80050ea:	b29a      	uxth	r2, r3
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80050f0:	e02f      	b.n	8005152 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	689b      	ldr	r3, [r3, #8]
 80050f8:	f003 0302 	and.w	r3, r3, #2
 80050fc:	2b02      	cmp	r3, #2
 80050fe:	d112      	bne.n	8005126 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005104:	881a      	ldrh	r2, [r3, #0]
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005110:	1c9a      	adds	r2, r3, #2
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800511a:	b29b      	uxth	r3, r3
 800511c:	3b01      	subs	r3, #1
 800511e:	b29a      	uxth	r2, r3
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005124:	e015      	b.n	8005152 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005126:	f7fd fd8f 	bl	8002c48 <HAL_GetTick>
 800512a:	4602      	mov	r2, r0
 800512c:	69bb      	ldr	r3, [r7, #24]
 800512e:	1ad3      	subs	r3, r2, r3
 8005130:	683a      	ldr	r2, [r7, #0]
 8005132:	429a      	cmp	r2, r3
 8005134:	d803      	bhi.n	800513e <HAL_SPI_Transmit+0x16c>
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	f1b3 3fff 	cmp.w	r3, #4294967295
 800513c:	d102      	bne.n	8005144 <HAL_SPI_Transmit+0x172>
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d106      	bne.n	8005152 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8005144:	2303      	movs	r3, #3
 8005146:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	2201      	movs	r2, #1
 800514c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8005150:	e0ab      	b.n	80052aa <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005156:	b29b      	uxth	r3, r3
 8005158:	2b00      	cmp	r3, #0
 800515a:	d1ca      	bne.n	80050f2 <HAL_SPI_Transmit+0x120>
 800515c:	e080      	b.n	8005260 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	685b      	ldr	r3, [r3, #4]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d002      	beq.n	800516c <HAL_SPI_Transmit+0x19a>
 8005166:	8afb      	ldrh	r3, [r7, #22]
 8005168:	2b01      	cmp	r3, #1
 800516a:	d174      	bne.n	8005256 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005170:	b29b      	uxth	r3, r3
 8005172:	2b01      	cmp	r3, #1
 8005174:	d912      	bls.n	800519c <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800517a:	881a      	ldrh	r2, [r3, #0]
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005186:	1c9a      	adds	r2, r3, #2
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005190:	b29b      	uxth	r3, r3
 8005192:	3b02      	subs	r3, #2
 8005194:	b29a      	uxth	r2, r3
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800519a:	e05c      	b.n	8005256 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	330c      	adds	r3, #12
 80051a6:	7812      	ldrb	r2, [r2, #0]
 80051a8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051ae:	1c5a      	adds	r2, r3, #1
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80051b8:	b29b      	uxth	r3, r3
 80051ba:	3b01      	subs	r3, #1
 80051bc:	b29a      	uxth	r2, r3
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80051c2:	e048      	b.n	8005256 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	689b      	ldr	r3, [r3, #8]
 80051ca:	f003 0302 	and.w	r3, r3, #2
 80051ce:	2b02      	cmp	r3, #2
 80051d0:	d12b      	bne.n	800522a <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80051d6:	b29b      	uxth	r3, r3
 80051d8:	2b01      	cmp	r3, #1
 80051da:	d912      	bls.n	8005202 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051e0:	881a      	ldrh	r2, [r3, #0]
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051ec:	1c9a      	adds	r2, r3, #2
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80051f6:	b29b      	uxth	r3, r3
 80051f8:	3b02      	subs	r3, #2
 80051fa:	b29a      	uxth	r2, r3
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005200:	e029      	b.n	8005256 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	330c      	adds	r3, #12
 800520c:	7812      	ldrb	r2, [r2, #0]
 800520e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005214:	1c5a      	adds	r2, r3, #1
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800521e:	b29b      	uxth	r3, r3
 8005220:	3b01      	subs	r3, #1
 8005222:	b29a      	uxth	r2, r3
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005228:	e015      	b.n	8005256 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800522a:	f7fd fd0d 	bl	8002c48 <HAL_GetTick>
 800522e:	4602      	mov	r2, r0
 8005230:	69bb      	ldr	r3, [r7, #24]
 8005232:	1ad3      	subs	r3, r2, r3
 8005234:	683a      	ldr	r2, [r7, #0]
 8005236:	429a      	cmp	r2, r3
 8005238:	d803      	bhi.n	8005242 <HAL_SPI_Transmit+0x270>
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005240:	d102      	bne.n	8005248 <HAL_SPI_Transmit+0x276>
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d106      	bne.n	8005256 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8005248:	2303      	movs	r3, #3
 800524a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	2201      	movs	r2, #1
 8005250:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8005254:	e029      	b.n	80052aa <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800525a:	b29b      	uxth	r3, r3
 800525c:	2b00      	cmp	r3, #0
 800525e:	d1b1      	bne.n	80051c4 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005260:	69ba      	ldr	r2, [r7, #24]
 8005262:	6839      	ldr	r1, [r7, #0]
 8005264:	68f8      	ldr	r0, [r7, #12]
 8005266:	f000 facd 	bl	8005804 <SPI_EndRxTxTransaction>
 800526a:	4603      	mov	r3, r0
 800526c:	2b00      	cmp	r3, #0
 800526e:	d002      	beq.n	8005276 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	2220      	movs	r2, #32
 8005274:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	689b      	ldr	r3, [r3, #8]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d10a      	bne.n	8005294 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800527e:	2300      	movs	r3, #0
 8005280:	613b      	str	r3, [r7, #16]
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	68db      	ldr	r3, [r3, #12]
 8005288:	613b      	str	r3, [r7, #16]
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	689b      	ldr	r3, [r3, #8]
 8005290:	613b      	str	r3, [r7, #16]
 8005292:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005298:	2b00      	cmp	r3, #0
 800529a:	d002      	beq.n	80052a2 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 800529c:	2301      	movs	r3, #1
 800529e:	77fb      	strb	r3, [r7, #31]
 80052a0:	e003      	b.n	80052aa <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	2201      	movs	r2, #1
 80052a6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	2200      	movs	r2, #0
 80052ae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 80052b2:	7ffb      	ldrb	r3, [r7, #31]
}
 80052b4:	4618      	mov	r0, r3
 80052b6:	3720      	adds	r7, #32
 80052b8:	46bd      	mov	sp, r7
 80052ba:	bd80      	pop	{r7, pc}

080052bc <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	b086      	sub	sp, #24
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	60f8      	str	r0, [r7, #12]
 80052c4:	60b9      	str	r1, [r7, #8]
 80052c6:	4613      	mov	r3, r2
 80052c8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80052ca:	2300      	movs	r3, #0
 80052cc:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80052d4:	2b01      	cmp	r3, #1
 80052d6:	d101      	bne.n	80052dc <HAL_SPI_Transmit_DMA+0x20>
 80052d8:	2302      	movs	r3, #2
 80052da:	e0d4      	b.n	8005486 <HAL_SPI_Transmit_DMA+0x1ca>
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	2201      	movs	r2, #1
 80052e0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80052ea:	b2db      	uxtb	r3, r3
 80052ec:	2b01      	cmp	r3, #1
 80052ee:	d002      	beq.n	80052f6 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 80052f0:	2302      	movs	r3, #2
 80052f2:	75fb      	strb	r3, [r7, #23]
    goto error;
 80052f4:	e0c2      	b.n	800547c <HAL_SPI_Transmit_DMA+0x1c0>
  }

  if ((pData == NULL) || (Size == 0U))
 80052f6:	68bb      	ldr	r3, [r7, #8]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d002      	beq.n	8005302 <HAL_SPI_Transmit_DMA+0x46>
 80052fc:	88fb      	ldrh	r3, [r7, #6]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d102      	bne.n	8005308 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 8005302:	2301      	movs	r3, #1
 8005304:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005306:	e0b9      	b.n	800547c <HAL_SPI_Transmit_DMA+0x1c0>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	2203      	movs	r2, #3
 800530c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	2200      	movs	r2, #0
 8005314:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	68ba      	ldr	r2, [r7, #8]
 800531a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	88fa      	ldrh	r2, [r7, #6]
 8005320:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	88fa      	ldrh	r2, [r7, #6]
 8005326:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	2200      	movs	r2, #0
 800532c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	2200      	movs	r2, #0
 8005332:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	2200      	movs	r2, #0
 8005338:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->RxXferSize  = 0U;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	2200      	movs	r2, #0
 800533e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	2200      	movs	r2, #0
 8005346:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	689b      	ldr	r3, [r3, #8]
 800534e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005352:	d10f      	bne.n	8005374 <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	681a      	ldr	r2, [r3, #0]
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005362:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	681a      	ldr	r2, [r3, #0]
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005372:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005378:	4a45      	ldr	r2, [pc, #276]	@ (8005490 <HAL_SPI_Transmit_DMA+0x1d4>)
 800537a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005380:	4a44      	ldr	r2, [pc, #272]	@ (8005494 <HAL_SPI_Transmit_DMA+0x1d8>)
 8005382:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005388:	4a43      	ldr	r2, [pc, #268]	@ (8005498 <HAL_SPI_Transmit_DMA+0x1dc>)
 800538a:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005390:	2200      	movs	r2, #0
 8005392:	635a      	str	r2, [r3, #52]	@ 0x34

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	685a      	ldr	r2, [r3, #4]
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80053a2:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	68db      	ldr	r3, [r3, #12]
 80053a8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80053ac:	d82d      	bhi.n	800540a <HAL_SPI_Transmit_DMA+0x14e>
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053b2:	695b      	ldr	r3, [r3, #20]
 80053b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053b8:	d127      	bne.n	800540a <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80053be:	b29b      	uxth	r3, r3
 80053c0:	f003 0301 	and.w	r3, r3, #1
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d10f      	bne.n	80053e8 <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	685a      	ldr	r2, [r3, #4]
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80053d6:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80053dc:	b29b      	uxth	r3, r3
 80053de:	085b      	lsrs	r3, r3, #1
 80053e0:	b29a      	uxth	r2, r3
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80053e6:	e010      	b.n	800540a <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	685a      	ldr	r2, [r3, #4]
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80053f6:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80053fc:	b29b      	uxth	r3, r3
 80053fe:	085b      	lsrs	r3, r3, #1
 8005400:	b29b      	uxth	r3, r3
 8005402:	3301      	adds	r3, #1
 8005404:	b29a      	uxth	r2, r3
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005412:	4619      	mov	r1, r3
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	330c      	adds	r3, #12
 800541a:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005420:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005422:	f7fd fd99 	bl	8002f58 <HAL_DMA_Start_IT>
 8005426:	4603      	mov	r3, r0
 8005428:	2b00      	cmp	r3, #0
 800542a:	d008      	beq.n	800543e <HAL_SPI_Transmit_DMA+0x182>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005430:	f043 0210 	orr.w	r2, r3, #16
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	661a      	str	r2, [r3, #96]	@ 0x60
    errorcode = HAL_ERROR;
 8005438:	2301      	movs	r3, #1
 800543a:	75fb      	strb	r3, [r7, #23]

    goto error;
 800543c:	e01e      	b.n	800547c <HAL_SPI_Transmit_DMA+0x1c0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005448:	2b40      	cmp	r3, #64	@ 0x40
 800544a:	d007      	beq.n	800545c <HAL_SPI_Transmit_DMA+0x1a0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	681a      	ldr	r2, [r3, #0]
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800545a:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	685a      	ldr	r2, [r3, #4]
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f042 0220 	orr.w	r2, r2, #32
 800546a:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	685a      	ldr	r2, [r3, #4]
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f042 0202 	orr.w	r2, r2, #2
 800547a:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2200      	movs	r2, #0
 8005480:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8005484:	7dfb      	ldrb	r3, [r7, #23]
}
 8005486:	4618      	mov	r0, r3
 8005488:	3718      	adds	r7, #24
 800548a:	46bd      	mov	sp, r7
 800548c:	bd80      	pop	{r7, pc}
 800548e:	bf00      	nop
 8005490:	0800556b 	.word	0x0800556b
 8005494:	080054c5 	.word	0x080054c5
 8005498:	08005587 	.word	0x08005587

0800549c <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800549c:	b480      	push	{r7}
 800549e:	b083      	sub	sp, #12
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 80054a4:	bf00      	nop
 80054a6:	370c      	adds	r7, #12
 80054a8:	46bd      	mov	sp, r7
 80054aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ae:	4770      	bx	lr

080054b0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80054b0:	b480      	push	{r7}
 80054b2:	b083      	sub	sp, #12
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80054b8:	bf00      	nop
 80054ba:	370c      	adds	r7, #12
 80054bc:	46bd      	mov	sp, r7
 80054be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c2:	4770      	bx	lr

080054c4 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b086      	sub	sp, #24
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054d0:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80054d2:	f7fd fbb9 	bl	8002c48 <HAL_GetTick>
 80054d6:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f003 0320 	and.w	r3, r3, #32
 80054e2:	2b20      	cmp	r3, #32
 80054e4:	d03b      	beq.n	800555e <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80054e6:	697b      	ldr	r3, [r7, #20]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	685a      	ldr	r2, [r3, #4]
 80054ec:	697b      	ldr	r3, [r7, #20]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f022 0220 	bic.w	r2, r2, #32
 80054f4:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80054f6:	697b      	ldr	r3, [r7, #20]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	685a      	ldr	r2, [r3, #4]
 80054fc:	697b      	ldr	r3, [r7, #20]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f022 0202 	bic.w	r2, r2, #2
 8005504:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005506:	693a      	ldr	r2, [r7, #16]
 8005508:	2164      	movs	r1, #100	@ 0x64
 800550a:	6978      	ldr	r0, [r7, #20]
 800550c:	f000 f97a 	bl	8005804 <SPI_EndRxTxTransaction>
 8005510:	4603      	mov	r3, r0
 8005512:	2b00      	cmp	r3, #0
 8005514:	d005      	beq.n	8005522 <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005516:	697b      	ldr	r3, [r7, #20]
 8005518:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800551a:	f043 0220 	orr.w	r2, r3, #32
 800551e:	697b      	ldr	r3, [r7, #20]
 8005520:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005522:	697b      	ldr	r3, [r7, #20]
 8005524:	689b      	ldr	r3, [r3, #8]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d10a      	bne.n	8005540 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800552a:	2300      	movs	r3, #0
 800552c:	60fb      	str	r3, [r7, #12]
 800552e:	697b      	ldr	r3, [r7, #20]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	68db      	ldr	r3, [r3, #12]
 8005534:	60fb      	str	r3, [r7, #12]
 8005536:	697b      	ldr	r3, [r7, #20]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	689b      	ldr	r3, [r3, #8]
 800553c:	60fb      	str	r3, [r7, #12]
 800553e:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8005540:	697b      	ldr	r3, [r7, #20]
 8005542:	2200      	movs	r2, #0
 8005544:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8005546:	697b      	ldr	r3, [r7, #20]
 8005548:	2201      	movs	r2, #1
 800554a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005552:	2b00      	cmp	r3, #0
 8005554:	d003      	beq.n	800555e <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005556:	6978      	ldr	r0, [r7, #20]
 8005558:	f7ff ffaa 	bl	80054b0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800555c:	e002      	b.n	8005564 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800555e:	6978      	ldr	r0, [r7, #20]
 8005560:	f7fb ff2a 	bl	80013b8 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005564:	3718      	adds	r7, #24
 8005566:	46bd      	mov	sp, r7
 8005568:	bd80      	pop	{r7, pc}

0800556a <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800556a:	b580      	push	{r7, lr}
 800556c:	b084      	sub	sp, #16
 800556e:	af00      	add	r7, sp, #0
 8005570:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005576:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8005578:	68f8      	ldr	r0, [r7, #12]
 800557a:	f7ff ff8f 	bl	800549c <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800557e:	bf00      	nop
 8005580:	3710      	adds	r7, #16
 8005582:	46bd      	mov	sp, r7
 8005584:	bd80      	pop	{r7, pc}

08005586 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005586:	b580      	push	{r7, lr}
 8005588:	b084      	sub	sp, #16
 800558a:	af00      	add	r7, sp, #0
 800558c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005592:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	685a      	ldr	r2, [r3, #4]
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f022 0203 	bic.w	r2, r2, #3
 80055a2:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80055a8:	f043 0210 	orr.w	r2, r3, #16
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	2201      	movs	r2, #1
 80055b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80055b8:	68f8      	ldr	r0, [r7, #12]
 80055ba:	f7ff ff79 	bl	80054b0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80055be:	bf00      	nop
 80055c0:	3710      	adds	r7, #16
 80055c2:	46bd      	mov	sp, r7
 80055c4:	bd80      	pop	{r7, pc}
	...

080055c8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b088      	sub	sp, #32
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	60f8      	str	r0, [r7, #12]
 80055d0:	60b9      	str	r1, [r7, #8]
 80055d2:	603b      	str	r3, [r7, #0]
 80055d4:	4613      	mov	r3, r2
 80055d6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80055d8:	f7fd fb36 	bl	8002c48 <HAL_GetTick>
 80055dc:	4602      	mov	r2, r0
 80055de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055e0:	1a9b      	subs	r3, r3, r2
 80055e2:	683a      	ldr	r2, [r7, #0]
 80055e4:	4413      	add	r3, r2
 80055e6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80055e8:	f7fd fb2e 	bl	8002c48 <HAL_GetTick>
 80055ec:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80055ee:	4b39      	ldr	r3, [pc, #228]	@ (80056d4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	015b      	lsls	r3, r3, #5
 80055f4:	0d1b      	lsrs	r3, r3, #20
 80055f6:	69fa      	ldr	r2, [r7, #28]
 80055f8:	fb02 f303 	mul.w	r3, r2, r3
 80055fc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80055fe:	e054      	b.n	80056aa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005606:	d050      	beq.n	80056aa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005608:	f7fd fb1e 	bl	8002c48 <HAL_GetTick>
 800560c:	4602      	mov	r2, r0
 800560e:	69bb      	ldr	r3, [r7, #24]
 8005610:	1ad3      	subs	r3, r2, r3
 8005612:	69fa      	ldr	r2, [r7, #28]
 8005614:	429a      	cmp	r2, r3
 8005616:	d902      	bls.n	800561e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005618:	69fb      	ldr	r3, [r7, #28]
 800561a:	2b00      	cmp	r3, #0
 800561c:	d13d      	bne.n	800569a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	685a      	ldr	r2, [r3, #4]
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800562c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	685b      	ldr	r3, [r3, #4]
 8005632:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005636:	d111      	bne.n	800565c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	689b      	ldr	r3, [r3, #8]
 800563c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005640:	d004      	beq.n	800564c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	689b      	ldr	r3, [r3, #8]
 8005646:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800564a:	d107      	bne.n	800565c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	681a      	ldr	r2, [r3, #0]
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800565a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005660:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005664:	d10f      	bne.n	8005686 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	681a      	ldr	r2, [r3, #0]
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005674:	601a      	str	r2, [r3, #0]
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	681a      	ldr	r2, [r3, #0]
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005684:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	2201      	movs	r2, #1
 800568a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	2200      	movs	r2, #0
 8005692:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005696:	2303      	movs	r3, #3
 8005698:	e017      	b.n	80056ca <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800569a:	697b      	ldr	r3, [r7, #20]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d101      	bne.n	80056a4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80056a0:	2300      	movs	r3, #0
 80056a2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80056a4:	697b      	ldr	r3, [r7, #20]
 80056a6:	3b01      	subs	r3, #1
 80056a8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	689a      	ldr	r2, [r3, #8]
 80056b0:	68bb      	ldr	r3, [r7, #8]
 80056b2:	4013      	ands	r3, r2
 80056b4:	68ba      	ldr	r2, [r7, #8]
 80056b6:	429a      	cmp	r2, r3
 80056b8:	bf0c      	ite	eq
 80056ba:	2301      	moveq	r3, #1
 80056bc:	2300      	movne	r3, #0
 80056be:	b2db      	uxtb	r3, r3
 80056c0:	461a      	mov	r2, r3
 80056c2:	79fb      	ldrb	r3, [r7, #7]
 80056c4:	429a      	cmp	r2, r3
 80056c6:	d19b      	bne.n	8005600 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80056c8:	2300      	movs	r3, #0
}
 80056ca:	4618      	mov	r0, r3
 80056cc:	3720      	adds	r7, #32
 80056ce:	46bd      	mov	sp, r7
 80056d0:	bd80      	pop	{r7, pc}
 80056d2:	bf00      	nop
 80056d4:	20000008 	.word	0x20000008

080056d8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b08a      	sub	sp, #40	@ 0x28
 80056dc:	af00      	add	r7, sp, #0
 80056de:	60f8      	str	r0, [r7, #12]
 80056e0:	60b9      	str	r1, [r7, #8]
 80056e2:	607a      	str	r2, [r7, #4]
 80056e4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80056e6:	2300      	movs	r3, #0
 80056e8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80056ea:	f7fd faad 	bl	8002c48 <HAL_GetTick>
 80056ee:	4602      	mov	r2, r0
 80056f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056f2:	1a9b      	subs	r3, r3, r2
 80056f4:	683a      	ldr	r2, [r7, #0]
 80056f6:	4413      	add	r3, r2
 80056f8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80056fa:	f7fd faa5 	bl	8002c48 <HAL_GetTick>
 80056fe:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	330c      	adds	r3, #12
 8005706:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005708:	4b3d      	ldr	r3, [pc, #244]	@ (8005800 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800570a:	681a      	ldr	r2, [r3, #0]
 800570c:	4613      	mov	r3, r2
 800570e:	009b      	lsls	r3, r3, #2
 8005710:	4413      	add	r3, r2
 8005712:	00da      	lsls	r2, r3, #3
 8005714:	1ad3      	subs	r3, r2, r3
 8005716:	0d1b      	lsrs	r3, r3, #20
 8005718:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800571a:	fb02 f303 	mul.w	r3, r2, r3
 800571e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005720:	e060      	b.n	80057e4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005728:	d107      	bne.n	800573a <SPI_WaitFifoStateUntilTimeout+0x62>
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d104      	bne.n	800573a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005730:	69fb      	ldr	r3, [r7, #28]
 8005732:	781b      	ldrb	r3, [r3, #0]
 8005734:	b2db      	uxtb	r3, r3
 8005736:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005738:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005740:	d050      	beq.n	80057e4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005742:	f7fd fa81 	bl	8002c48 <HAL_GetTick>
 8005746:	4602      	mov	r2, r0
 8005748:	6a3b      	ldr	r3, [r7, #32]
 800574a:	1ad3      	subs	r3, r2, r3
 800574c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800574e:	429a      	cmp	r2, r3
 8005750:	d902      	bls.n	8005758 <SPI_WaitFifoStateUntilTimeout+0x80>
 8005752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005754:	2b00      	cmp	r3, #0
 8005756:	d13d      	bne.n	80057d4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	685a      	ldr	r2, [r3, #4]
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005766:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	685b      	ldr	r3, [r3, #4]
 800576c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005770:	d111      	bne.n	8005796 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	689b      	ldr	r3, [r3, #8]
 8005776:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800577a:	d004      	beq.n	8005786 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	689b      	ldr	r3, [r3, #8]
 8005780:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005784:	d107      	bne.n	8005796 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	681a      	ldr	r2, [r3, #0]
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005794:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800579a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800579e:	d10f      	bne.n	80057c0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	681a      	ldr	r2, [r3, #0]
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80057ae:	601a      	str	r2, [r3, #0]
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	681a      	ldr	r2, [r3, #0]
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80057be:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	2201      	movs	r2, #1
 80057c4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	2200      	movs	r2, #0
 80057cc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80057d0:	2303      	movs	r3, #3
 80057d2:	e010      	b.n	80057f6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80057d4:	69bb      	ldr	r3, [r7, #24]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d101      	bne.n	80057de <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80057da:	2300      	movs	r3, #0
 80057dc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80057de:	69bb      	ldr	r3, [r7, #24]
 80057e0:	3b01      	subs	r3, #1
 80057e2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	689a      	ldr	r2, [r3, #8]
 80057ea:	68bb      	ldr	r3, [r7, #8]
 80057ec:	4013      	ands	r3, r2
 80057ee:	687a      	ldr	r2, [r7, #4]
 80057f0:	429a      	cmp	r2, r3
 80057f2:	d196      	bne.n	8005722 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80057f4:	2300      	movs	r3, #0
}
 80057f6:	4618      	mov	r0, r3
 80057f8:	3728      	adds	r7, #40	@ 0x28
 80057fa:	46bd      	mov	sp, r7
 80057fc:	bd80      	pop	{r7, pc}
 80057fe:	bf00      	nop
 8005800:	20000008 	.word	0x20000008

08005804 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b086      	sub	sp, #24
 8005808:	af02      	add	r7, sp, #8
 800580a:	60f8      	str	r0, [r7, #12]
 800580c:	60b9      	str	r1, [r7, #8]
 800580e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	9300      	str	r3, [sp, #0]
 8005814:	68bb      	ldr	r3, [r7, #8]
 8005816:	2200      	movs	r2, #0
 8005818:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800581c:	68f8      	ldr	r0, [r7, #12]
 800581e:	f7ff ff5b 	bl	80056d8 <SPI_WaitFifoStateUntilTimeout>
 8005822:	4603      	mov	r3, r0
 8005824:	2b00      	cmp	r3, #0
 8005826:	d007      	beq.n	8005838 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800582c:	f043 0220 	orr.w	r2, r3, #32
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005834:	2303      	movs	r3, #3
 8005836:	e027      	b.n	8005888 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	9300      	str	r3, [sp, #0]
 800583c:	68bb      	ldr	r3, [r7, #8]
 800583e:	2200      	movs	r2, #0
 8005840:	2180      	movs	r1, #128	@ 0x80
 8005842:	68f8      	ldr	r0, [r7, #12]
 8005844:	f7ff fec0 	bl	80055c8 <SPI_WaitFlagStateUntilTimeout>
 8005848:	4603      	mov	r3, r0
 800584a:	2b00      	cmp	r3, #0
 800584c:	d007      	beq.n	800585e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005852:	f043 0220 	orr.w	r2, r3, #32
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800585a:	2303      	movs	r3, #3
 800585c:	e014      	b.n	8005888 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	9300      	str	r3, [sp, #0]
 8005862:	68bb      	ldr	r3, [r7, #8]
 8005864:	2200      	movs	r2, #0
 8005866:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800586a:	68f8      	ldr	r0, [r7, #12]
 800586c:	f7ff ff34 	bl	80056d8 <SPI_WaitFifoStateUntilTimeout>
 8005870:	4603      	mov	r3, r0
 8005872:	2b00      	cmp	r3, #0
 8005874:	d007      	beq.n	8005886 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800587a:	f043 0220 	orr.w	r2, r3, #32
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005882:	2303      	movs	r3, #3
 8005884:	e000      	b.n	8005888 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005886:	2300      	movs	r3, #0
}
 8005888:	4618      	mov	r0, r3
 800588a:	3710      	adds	r7, #16
 800588c:	46bd      	mov	sp, r7
 800588e:	bd80      	pop	{r7, pc}

08005890 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005890:	b580      	push	{r7, lr}
 8005892:	b082      	sub	sp, #8
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d101      	bne.n	80058a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800589e:	2301      	movs	r3, #1
 80058a0:	e049      	b.n	8005936 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058a8:	b2db      	uxtb	r3, r3
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d106      	bne.n	80058bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	2200      	movs	r2, #0
 80058b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80058b6:	6878      	ldr	r0, [r7, #4]
 80058b8:	f7fd f88c 	bl	80029d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2202      	movs	r2, #2
 80058c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681a      	ldr	r2, [r3, #0]
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	3304      	adds	r3, #4
 80058cc:	4619      	mov	r1, r3
 80058ce:	4610      	mov	r0, r2
 80058d0:	f000 f9f6 	bl	8005cc0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2201      	movs	r2, #1
 80058d8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2201      	movs	r2, #1
 80058e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2201      	movs	r2, #1
 80058e8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2201      	movs	r2, #1
 80058f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2201      	movs	r2, #1
 80058f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2201      	movs	r2, #1
 8005900:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2201      	movs	r2, #1
 8005908:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2201      	movs	r2, #1
 8005910:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2201      	movs	r2, #1
 8005918:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2201      	movs	r2, #1
 8005920:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2201      	movs	r2, #1
 8005928:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2201      	movs	r2, #1
 8005930:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005934:	2300      	movs	r3, #0
}
 8005936:	4618      	mov	r0, r3
 8005938:	3708      	adds	r7, #8
 800593a:	46bd      	mov	sp, r7
 800593c:	bd80      	pop	{r7, pc}
	...

08005940 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005940:	b480      	push	{r7}
 8005942:	b085      	sub	sp, #20
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800594e:	b2db      	uxtb	r3, r3
 8005950:	2b01      	cmp	r3, #1
 8005952:	d001      	beq.n	8005958 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005954:	2301      	movs	r3, #1
 8005956:	e040      	b.n	80059da <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2202      	movs	r2, #2
 800595c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	68da      	ldr	r2, [r3, #12]
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f042 0201 	orr.w	r2, r2, #1
 800596e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4a1c      	ldr	r2, [pc, #112]	@ (80059e8 <HAL_TIM_Base_Start_IT+0xa8>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d00e      	beq.n	8005998 <HAL_TIM_Base_Start_IT+0x58>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005982:	d009      	beq.n	8005998 <HAL_TIM_Base_Start_IT+0x58>
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	4a18      	ldr	r2, [pc, #96]	@ (80059ec <HAL_TIM_Base_Start_IT+0xac>)
 800598a:	4293      	cmp	r3, r2
 800598c:	d004      	beq.n	8005998 <HAL_TIM_Base_Start_IT+0x58>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	4a17      	ldr	r2, [pc, #92]	@ (80059f0 <HAL_TIM_Base_Start_IT+0xb0>)
 8005994:	4293      	cmp	r3, r2
 8005996:	d115      	bne.n	80059c4 <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	689a      	ldr	r2, [r3, #8]
 800599e:	4b15      	ldr	r3, [pc, #84]	@ (80059f4 <HAL_TIM_Base_Start_IT+0xb4>)
 80059a0:	4013      	ands	r3, r2
 80059a2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	2b06      	cmp	r3, #6
 80059a8:	d015      	beq.n	80059d6 <HAL_TIM_Base_Start_IT+0x96>
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80059b0:	d011      	beq.n	80059d6 <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	681a      	ldr	r2, [r3, #0]
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f042 0201 	orr.w	r2, r2, #1
 80059c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059c2:	e008      	b.n	80059d6 <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	681a      	ldr	r2, [r3, #0]
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f042 0201 	orr.w	r2, r2, #1
 80059d2:	601a      	str	r2, [r3, #0]
 80059d4:	e000      	b.n	80059d8 <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059d6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80059d8:	2300      	movs	r3, #0
}
 80059da:	4618      	mov	r0, r3
 80059dc:	3714      	adds	r7, #20
 80059de:	46bd      	mov	sp, r7
 80059e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e4:	4770      	bx	lr
 80059e6:	bf00      	nop
 80059e8:	40012c00 	.word	0x40012c00
 80059ec:	40000400 	.word	0x40000400
 80059f0:	40014000 	.word	0x40014000
 80059f4:	00010007 	.word	0x00010007

080059f8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80059f8:	b480      	push	{r7}
 80059fa:	b083      	sub	sp, #12
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	68da      	ldr	r2, [r3, #12]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f022 0201 	bic.w	r2, r2, #1
 8005a0e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	6a1a      	ldr	r2, [r3, #32]
 8005a16:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005a1a:	4013      	ands	r3, r2
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d10f      	bne.n	8005a40 <HAL_TIM_Base_Stop_IT+0x48>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	6a1a      	ldr	r2, [r3, #32]
 8005a26:	f240 4344 	movw	r3, #1092	@ 0x444
 8005a2a:	4013      	ands	r3, r2
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d107      	bne.n	8005a40 <HAL_TIM_Base_Stop_IT+0x48>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	681a      	ldr	r2, [r3, #0]
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f022 0201 	bic.w	r2, r2, #1
 8005a3e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2201      	movs	r2, #1
 8005a44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8005a48:	2300      	movs	r3, #0
}
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	370c      	adds	r7, #12
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a54:	4770      	bx	lr

08005a56 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005a56:	b580      	push	{r7, lr}
 8005a58:	b084      	sub	sp, #16
 8005a5a:	af00      	add	r7, sp, #0
 8005a5c:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	68db      	ldr	r3, [r3, #12]
 8005a64:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	691b      	ldr	r3, [r3, #16]
 8005a6c:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005a6e:	68bb      	ldr	r3, [r7, #8]
 8005a70:	f003 0302 	and.w	r3, r3, #2
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d020      	beq.n	8005aba <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	f003 0302 	and.w	r3, r3, #2
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d01b      	beq.n	8005aba <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f06f 0202 	mvn.w	r2, #2
 8005a8a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2201      	movs	r2, #1
 8005a90:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	699b      	ldr	r3, [r3, #24]
 8005a98:	f003 0303 	and.w	r3, r3, #3
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d003      	beq.n	8005aa8 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005aa0:	6878      	ldr	r0, [r7, #4]
 8005aa2:	f000 f8ee 	bl	8005c82 <HAL_TIM_IC_CaptureCallback>
 8005aa6:	e005      	b.n	8005ab4 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005aa8:	6878      	ldr	r0, [r7, #4]
 8005aaa:	f000 f8e0 	bl	8005c6e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005aae:	6878      	ldr	r0, [r7, #4]
 8005ab0:	f000 f8f1 	bl	8005c96 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005aba:	68bb      	ldr	r3, [r7, #8]
 8005abc:	f003 0304 	and.w	r3, r3, #4
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d020      	beq.n	8005b06 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	f003 0304 	and.w	r3, r3, #4
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d01b      	beq.n	8005b06 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f06f 0204 	mvn.w	r2, #4
 8005ad6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2202      	movs	r2, #2
 8005adc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	699b      	ldr	r3, [r3, #24]
 8005ae4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d003      	beq.n	8005af4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005aec:	6878      	ldr	r0, [r7, #4]
 8005aee:	f000 f8c8 	bl	8005c82 <HAL_TIM_IC_CaptureCallback>
 8005af2:	e005      	b.n	8005b00 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005af4:	6878      	ldr	r0, [r7, #4]
 8005af6:	f000 f8ba 	bl	8005c6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005afa:	6878      	ldr	r0, [r7, #4]
 8005afc:	f000 f8cb 	bl	8005c96 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2200      	movs	r2, #0
 8005b04:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005b06:	68bb      	ldr	r3, [r7, #8]
 8005b08:	f003 0308 	and.w	r3, r3, #8
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d020      	beq.n	8005b52 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	f003 0308 	and.w	r3, r3, #8
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d01b      	beq.n	8005b52 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f06f 0208 	mvn.w	r2, #8
 8005b22:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2204      	movs	r2, #4
 8005b28:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	69db      	ldr	r3, [r3, #28]
 8005b30:	f003 0303 	and.w	r3, r3, #3
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d003      	beq.n	8005b40 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b38:	6878      	ldr	r0, [r7, #4]
 8005b3a:	f000 f8a2 	bl	8005c82 <HAL_TIM_IC_CaptureCallback>
 8005b3e:	e005      	b.n	8005b4c <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b40:	6878      	ldr	r0, [r7, #4]
 8005b42:	f000 f894 	bl	8005c6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b46:	6878      	ldr	r0, [r7, #4]
 8005b48:	f000 f8a5 	bl	8005c96 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2200      	movs	r2, #0
 8005b50:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005b52:	68bb      	ldr	r3, [r7, #8]
 8005b54:	f003 0310 	and.w	r3, r3, #16
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d020      	beq.n	8005b9e <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	f003 0310 	and.w	r3, r3, #16
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d01b      	beq.n	8005b9e <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f06f 0210 	mvn.w	r2, #16
 8005b6e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2208      	movs	r2, #8
 8005b74:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	69db      	ldr	r3, [r3, #28]
 8005b7c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d003      	beq.n	8005b8c <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b84:	6878      	ldr	r0, [r7, #4]
 8005b86:	f000 f87c 	bl	8005c82 <HAL_TIM_IC_CaptureCallback>
 8005b8a:	e005      	b.n	8005b98 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b8c:	6878      	ldr	r0, [r7, #4]
 8005b8e:	f000 f86e 	bl	8005c6e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b92:	6878      	ldr	r0, [r7, #4]
 8005b94:	f000 f87f 	bl	8005c96 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005b9e:	68bb      	ldr	r3, [r7, #8]
 8005ba0:	f003 0301 	and.w	r3, r3, #1
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d00c      	beq.n	8005bc2 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	f003 0301 	and.w	r3, r3, #1
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d007      	beq.n	8005bc2 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f06f 0201 	mvn.w	r2, #1
 8005bba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005bbc:	6878      	ldr	r0, [r7, #4]
 8005bbe:	f000 f84c 	bl	8005c5a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005bc2:	68bb      	ldr	r3, [r7, #8]
 8005bc4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d00c      	beq.n	8005be6 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d007      	beq.n	8005be6 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005bde:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005be0:	6878      	ldr	r0, [r7, #4]
 8005be2:	f000 f969 	bl	8005eb8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005be6:	68bb      	ldr	r3, [r7, #8]
 8005be8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d00c      	beq.n	8005c0a <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d007      	beq.n	8005c0a <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005c02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005c04:	6878      	ldr	r0, [r7, #4]
 8005c06:	f000 f961 	bl	8005ecc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005c0a:	68bb      	ldr	r3, [r7, #8]
 8005c0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d00c      	beq.n	8005c2e <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d007      	beq.n	8005c2e <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005c26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005c28:	6878      	ldr	r0, [r7, #4]
 8005c2a:	f000 f83e 	bl	8005caa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005c2e:	68bb      	ldr	r3, [r7, #8]
 8005c30:	f003 0320 	and.w	r3, r3, #32
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d00c      	beq.n	8005c52 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	f003 0320 	and.w	r3, r3, #32
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d007      	beq.n	8005c52 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f06f 0220 	mvn.w	r2, #32
 8005c4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005c4c:	6878      	ldr	r0, [r7, #4]
 8005c4e:	f000 f929 	bl	8005ea4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005c52:	bf00      	nop
 8005c54:	3710      	adds	r7, #16
 8005c56:	46bd      	mov	sp, r7
 8005c58:	bd80      	pop	{r7, pc}

08005c5a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005c5a:	b480      	push	{r7}
 8005c5c:	b083      	sub	sp, #12
 8005c5e:	af00      	add	r7, sp, #0
 8005c60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005c62:	bf00      	nop
 8005c64:	370c      	adds	r7, #12
 8005c66:	46bd      	mov	sp, r7
 8005c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6c:	4770      	bx	lr

08005c6e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005c6e:	b480      	push	{r7}
 8005c70:	b083      	sub	sp, #12
 8005c72:	af00      	add	r7, sp, #0
 8005c74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005c76:	bf00      	nop
 8005c78:	370c      	adds	r7, #12
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c80:	4770      	bx	lr

08005c82 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005c82:	b480      	push	{r7}
 8005c84:	b083      	sub	sp, #12
 8005c86:	af00      	add	r7, sp, #0
 8005c88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005c8a:	bf00      	nop
 8005c8c:	370c      	adds	r7, #12
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c94:	4770      	bx	lr

08005c96 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005c96:	b480      	push	{r7}
 8005c98:	b083      	sub	sp, #12
 8005c9a:	af00      	add	r7, sp, #0
 8005c9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005c9e:	bf00      	nop
 8005ca0:	370c      	adds	r7, #12
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca8:	4770      	bx	lr

08005caa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005caa:	b480      	push	{r7}
 8005cac:	b083      	sub	sp, #12
 8005cae:	af00      	add	r7, sp, #0
 8005cb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005cb2:	bf00      	nop
 8005cb4:	370c      	adds	r7, #12
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cbc:	4770      	bx	lr
	...

08005cc0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005cc0:	b480      	push	{r7}
 8005cc2:	b085      	sub	sp, #20
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
 8005cc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	4a38      	ldr	r2, [pc, #224]	@ (8005db4 <TIM_Base_SetConfig+0xf4>)
 8005cd4:	4293      	cmp	r3, r2
 8005cd6:	d007      	beq.n	8005ce8 <TIM_Base_SetConfig+0x28>
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cde:	d003      	beq.n	8005ce8 <TIM_Base_SetConfig+0x28>
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	4a35      	ldr	r2, [pc, #212]	@ (8005db8 <TIM_Base_SetConfig+0xf8>)
 8005ce4:	4293      	cmp	r3, r2
 8005ce6:	d108      	bne.n	8005cfa <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005cee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	685b      	ldr	r3, [r3, #4]
 8005cf4:	68fa      	ldr	r2, [r7, #12]
 8005cf6:	4313      	orrs	r3, r2
 8005cf8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	4a2d      	ldr	r2, [pc, #180]	@ (8005db4 <TIM_Base_SetConfig+0xf4>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d013      	beq.n	8005d2a <TIM_Base_SetConfig+0x6a>
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d08:	d00f      	beq.n	8005d2a <TIM_Base_SetConfig+0x6a>
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	4a2a      	ldr	r2, [pc, #168]	@ (8005db8 <TIM_Base_SetConfig+0xf8>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d00b      	beq.n	8005d2a <TIM_Base_SetConfig+0x6a>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	4a29      	ldr	r2, [pc, #164]	@ (8005dbc <TIM_Base_SetConfig+0xfc>)
 8005d16:	4293      	cmp	r3, r2
 8005d18:	d007      	beq.n	8005d2a <TIM_Base_SetConfig+0x6a>
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	4a28      	ldr	r2, [pc, #160]	@ (8005dc0 <TIM_Base_SetConfig+0x100>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d003      	beq.n	8005d2a <TIM_Base_SetConfig+0x6a>
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	4a27      	ldr	r2, [pc, #156]	@ (8005dc4 <TIM_Base_SetConfig+0x104>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d108      	bne.n	8005d3c <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	68db      	ldr	r3, [r3, #12]
 8005d36:	68fa      	ldr	r2, [r7, #12]
 8005d38:	4313      	orrs	r3, r2
 8005d3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	695b      	ldr	r3, [r3, #20]
 8005d46:	4313      	orrs	r3, r2
 8005d48:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	68fa      	ldr	r2, [r7, #12]
 8005d4e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	689a      	ldr	r2, [r3, #8]
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	681a      	ldr	r2, [r3, #0]
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	4a14      	ldr	r2, [pc, #80]	@ (8005db4 <TIM_Base_SetConfig+0xf4>)
 8005d64:	4293      	cmp	r3, r2
 8005d66:	d00b      	beq.n	8005d80 <TIM_Base_SetConfig+0xc0>
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	4a14      	ldr	r2, [pc, #80]	@ (8005dbc <TIM_Base_SetConfig+0xfc>)
 8005d6c:	4293      	cmp	r3, r2
 8005d6e:	d007      	beq.n	8005d80 <TIM_Base_SetConfig+0xc0>
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	4a13      	ldr	r2, [pc, #76]	@ (8005dc0 <TIM_Base_SetConfig+0x100>)
 8005d74:	4293      	cmp	r3, r2
 8005d76:	d003      	beq.n	8005d80 <TIM_Base_SetConfig+0xc0>
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	4a12      	ldr	r2, [pc, #72]	@ (8005dc4 <TIM_Base_SetConfig+0x104>)
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	d103      	bne.n	8005d88 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	691a      	ldr	r2, [r3, #16]
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2201      	movs	r2, #1
 8005d8c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	691b      	ldr	r3, [r3, #16]
 8005d92:	f003 0301 	and.w	r3, r3, #1
 8005d96:	2b01      	cmp	r3, #1
 8005d98:	d105      	bne.n	8005da6 <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	691b      	ldr	r3, [r3, #16]
 8005d9e:	f023 0201 	bic.w	r2, r3, #1
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	611a      	str	r2, [r3, #16]
  }
}
 8005da6:	bf00      	nop
 8005da8:	3714      	adds	r7, #20
 8005daa:	46bd      	mov	sp, r7
 8005dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db0:	4770      	bx	lr
 8005db2:	bf00      	nop
 8005db4:	40012c00 	.word	0x40012c00
 8005db8:	40000400 	.word	0x40000400
 8005dbc:	40014000 	.word	0x40014000
 8005dc0:	40014400 	.word	0x40014400
 8005dc4:	40014800 	.word	0x40014800

08005dc8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005dc8:	b480      	push	{r7}
 8005dca:	b085      	sub	sp, #20
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
 8005dd0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005dd8:	2b01      	cmp	r3, #1
 8005dda:	d101      	bne.n	8005de0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005ddc:	2302      	movs	r3, #2
 8005dde:	e054      	b.n	8005e8a <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2201      	movs	r2, #1
 8005de4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2202      	movs	r2, #2
 8005dec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	685b      	ldr	r3, [r3, #4]
 8005df6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	689b      	ldr	r3, [r3, #8]
 8005dfe:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	4a24      	ldr	r2, [pc, #144]	@ (8005e98 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005e06:	4293      	cmp	r3, r2
 8005e08:	d108      	bne.n	8005e1c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005e10:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	68fa      	ldr	r2, [r7, #12]
 8005e18:	4313      	orrs	r3, r2
 8005e1a:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e22:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	68fa      	ldr	r2, [r7, #12]
 8005e2a:	4313      	orrs	r3, r2
 8005e2c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	68fa      	ldr	r2, [r7, #12]
 8005e34:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	4a17      	ldr	r2, [pc, #92]	@ (8005e98 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005e3c:	4293      	cmp	r3, r2
 8005e3e:	d00e      	beq.n	8005e5e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e48:	d009      	beq.n	8005e5e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	4a13      	ldr	r2, [pc, #76]	@ (8005e9c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005e50:	4293      	cmp	r3, r2
 8005e52:	d004      	beq.n	8005e5e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	4a11      	ldr	r2, [pc, #68]	@ (8005ea0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d10c      	bne.n	8005e78 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005e5e:	68bb      	ldr	r3, [r7, #8]
 8005e60:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005e64:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	689b      	ldr	r3, [r3, #8]
 8005e6a:	68ba      	ldr	r2, [r7, #8]
 8005e6c:	4313      	orrs	r3, r2
 8005e6e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	68ba      	ldr	r2, [r7, #8]
 8005e76:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2201      	movs	r2, #1
 8005e7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2200      	movs	r2, #0
 8005e84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005e88:	2300      	movs	r3, #0
}
 8005e8a:	4618      	mov	r0, r3
 8005e8c:	3714      	adds	r7, #20
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e94:	4770      	bx	lr
 8005e96:	bf00      	nop
 8005e98:	40012c00 	.word	0x40012c00
 8005e9c:	40000400 	.word	0x40000400
 8005ea0:	40014000 	.word	0x40014000

08005ea4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005ea4:	b480      	push	{r7}
 8005ea6:	b083      	sub	sp, #12
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005eac:	bf00      	nop
 8005eae:	370c      	adds	r7, #12
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb6:	4770      	bx	lr

08005eb8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005eb8:	b480      	push	{r7}
 8005eba:	b083      	sub	sp, #12
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005ec0:	bf00      	nop
 8005ec2:	370c      	adds	r7, #12
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eca:	4770      	bx	lr

08005ecc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005ecc:	b480      	push	{r7}
 8005ece:	b083      	sub	sp, #12
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005ed4:	bf00      	nop
 8005ed6:	370c      	adds	r7, #12
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ede:	4770      	bx	lr

08005ee0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b082      	sub	sp, #8
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d101      	bne.n	8005ef2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005eee:	2301      	movs	r3, #1
 8005ef0:	e040      	b.n	8005f74 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d106      	bne.n	8005f08 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2200      	movs	r2, #0
 8005efe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005f02:	6878      	ldr	r0, [r7, #4]
 8005f04:	f7fc fdd8 	bl	8002ab8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2224      	movs	r2, #36	@ 0x24
 8005f0c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	681a      	ldr	r2, [r3, #0]
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f022 0201 	bic.w	r2, r2, #1
 8005f1c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d002      	beq.n	8005f2c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005f26:	6878      	ldr	r0, [r7, #4]
 8005f28:	f000 f95e 	bl	80061e8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005f2c:	6878      	ldr	r0, [r7, #4]
 8005f2e:	f000 f825 	bl	8005f7c <UART_SetConfig>
 8005f32:	4603      	mov	r3, r0
 8005f34:	2b01      	cmp	r3, #1
 8005f36:	d101      	bne.n	8005f3c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005f38:	2301      	movs	r3, #1
 8005f3a:	e01b      	b.n	8005f74 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	685a      	ldr	r2, [r3, #4]
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005f4a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	689a      	ldr	r2, [r3, #8]
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005f5a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	681a      	ldr	r2, [r3, #0]
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f042 0201 	orr.w	r2, r2, #1
 8005f6a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005f6c:	6878      	ldr	r0, [r7, #4]
 8005f6e:	f000 f9dd 	bl	800632c <UART_CheckIdleState>
 8005f72:	4603      	mov	r3, r0
}
 8005f74:	4618      	mov	r0, r3
 8005f76:	3708      	adds	r7, #8
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	bd80      	pop	{r7, pc}

08005f7c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	b088      	sub	sp, #32
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005f84:	2300      	movs	r3, #0
 8005f86:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	689a      	ldr	r2, [r3, #8]
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	691b      	ldr	r3, [r3, #16]
 8005f90:	431a      	orrs	r2, r3
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	695b      	ldr	r3, [r3, #20]
 8005f96:	431a      	orrs	r2, r3
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	69db      	ldr	r3, [r3, #28]
 8005f9c:	4313      	orrs	r3, r2
 8005f9e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	681a      	ldr	r2, [r3, #0]
 8005fa6:	4b8a      	ldr	r3, [pc, #552]	@ (80061d0 <UART_SetConfig+0x254>)
 8005fa8:	4013      	ands	r3, r2
 8005faa:	687a      	ldr	r2, [r7, #4]
 8005fac:	6812      	ldr	r2, [r2, #0]
 8005fae:	6979      	ldr	r1, [r7, #20]
 8005fb0:	430b      	orrs	r3, r1
 8005fb2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	685b      	ldr	r3, [r3, #4]
 8005fba:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	68da      	ldr	r2, [r3, #12]
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	430a      	orrs	r2, r1
 8005fc8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	699b      	ldr	r3, [r3, #24]
 8005fce:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	6a1b      	ldr	r3, [r3, #32]
 8005fd4:	697a      	ldr	r2, [r7, #20]
 8005fd6:	4313      	orrs	r3, r2
 8005fd8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	689b      	ldr	r3, [r3, #8]
 8005fe0:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	697a      	ldr	r2, [r7, #20]
 8005fea:	430a      	orrs	r2, r1
 8005fec:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	4a78      	ldr	r2, [pc, #480]	@ (80061d4 <UART_SetConfig+0x258>)
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	d120      	bne.n	800603a <UART_SetConfig+0xbe>
 8005ff8:	4b77      	ldr	r3, [pc, #476]	@ (80061d8 <UART_SetConfig+0x25c>)
 8005ffa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ffc:	f003 0303 	and.w	r3, r3, #3
 8006000:	2b03      	cmp	r3, #3
 8006002:	d817      	bhi.n	8006034 <UART_SetConfig+0xb8>
 8006004:	a201      	add	r2, pc, #4	@ (adr r2, 800600c <UART_SetConfig+0x90>)
 8006006:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800600a:	bf00      	nop
 800600c:	0800601d 	.word	0x0800601d
 8006010:	08006029 	.word	0x08006029
 8006014:	0800602f 	.word	0x0800602f
 8006018:	08006023 	.word	0x08006023
 800601c:	2300      	movs	r3, #0
 800601e:	77fb      	strb	r3, [r7, #31]
 8006020:	e01d      	b.n	800605e <UART_SetConfig+0xe2>
 8006022:	2302      	movs	r3, #2
 8006024:	77fb      	strb	r3, [r7, #31]
 8006026:	e01a      	b.n	800605e <UART_SetConfig+0xe2>
 8006028:	2304      	movs	r3, #4
 800602a:	77fb      	strb	r3, [r7, #31]
 800602c:	e017      	b.n	800605e <UART_SetConfig+0xe2>
 800602e:	2308      	movs	r3, #8
 8006030:	77fb      	strb	r3, [r7, #31]
 8006032:	e014      	b.n	800605e <UART_SetConfig+0xe2>
 8006034:	2310      	movs	r3, #16
 8006036:	77fb      	strb	r3, [r7, #31]
 8006038:	e011      	b.n	800605e <UART_SetConfig+0xe2>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	4a67      	ldr	r2, [pc, #412]	@ (80061dc <UART_SetConfig+0x260>)
 8006040:	4293      	cmp	r3, r2
 8006042:	d102      	bne.n	800604a <UART_SetConfig+0xce>
 8006044:	2300      	movs	r3, #0
 8006046:	77fb      	strb	r3, [r7, #31]
 8006048:	e009      	b.n	800605e <UART_SetConfig+0xe2>
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	4a64      	ldr	r2, [pc, #400]	@ (80061e0 <UART_SetConfig+0x264>)
 8006050:	4293      	cmp	r3, r2
 8006052:	d102      	bne.n	800605a <UART_SetConfig+0xde>
 8006054:	2300      	movs	r3, #0
 8006056:	77fb      	strb	r3, [r7, #31]
 8006058:	e001      	b.n	800605e <UART_SetConfig+0xe2>
 800605a:	2310      	movs	r3, #16
 800605c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	69db      	ldr	r3, [r3, #28]
 8006062:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006066:	d15a      	bne.n	800611e <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8006068:	7ffb      	ldrb	r3, [r7, #31]
 800606a:	2b08      	cmp	r3, #8
 800606c:	d827      	bhi.n	80060be <UART_SetConfig+0x142>
 800606e:	a201      	add	r2, pc, #4	@ (adr r2, 8006074 <UART_SetConfig+0xf8>)
 8006070:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006074:	08006099 	.word	0x08006099
 8006078:	080060a1 	.word	0x080060a1
 800607c:	080060a9 	.word	0x080060a9
 8006080:	080060bf 	.word	0x080060bf
 8006084:	080060af 	.word	0x080060af
 8006088:	080060bf 	.word	0x080060bf
 800608c:	080060bf 	.word	0x080060bf
 8006090:	080060bf 	.word	0x080060bf
 8006094:	080060b7 	.word	0x080060b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006098:	f7fe fd90 	bl	8004bbc <HAL_RCC_GetPCLK1Freq>
 800609c:	61b8      	str	r0, [r7, #24]
        break;
 800609e:	e013      	b.n	80060c8 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80060a0:	f7fe fdae 	bl	8004c00 <HAL_RCC_GetPCLK2Freq>
 80060a4:	61b8      	str	r0, [r7, #24]
        break;
 80060a6:	e00f      	b.n	80060c8 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80060a8:	4b4e      	ldr	r3, [pc, #312]	@ (80061e4 <UART_SetConfig+0x268>)
 80060aa:	61bb      	str	r3, [r7, #24]
        break;
 80060ac:	e00c      	b.n	80060c8 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80060ae:	f7fe fd25 	bl	8004afc <HAL_RCC_GetSysClockFreq>
 80060b2:	61b8      	str	r0, [r7, #24]
        break;
 80060b4:	e008      	b.n	80060c8 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80060b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80060ba:	61bb      	str	r3, [r7, #24]
        break;
 80060bc:	e004      	b.n	80060c8 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 80060be:	2300      	movs	r3, #0
 80060c0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80060c2:	2301      	movs	r3, #1
 80060c4:	77bb      	strb	r3, [r7, #30]
        break;
 80060c6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80060c8:	69bb      	ldr	r3, [r7, #24]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d074      	beq.n	80061b8 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80060ce:	69bb      	ldr	r3, [r7, #24]
 80060d0:	005a      	lsls	r2, r3, #1
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	685b      	ldr	r3, [r3, #4]
 80060d6:	085b      	lsrs	r3, r3, #1
 80060d8:	441a      	add	r2, r3
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	685b      	ldr	r3, [r3, #4]
 80060de:	fbb2 f3f3 	udiv	r3, r2, r3
 80060e2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80060e4:	693b      	ldr	r3, [r7, #16]
 80060e6:	2b0f      	cmp	r3, #15
 80060e8:	d916      	bls.n	8006118 <UART_SetConfig+0x19c>
 80060ea:	693b      	ldr	r3, [r7, #16]
 80060ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060f0:	d212      	bcs.n	8006118 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80060f2:	693b      	ldr	r3, [r7, #16]
 80060f4:	b29b      	uxth	r3, r3
 80060f6:	f023 030f 	bic.w	r3, r3, #15
 80060fa:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80060fc:	693b      	ldr	r3, [r7, #16]
 80060fe:	085b      	lsrs	r3, r3, #1
 8006100:	b29b      	uxth	r3, r3
 8006102:	f003 0307 	and.w	r3, r3, #7
 8006106:	b29a      	uxth	r2, r3
 8006108:	89fb      	ldrh	r3, [r7, #14]
 800610a:	4313      	orrs	r3, r2
 800610c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	89fa      	ldrh	r2, [r7, #14]
 8006114:	60da      	str	r2, [r3, #12]
 8006116:	e04f      	b.n	80061b8 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8006118:	2301      	movs	r3, #1
 800611a:	77bb      	strb	r3, [r7, #30]
 800611c:	e04c      	b.n	80061b8 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800611e:	7ffb      	ldrb	r3, [r7, #31]
 8006120:	2b08      	cmp	r3, #8
 8006122:	d828      	bhi.n	8006176 <UART_SetConfig+0x1fa>
 8006124:	a201      	add	r2, pc, #4	@ (adr r2, 800612c <UART_SetConfig+0x1b0>)
 8006126:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800612a:	bf00      	nop
 800612c:	08006151 	.word	0x08006151
 8006130:	08006159 	.word	0x08006159
 8006134:	08006161 	.word	0x08006161
 8006138:	08006177 	.word	0x08006177
 800613c:	08006167 	.word	0x08006167
 8006140:	08006177 	.word	0x08006177
 8006144:	08006177 	.word	0x08006177
 8006148:	08006177 	.word	0x08006177
 800614c:	0800616f 	.word	0x0800616f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006150:	f7fe fd34 	bl	8004bbc <HAL_RCC_GetPCLK1Freq>
 8006154:	61b8      	str	r0, [r7, #24]
        break;
 8006156:	e013      	b.n	8006180 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006158:	f7fe fd52 	bl	8004c00 <HAL_RCC_GetPCLK2Freq>
 800615c:	61b8      	str	r0, [r7, #24]
        break;
 800615e:	e00f      	b.n	8006180 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006160:	4b20      	ldr	r3, [pc, #128]	@ (80061e4 <UART_SetConfig+0x268>)
 8006162:	61bb      	str	r3, [r7, #24]
        break;
 8006164:	e00c      	b.n	8006180 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006166:	f7fe fcc9 	bl	8004afc <HAL_RCC_GetSysClockFreq>
 800616a:	61b8      	str	r0, [r7, #24]
        break;
 800616c:	e008      	b.n	8006180 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800616e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006172:	61bb      	str	r3, [r7, #24]
        break;
 8006174:	e004      	b.n	8006180 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8006176:	2300      	movs	r3, #0
 8006178:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800617a:	2301      	movs	r3, #1
 800617c:	77bb      	strb	r3, [r7, #30]
        break;
 800617e:	bf00      	nop
    }

    if (pclk != 0U)
 8006180:	69bb      	ldr	r3, [r7, #24]
 8006182:	2b00      	cmp	r3, #0
 8006184:	d018      	beq.n	80061b8 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	685b      	ldr	r3, [r3, #4]
 800618a:	085a      	lsrs	r2, r3, #1
 800618c:	69bb      	ldr	r3, [r7, #24]
 800618e:	441a      	add	r2, r3
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	685b      	ldr	r3, [r3, #4]
 8006194:	fbb2 f3f3 	udiv	r3, r2, r3
 8006198:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800619a:	693b      	ldr	r3, [r7, #16]
 800619c:	2b0f      	cmp	r3, #15
 800619e:	d909      	bls.n	80061b4 <UART_SetConfig+0x238>
 80061a0:	693b      	ldr	r3, [r7, #16]
 80061a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80061a6:	d205      	bcs.n	80061b4 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80061a8:	693b      	ldr	r3, [r7, #16]
 80061aa:	b29a      	uxth	r2, r3
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	60da      	str	r2, [r3, #12]
 80061b2:	e001      	b.n	80061b8 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80061b4:	2301      	movs	r3, #1
 80061b6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2200      	movs	r2, #0
 80061bc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	2200      	movs	r2, #0
 80061c2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80061c4:	7fbb      	ldrb	r3, [r7, #30]
}
 80061c6:	4618      	mov	r0, r3
 80061c8:	3720      	adds	r7, #32
 80061ca:	46bd      	mov	sp, r7
 80061cc:	bd80      	pop	{r7, pc}
 80061ce:	bf00      	nop
 80061d0:	efff69f3 	.word	0xefff69f3
 80061d4:	40013800 	.word	0x40013800
 80061d8:	40021000 	.word	0x40021000
 80061dc:	40004400 	.word	0x40004400
 80061e0:	40004800 	.word	0x40004800
 80061e4:	007a1200 	.word	0x007a1200

080061e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80061e8:	b480      	push	{r7}
 80061ea:	b083      	sub	sp, #12
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061f4:	f003 0308 	and.w	r3, r3, #8
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d00a      	beq.n	8006212 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	685b      	ldr	r3, [r3, #4]
 8006202:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	430a      	orrs	r2, r1
 8006210:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006216:	f003 0301 	and.w	r3, r3, #1
 800621a:	2b00      	cmp	r3, #0
 800621c:	d00a      	beq.n	8006234 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	685b      	ldr	r3, [r3, #4]
 8006224:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	430a      	orrs	r2, r1
 8006232:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006238:	f003 0302 	and.w	r3, r3, #2
 800623c:	2b00      	cmp	r3, #0
 800623e:	d00a      	beq.n	8006256 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	685b      	ldr	r3, [r3, #4]
 8006246:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	430a      	orrs	r2, r1
 8006254:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800625a:	f003 0304 	and.w	r3, r3, #4
 800625e:	2b00      	cmp	r3, #0
 8006260:	d00a      	beq.n	8006278 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	685b      	ldr	r3, [r3, #4]
 8006268:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	430a      	orrs	r2, r1
 8006276:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800627c:	f003 0310 	and.w	r3, r3, #16
 8006280:	2b00      	cmp	r3, #0
 8006282:	d00a      	beq.n	800629a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	689b      	ldr	r3, [r3, #8]
 800628a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	430a      	orrs	r2, r1
 8006298:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800629e:	f003 0320 	and.w	r3, r3, #32
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d00a      	beq.n	80062bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	689b      	ldr	r3, [r3, #8]
 80062ac:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	430a      	orrs	r2, r1
 80062ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d01a      	beq.n	80062fe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	685b      	ldr	r3, [r3, #4]
 80062ce:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	430a      	orrs	r2, r1
 80062dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80062e6:	d10a      	bne.n	80062fe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	685b      	ldr	r3, [r3, #4]
 80062ee:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	430a      	orrs	r2, r1
 80062fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006302:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006306:	2b00      	cmp	r3, #0
 8006308:	d00a      	beq.n	8006320 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	685b      	ldr	r3, [r3, #4]
 8006310:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	430a      	orrs	r2, r1
 800631e:	605a      	str	r2, [r3, #4]
  }
}
 8006320:	bf00      	nop
 8006322:	370c      	adds	r7, #12
 8006324:	46bd      	mov	sp, r7
 8006326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632a:	4770      	bx	lr

0800632c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800632c:	b580      	push	{r7, lr}
 800632e:	b098      	sub	sp, #96	@ 0x60
 8006330:	af02      	add	r7, sp, #8
 8006332:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2200      	movs	r2, #0
 8006338:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800633c:	f7fc fc84 	bl	8002c48 <HAL_GetTick>
 8006340:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f003 0308 	and.w	r3, r3, #8
 800634c:	2b08      	cmp	r3, #8
 800634e:	d12e      	bne.n	80063ae <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006350:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006354:	9300      	str	r3, [sp, #0]
 8006356:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006358:	2200      	movs	r2, #0
 800635a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800635e:	6878      	ldr	r0, [r7, #4]
 8006360:	f000 f88c 	bl	800647c <UART_WaitOnFlagUntilTimeout>
 8006364:	4603      	mov	r3, r0
 8006366:	2b00      	cmp	r3, #0
 8006368:	d021      	beq.n	80063ae <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006370:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006372:	e853 3f00 	ldrex	r3, [r3]
 8006376:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006378:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800637a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800637e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	461a      	mov	r2, r3
 8006386:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006388:	647b      	str	r3, [r7, #68]	@ 0x44
 800638a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800638c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800638e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006390:	e841 2300 	strex	r3, r2, [r1]
 8006394:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006396:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006398:	2b00      	cmp	r3, #0
 800639a:	d1e6      	bne.n	800636a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2220      	movs	r2, #32
 80063a0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2200      	movs	r2, #0
 80063a6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80063aa:	2303      	movs	r3, #3
 80063ac:	e062      	b.n	8006474 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f003 0304 	and.w	r3, r3, #4
 80063b8:	2b04      	cmp	r3, #4
 80063ba:	d149      	bne.n	8006450 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80063bc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80063c0:	9300      	str	r3, [sp, #0]
 80063c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80063c4:	2200      	movs	r2, #0
 80063c6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80063ca:	6878      	ldr	r0, [r7, #4]
 80063cc:	f000 f856 	bl	800647c <UART_WaitOnFlagUntilTimeout>
 80063d0:	4603      	mov	r3, r0
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d03c      	beq.n	8006450 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063de:	e853 3f00 	ldrex	r3, [r3]
 80063e2:	623b      	str	r3, [r7, #32]
   return(result);
 80063e4:	6a3b      	ldr	r3, [r7, #32]
 80063e6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80063ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	461a      	mov	r2, r3
 80063f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80063f4:	633b      	str	r3, [r7, #48]	@ 0x30
 80063f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063f8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80063fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80063fc:	e841 2300 	strex	r3, r2, [r1]
 8006400:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006402:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006404:	2b00      	cmp	r3, #0
 8006406:	d1e6      	bne.n	80063d6 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	3308      	adds	r3, #8
 800640e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006410:	693b      	ldr	r3, [r7, #16]
 8006412:	e853 3f00 	ldrex	r3, [r3]
 8006416:	60fb      	str	r3, [r7, #12]
   return(result);
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	f023 0301 	bic.w	r3, r3, #1
 800641e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	3308      	adds	r3, #8
 8006426:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006428:	61fa      	str	r2, [r7, #28]
 800642a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800642c:	69b9      	ldr	r1, [r7, #24]
 800642e:	69fa      	ldr	r2, [r7, #28]
 8006430:	e841 2300 	strex	r3, r2, [r1]
 8006434:	617b      	str	r3, [r7, #20]
   return(result);
 8006436:	697b      	ldr	r3, [r7, #20]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d1e5      	bne.n	8006408 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2220      	movs	r2, #32
 8006440:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2200      	movs	r2, #0
 8006448:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800644c:	2303      	movs	r3, #3
 800644e:	e011      	b.n	8006474 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2220      	movs	r2, #32
 8006454:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2220      	movs	r2, #32
 800645a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2200      	movs	r2, #0
 8006462:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2200      	movs	r2, #0
 8006468:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2200      	movs	r2, #0
 800646e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006472:	2300      	movs	r3, #0
}
 8006474:	4618      	mov	r0, r3
 8006476:	3758      	adds	r7, #88	@ 0x58
 8006478:	46bd      	mov	sp, r7
 800647a:	bd80      	pop	{r7, pc}

0800647c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800647c:	b580      	push	{r7, lr}
 800647e:	b084      	sub	sp, #16
 8006480:	af00      	add	r7, sp, #0
 8006482:	60f8      	str	r0, [r7, #12]
 8006484:	60b9      	str	r1, [r7, #8]
 8006486:	603b      	str	r3, [r7, #0]
 8006488:	4613      	mov	r3, r2
 800648a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800648c:	e04f      	b.n	800652e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800648e:	69bb      	ldr	r3, [r7, #24]
 8006490:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006494:	d04b      	beq.n	800652e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006496:	f7fc fbd7 	bl	8002c48 <HAL_GetTick>
 800649a:	4602      	mov	r2, r0
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	1ad3      	subs	r3, r2, r3
 80064a0:	69ba      	ldr	r2, [r7, #24]
 80064a2:	429a      	cmp	r2, r3
 80064a4:	d302      	bcc.n	80064ac <UART_WaitOnFlagUntilTimeout+0x30>
 80064a6:	69bb      	ldr	r3, [r7, #24]
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d101      	bne.n	80064b0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80064ac:	2303      	movs	r3, #3
 80064ae:	e04e      	b.n	800654e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f003 0304 	and.w	r3, r3, #4
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d037      	beq.n	800652e <UART_WaitOnFlagUntilTimeout+0xb2>
 80064be:	68bb      	ldr	r3, [r7, #8]
 80064c0:	2b80      	cmp	r3, #128	@ 0x80
 80064c2:	d034      	beq.n	800652e <UART_WaitOnFlagUntilTimeout+0xb2>
 80064c4:	68bb      	ldr	r3, [r7, #8]
 80064c6:	2b40      	cmp	r3, #64	@ 0x40
 80064c8:	d031      	beq.n	800652e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	69db      	ldr	r3, [r3, #28]
 80064d0:	f003 0308 	and.w	r3, r3, #8
 80064d4:	2b08      	cmp	r3, #8
 80064d6:	d110      	bne.n	80064fa <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	2208      	movs	r2, #8
 80064de:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80064e0:	68f8      	ldr	r0, [r7, #12]
 80064e2:	f000 f838 	bl	8006556 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	2208      	movs	r2, #8
 80064ea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	2200      	movs	r2, #0
 80064f2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80064f6:	2301      	movs	r3, #1
 80064f8:	e029      	b.n	800654e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	69db      	ldr	r3, [r3, #28]
 8006500:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006504:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006508:	d111      	bne.n	800652e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006512:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006514:	68f8      	ldr	r0, [r7, #12]
 8006516:	f000 f81e 	bl	8006556 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	2220      	movs	r2, #32
 800651e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	2200      	movs	r2, #0
 8006526:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800652a:	2303      	movs	r3, #3
 800652c:	e00f      	b.n	800654e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	69da      	ldr	r2, [r3, #28]
 8006534:	68bb      	ldr	r3, [r7, #8]
 8006536:	4013      	ands	r3, r2
 8006538:	68ba      	ldr	r2, [r7, #8]
 800653a:	429a      	cmp	r2, r3
 800653c:	bf0c      	ite	eq
 800653e:	2301      	moveq	r3, #1
 8006540:	2300      	movne	r3, #0
 8006542:	b2db      	uxtb	r3, r3
 8006544:	461a      	mov	r2, r3
 8006546:	79fb      	ldrb	r3, [r7, #7]
 8006548:	429a      	cmp	r2, r3
 800654a:	d0a0      	beq.n	800648e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800654c:	2300      	movs	r3, #0
}
 800654e:	4618      	mov	r0, r3
 8006550:	3710      	adds	r7, #16
 8006552:	46bd      	mov	sp, r7
 8006554:	bd80      	pop	{r7, pc}

08006556 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006556:	b480      	push	{r7}
 8006558:	b095      	sub	sp, #84	@ 0x54
 800655a:	af00      	add	r7, sp, #0
 800655c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006564:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006566:	e853 3f00 	ldrex	r3, [r3]
 800656a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800656c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800656e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006572:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	461a      	mov	r2, r3
 800657a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800657c:	643b      	str	r3, [r7, #64]	@ 0x40
 800657e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006580:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006582:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006584:	e841 2300 	strex	r3, r2, [r1]
 8006588:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800658a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800658c:	2b00      	cmp	r3, #0
 800658e:	d1e6      	bne.n	800655e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	3308      	adds	r3, #8
 8006596:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006598:	6a3b      	ldr	r3, [r7, #32]
 800659a:	e853 3f00 	ldrex	r3, [r3]
 800659e:	61fb      	str	r3, [r7, #28]
   return(result);
 80065a0:	69fb      	ldr	r3, [r7, #28]
 80065a2:	f023 0301 	bic.w	r3, r3, #1
 80065a6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	3308      	adds	r3, #8
 80065ae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80065b0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80065b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80065b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80065b8:	e841 2300 	strex	r3, r2, [r1]
 80065bc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80065be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d1e5      	bne.n	8006590 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065c8:	2b01      	cmp	r3, #1
 80065ca:	d118      	bne.n	80065fe <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	e853 3f00 	ldrex	r3, [r3]
 80065d8:	60bb      	str	r3, [r7, #8]
   return(result);
 80065da:	68bb      	ldr	r3, [r7, #8]
 80065dc:	f023 0310 	bic.w	r3, r3, #16
 80065e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	461a      	mov	r2, r3
 80065e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80065ea:	61bb      	str	r3, [r7, #24]
 80065ec:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065ee:	6979      	ldr	r1, [r7, #20]
 80065f0:	69ba      	ldr	r2, [r7, #24]
 80065f2:	e841 2300 	strex	r3, r2, [r1]
 80065f6:	613b      	str	r3, [r7, #16]
   return(result);
 80065f8:	693b      	ldr	r3, [r7, #16]
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d1e6      	bne.n	80065cc <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	2220      	movs	r2, #32
 8006602:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	2200      	movs	r2, #0
 800660a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2200      	movs	r2, #0
 8006610:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006612:	bf00      	nop
 8006614:	3754      	adds	r7, #84	@ 0x54
 8006616:	46bd      	mov	sp, r7
 8006618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661c:	4770      	bx	lr
	...

08006620 <siprintf>:
 8006620:	b40e      	push	{r1, r2, r3}
 8006622:	b510      	push	{r4, lr}
 8006624:	b09d      	sub	sp, #116	@ 0x74
 8006626:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006628:	9002      	str	r0, [sp, #8]
 800662a:	9006      	str	r0, [sp, #24]
 800662c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006630:	480a      	ldr	r0, [pc, #40]	@ (800665c <siprintf+0x3c>)
 8006632:	9107      	str	r1, [sp, #28]
 8006634:	9104      	str	r1, [sp, #16]
 8006636:	490a      	ldr	r1, [pc, #40]	@ (8006660 <siprintf+0x40>)
 8006638:	f853 2b04 	ldr.w	r2, [r3], #4
 800663c:	9105      	str	r1, [sp, #20]
 800663e:	2400      	movs	r4, #0
 8006640:	a902      	add	r1, sp, #8
 8006642:	6800      	ldr	r0, [r0, #0]
 8006644:	9301      	str	r3, [sp, #4]
 8006646:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006648:	f000 f994 	bl	8006974 <_svfiprintf_r>
 800664c:	9b02      	ldr	r3, [sp, #8]
 800664e:	701c      	strb	r4, [r3, #0]
 8006650:	b01d      	add	sp, #116	@ 0x74
 8006652:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006656:	b003      	add	sp, #12
 8006658:	4770      	bx	lr
 800665a:	bf00      	nop
 800665c:	20000014 	.word	0x20000014
 8006660:	ffff0208 	.word	0xffff0208

08006664 <memset>:
 8006664:	4402      	add	r2, r0
 8006666:	4603      	mov	r3, r0
 8006668:	4293      	cmp	r3, r2
 800666a:	d100      	bne.n	800666e <memset+0xa>
 800666c:	4770      	bx	lr
 800666e:	f803 1b01 	strb.w	r1, [r3], #1
 8006672:	e7f9      	b.n	8006668 <memset+0x4>

08006674 <__errno>:
 8006674:	4b01      	ldr	r3, [pc, #4]	@ (800667c <__errno+0x8>)
 8006676:	6818      	ldr	r0, [r3, #0]
 8006678:	4770      	bx	lr
 800667a:	bf00      	nop
 800667c:	20000014 	.word	0x20000014

08006680 <__libc_init_array>:
 8006680:	b570      	push	{r4, r5, r6, lr}
 8006682:	4d0d      	ldr	r5, [pc, #52]	@ (80066b8 <__libc_init_array+0x38>)
 8006684:	4c0d      	ldr	r4, [pc, #52]	@ (80066bc <__libc_init_array+0x3c>)
 8006686:	1b64      	subs	r4, r4, r5
 8006688:	10a4      	asrs	r4, r4, #2
 800668a:	2600      	movs	r6, #0
 800668c:	42a6      	cmp	r6, r4
 800668e:	d109      	bne.n	80066a4 <__libc_init_array+0x24>
 8006690:	4d0b      	ldr	r5, [pc, #44]	@ (80066c0 <__libc_init_array+0x40>)
 8006692:	4c0c      	ldr	r4, [pc, #48]	@ (80066c4 <__libc_init_array+0x44>)
 8006694:	f000 fc64 	bl	8006f60 <_init>
 8006698:	1b64      	subs	r4, r4, r5
 800669a:	10a4      	asrs	r4, r4, #2
 800669c:	2600      	movs	r6, #0
 800669e:	42a6      	cmp	r6, r4
 80066a0:	d105      	bne.n	80066ae <__libc_init_array+0x2e>
 80066a2:	bd70      	pop	{r4, r5, r6, pc}
 80066a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80066a8:	4798      	blx	r3
 80066aa:	3601      	adds	r6, #1
 80066ac:	e7ee      	b.n	800668c <__libc_init_array+0xc>
 80066ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80066b2:	4798      	blx	r3
 80066b4:	3601      	adds	r6, #1
 80066b6:	e7f2      	b.n	800669e <__libc_init_array+0x1e>
 80066b8:	08008234 	.word	0x08008234
 80066bc:	08008234 	.word	0x08008234
 80066c0:	08008234 	.word	0x08008234
 80066c4:	08008238 	.word	0x08008238

080066c8 <__retarget_lock_acquire_recursive>:
 80066c8:	4770      	bx	lr

080066ca <__retarget_lock_release_recursive>:
 80066ca:	4770      	bx	lr

080066cc <_free_r>:
 80066cc:	b538      	push	{r3, r4, r5, lr}
 80066ce:	4605      	mov	r5, r0
 80066d0:	2900      	cmp	r1, #0
 80066d2:	d041      	beq.n	8006758 <_free_r+0x8c>
 80066d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80066d8:	1f0c      	subs	r4, r1, #4
 80066da:	2b00      	cmp	r3, #0
 80066dc:	bfb8      	it	lt
 80066de:	18e4      	addlt	r4, r4, r3
 80066e0:	f000 f8e0 	bl	80068a4 <__malloc_lock>
 80066e4:	4a1d      	ldr	r2, [pc, #116]	@ (800675c <_free_r+0x90>)
 80066e6:	6813      	ldr	r3, [r2, #0]
 80066e8:	b933      	cbnz	r3, 80066f8 <_free_r+0x2c>
 80066ea:	6063      	str	r3, [r4, #4]
 80066ec:	6014      	str	r4, [r2, #0]
 80066ee:	4628      	mov	r0, r5
 80066f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80066f4:	f000 b8dc 	b.w	80068b0 <__malloc_unlock>
 80066f8:	42a3      	cmp	r3, r4
 80066fa:	d908      	bls.n	800670e <_free_r+0x42>
 80066fc:	6820      	ldr	r0, [r4, #0]
 80066fe:	1821      	adds	r1, r4, r0
 8006700:	428b      	cmp	r3, r1
 8006702:	bf01      	itttt	eq
 8006704:	6819      	ldreq	r1, [r3, #0]
 8006706:	685b      	ldreq	r3, [r3, #4]
 8006708:	1809      	addeq	r1, r1, r0
 800670a:	6021      	streq	r1, [r4, #0]
 800670c:	e7ed      	b.n	80066ea <_free_r+0x1e>
 800670e:	461a      	mov	r2, r3
 8006710:	685b      	ldr	r3, [r3, #4]
 8006712:	b10b      	cbz	r3, 8006718 <_free_r+0x4c>
 8006714:	42a3      	cmp	r3, r4
 8006716:	d9fa      	bls.n	800670e <_free_r+0x42>
 8006718:	6811      	ldr	r1, [r2, #0]
 800671a:	1850      	adds	r0, r2, r1
 800671c:	42a0      	cmp	r0, r4
 800671e:	d10b      	bne.n	8006738 <_free_r+0x6c>
 8006720:	6820      	ldr	r0, [r4, #0]
 8006722:	4401      	add	r1, r0
 8006724:	1850      	adds	r0, r2, r1
 8006726:	4283      	cmp	r3, r0
 8006728:	6011      	str	r1, [r2, #0]
 800672a:	d1e0      	bne.n	80066ee <_free_r+0x22>
 800672c:	6818      	ldr	r0, [r3, #0]
 800672e:	685b      	ldr	r3, [r3, #4]
 8006730:	6053      	str	r3, [r2, #4]
 8006732:	4408      	add	r0, r1
 8006734:	6010      	str	r0, [r2, #0]
 8006736:	e7da      	b.n	80066ee <_free_r+0x22>
 8006738:	d902      	bls.n	8006740 <_free_r+0x74>
 800673a:	230c      	movs	r3, #12
 800673c:	602b      	str	r3, [r5, #0]
 800673e:	e7d6      	b.n	80066ee <_free_r+0x22>
 8006740:	6820      	ldr	r0, [r4, #0]
 8006742:	1821      	adds	r1, r4, r0
 8006744:	428b      	cmp	r3, r1
 8006746:	bf04      	itt	eq
 8006748:	6819      	ldreq	r1, [r3, #0]
 800674a:	685b      	ldreq	r3, [r3, #4]
 800674c:	6063      	str	r3, [r4, #4]
 800674e:	bf04      	itt	eq
 8006750:	1809      	addeq	r1, r1, r0
 8006752:	6021      	streq	r1, [r4, #0]
 8006754:	6054      	str	r4, [r2, #4]
 8006756:	e7ca      	b.n	80066ee <_free_r+0x22>
 8006758:	bd38      	pop	{r3, r4, r5, pc}
 800675a:	bf00      	nop
 800675c:	2000048c 	.word	0x2000048c

08006760 <sbrk_aligned>:
 8006760:	b570      	push	{r4, r5, r6, lr}
 8006762:	4e0f      	ldr	r6, [pc, #60]	@ (80067a0 <sbrk_aligned+0x40>)
 8006764:	460c      	mov	r4, r1
 8006766:	6831      	ldr	r1, [r6, #0]
 8006768:	4605      	mov	r5, r0
 800676a:	b911      	cbnz	r1, 8006772 <sbrk_aligned+0x12>
 800676c:	f000 fba4 	bl	8006eb8 <_sbrk_r>
 8006770:	6030      	str	r0, [r6, #0]
 8006772:	4621      	mov	r1, r4
 8006774:	4628      	mov	r0, r5
 8006776:	f000 fb9f 	bl	8006eb8 <_sbrk_r>
 800677a:	1c43      	adds	r3, r0, #1
 800677c:	d103      	bne.n	8006786 <sbrk_aligned+0x26>
 800677e:	f04f 34ff 	mov.w	r4, #4294967295
 8006782:	4620      	mov	r0, r4
 8006784:	bd70      	pop	{r4, r5, r6, pc}
 8006786:	1cc4      	adds	r4, r0, #3
 8006788:	f024 0403 	bic.w	r4, r4, #3
 800678c:	42a0      	cmp	r0, r4
 800678e:	d0f8      	beq.n	8006782 <sbrk_aligned+0x22>
 8006790:	1a21      	subs	r1, r4, r0
 8006792:	4628      	mov	r0, r5
 8006794:	f000 fb90 	bl	8006eb8 <_sbrk_r>
 8006798:	3001      	adds	r0, #1
 800679a:	d1f2      	bne.n	8006782 <sbrk_aligned+0x22>
 800679c:	e7ef      	b.n	800677e <sbrk_aligned+0x1e>
 800679e:	bf00      	nop
 80067a0:	20000488 	.word	0x20000488

080067a4 <_malloc_r>:
 80067a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80067a8:	1ccd      	adds	r5, r1, #3
 80067aa:	f025 0503 	bic.w	r5, r5, #3
 80067ae:	3508      	adds	r5, #8
 80067b0:	2d0c      	cmp	r5, #12
 80067b2:	bf38      	it	cc
 80067b4:	250c      	movcc	r5, #12
 80067b6:	2d00      	cmp	r5, #0
 80067b8:	4606      	mov	r6, r0
 80067ba:	db01      	blt.n	80067c0 <_malloc_r+0x1c>
 80067bc:	42a9      	cmp	r1, r5
 80067be:	d904      	bls.n	80067ca <_malloc_r+0x26>
 80067c0:	230c      	movs	r3, #12
 80067c2:	6033      	str	r3, [r6, #0]
 80067c4:	2000      	movs	r0, #0
 80067c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80067ca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80068a0 <_malloc_r+0xfc>
 80067ce:	f000 f869 	bl	80068a4 <__malloc_lock>
 80067d2:	f8d8 3000 	ldr.w	r3, [r8]
 80067d6:	461c      	mov	r4, r3
 80067d8:	bb44      	cbnz	r4, 800682c <_malloc_r+0x88>
 80067da:	4629      	mov	r1, r5
 80067dc:	4630      	mov	r0, r6
 80067de:	f7ff ffbf 	bl	8006760 <sbrk_aligned>
 80067e2:	1c43      	adds	r3, r0, #1
 80067e4:	4604      	mov	r4, r0
 80067e6:	d158      	bne.n	800689a <_malloc_r+0xf6>
 80067e8:	f8d8 4000 	ldr.w	r4, [r8]
 80067ec:	4627      	mov	r7, r4
 80067ee:	2f00      	cmp	r7, #0
 80067f0:	d143      	bne.n	800687a <_malloc_r+0xd6>
 80067f2:	2c00      	cmp	r4, #0
 80067f4:	d04b      	beq.n	800688e <_malloc_r+0xea>
 80067f6:	6823      	ldr	r3, [r4, #0]
 80067f8:	4639      	mov	r1, r7
 80067fa:	4630      	mov	r0, r6
 80067fc:	eb04 0903 	add.w	r9, r4, r3
 8006800:	f000 fb5a 	bl	8006eb8 <_sbrk_r>
 8006804:	4581      	cmp	r9, r0
 8006806:	d142      	bne.n	800688e <_malloc_r+0xea>
 8006808:	6821      	ldr	r1, [r4, #0]
 800680a:	1a6d      	subs	r5, r5, r1
 800680c:	4629      	mov	r1, r5
 800680e:	4630      	mov	r0, r6
 8006810:	f7ff ffa6 	bl	8006760 <sbrk_aligned>
 8006814:	3001      	adds	r0, #1
 8006816:	d03a      	beq.n	800688e <_malloc_r+0xea>
 8006818:	6823      	ldr	r3, [r4, #0]
 800681a:	442b      	add	r3, r5
 800681c:	6023      	str	r3, [r4, #0]
 800681e:	f8d8 3000 	ldr.w	r3, [r8]
 8006822:	685a      	ldr	r2, [r3, #4]
 8006824:	bb62      	cbnz	r2, 8006880 <_malloc_r+0xdc>
 8006826:	f8c8 7000 	str.w	r7, [r8]
 800682a:	e00f      	b.n	800684c <_malloc_r+0xa8>
 800682c:	6822      	ldr	r2, [r4, #0]
 800682e:	1b52      	subs	r2, r2, r5
 8006830:	d420      	bmi.n	8006874 <_malloc_r+0xd0>
 8006832:	2a0b      	cmp	r2, #11
 8006834:	d917      	bls.n	8006866 <_malloc_r+0xc2>
 8006836:	1961      	adds	r1, r4, r5
 8006838:	42a3      	cmp	r3, r4
 800683a:	6025      	str	r5, [r4, #0]
 800683c:	bf18      	it	ne
 800683e:	6059      	strne	r1, [r3, #4]
 8006840:	6863      	ldr	r3, [r4, #4]
 8006842:	bf08      	it	eq
 8006844:	f8c8 1000 	streq.w	r1, [r8]
 8006848:	5162      	str	r2, [r4, r5]
 800684a:	604b      	str	r3, [r1, #4]
 800684c:	4630      	mov	r0, r6
 800684e:	f000 f82f 	bl	80068b0 <__malloc_unlock>
 8006852:	f104 000b 	add.w	r0, r4, #11
 8006856:	1d23      	adds	r3, r4, #4
 8006858:	f020 0007 	bic.w	r0, r0, #7
 800685c:	1ac2      	subs	r2, r0, r3
 800685e:	bf1c      	itt	ne
 8006860:	1a1b      	subne	r3, r3, r0
 8006862:	50a3      	strne	r3, [r4, r2]
 8006864:	e7af      	b.n	80067c6 <_malloc_r+0x22>
 8006866:	6862      	ldr	r2, [r4, #4]
 8006868:	42a3      	cmp	r3, r4
 800686a:	bf0c      	ite	eq
 800686c:	f8c8 2000 	streq.w	r2, [r8]
 8006870:	605a      	strne	r2, [r3, #4]
 8006872:	e7eb      	b.n	800684c <_malloc_r+0xa8>
 8006874:	4623      	mov	r3, r4
 8006876:	6864      	ldr	r4, [r4, #4]
 8006878:	e7ae      	b.n	80067d8 <_malloc_r+0x34>
 800687a:	463c      	mov	r4, r7
 800687c:	687f      	ldr	r7, [r7, #4]
 800687e:	e7b6      	b.n	80067ee <_malloc_r+0x4a>
 8006880:	461a      	mov	r2, r3
 8006882:	685b      	ldr	r3, [r3, #4]
 8006884:	42a3      	cmp	r3, r4
 8006886:	d1fb      	bne.n	8006880 <_malloc_r+0xdc>
 8006888:	2300      	movs	r3, #0
 800688a:	6053      	str	r3, [r2, #4]
 800688c:	e7de      	b.n	800684c <_malloc_r+0xa8>
 800688e:	230c      	movs	r3, #12
 8006890:	6033      	str	r3, [r6, #0]
 8006892:	4630      	mov	r0, r6
 8006894:	f000 f80c 	bl	80068b0 <__malloc_unlock>
 8006898:	e794      	b.n	80067c4 <_malloc_r+0x20>
 800689a:	6005      	str	r5, [r0, #0]
 800689c:	e7d6      	b.n	800684c <_malloc_r+0xa8>
 800689e:	bf00      	nop
 80068a0:	2000048c 	.word	0x2000048c

080068a4 <__malloc_lock>:
 80068a4:	4801      	ldr	r0, [pc, #4]	@ (80068ac <__malloc_lock+0x8>)
 80068a6:	f7ff bf0f 	b.w	80066c8 <__retarget_lock_acquire_recursive>
 80068aa:	bf00      	nop
 80068ac:	20000484 	.word	0x20000484

080068b0 <__malloc_unlock>:
 80068b0:	4801      	ldr	r0, [pc, #4]	@ (80068b8 <__malloc_unlock+0x8>)
 80068b2:	f7ff bf0a 	b.w	80066ca <__retarget_lock_release_recursive>
 80068b6:	bf00      	nop
 80068b8:	20000484 	.word	0x20000484

080068bc <__ssputs_r>:
 80068bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80068c0:	688e      	ldr	r6, [r1, #8]
 80068c2:	461f      	mov	r7, r3
 80068c4:	42be      	cmp	r6, r7
 80068c6:	680b      	ldr	r3, [r1, #0]
 80068c8:	4682      	mov	sl, r0
 80068ca:	460c      	mov	r4, r1
 80068cc:	4690      	mov	r8, r2
 80068ce:	d82d      	bhi.n	800692c <__ssputs_r+0x70>
 80068d0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80068d4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80068d8:	d026      	beq.n	8006928 <__ssputs_r+0x6c>
 80068da:	6965      	ldr	r5, [r4, #20]
 80068dc:	6909      	ldr	r1, [r1, #16]
 80068de:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80068e2:	eba3 0901 	sub.w	r9, r3, r1
 80068e6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80068ea:	1c7b      	adds	r3, r7, #1
 80068ec:	444b      	add	r3, r9
 80068ee:	106d      	asrs	r5, r5, #1
 80068f0:	429d      	cmp	r5, r3
 80068f2:	bf38      	it	cc
 80068f4:	461d      	movcc	r5, r3
 80068f6:	0553      	lsls	r3, r2, #21
 80068f8:	d527      	bpl.n	800694a <__ssputs_r+0x8e>
 80068fa:	4629      	mov	r1, r5
 80068fc:	f7ff ff52 	bl	80067a4 <_malloc_r>
 8006900:	4606      	mov	r6, r0
 8006902:	b360      	cbz	r0, 800695e <__ssputs_r+0xa2>
 8006904:	6921      	ldr	r1, [r4, #16]
 8006906:	464a      	mov	r2, r9
 8006908:	f000 fae6 	bl	8006ed8 <memcpy>
 800690c:	89a3      	ldrh	r3, [r4, #12]
 800690e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006912:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006916:	81a3      	strh	r3, [r4, #12]
 8006918:	6126      	str	r6, [r4, #16]
 800691a:	6165      	str	r5, [r4, #20]
 800691c:	444e      	add	r6, r9
 800691e:	eba5 0509 	sub.w	r5, r5, r9
 8006922:	6026      	str	r6, [r4, #0]
 8006924:	60a5      	str	r5, [r4, #8]
 8006926:	463e      	mov	r6, r7
 8006928:	42be      	cmp	r6, r7
 800692a:	d900      	bls.n	800692e <__ssputs_r+0x72>
 800692c:	463e      	mov	r6, r7
 800692e:	6820      	ldr	r0, [r4, #0]
 8006930:	4632      	mov	r2, r6
 8006932:	4641      	mov	r1, r8
 8006934:	f000 faa6 	bl	8006e84 <memmove>
 8006938:	68a3      	ldr	r3, [r4, #8]
 800693a:	1b9b      	subs	r3, r3, r6
 800693c:	60a3      	str	r3, [r4, #8]
 800693e:	6823      	ldr	r3, [r4, #0]
 8006940:	4433      	add	r3, r6
 8006942:	6023      	str	r3, [r4, #0]
 8006944:	2000      	movs	r0, #0
 8006946:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800694a:	462a      	mov	r2, r5
 800694c:	f000 fad2 	bl	8006ef4 <_realloc_r>
 8006950:	4606      	mov	r6, r0
 8006952:	2800      	cmp	r0, #0
 8006954:	d1e0      	bne.n	8006918 <__ssputs_r+0x5c>
 8006956:	6921      	ldr	r1, [r4, #16]
 8006958:	4650      	mov	r0, sl
 800695a:	f7ff feb7 	bl	80066cc <_free_r>
 800695e:	230c      	movs	r3, #12
 8006960:	f8ca 3000 	str.w	r3, [sl]
 8006964:	89a3      	ldrh	r3, [r4, #12]
 8006966:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800696a:	81a3      	strh	r3, [r4, #12]
 800696c:	f04f 30ff 	mov.w	r0, #4294967295
 8006970:	e7e9      	b.n	8006946 <__ssputs_r+0x8a>
	...

08006974 <_svfiprintf_r>:
 8006974:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006978:	4698      	mov	r8, r3
 800697a:	898b      	ldrh	r3, [r1, #12]
 800697c:	061b      	lsls	r3, r3, #24
 800697e:	b09d      	sub	sp, #116	@ 0x74
 8006980:	4607      	mov	r7, r0
 8006982:	460d      	mov	r5, r1
 8006984:	4614      	mov	r4, r2
 8006986:	d510      	bpl.n	80069aa <_svfiprintf_r+0x36>
 8006988:	690b      	ldr	r3, [r1, #16]
 800698a:	b973      	cbnz	r3, 80069aa <_svfiprintf_r+0x36>
 800698c:	2140      	movs	r1, #64	@ 0x40
 800698e:	f7ff ff09 	bl	80067a4 <_malloc_r>
 8006992:	6028      	str	r0, [r5, #0]
 8006994:	6128      	str	r0, [r5, #16]
 8006996:	b930      	cbnz	r0, 80069a6 <_svfiprintf_r+0x32>
 8006998:	230c      	movs	r3, #12
 800699a:	603b      	str	r3, [r7, #0]
 800699c:	f04f 30ff 	mov.w	r0, #4294967295
 80069a0:	b01d      	add	sp, #116	@ 0x74
 80069a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069a6:	2340      	movs	r3, #64	@ 0x40
 80069a8:	616b      	str	r3, [r5, #20]
 80069aa:	2300      	movs	r3, #0
 80069ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80069ae:	2320      	movs	r3, #32
 80069b0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80069b4:	f8cd 800c 	str.w	r8, [sp, #12]
 80069b8:	2330      	movs	r3, #48	@ 0x30
 80069ba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006b58 <_svfiprintf_r+0x1e4>
 80069be:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80069c2:	f04f 0901 	mov.w	r9, #1
 80069c6:	4623      	mov	r3, r4
 80069c8:	469a      	mov	sl, r3
 80069ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80069ce:	b10a      	cbz	r2, 80069d4 <_svfiprintf_r+0x60>
 80069d0:	2a25      	cmp	r2, #37	@ 0x25
 80069d2:	d1f9      	bne.n	80069c8 <_svfiprintf_r+0x54>
 80069d4:	ebba 0b04 	subs.w	fp, sl, r4
 80069d8:	d00b      	beq.n	80069f2 <_svfiprintf_r+0x7e>
 80069da:	465b      	mov	r3, fp
 80069dc:	4622      	mov	r2, r4
 80069de:	4629      	mov	r1, r5
 80069e0:	4638      	mov	r0, r7
 80069e2:	f7ff ff6b 	bl	80068bc <__ssputs_r>
 80069e6:	3001      	adds	r0, #1
 80069e8:	f000 80a7 	beq.w	8006b3a <_svfiprintf_r+0x1c6>
 80069ec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80069ee:	445a      	add	r2, fp
 80069f0:	9209      	str	r2, [sp, #36]	@ 0x24
 80069f2:	f89a 3000 	ldrb.w	r3, [sl]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	f000 809f 	beq.w	8006b3a <_svfiprintf_r+0x1c6>
 80069fc:	2300      	movs	r3, #0
 80069fe:	f04f 32ff 	mov.w	r2, #4294967295
 8006a02:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006a06:	f10a 0a01 	add.w	sl, sl, #1
 8006a0a:	9304      	str	r3, [sp, #16]
 8006a0c:	9307      	str	r3, [sp, #28]
 8006a0e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006a12:	931a      	str	r3, [sp, #104]	@ 0x68
 8006a14:	4654      	mov	r4, sl
 8006a16:	2205      	movs	r2, #5
 8006a18:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a1c:	484e      	ldr	r0, [pc, #312]	@ (8006b58 <_svfiprintf_r+0x1e4>)
 8006a1e:	f7f9 fbd7 	bl	80001d0 <memchr>
 8006a22:	9a04      	ldr	r2, [sp, #16]
 8006a24:	b9d8      	cbnz	r0, 8006a5e <_svfiprintf_r+0xea>
 8006a26:	06d0      	lsls	r0, r2, #27
 8006a28:	bf44      	itt	mi
 8006a2a:	2320      	movmi	r3, #32
 8006a2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006a30:	0711      	lsls	r1, r2, #28
 8006a32:	bf44      	itt	mi
 8006a34:	232b      	movmi	r3, #43	@ 0x2b
 8006a36:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006a3a:	f89a 3000 	ldrb.w	r3, [sl]
 8006a3e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006a40:	d015      	beq.n	8006a6e <_svfiprintf_r+0xfa>
 8006a42:	9a07      	ldr	r2, [sp, #28]
 8006a44:	4654      	mov	r4, sl
 8006a46:	2000      	movs	r0, #0
 8006a48:	f04f 0c0a 	mov.w	ip, #10
 8006a4c:	4621      	mov	r1, r4
 8006a4e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006a52:	3b30      	subs	r3, #48	@ 0x30
 8006a54:	2b09      	cmp	r3, #9
 8006a56:	d94b      	bls.n	8006af0 <_svfiprintf_r+0x17c>
 8006a58:	b1b0      	cbz	r0, 8006a88 <_svfiprintf_r+0x114>
 8006a5a:	9207      	str	r2, [sp, #28]
 8006a5c:	e014      	b.n	8006a88 <_svfiprintf_r+0x114>
 8006a5e:	eba0 0308 	sub.w	r3, r0, r8
 8006a62:	fa09 f303 	lsl.w	r3, r9, r3
 8006a66:	4313      	orrs	r3, r2
 8006a68:	9304      	str	r3, [sp, #16]
 8006a6a:	46a2      	mov	sl, r4
 8006a6c:	e7d2      	b.n	8006a14 <_svfiprintf_r+0xa0>
 8006a6e:	9b03      	ldr	r3, [sp, #12]
 8006a70:	1d19      	adds	r1, r3, #4
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	9103      	str	r1, [sp, #12]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	bfbb      	ittet	lt
 8006a7a:	425b      	neglt	r3, r3
 8006a7c:	f042 0202 	orrlt.w	r2, r2, #2
 8006a80:	9307      	strge	r3, [sp, #28]
 8006a82:	9307      	strlt	r3, [sp, #28]
 8006a84:	bfb8      	it	lt
 8006a86:	9204      	strlt	r2, [sp, #16]
 8006a88:	7823      	ldrb	r3, [r4, #0]
 8006a8a:	2b2e      	cmp	r3, #46	@ 0x2e
 8006a8c:	d10a      	bne.n	8006aa4 <_svfiprintf_r+0x130>
 8006a8e:	7863      	ldrb	r3, [r4, #1]
 8006a90:	2b2a      	cmp	r3, #42	@ 0x2a
 8006a92:	d132      	bne.n	8006afa <_svfiprintf_r+0x186>
 8006a94:	9b03      	ldr	r3, [sp, #12]
 8006a96:	1d1a      	adds	r2, r3, #4
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	9203      	str	r2, [sp, #12]
 8006a9c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006aa0:	3402      	adds	r4, #2
 8006aa2:	9305      	str	r3, [sp, #20]
 8006aa4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006b68 <_svfiprintf_r+0x1f4>
 8006aa8:	7821      	ldrb	r1, [r4, #0]
 8006aaa:	2203      	movs	r2, #3
 8006aac:	4650      	mov	r0, sl
 8006aae:	f7f9 fb8f 	bl	80001d0 <memchr>
 8006ab2:	b138      	cbz	r0, 8006ac4 <_svfiprintf_r+0x150>
 8006ab4:	9b04      	ldr	r3, [sp, #16]
 8006ab6:	eba0 000a 	sub.w	r0, r0, sl
 8006aba:	2240      	movs	r2, #64	@ 0x40
 8006abc:	4082      	lsls	r2, r0
 8006abe:	4313      	orrs	r3, r2
 8006ac0:	3401      	adds	r4, #1
 8006ac2:	9304      	str	r3, [sp, #16]
 8006ac4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ac8:	4824      	ldr	r0, [pc, #144]	@ (8006b5c <_svfiprintf_r+0x1e8>)
 8006aca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006ace:	2206      	movs	r2, #6
 8006ad0:	f7f9 fb7e 	bl	80001d0 <memchr>
 8006ad4:	2800      	cmp	r0, #0
 8006ad6:	d036      	beq.n	8006b46 <_svfiprintf_r+0x1d2>
 8006ad8:	4b21      	ldr	r3, [pc, #132]	@ (8006b60 <_svfiprintf_r+0x1ec>)
 8006ada:	bb1b      	cbnz	r3, 8006b24 <_svfiprintf_r+0x1b0>
 8006adc:	9b03      	ldr	r3, [sp, #12]
 8006ade:	3307      	adds	r3, #7
 8006ae0:	f023 0307 	bic.w	r3, r3, #7
 8006ae4:	3308      	adds	r3, #8
 8006ae6:	9303      	str	r3, [sp, #12]
 8006ae8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006aea:	4433      	add	r3, r6
 8006aec:	9309      	str	r3, [sp, #36]	@ 0x24
 8006aee:	e76a      	b.n	80069c6 <_svfiprintf_r+0x52>
 8006af0:	fb0c 3202 	mla	r2, ip, r2, r3
 8006af4:	460c      	mov	r4, r1
 8006af6:	2001      	movs	r0, #1
 8006af8:	e7a8      	b.n	8006a4c <_svfiprintf_r+0xd8>
 8006afa:	2300      	movs	r3, #0
 8006afc:	3401      	adds	r4, #1
 8006afe:	9305      	str	r3, [sp, #20]
 8006b00:	4619      	mov	r1, r3
 8006b02:	f04f 0c0a 	mov.w	ip, #10
 8006b06:	4620      	mov	r0, r4
 8006b08:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006b0c:	3a30      	subs	r2, #48	@ 0x30
 8006b0e:	2a09      	cmp	r2, #9
 8006b10:	d903      	bls.n	8006b1a <_svfiprintf_r+0x1a6>
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d0c6      	beq.n	8006aa4 <_svfiprintf_r+0x130>
 8006b16:	9105      	str	r1, [sp, #20]
 8006b18:	e7c4      	b.n	8006aa4 <_svfiprintf_r+0x130>
 8006b1a:	fb0c 2101 	mla	r1, ip, r1, r2
 8006b1e:	4604      	mov	r4, r0
 8006b20:	2301      	movs	r3, #1
 8006b22:	e7f0      	b.n	8006b06 <_svfiprintf_r+0x192>
 8006b24:	ab03      	add	r3, sp, #12
 8006b26:	9300      	str	r3, [sp, #0]
 8006b28:	462a      	mov	r2, r5
 8006b2a:	4b0e      	ldr	r3, [pc, #56]	@ (8006b64 <_svfiprintf_r+0x1f0>)
 8006b2c:	a904      	add	r1, sp, #16
 8006b2e:	4638      	mov	r0, r7
 8006b30:	f3af 8000 	nop.w
 8006b34:	1c42      	adds	r2, r0, #1
 8006b36:	4606      	mov	r6, r0
 8006b38:	d1d6      	bne.n	8006ae8 <_svfiprintf_r+0x174>
 8006b3a:	89ab      	ldrh	r3, [r5, #12]
 8006b3c:	065b      	lsls	r3, r3, #25
 8006b3e:	f53f af2d 	bmi.w	800699c <_svfiprintf_r+0x28>
 8006b42:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006b44:	e72c      	b.n	80069a0 <_svfiprintf_r+0x2c>
 8006b46:	ab03      	add	r3, sp, #12
 8006b48:	9300      	str	r3, [sp, #0]
 8006b4a:	462a      	mov	r2, r5
 8006b4c:	4b05      	ldr	r3, [pc, #20]	@ (8006b64 <_svfiprintf_r+0x1f0>)
 8006b4e:	a904      	add	r1, sp, #16
 8006b50:	4638      	mov	r0, r7
 8006b52:	f000 f879 	bl	8006c48 <_printf_i>
 8006b56:	e7ed      	b.n	8006b34 <_svfiprintf_r+0x1c0>
 8006b58:	080081f8 	.word	0x080081f8
 8006b5c:	08008202 	.word	0x08008202
 8006b60:	00000000 	.word	0x00000000
 8006b64:	080068bd 	.word	0x080068bd
 8006b68:	080081fe 	.word	0x080081fe

08006b6c <_printf_common>:
 8006b6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b70:	4616      	mov	r6, r2
 8006b72:	4698      	mov	r8, r3
 8006b74:	688a      	ldr	r2, [r1, #8]
 8006b76:	690b      	ldr	r3, [r1, #16]
 8006b78:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006b7c:	4293      	cmp	r3, r2
 8006b7e:	bfb8      	it	lt
 8006b80:	4613      	movlt	r3, r2
 8006b82:	6033      	str	r3, [r6, #0]
 8006b84:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006b88:	4607      	mov	r7, r0
 8006b8a:	460c      	mov	r4, r1
 8006b8c:	b10a      	cbz	r2, 8006b92 <_printf_common+0x26>
 8006b8e:	3301      	adds	r3, #1
 8006b90:	6033      	str	r3, [r6, #0]
 8006b92:	6823      	ldr	r3, [r4, #0]
 8006b94:	0699      	lsls	r1, r3, #26
 8006b96:	bf42      	ittt	mi
 8006b98:	6833      	ldrmi	r3, [r6, #0]
 8006b9a:	3302      	addmi	r3, #2
 8006b9c:	6033      	strmi	r3, [r6, #0]
 8006b9e:	6825      	ldr	r5, [r4, #0]
 8006ba0:	f015 0506 	ands.w	r5, r5, #6
 8006ba4:	d106      	bne.n	8006bb4 <_printf_common+0x48>
 8006ba6:	f104 0a19 	add.w	sl, r4, #25
 8006baa:	68e3      	ldr	r3, [r4, #12]
 8006bac:	6832      	ldr	r2, [r6, #0]
 8006bae:	1a9b      	subs	r3, r3, r2
 8006bb0:	42ab      	cmp	r3, r5
 8006bb2:	dc26      	bgt.n	8006c02 <_printf_common+0x96>
 8006bb4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006bb8:	6822      	ldr	r2, [r4, #0]
 8006bba:	3b00      	subs	r3, #0
 8006bbc:	bf18      	it	ne
 8006bbe:	2301      	movne	r3, #1
 8006bc0:	0692      	lsls	r2, r2, #26
 8006bc2:	d42b      	bmi.n	8006c1c <_printf_common+0xb0>
 8006bc4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006bc8:	4641      	mov	r1, r8
 8006bca:	4638      	mov	r0, r7
 8006bcc:	47c8      	blx	r9
 8006bce:	3001      	adds	r0, #1
 8006bd0:	d01e      	beq.n	8006c10 <_printf_common+0xa4>
 8006bd2:	6823      	ldr	r3, [r4, #0]
 8006bd4:	6922      	ldr	r2, [r4, #16]
 8006bd6:	f003 0306 	and.w	r3, r3, #6
 8006bda:	2b04      	cmp	r3, #4
 8006bdc:	bf02      	ittt	eq
 8006bde:	68e5      	ldreq	r5, [r4, #12]
 8006be0:	6833      	ldreq	r3, [r6, #0]
 8006be2:	1aed      	subeq	r5, r5, r3
 8006be4:	68a3      	ldr	r3, [r4, #8]
 8006be6:	bf0c      	ite	eq
 8006be8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006bec:	2500      	movne	r5, #0
 8006bee:	4293      	cmp	r3, r2
 8006bf0:	bfc4      	itt	gt
 8006bf2:	1a9b      	subgt	r3, r3, r2
 8006bf4:	18ed      	addgt	r5, r5, r3
 8006bf6:	2600      	movs	r6, #0
 8006bf8:	341a      	adds	r4, #26
 8006bfa:	42b5      	cmp	r5, r6
 8006bfc:	d11a      	bne.n	8006c34 <_printf_common+0xc8>
 8006bfe:	2000      	movs	r0, #0
 8006c00:	e008      	b.n	8006c14 <_printf_common+0xa8>
 8006c02:	2301      	movs	r3, #1
 8006c04:	4652      	mov	r2, sl
 8006c06:	4641      	mov	r1, r8
 8006c08:	4638      	mov	r0, r7
 8006c0a:	47c8      	blx	r9
 8006c0c:	3001      	adds	r0, #1
 8006c0e:	d103      	bne.n	8006c18 <_printf_common+0xac>
 8006c10:	f04f 30ff 	mov.w	r0, #4294967295
 8006c14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c18:	3501      	adds	r5, #1
 8006c1a:	e7c6      	b.n	8006baa <_printf_common+0x3e>
 8006c1c:	18e1      	adds	r1, r4, r3
 8006c1e:	1c5a      	adds	r2, r3, #1
 8006c20:	2030      	movs	r0, #48	@ 0x30
 8006c22:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006c26:	4422      	add	r2, r4
 8006c28:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006c2c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006c30:	3302      	adds	r3, #2
 8006c32:	e7c7      	b.n	8006bc4 <_printf_common+0x58>
 8006c34:	2301      	movs	r3, #1
 8006c36:	4622      	mov	r2, r4
 8006c38:	4641      	mov	r1, r8
 8006c3a:	4638      	mov	r0, r7
 8006c3c:	47c8      	blx	r9
 8006c3e:	3001      	adds	r0, #1
 8006c40:	d0e6      	beq.n	8006c10 <_printf_common+0xa4>
 8006c42:	3601      	adds	r6, #1
 8006c44:	e7d9      	b.n	8006bfa <_printf_common+0x8e>
	...

08006c48 <_printf_i>:
 8006c48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006c4c:	7e0f      	ldrb	r7, [r1, #24]
 8006c4e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006c50:	2f78      	cmp	r7, #120	@ 0x78
 8006c52:	4691      	mov	r9, r2
 8006c54:	4680      	mov	r8, r0
 8006c56:	460c      	mov	r4, r1
 8006c58:	469a      	mov	sl, r3
 8006c5a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006c5e:	d807      	bhi.n	8006c70 <_printf_i+0x28>
 8006c60:	2f62      	cmp	r7, #98	@ 0x62
 8006c62:	d80a      	bhi.n	8006c7a <_printf_i+0x32>
 8006c64:	2f00      	cmp	r7, #0
 8006c66:	f000 80d1 	beq.w	8006e0c <_printf_i+0x1c4>
 8006c6a:	2f58      	cmp	r7, #88	@ 0x58
 8006c6c:	f000 80b8 	beq.w	8006de0 <_printf_i+0x198>
 8006c70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006c74:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006c78:	e03a      	b.n	8006cf0 <_printf_i+0xa8>
 8006c7a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006c7e:	2b15      	cmp	r3, #21
 8006c80:	d8f6      	bhi.n	8006c70 <_printf_i+0x28>
 8006c82:	a101      	add	r1, pc, #4	@ (adr r1, 8006c88 <_printf_i+0x40>)
 8006c84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006c88:	08006ce1 	.word	0x08006ce1
 8006c8c:	08006cf5 	.word	0x08006cf5
 8006c90:	08006c71 	.word	0x08006c71
 8006c94:	08006c71 	.word	0x08006c71
 8006c98:	08006c71 	.word	0x08006c71
 8006c9c:	08006c71 	.word	0x08006c71
 8006ca0:	08006cf5 	.word	0x08006cf5
 8006ca4:	08006c71 	.word	0x08006c71
 8006ca8:	08006c71 	.word	0x08006c71
 8006cac:	08006c71 	.word	0x08006c71
 8006cb0:	08006c71 	.word	0x08006c71
 8006cb4:	08006df3 	.word	0x08006df3
 8006cb8:	08006d1f 	.word	0x08006d1f
 8006cbc:	08006dad 	.word	0x08006dad
 8006cc0:	08006c71 	.word	0x08006c71
 8006cc4:	08006c71 	.word	0x08006c71
 8006cc8:	08006e15 	.word	0x08006e15
 8006ccc:	08006c71 	.word	0x08006c71
 8006cd0:	08006d1f 	.word	0x08006d1f
 8006cd4:	08006c71 	.word	0x08006c71
 8006cd8:	08006c71 	.word	0x08006c71
 8006cdc:	08006db5 	.word	0x08006db5
 8006ce0:	6833      	ldr	r3, [r6, #0]
 8006ce2:	1d1a      	adds	r2, r3, #4
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	6032      	str	r2, [r6, #0]
 8006ce8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006cec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006cf0:	2301      	movs	r3, #1
 8006cf2:	e09c      	b.n	8006e2e <_printf_i+0x1e6>
 8006cf4:	6833      	ldr	r3, [r6, #0]
 8006cf6:	6820      	ldr	r0, [r4, #0]
 8006cf8:	1d19      	adds	r1, r3, #4
 8006cfa:	6031      	str	r1, [r6, #0]
 8006cfc:	0606      	lsls	r6, r0, #24
 8006cfe:	d501      	bpl.n	8006d04 <_printf_i+0xbc>
 8006d00:	681d      	ldr	r5, [r3, #0]
 8006d02:	e003      	b.n	8006d0c <_printf_i+0xc4>
 8006d04:	0645      	lsls	r5, r0, #25
 8006d06:	d5fb      	bpl.n	8006d00 <_printf_i+0xb8>
 8006d08:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006d0c:	2d00      	cmp	r5, #0
 8006d0e:	da03      	bge.n	8006d18 <_printf_i+0xd0>
 8006d10:	232d      	movs	r3, #45	@ 0x2d
 8006d12:	426d      	negs	r5, r5
 8006d14:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d18:	4858      	ldr	r0, [pc, #352]	@ (8006e7c <_printf_i+0x234>)
 8006d1a:	230a      	movs	r3, #10
 8006d1c:	e011      	b.n	8006d42 <_printf_i+0xfa>
 8006d1e:	6821      	ldr	r1, [r4, #0]
 8006d20:	6833      	ldr	r3, [r6, #0]
 8006d22:	0608      	lsls	r0, r1, #24
 8006d24:	f853 5b04 	ldr.w	r5, [r3], #4
 8006d28:	d402      	bmi.n	8006d30 <_printf_i+0xe8>
 8006d2a:	0649      	lsls	r1, r1, #25
 8006d2c:	bf48      	it	mi
 8006d2e:	b2ad      	uxthmi	r5, r5
 8006d30:	2f6f      	cmp	r7, #111	@ 0x6f
 8006d32:	4852      	ldr	r0, [pc, #328]	@ (8006e7c <_printf_i+0x234>)
 8006d34:	6033      	str	r3, [r6, #0]
 8006d36:	bf14      	ite	ne
 8006d38:	230a      	movne	r3, #10
 8006d3a:	2308      	moveq	r3, #8
 8006d3c:	2100      	movs	r1, #0
 8006d3e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006d42:	6866      	ldr	r6, [r4, #4]
 8006d44:	60a6      	str	r6, [r4, #8]
 8006d46:	2e00      	cmp	r6, #0
 8006d48:	db05      	blt.n	8006d56 <_printf_i+0x10e>
 8006d4a:	6821      	ldr	r1, [r4, #0]
 8006d4c:	432e      	orrs	r6, r5
 8006d4e:	f021 0104 	bic.w	r1, r1, #4
 8006d52:	6021      	str	r1, [r4, #0]
 8006d54:	d04b      	beq.n	8006dee <_printf_i+0x1a6>
 8006d56:	4616      	mov	r6, r2
 8006d58:	fbb5 f1f3 	udiv	r1, r5, r3
 8006d5c:	fb03 5711 	mls	r7, r3, r1, r5
 8006d60:	5dc7      	ldrb	r7, [r0, r7]
 8006d62:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006d66:	462f      	mov	r7, r5
 8006d68:	42bb      	cmp	r3, r7
 8006d6a:	460d      	mov	r5, r1
 8006d6c:	d9f4      	bls.n	8006d58 <_printf_i+0x110>
 8006d6e:	2b08      	cmp	r3, #8
 8006d70:	d10b      	bne.n	8006d8a <_printf_i+0x142>
 8006d72:	6823      	ldr	r3, [r4, #0]
 8006d74:	07df      	lsls	r7, r3, #31
 8006d76:	d508      	bpl.n	8006d8a <_printf_i+0x142>
 8006d78:	6923      	ldr	r3, [r4, #16]
 8006d7a:	6861      	ldr	r1, [r4, #4]
 8006d7c:	4299      	cmp	r1, r3
 8006d7e:	bfde      	ittt	le
 8006d80:	2330      	movle	r3, #48	@ 0x30
 8006d82:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006d86:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006d8a:	1b92      	subs	r2, r2, r6
 8006d8c:	6122      	str	r2, [r4, #16]
 8006d8e:	f8cd a000 	str.w	sl, [sp]
 8006d92:	464b      	mov	r3, r9
 8006d94:	aa03      	add	r2, sp, #12
 8006d96:	4621      	mov	r1, r4
 8006d98:	4640      	mov	r0, r8
 8006d9a:	f7ff fee7 	bl	8006b6c <_printf_common>
 8006d9e:	3001      	adds	r0, #1
 8006da0:	d14a      	bne.n	8006e38 <_printf_i+0x1f0>
 8006da2:	f04f 30ff 	mov.w	r0, #4294967295
 8006da6:	b004      	add	sp, #16
 8006da8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006dac:	6823      	ldr	r3, [r4, #0]
 8006dae:	f043 0320 	orr.w	r3, r3, #32
 8006db2:	6023      	str	r3, [r4, #0]
 8006db4:	4832      	ldr	r0, [pc, #200]	@ (8006e80 <_printf_i+0x238>)
 8006db6:	2778      	movs	r7, #120	@ 0x78
 8006db8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006dbc:	6823      	ldr	r3, [r4, #0]
 8006dbe:	6831      	ldr	r1, [r6, #0]
 8006dc0:	061f      	lsls	r7, r3, #24
 8006dc2:	f851 5b04 	ldr.w	r5, [r1], #4
 8006dc6:	d402      	bmi.n	8006dce <_printf_i+0x186>
 8006dc8:	065f      	lsls	r7, r3, #25
 8006dca:	bf48      	it	mi
 8006dcc:	b2ad      	uxthmi	r5, r5
 8006dce:	6031      	str	r1, [r6, #0]
 8006dd0:	07d9      	lsls	r1, r3, #31
 8006dd2:	bf44      	itt	mi
 8006dd4:	f043 0320 	orrmi.w	r3, r3, #32
 8006dd8:	6023      	strmi	r3, [r4, #0]
 8006dda:	b11d      	cbz	r5, 8006de4 <_printf_i+0x19c>
 8006ddc:	2310      	movs	r3, #16
 8006dde:	e7ad      	b.n	8006d3c <_printf_i+0xf4>
 8006de0:	4826      	ldr	r0, [pc, #152]	@ (8006e7c <_printf_i+0x234>)
 8006de2:	e7e9      	b.n	8006db8 <_printf_i+0x170>
 8006de4:	6823      	ldr	r3, [r4, #0]
 8006de6:	f023 0320 	bic.w	r3, r3, #32
 8006dea:	6023      	str	r3, [r4, #0]
 8006dec:	e7f6      	b.n	8006ddc <_printf_i+0x194>
 8006dee:	4616      	mov	r6, r2
 8006df0:	e7bd      	b.n	8006d6e <_printf_i+0x126>
 8006df2:	6833      	ldr	r3, [r6, #0]
 8006df4:	6825      	ldr	r5, [r4, #0]
 8006df6:	6961      	ldr	r1, [r4, #20]
 8006df8:	1d18      	adds	r0, r3, #4
 8006dfa:	6030      	str	r0, [r6, #0]
 8006dfc:	062e      	lsls	r6, r5, #24
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	d501      	bpl.n	8006e06 <_printf_i+0x1be>
 8006e02:	6019      	str	r1, [r3, #0]
 8006e04:	e002      	b.n	8006e0c <_printf_i+0x1c4>
 8006e06:	0668      	lsls	r0, r5, #25
 8006e08:	d5fb      	bpl.n	8006e02 <_printf_i+0x1ba>
 8006e0a:	8019      	strh	r1, [r3, #0]
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	6123      	str	r3, [r4, #16]
 8006e10:	4616      	mov	r6, r2
 8006e12:	e7bc      	b.n	8006d8e <_printf_i+0x146>
 8006e14:	6833      	ldr	r3, [r6, #0]
 8006e16:	1d1a      	adds	r2, r3, #4
 8006e18:	6032      	str	r2, [r6, #0]
 8006e1a:	681e      	ldr	r6, [r3, #0]
 8006e1c:	6862      	ldr	r2, [r4, #4]
 8006e1e:	2100      	movs	r1, #0
 8006e20:	4630      	mov	r0, r6
 8006e22:	f7f9 f9d5 	bl	80001d0 <memchr>
 8006e26:	b108      	cbz	r0, 8006e2c <_printf_i+0x1e4>
 8006e28:	1b80      	subs	r0, r0, r6
 8006e2a:	6060      	str	r0, [r4, #4]
 8006e2c:	6863      	ldr	r3, [r4, #4]
 8006e2e:	6123      	str	r3, [r4, #16]
 8006e30:	2300      	movs	r3, #0
 8006e32:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e36:	e7aa      	b.n	8006d8e <_printf_i+0x146>
 8006e38:	6923      	ldr	r3, [r4, #16]
 8006e3a:	4632      	mov	r2, r6
 8006e3c:	4649      	mov	r1, r9
 8006e3e:	4640      	mov	r0, r8
 8006e40:	47d0      	blx	sl
 8006e42:	3001      	adds	r0, #1
 8006e44:	d0ad      	beq.n	8006da2 <_printf_i+0x15a>
 8006e46:	6823      	ldr	r3, [r4, #0]
 8006e48:	079b      	lsls	r3, r3, #30
 8006e4a:	d413      	bmi.n	8006e74 <_printf_i+0x22c>
 8006e4c:	68e0      	ldr	r0, [r4, #12]
 8006e4e:	9b03      	ldr	r3, [sp, #12]
 8006e50:	4298      	cmp	r0, r3
 8006e52:	bfb8      	it	lt
 8006e54:	4618      	movlt	r0, r3
 8006e56:	e7a6      	b.n	8006da6 <_printf_i+0x15e>
 8006e58:	2301      	movs	r3, #1
 8006e5a:	4632      	mov	r2, r6
 8006e5c:	4649      	mov	r1, r9
 8006e5e:	4640      	mov	r0, r8
 8006e60:	47d0      	blx	sl
 8006e62:	3001      	adds	r0, #1
 8006e64:	d09d      	beq.n	8006da2 <_printf_i+0x15a>
 8006e66:	3501      	adds	r5, #1
 8006e68:	68e3      	ldr	r3, [r4, #12]
 8006e6a:	9903      	ldr	r1, [sp, #12]
 8006e6c:	1a5b      	subs	r3, r3, r1
 8006e6e:	42ab      	cmp	r3, r5
 8006e70:	dcf2      	bgt.n	8006e58 <_printf_i+0x210>
 8006e72:	e7eb      	b.n	8006e4c <_printf_i+0x204>
 8006e74:	2500      	movs	r5, #0
 8006e76:	f104 0619 	add.w	r6, r4, #25
 8006e7a:	e7f5      	b.n	8006e68 <_printf_i+0x220>
 8006e7c:	08008209 	.word	0x08008209
 8006e80:	0800821a 	.word	0x0800821a

08006e84 <memmove>:
 8006e84:	4288      	cmp	r0, r1
 8006e86:	b510      	push	{r4, lr}
 8006e88:	eb01 0402 	add.w	r4, r1, r2
 8006e8c:	d902      	bls.n	8006e94 <memmove+0x10>
 8006e8e:	4284      	cmp	r4, r0
 8006e90:	4623      	mov	r3, r4
 8006e92:	d807      	bhi.n	8006ea4 <memmove+0x20>
 8006e94:	1e43      	subs	r3, r0, #1
 8006e96:	42a1      	cmp	r1, r4
 8006e98:	d008      	beq.n	8006eac <memmove+0x28>
 8006e9a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006e9e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006ea2:	e7f8      	b.n	8006e96 <memmove+0x12>
 8006ea4:	4402      	add	r2, r0
 8006ea6:	4601      	mov	r1, r0
 8006ea8:	428a      	cmp	r2, r1
 8006eaa:	d100      	bne.n	8006eae <memmove+0x2a>
 8006eac:	bd10      	pop	{r4, pc}
 8006eae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006eb2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006eb6:	e7f7      	b.n	8006ea8 <memmove+0x24>

08006eb8 <_sbrk_r>:
 8006eb8:	b538      	push	{r3, r4, r5, lr}
 8006eba:	4d06      	ldr	r5, [pc, #24]	@ (8006ed4 <_sbrk_r+0x1c>)
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	4604      	mov	r4, r0
 8006ec0:	4608      	mov	r0, r1
 8006ec2:	602b      	str	r3, [r5, #0]
 8006ec4:	f7fb fcd0 	bl	8002868 <_sbrk>
 8006ec8:	1c43      	adds	r3, r0, #1
 8006eca:	d102      	bne.n	8006ed2 <_sbrk_r+0x1a>
 8006ecc:	682b      	ldr	r3, [r5, #0]
 8006ece:	b103      	cbz	r3, 8006ed2 <_sbrk_r+0x1a>
 8006ed0:	6023      	str	r3, [r4, #0]
 8006ed2:	bd38      	pop	{r3, r4, r5, pc}
 8006ed4:	20000480 	.word	0x20000480

08006ed8 <memcpy>:
 8006ed8:	440a      	add	r2, r1
 8006eda:	4291      	cmp	r1, r2
 8006edc:	f100 33ff 	add.w	r3, r0, #4294967295
 8006ee0:	d100      	bne.n	8006ee4 <memcpy+0xc>
 8006ee2:	4770      	bx	lr
 8006ee4:	b510      	push	{r4, lr}
 8006ee6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006eea:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006eee:	4291      	cmp	r1, r2
 8006ef0:	d1f9      	bne.n	8006ee6 <memcpy+0xe>
 8006ef2:	bd10      	pop	{r4, pc}

08006ef4 <_realloc_r>:
 8006ef4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ef8:	4607      	mov	r7, r0
 8006efa:	4614      	mov	r4, r2
 8006efc:	460d      	mov	r5, r1
 8006efe:	b921      	cbnz	r1, 8006f0a <_realloc_r+0x16>
 8006f00:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006f04:	4611      	mov	r1, r2
 8006f06:	f7ff bc4d 	b.w	80067a4 <_malloc_r>
 8006f0a:	b92a      	cbnz	r2, 8006f18 <_realloc_r+0x24>
 8006f0c:	f7ff fbde 	bl	80066cc <_free_r>
 8006f10:	4625      	mov	r5, r4
 8006f12:	4628      	mov	r0, r5
 8006f14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f18:	f000 f81a 	bl	8006f50 <_malloc_usable_size_r>
 8006f1c:	4284      	cmp	r4, r0
 8006f1e:	4606      	mov	r6, r0
 8006f20:	d802      	bhi.n	8006f28 <_realloc_r+0x34>
 8006f22:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006f26:	d8f4      	bhi.n	8006f12 <_realloc_r+0x1e>
 8006f28:	4621      	mov	r1, r4
 8006f2a:	4638      	mov	r0, r7
 8006f2c:	f7ff fc3a 	bl	80067a4 <_malloc_r>
 8006f30:	4680      	mov	r8, r0
 8006f32:	b908      	cbnz	r0, 8006f38 <_realloc_r+0x44>
 8006f34:	4645      	mov	r5, r8
 8006f36:	e7ec      	b.n	8006f12 <_realloc_r+0x1e>
 8006f38:	42b4      	cmp	r4, r6
 8006f3a:	4622      	mov	r2, r4
 8006f3c:	4629      	mov	r1, r5
 8006f3e:	bf28      	it	cs
 8006f40:	4632      	movcs	r2, r6
 8006f42:	f7ff ffc9 	bl	8006ed8 <memcpy>
 8006f46:	4629      	mov	r1, r5
 8006f48:	4638      	mov	r0, r7
 8006f4a:	f7ff fbbf 	bl	80066cc <_free_r>
 8006f4e:	e7f1      	b.n	8006f34 <_realloc_r+0x40>

08006f50 <_malloc_usable_size_r>:
 8006f50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f54:	1f18      	subs	r0, r3, #4
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	bfbc      	itt	lt
 8006f5a:	580b      	ldrlt	r3, [r1, r0]
 8006f5c:	18c0      	addlt	r0, r0, r3
 8006f5e:	4770      	bx	lr

08006f60 <_init>:
 8006f60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f62:	bf00      	nop
 8006f64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f66:	bc08      	pop	{r3}
 8006f68:	469e      	mov	lr, r3
 8006f6a:	4770      	bx	lr

08006f6c <_fini>:
 8006f6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f6e:	bf00      	nop
 8006f70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f72:	bc08      	pop	{r3}
 8006f74:	469e      	mov	lr, r3
 8006f76:	4770      	bx	lr
