Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9a12db2147c04af8a24473a968ada1fb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Datapath_tb_func_impl xil_defaultlib.Datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.Mux32Bit2To1__2
Compiling module xil_defaultlib.Mux32Bit2To1__3
Compiling module xil_defaultlib.CombLogicForBranching
Compiling module xil_defaultlib.Control
Compiling module unisims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module unisims_ver.RAM256X1S
Compiling module xil_defaultlib.DataMemory
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.EXMEMReg
Compiling module xil_defaultlib.HiLoRegisters
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.IDEXReg
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.IFIDReg
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Mux32Bit2To1__4
Compiling module xil_defaultlib.MEMWBReg
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.Mux32Bit2To1__1
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RAM_MODE="SDP...
Compiling module unisims_ver.RAMB18E1(IS_CLKARDCLK_INVERTED=1...
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.Datapath_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Datapath_tb_func_impl
