# Decoders and Encoders

__The second part is a implementation of Design and implement a logic function $ğ¹(ğ´, ğµ, ğ¶) = \barğ´ \cdot ğµ + ğ´ \cdot \barğµ + ğµ \cdot \barğ¶$ using 74x138
(completed in task 1) and one NAND gate.__