ARM GAS  /tmp/ccjgyybA.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f429xx_usart.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "mri/devices/stm32f429xx/stm32f429xx_usart.c"
  20              		.section	.text.getDecimalDigit,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	getDecimalDigit:
  27              	.LVL0:
  28              	.LFB218:
   1:mri/devices/stm32f429xx/stm32f429xx_usart.c **** /* Copyright 2022 Adam Green     (https://github.com/adamgreen/)
   2:mri/devices/stm32f429xx/stm32f429xx_usart.c ****    Copyright 2015 Chang,Jia-Rung (https://github.com/JaredCJR)
   3:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
   4:mri/devices/stm32f429xx/stm32f429xx_usart.c ****    Licensed under the Apache License, Version 2.0 (the "License");
   5:mri/devices/stm32f429xx/stm32f429xx_usart.c ****    you may not use this file except in compliance with the License.
   6:mri/devices/stm32f429xx/stm32f429xx_usart.c ****    You may obtain a copy of the License at
   7:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
   8:mri/devices/stm32f429xx/stm32f429xx_usart.c ****        http://www.apache.org/licenses/LICENSE-2.0
   9:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
  10:mri/devices/stm32f429xx/stm32f429xx_usart.c ****    Unless required by applicable law or agreed to in writing, software
  11:mri/devices/stm32f429xx/stm32f429xx_usart.c ****    distributed under the License is distributed on an "AS IS" BASIS,
  12:mri/devices/stm32f429xx/stm32f429xx_usart.c ****    WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  13:mri/devices/stm32f429xx/stm32f429xx_usart.c ****    See the License for the specific language governing permissions and
  14:mri/devices/stm32f429xx/stm32f429xx_usart.c ****    limitations under the License.
  15:mri/devices/stm32f429xx/stm32f429xx_usart.c **** */
  16:mri/devices/stm32f429xx/stm32f429xx_usart.c **** /* Routines used to provide STM32F429xx USART functionality to the mri debugger. */
  17:mri/devices/stm32f429xx/stm32f429xx_usart.c **** #include <stdlib.h>
  18:mri/devices/stm32f429xx/stm32f429xx_usart.c **** #include <core/libc.h>
  19:mri/devices/stm32f429xx/stm32f429xx_usart.c **** #include <core/platforms.h>
  20:mri/devices/stm32f429xx/stm32f429xx_usart.c **** #include <architectures/armv7-m/debug_cm3.h>
  21:mri/devices/stm32f429xx/stm32f429xx_usart.c **** #include "stm32f429xx_init.h"
  22:mri/devices/stm32f429xx/stm32f429xx_usart.c **** #include "stm32f429xx_usart.h"
  23:mri/devices/stm32f429xx/stm32f429xx_usart.c **** #include <architectures/armv7-m/armv7-m.h>
  24:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
  25:mri/devices/stm32f429xx/stm32f429xx_usart.c **** /* Start indices at 0 such that UART1 is at index 0, UART2 is at index 1, etc. */
  26:mri/devices/stm32f429xx/stm32f429xx_usart.c **** static const UartConfiguration g_uartConfigurations[] =
  27:mri/devices/stm32f429xx/stm32f429xx_usart.c **** {
  28:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     {
  29:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         /*
  30:mri/devices/stm32f429xx/stm32f429xx_usart.c ****          * Tx=PA9
ARM GAS  /tmp/ccjgyybA.s 			page 2


  31:mri/devices/stm32f429xx/stm32f429xx_usart.c ****          * Rx=PA10
  32:mri/devices/stm32f429xx/stm32f429xx_usart.c ****          */
  33:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         USART1,
  34:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         7, /* AF7 */
  35:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         7  /* AF7 */
  36:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     },
  37:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     {
  38:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         /*
  39:mri/devices/stm32f429xx/stm32f429xx_usart.c ****          * Tx=PD5
  40:mri/devices/stm32f429xx/stm32f429xx_usart.c ****          * Rx=PD6
  41:mri/devices/stm32f429xx/stm32f429xx_usart.c ****          */
  42:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         USART2,
  43:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         7, /* AF7 */
  44:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         7  /* AF7 */
  45:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     },
  46:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     // {
  47:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     //     /*
  48:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     //      * Tx=PB10
  49:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     //      * Rx=PB11
  50:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     //      */
  51:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     //     USART3,
  52:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     //     7, /* AF7 */
  53:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     //     7  /* AF7 */
  54:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     // }
  55:mri/devices/stm32f429xx/stm32f429xx_usart.c **** };
  56:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
  57:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
  58:mri/devices/stm32f429xx/stm32f429xx_usart.c **** typedef struct
  59:mri/devices/stm32f429xx/stm32f429xx_usart.c **** {
  60:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     uint32_t uartIndex;
  61:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     uint32_t baudRate;
  62:mri/devices/stm32f429xx/stm32f429xx_usart.c **** } UartParameters;
  63:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
  64:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
  65:mri/devices/stm32f429xx/stm32f429xx_usart.c **** static void     configureNVICForUartInterrupt(uint32_t index);
  66:mri/devices/stm32f429xx/stm32f429xx_usart.c **** static void     parseUartParameters(Token* pParameterTokens, UartParameters* pParameters);
  67:mri/devices/stm32f429xx/stm32f429xx_usart.c **** static void     saveUartToBeUsedByDebugger(uint32_t mriUart);
  68:mri/devices/stm32f429xx/stm32f429xx_usart.c **** static void     configureUartForExclusiveUseOfDebugger(UartParameters* pParameters);
  69:mri/devices/stm32f429xx/stm32f429xx_usart.c **** static int      commUartIndex(void);
  70:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
  71:mri/devices/stm32f429xx/stm32f429xx_usart.c **** static uint32_t getDecimalDigit(char currChar)
  72:mri/devices/stm32f429xx/stm32f429xx_usart.c **** {
  29              		.loc 1 72 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  73:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     if (currChar >= '0' && currChar <= '9')
  34              		.loc 1 73 5 view .LVU1
  35              		.loc 1 73 25 is_stmt 0 view .LVU2
  36 0000 A0F13003 		sub	r3, r0, #48
  37 0004 DBB2     		uxtb	r3, r3
  38              		.loc 1 73 8 view .LVU3
  39 0006 092B     		cmp	r3, #9
  40 0008 01D8     		bhi	.L2
  74:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         return currChar - '0';
  41              		.loc 1 74 9 is_stmt 1 view .LVU4
ARM GAS  /tmp/ccjgyybA.s 			page 3


  42              		.loc 1 74 25 is_stmt 0 view .LVU5
  43 000a 3038     		subs	r0, r0, #48
  44              	.LVL1:
  45              		.loc 1 74 25 view .LVU6
  46 000c 7047     		bx	lr
  47              	.LVL2:
  48              	.L2:
  75:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     else
  76:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         __throw_and_return(invalidDecDigitException, 0);
  49              		.loc 1 76 9 is_stmt 1 view .LVU7
  50              	.LBB11:
  51              	.LBI11:
  52              		.file 2 "mri/core/try_catch.h"
   1:mri/core/try_catch.h **** /* Copyright 2014 Adam Green (https://github.com/adamgreen/)
   2:mri/core/try_catch.h **** 
   3:mri/core/try_catch.h ****    Licensed under the Apache License, Version 2.0 (the "License");
   4:mri/core/try_catch.h ****    you may not use this file except in compliance with the License.
   5:mri/core/try_catch.h ****    You may obtain a copy of the License at
   6:mri/core/try_catch.h **** 
   7:mri/core/try_catch.h ****        http://www.apache.org/licenses/LICENSE-2.0
   8:mri/core/try_catch.h **** 
   9:mri/core/try_catch.h ****    Unless required by applicable law or agreed to in writing, software
  10:mri/core/try_catch.h ****    distributed under the License is distributed on an "AS IS" BASIS,
  11:mri/core/try_catch.h ****    WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  12:mri/core/try_catch.h ****    See the License for the specific language governing permissions and
  13:mri/core/try_catch.h ****    limitations under the License.
  14:mri/core/try_catch.h **** */
  15:mri/core/try_catch.h **** /* Very rough exception handling like macros for C. */
  16:mri/core/try_catch.h **** #ifndef MRI_TRY_CATCH_H_
  17:mri/core/try_catch.h **** #define MRI_TRY_CATCH_H_
  18:mri/core/try_catch.h **** 
  19:mri/core/try_catch.h **** #define noException                         0
  20:mri/core/try_catch.h **** #define bufferOverrunException              1
  21:mri/core/try_catch.h **** #define invalidHexDigitException            2
  22:mri/core/try_catch.h **** #define invalidValueException               3
  23:mri/core/try_catch.h **** #define invalidArgumentException            4
  24:mri/core/try_catch.h **** #define timeoutException                    5
  25:mri/core/try_catch.h **** #define invalidIndexException               6
  26:mri/core/try_catch.h **** #define notFoundException                   7
  27:mri/core/try_catch.h **** #define exceededHardwareResourcesException  8
  28:mri/core/try_catch.h **** #define invalidDecDigitException            9
  29:mri/core/try_catch.h **** #define memFaultException                   10
  30:mri/core/try_catch.h **** #define mriMaxException                     15
  31:mri/core/try_catch.h **** 
  32:mri/core/try_catch.h **** extern int mriExceptionCode;
  33:mri/core/try_catch.h **** 
  34:mri/core/try_catch.h **** 
  35:mri/core/try_catch.h **** /* Allow an application including MRI to extend with their own exception codes and replace the belo
  36:mri/core/try_catch.h **** #ifndef MRI_SKIP_TRY_CATCH_MACRO_DEFINES
  37:mri/core/try_catch.h **** 
  38:mri/core/try_catch.h **** /* On Linux, it is possible that __try and __catch are already defined. */
  39:mri/core/try_catch.h **** #undef __try
  40:mri/core/try_catch.h **** #undef __catch
  41:mri/core/try_catch.h **** 
  42:mri/core/try_catch.h **** #define __throws
  43:mri/core/try_catch.h **** 
  44:mri/core/try_catch.h **** #define __try \
ARM GAS  /tmp/ccjgyybA.s 			page 4


  45:mri/core/try_catch.h ****         do \
  46:mri/core/try_catch.h ****         { \
  47:mri/core/try_catch.h ****             clearExceptionCode();
  48:mri/core/try_catch.h **** 
  49:mri/core/try_catch.h **** #define __throwing_func(X) \
  50:mri/core/try_catch.h ****             X; \
  51:mri/core/try_catch.h ****             if (mriExceptionCode) \
  52:mri/core/try_catch.h ****                 break;
  53:mri/core/try_catch.h **** 
  54:mri/core/try_catch.h **** #define __catch \
  55:mri/core/try_catch.h ****         } while (0); \
  56:mri/core/try_catch.h ****         if (mriExceptionCode)
  57:mri/core/try_catch.h **** 
  58:mri/core/try_catch.h **** #define __throw(EXCEPTION) return ((void)setExceptionCode(EXCEPTION))
  59:mri/core/try_catch.h **** 
  60:mri/core/try_catch.h **** #define __throw_and_return(EXCEPTION, RETURN) return (setExceptionCode(EXCEPTION), (RETURN))
  61:mri/core/try_catch.h **** 
  62:mri/core/try_catch.h **** #define __rethrow return
  63:mri/core/try_catch.h **** 
  64:mri/core/try_catch.h **** #define __rethrow_and_return(RETURN) return RETURN
  65:mri/core/try_catch.h **** 
  66:mri/core/try_catch.h **** static inline int getExceptionCode(void)
  67:mri/core/try_catch.h **** {
  68:mri/core/try_catch.h ****     return mriExceptionCode;
  69:mri/core/try_catch.h **** }
  70:mri/core/try_catch.h **** 
  71:mri/core/try_catch.h **** static inline void setExceptionCode(int exceptionCode)
  53              		.loc 2 71 20 view .LVU8
  54              	.LBB12:
  72:mri/core/try_catch.h **** {
  73:mri/core/try_catch.h ****     mriExceptionCode = exceptionCode > mriExceptionCode ? exceptionCode : mriExceptionCode;
  55              		.loc 2 73 5 view .LVU9
  56              		.loc 2 73 73 is_stmt 0 view .LVU10
  57 000e 044A     		ldr	r2, .L4
  58 0010 1368     		ldr	r3, [r2]
  59 0012 092B     		cmp	r3, #9
  60 0014 B8BF     		it	lt
  61 0016 0923     		movlt	r3, #9
  62              		.loc 2 73 22 view .LVU11
  63 0018 1360     		str	r3, [r2]
  64              	.LVL3:
  65              		.loc 2 73 22 view .LVU12
  66              	.LBE12:
  67              	.LBE11:
  68              		.loc 1 76 9 view .LVU13
  69 001a 0020     		movs	r0, #0
  70              	.LVL4:
  77:mri/devices/stm32f429xx/stm32f429xx_usart.c **** }
  71              		.loc 1 77 1 view .LVU14
  72 001c 7047     		bx	lr
  73              	.L5:
  74 001e 00BF     		.align	2
  75              	.L4:
  76 0020 00000000 		.word	mriExceptionCode
  77              		.cfi_endproc
  78              	.LFE218:
  80              		.section	.text.uint32FromString,"ax",%progbits
ARM GAS  /tmp/ccjgyybA.s 			page 5


  81              		.align	1
  82              		.syntax unified
  83              		.thumb
  84              		.thumb_func
  86              	uint32FromString:
  87              	.LVL5:
  88              	.LFB219:
  78:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
  79:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
  80:mri/devices/stm32f429xx/stm32f429xx_usart.c **** static uint32_t uint32FromString(const char* pString)
  81:mri/devices/stm32f429xx/stm32f429xx_usart.c **** {
  89              		.loc 1 81 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 0
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		.loc 1 81 1 is_stmt 0 view .LVU16
  94 0000 70B5     		push	{r4, r5, r6, lr}
  95              	.LCFI0:
  96              		.cfi_def_cfa_offset 16
  97              		.cfi_offset 4, -16
  98              		.cfi_offset 5, -12
  99              		.cfi_offset 6, -8
 100              		.cfi_offset 14, -4
 101 0002 0446     		mov	r4, r0
  82:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     uint32_t value = 0;
 102              		.loc 1 82 5 is_stmt 1 view .LVU17
 103              	.LVL6:
  83:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
  84:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     while (*pString)
 104              		.loc 1 84 5 view .LVU18
  82:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     uint32_t value = 0;
 105              		.loc 1 82 14 is_stmt 0 view .LVU19
 106 0004 0025     		movs	r5, #0
 107              		.loc 1 84 11 view .LVU20
 108 0006 03E0     		b	.L7
 109              	.LVL7:
 110              	.L8:
 111              	.LBB13:
  85:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     {
  86:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         uint32_t digit;
  87:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
  88:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         __try
  89:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         {
  90:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             digit = getDecimalDigit(*pString++);
  91:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         }
  92:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         __catch
  93:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         {
  94:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             clearExceptionCode();
  95:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             break;
  96:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         }
  97:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
  98:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         value = value * 10 + digit;
 112              		.loc 1 98 9 is_stmt 1 view .LVU21
 113              		.loc 1 98 23 is_stmt 0 view .LVU22
 114 0008 05EB8505 		add	r5, r5, r5, lsl #2
 115              	.LVL8:
 116              		.loc 1 98 15 view .LVU23
ARM GAS  /tmp/ccjgyybA.s 			page 6


 117 000c 00EB4505 		add	r5, r0, r5, lsl #1
 118              	.LVL9:
 119              	.L7:
 120              		.loc 1 98 15 view .LVU24
 121              	.LBE13:
  84:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     {
 122              		.loc 1 84 12 is_stmt 1 view .LVU25
 123 0010 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 124 0012 5BB1     		cbz	r3, .L6
 125              	.LBB18:
  86:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 126              		.loc 1 86 9 view .LVU26
  88:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         {
 127              		.loc 1 88 9 view .LVU27
  88:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         {
 128              		.loc 1 88 9 view .LVU28
 129              	.LBB14:
 130              	.LBI14:
  74:mri/core/try_catch.h **** }
  75:mri/core/try_catch.h **** 
  76:mri/core/try_catch.h **** static inline void clearExceptionCode(void)
 131              		.loc 2 76 20 view .LVU29
 132              	.LBB15:
  77:mri/core/try_catch.h **** {
  78:mri/core/try_catch.h ****     mriExceptionCode = noException;
 133              		.loc 2 78 5 view .LVU30
 134              		.loc 2 78 22 is_stmt 0 view .LVU31
 135 0014 064E     		ldr	r6, .L12
 136 0016 0023     		movs	r3, #0
 137 0018 3360     		str	r3, [r6]
 138              	.LBE15:
 139              	.LBE14:
  90:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         }
 140              		.loc 1 90 13 is_stmt 1 view .LVU32
 141              	.LVL10:
  90:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         }
 142              		.loc 1 90 21 is_stmt 0 view .LVU33
 143 001a 14F8010B 		ldrb	r0, [r4], #1	@ zero_extendqisi2
 144              	.LVL11:
  90:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         }
 145              		.loc 1 90 21 view .LVU34
 146 001e FFF7FEFF 		bl	getDecimalDigit
 147              	.LVL12:
  88:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         {
 148              		.loc 1 88 9 is_stmt 1 view .LVU35
  92:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         {
 149              		.loc 1 92 9 view .LVU36
 150 0022 3368     		ldr	r3, [r6]
 151 0024 002B     		cmp	r3, #0
 152 0026 EFD0     		beq	.L8
  94:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             break;
 153              		.loc 1 94 13 view .LVU37
 154              	.LBB16:
 155              	.LBI16:
  76:mri/core/try_catch.h **** {
 156              		.loc 2 76 20 view .LVU38
 157              	.LBB17:
ARM GAS  /tmp/ccjgyybA.s 			page 7


 158              		.loc 2 78 5 view .LVU39
 159              		.loc 2 78 22 is_stmt 0 view .LVU40
 160 0028 0022     		movs	r2, #0
 161 002a 3260     		str	r2, [r6]
 162              	.LVL13:
 163              	.L6:
 164              		.loc 2 78 22 view .LVU41
 165              	.LBE17:
 166              	.LBE16:
 167              	.LBE18:
  99:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     }
 100:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 101:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     return value;
 102:mri/devices/stm32f429xx/stm32f429xx_usart.c **** }
 168              		.loc 1 102 1 view .LVU42
 169 002c 2846     		mov	r0, r5
 170 002e 70BD     		pop	{r4, r5, r6, pc}
 171              	.LVL14:
 172              	.L13:
 173              		.loc 1 102 1 view .LVU43
 174              		.align	2
 175              	.L12:
 176 0030 00000000 		.word	mriExceptionCode
 177              		.cfi_endproc
 178              	.LFE219:
 180              		.section	.text.saveUartToBeUsedByDebugger,"ax",%progbits
 181              		.align	1
 182              		.syntax unified
 183              		.thumb
 184              		.thumb_func
 186              	saveUartToBeUsedByDebugger:
 187              	.LVL15:
 188              	.LFB222:
 103:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 104:mri/devices/stm32f429xx/stm32f429xx_usart.c **** void mriStm32f429xxUart_Init(Token *pParameterTokens)
 105:mri/devices/stm32f429xx/stm32f429xx_usart.c **** {
 106:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     UartParameters parameters;
 107:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 108:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     parseUartParameters(pParameterTokens, &parameters);
 109:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     saveUartToBeUsedByDebugger(parameters.uartIndex);
 110:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     configureUartForExclusiveUseOfDebugger(&parameters);
 111:mri/devices/stm32f429xx/stm32f429xx_usart.c **** }
 112:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 113:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 114:mri/devices/stm32f429xx/stm32f429xx_usart.c **** static void parseUartParameters(Token* pParameterTokens, UartParameters* pParameters)
 115:mri/devices/stm32f429xx/stm32f429xx_usart.c **** {
 116:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     static const char baudRatePrefix[] = "MRI_UART_BAUD=";
 117:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     const char*       pMatchingPrefix = NULL;
 118:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 119:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     mri_memset(pParameters, 0, sizeof(*pParameters));
 120:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     pParameters->uartIndex = 1;
 121:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     if (Token_MatchingString(pParameterTokens, "MRI_UART_1"))
 122:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         pParameters->uartIndex = 1;
 123:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     if (Token_MatchingString(pParameterTokens, "MRI_UART_2"))
 124:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         pParameters->uartIndex = 2;
 125:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     if (Token_MatchingString(pParameterTokens, "MRI_UART_3"))
 126:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         pParameters->uartIndex = 3;
ARM GAS  /tmp/ccjgyybA.s 			page 8


 127:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 128:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     if ((pMatchingPrefix = Token_MatchingStringPrefix(pParameterTokens, baudRatePrefix)) != NULL)
 129:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     {
 130:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         pParameters->baudRate = uint32FromString(pMatchingPrefix + sizeof(baudRatePrefix)-1);
 131:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     }
 132:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     else
 133:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     {
 134:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         /* Default baud rate to 230400. */
 135:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         pParameters->baudRate = 115200;
 136:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     }
 137:mri/devices/stm32f429xx/stm32f429xx_usart.c **** }
 138:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 139:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 140:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 141:mri/devices/stm32f429xx/stm32f429xx_usart.c **** static void saveUartToBeUsedByDebugger(uint32_t mriUart)
 142:mri/devices/stm32f429xx/stm32f429xx_usart.c **** {
 189              		.loc 1 142 1 is_stmt 1 view -0
 190              		.cfi_startproc
 191              		@ args = 0, pretend = 0, frame = 0
 192              		@ frame_needed = 0, uses_anonymous_args = 0
 193              		@ link register save eliminated.
 143:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     /* -1 is due to the array start by index 0.However,we start from UART"1". */
 144:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     mriStm32f429xxState.pCurrentUart = &g_uartConfigurations[mriUart-1];
 194              		.loc 1 144 5 view .LVU45
 195              		.loc 1 144 69 is_stmt 0 view .LVU46
 196 0000 0138     		subs	r0, r0, #1
 197              	.LVL16:
 198              		.loc 1 144 40 view .LVU47
 199 0002 00EB4000 		add	r0, r0, r0, lsl #1
 200              	.LVL17:
 201              		.loc 1 144 40 view .LVU48
 202 0006 034B     		ldr	r3, .L15
 203 0008 03EB8003 		add	r3, r3, r0, lsl #2
 204              		.loc 1 144 38 view .LVU49
 205 000c 024A     		ldr	r2, .L15+4
 206 000e 1360     		str	r3, [r2]
 145:mri/devices/stm32f429xx/stm32f429xx_usart.c **** }
 207              		.loc 1 145 1 view .LVU50
 208 0010 7047     		bx	lr
 209              	.L16:
 210 0012 00BF     		.align	2
 211              	.L15:
 212 0014 00000000 		.word	g_uartConfigurations
 213 0018 00000000 		.word	mriStm32f429xxState
 214              		.cfi_endproc
 215              	.LFE222:
 217              		.section	.text.enableUartPeripheralCLOCK,"ax",%progbits
 218              		.align	1
 219              		.syntax unified
 220              		.thumb
 221              		.thumb_func
 223              	enableUartPeripheralCLOCK:
 224              	.LVL18:
 225              	.LFB223:
 146:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 147:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 148:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
ARM GAS  /tmp/ccjgyybA.s 			page 9


 149:mri/devices/stm32f429xx/stm32f429xx_usart.c **** static void enableUartPeripheralCLOCK(uint32_t uart)
 150:mri/devices/stm32f429xx/stm32f429xx_usart.c **** {
 226              		.loc 1 150 1 is_stmt 1 view -0
 227              		.cfi_startproc
 228              		@ args = 0, pretend = 0, frame = 0
 229              		@ frame_needed = 0, uses_anonymous_args = 0
 230              		@ link register save eliminated.
 151:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     /*
 152:mri/devices/stm32f429xx/stm32f429xx_usart.c ****      * USART1:APB2ENR;  GPIOA:AHB1
 153:mri/devices/stm32f429xx/stm32f429xx_usart.c ****      * USART2:APB1ENR;  GPIOD:AHB1
 154:mri/devices/stm32f429xx/stm32f429xx_usart.c ****      * USART3:APB1ENR;  GPIOB:AHB1
 155:mri/devices/stm32f429xx/stm32f429xx_usart.c ****      */
 156:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     switch(uart)
 231              		.loc 1 156 5 view .LVU52
 232 0000 0128     		cmp	r0, #1
 233 0002 0BD0     		beq	.L18
 234 0004 0228     		cmp	r0, #2
 235 0006 13D0     		beq	.L19
 157:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     {
 158:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         case 1: /* USART1 */
 159:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             RCC->APB2ENR |= RCC_APB2ENR_USART1EN;
 160:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 161:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             break;
 162:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         case 2: /* USART2 */
 163:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             RCC->APB1ENR |= RCC_APB1ENR_USART2EN;
 164:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN;
 165:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             break;
 166:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         // case 3: /* USART3 */
 167:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         //     RCC->APB1ENR |= RCC_APB1ENR_USART3EN;
 168:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         //     RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 169:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         //     break;
 170:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         default: /* USART1 */
 171:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             RCC->APB2ENR |= RCC_APB2ENR_USART1EN;
 236              		.loc 1 171 13 view .LVU53
 237              		.loc 1 171 16 is_stmt 0 view .LVU54
 238 0008 0E4B     		ldr	r3, .L23
 239 000a 5A6C     		ldr	r2, [r3, #68]
 240              		.loc 1 171 26 view .LVU55
 241 000c 42F01002 		orr	r2, r2, #16
 242 0010 5A64     		str	r2, [r3, #68]
 172:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 243              		.loc 1 172 13 is_stmt 1 view .LVU56
 244              		.loc 1 172 16 is_stmt 0 view .LVU57
 245 0012 1A6B     		ldr	r2, [r3, #48]
 246              		.loc 1 172 26 view .LVU58
 247 0014 42F00102 		orr	r2, r2, #1
 248 0018 1A63     		str	r2, [r3, #48]
 173:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     }
 174:mri/devices/stm32f429xx/stm32f429xx_usart.c **** }
 249              		.loc 1 174 1 view .LVU59
 250 001a 7047     		bx	lr
 251              	.L18:
 159:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 252              		.loc 1 159 13 is_stmt 1 view .LVU60
 159:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 253              		.loc 1 159 16 is_stmt 0 view .LVU61
 254 001c 094B     		ldr	r3, .L23
ARM GAS  /tmp/ccjgyybA.s 			page 10


 255 001e 5A6C     		ldr	r2, [r3, #68]
 159:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 256              		.loc 1 159 26 view .LVU62
 257 0020 42F01002 		orr	r2, r2, #16
 258 0024 5A64     		str	r2, [r3, #68]
 160:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             break;
 259              		.loc 1 160 13 is_stmt 1 view .LVU63
 160:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             break;
 260              		.loc 1 160 16 is_stmt 0 view .LVU64
 261 0026 1A6B     		ldr	r2, [r3, #48]
 160:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             break;
 262              		.loc 1 160 26 view .LVU65
 263 0028 42F00102 		orr	r2, r2, #1
 264 002c 1A63     		str	r2, [r3, #48]
 161:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         case 2: /* USART2 */
 265              		.loc 1 161 13 is_stmt 1 view .LVU66
 266 002e 7047     		bx	lr
 267              	.L19:
 163:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN;
 268              		.loc 1 163 13 view .LVU67
 163:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN;
 269              		.loc 1 163 16 is_stmt 0 view .LVU68
 270 0030 044B     		ldr	r3, .L23
 271 0032 1A6C     		ldr	r2, [r3, #64]
 163:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN;
 272              		.loc 1 163 26 view .LVU69
 273 0034 42F40032 		orr	r2, r2, #131072
 274 0038 1A64     		str	r2, [r3, #64]
 164:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             break;
 275              		.loc 1 164 13 is_stmt 1 view .LVU70
 164:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             break;
 276              		.loc 1 164 16 is_stmt 0 view .LVU71
 277 003a 1A6B     		ldr	r2, [r3, #48]
 164:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             break;
 278              		.loc 1 164 26 view .LVU72
 279 003c 42F00802 		orr	r2, r2, #8
 280 0040 1A63     		str	r2, [r3, #48]
 165:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         // case 3: /* USART3 */
 281              		.loc 1 165 13 is_stmt 1 view .LVU73
 282 0042 7047     		bx	lr
 283              	.L24:
 284              		.align	2
 285              	.L23:
 286 0044 00380240 		.word	1073887232
 287              		.cfi_endproc
 288              	.LFE223:
 290              		.section	.text._mriRCC_GetClocksFreq,"ax",%progbits
 291              		.align	1
 292              		.syntax unified
 293              		.thumb
 294              		.thumb_func
 296              	_mriRCC_GetClocksFreq:
 297              	.LVL19:
 298              	.LFB224:
 175:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 176:mri/devices/stm32f429xx/stm32f429xx_usart.c **** typedef struct
 177:mri/devices/stm32f429xx/stm32f429xx_usart.c **** {
ARM GAS  /tmp/ccjgyybA.s 			page 11


 178:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     uint32_t _mriSYSCLK_Frequency; /*!<  SYSCLK clock frequency expressed in Hz */
 179:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     uint32_t _mriHCLK_Frequency;   /*!<  HCLK clock frequency expressed in Hz   */
 180:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     uint32_t _mriPCLK1_Frequency;  /*!<  PCLK1 clock frequency expressed in Hz  */
 181:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     uint32_t _mriPCLK2_Frequency;  /*!<  PCLK2 clock frequency expressed in Hz  */
 182:mri/devices/stm32f429xx/stm32f429xx_usart.c **** } _mriRCC_ClocksTypeDef;
 183:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 184:mri/devices/stm32f429xx/stm32f429xx_usart.c **** static __I uint8_t _mriAPBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
 185:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 186:mri/devices/stm32f429xx/stm32f429xx_usart.c **** #define HSI_VALUE ((uint32_t)16000000)
 187:mri/devices/stm32f429xx/stm32f429xx_usart.c **** #define HSE_VALUE ((uint32_t)25000000)
 188:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 189:mri/devices/stm32f429xx/stm32f429xx_usart.c **** static void _mriRCC_GetClocksFreq(_mriRCC_ClocksTypeDef* RCC_Clocks)
 190:mri/devices/stm32f429xx/stm32f429xx_usart.c **** {
 299              		.loc 1 190 1 view -0
 300              		.cfi_startproc
 301              		@ args = 0, pretend = 0, frame = 0
 302              		@ frame_needed = 0, uses_anonymous_args = 0
 303              		@ link register save eliminated.
 304              		.loc 1 190 1 is_stmt 0 view .LVU75
 305 0000 10B4     		push	{r4}
 306              	.LCFI1:
 307              		.cfi_def_cfa_offset 4
 308              		.cfi_offset 4, -4
 191:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 309              		.loc 1 191 5 is_stmt 1 view .LVU76
 310              	.LVL20:
 192:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 193:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     /* Get SYSCLK source -------------------------------------------------------*/
 194:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     tmp = RCC->CFGR & RCC_CFGR_SWS;
 311              		.loc 1 194 5 view .LVU77
 312              		.loc 1 194 14 is_stmt 0 view .LVU78
 313 0002 294B     		ldr	r3, .L34
 314 0004 9B68     		ldr	r3, [r3, #8]
 315              		.loc 1 194 9 view .LVU79
 316 0006 03F00C03 		and	r3, r3, #12
 317              	.LVL21:
 195:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 196:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     switch (tmp)
 318              		.loc 1 196 5 is_stmt 1 view .LVU80
 319 000a 042B     		cmp	r3, #4
 320 000c 23D0     		beq	.L26
 321 000e 082B     		cmp	r3, #8
 322 0010 24D0     		beq	.L27
 323 0012 13B1     		cbz	r3, .L33
 197:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     {
 198:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         case 0x00:  /* HSI used as system clock source */
 199:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             RCC_Clocks->_mriSYSCLK_Frequency = HSI_VALUE;
 200:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             break;
 201:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         case 0x04:  /* HSE used as system clock  source */
 202:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             RCC_Clocks->_mriSYSCLK_Frequency = HSE_VALUE;
 203:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             break;
 204:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         case 0x08:  /* PLL used as system clock  source */
 205:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 206:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
 207:mri/devices/stm32f429xx/stm32f429xx_usart.c ****                SYSCLK = PLL_VCO / PLLP
 208:mri/devices/stm32f429xx/stm32f429xx_usart.c ****                */
 209:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
ARM GAS  /tmp/ccjgyybA.s 			page 12


 210:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 211:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 212:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             if (pllsource != 0)
 213:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             {
 214:mri/devices/stm32f429xx/stm32f429xx_usart.c ****                 /* HSE used as PLL clock source */
 215:mri/devices/stm32f429xx/stm32f429xx_usart.c ****                 pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 216:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             }
 217:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             else
 218:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             {
 219:mri/devices/stm32f429xx/stm32f429xx_usart.c ****                 /* HSI used as PLL clock source */
 220:mri/devices/stm32f429xx/stm32f429xx_usart.c ****                 pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 221:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             }
 222:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 223:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 224:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             RCC_Clocks->_mriSYSCLK_Frequency = pllvco/pllp;
 225:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             break;
 226:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         default:
 227:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             RCC_Clocks->_mriSYSCLK_Frequency = HSI_VALUE;
 324              		.loc 1 227 13 view .LVU81
 325              		.loc 1 227 46 is_stmt 0 view .LVU82
 326 0014 254B     		ldr	r3, .L34+4
 327              	.LVL22:
 328              		.loc 1 227 46 view .LVU83
 329 0016 0360     		str	r3, [r0]
 228:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             break;
 330              		.loc 1 228 13 is_stmt 1 view .LVU84
 331 0018 01E0     		b	.L29
 332              	.LVL23:
 333              	.L33:
 199:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             break;
 334              		.loc 1 199 13 view .LVU85
 199:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             break;
 335              		.loc 1 199 46 is_stmt 0 view .LVU86
 336 001a 244B     		ldr	r3, .L34+4
 337              	.LVL24:
 199:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             break;
 338              		.loc 1 199 46 view .LVU87
 339 001c 0360     		str	r3, [r0]
 200:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         case 0x04:  /* HSE used as system clock  source */
 340              		.loc 1 200 13 is_stmt 1 view .LVU88
 341              	.LVL25:
 342              	.L29:
 229:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     }
 230:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/
 231:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 232:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     /* Get HCLK prescaler */
 233:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     tmp = RCC->CFGR & RCC_CFGR_HPRE;
 343              		.loc 1 233 5 view .LVU89
 344              		.loc 1 233 14 is_stmt 0 view .LVU90
 345 001e 224C     		ldr	r4, .L34
 346 0020 A368     		ldr	r3, [r4, #8]
 347              	.LVL26:
 234:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     tmp = tmp >> 4;
 348              		.loc 1 234 5 is_stmt 1 view .LVU91
 349              		.loc 1 234 9 is_stmt 0 view .LVU92
 350 0022 C3F30313 		ubfx	r3, r3, #4, #4
 351              	.LVL27:
ARM GAS  /tmp/ccjgyybA.s 			page 13


 235:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     presc = _mriAPBAHBPrescTable[tmp];
 352              		.loc 1 235 5 is_stmt 1 view .LVU93
 353              		.loc 1 235 33 is_stmt 0 view .LVU94
 354 0026 2249     		ldr	r1, .L34+8
 355 0028 CA5C     		ldrb	r2, [r1, r3]	@ zero_extendqisi2
 356 002a D2B2     		uxtb	r2, r2
 357              	.LVL28:
 236:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     /* HCLK clock frequency */
 237:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     RCC_Clocks->_mriHCLK_Frequency = RCC_Clocks->_mriSYSCLK_Frequency >> presc;
 358              		.loc 1 237 5 is_stmt 1 view .LVU95
 359              		.loc 1 237 48 is_stmt 0 view .LVU96
 360 002c 0368     		ldr	r3, [r0]
 361              	.LVL29:
 362              		.loc 1 237 71 view .LVU97
 363 002e D340     		lsrs	r3, r3, r2
 364              		.loc 1 237 36 view .LVU98
 365 0030 4360     		str	r3, [r0, #4]
 238:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 239:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     /* Get PCLK1 prescaler */
 240:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 366              		.loc 1 240 5 is_stmt 1 view .LVU99
 367              		.loc 1 240 14 is_stmt 0 view .LVU100
 368 0032 A268     		ldr	r2, [r4, #8]
 369              	.LVL30:
 241:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     tmp = tmp >> 10;
 370              		.loc 1 241 5 is_stmt 1 view .LVU101
 371              		.loc 1 241 9 is_stmt 0 view .LVU102
 372 0034 C2F38222 		ubfx	r2, r2, #10, #3
 373              	.LVL31:
 242:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     presc = _mriAPBAHBPrescTable[tmp];
 374              		.loc 1 242 5 is_stmt 1 view .LVU103
 375              		.loc 1 242 33 is_stmt 0 view .LVU104
 376 0038 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
 377              	.LVL32:
 378              		.loc 1 242 33 view .LVU105
 379 003a D2B2     		uxtb	r2, r2
 380              	.LVL33:
 243:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     /* PCLK1 clock frequency */
 244:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     RCC_Clocks->_mriPCLK1_Frequency = RCC_Clocks->_mriHCLK_Frequency >> presc;
 381              		.loc 1 244 5 is_stmt 1 view .LVU106
 382              		.loc 1 244 70 is_stmt 0 view .LVU107
 383 003c 23FA02F2 		lsr	r2, r3, r2
 384              	.LVL34:
 385              		.loc 1 244 37 view .LVU108
 386 0040 8260     		str	r2, [r0, #8]
 245:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 246:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     /* Get PCLK2 prescaler */
 247:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 387              		.loc 1 247 5 is_stmt 1 view .LVU109
 388              		.loc 1 247 14 is_stmt 0 view .LVU110
 389 0042 A268     		ldr	r2, [r4, #8]
 390              	.LVL35:
 248:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     tmp = tmp >> 13;
 391              		.loc 1 248 5 is_stmt 1 view .LVU111
 392              		.loc 1 248 9 is_stmt 0 view .LVU112
 393 0044 C2F34232 		ubfx	r2, r2, #13, #3
 394              	.LVL36:
ARM GAS  /tmp/ccjgyybA.s 			page 14


 249:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     presc = _mriAPBAHBPrescTable[tmp];
 395              		.loc 1 249 5 is_stmt 1 view .LVU113
 396              		.loc 1 249 33 is_stmt 0 view .LVU114
 397 0048 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
 398              	.LVL37:
 399              		.loc 1 249 33 view .LVU115
 400 004a D2B2     		uxtb	r2, r2
 401              	.LVL38:
 250:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     /* PCLK2 clock frequency */
 251:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     RCC_Clocks->_mriPCLK2_Frequency = RCC_Clocks->_mriHCLK_Frequency >> presc;
 402              		.loc 1 251 5 is_stmt 1 view .LVU116
 403              		.loc 1 251 70 is_stmt 0 view .LVU117
 404 004c D340     		lsrs	r3, r3, r2
 405              		.loc 1 251 37 view .LVU118
 406 004e C360     		str	r3, [r0, #12]
 252:mri/devices/stm32f429xx/stm32f429xx_usart.c **** }
 407              		.loc 1 252 1 view .LVU119
 408 0050 5DF8044B 		ldr	r4, [sp], #4
 409              	.LCFI2:
 410              		.cfi_remember_state
 411              		.cfi_restore 4
 412              		.cfi_def_cfa_offset 0
 413 0054 7047     		bx	lr
 414              	.LVL39:
 415              	.L26:
 416              	.LCFI3:
 417              		.cfi_restore_state
 202:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             break;
 418              		.loc 1 202 13 is_stmt 1 view .LVU120
 202:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             break;
 419              		.loc 1 202 46 is_stmt 0 view .LVU121
 420 0056 174B     		ldr	r3, .L34+12
 421              	.LVL40:
 202:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             break;
 422              		.loc 1 202 46 view .LVU122
 423 0058 0360     		str	r3, [r0]
 203:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         case 0x08:  /* PLL used as system clock  source */
 424              		.loc 1 203 13 is_stmt 1 view .LVU123
 425 005a E0E7     		b	.L29
 426              	.LVL41:
 427              	.L27:
 209:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 428              		.loc 1 209 13 view .LVU124
 209:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 429              		.loc 1 209 29 is_stmt 0 view .LVU125
 430 005c 124B     		ldr	r3, .L34
 431              	.LVL42:
 209:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 432              		.loc 1 209 29 view .LVU126
 433 005e 5968     		ldr	r1, [r3, #4]
 434              	.LVL43:
 210:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 435              		.loc 1 210 13 is_stmt 1 view .LVU127
 210:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 436              		.loc 1 210 23 is_stmt 0 view .LVU128
 437 0060 5A68     		ldr	r2, [r3, #4]
 210:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
ARM GAS  /tmp/ccjgyybA.s 			page 15


 438              		.loc 1 210 18 view .LVU129
 439 0062 02F03F02 		and	r2, r2, #63
 440              	.LVL44:
 212:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             {
 441              		.loc 1 212 13 is_stmt 1 view .LVU130
 212:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             {
 442              		.loc 1 212 16 is_stmt 0 view .LVU131
 443 0066 11F4800F 		tst	r1, #4194304
 444 006a 12D0     		beq	.L30
 215:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             }
 445              		.loc 1 215 17 is_stmt 1 view .LVU132
 215:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             }
 446              		.loc 1 215 37 is_stmt 0 view .LVU133
 447 006c 114B     		ldr	r3, .L34+12
 448 006e B3FBF2F3 		udiv	r3, r3, r2
 215:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             }
 449              		.loc 1 215 52 view .LVU134
 450 0072 0D4A     		ldr	r2, .L34
 451              	.LVL45:
 215:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             }
 452              		.loc 1 215 52 view .LVU135
 453 0074 5268     		ldr	r2, [r2, #4]
 215:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             }
 454              		.loc 1 215 82 view .LVU136
 455 0076 C2F38812 		ubfx	r2, r2, #6, #9
 215:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             }
 456              		.loc 1 215 24 view .LVU137
 457 007a 02FB03F3 		mul	r3, r2, r3
 458              	.LVL46:
 459              	.L31:
 223:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             RCC_Clocks->_mriSYSCLK_Frequency = pllvco/pllp;
 460              		.loc 1 223 13 is_stmt 1 view .LVU138
 223:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             RCC_Clocks->_mriSYSCLK_Frequency = pllvco/pllp;
 461              		.loc 1 223 26 is_stmt 0 view .LVU139
 462 007e 0A4A     		ldr	r2, .L34
 463 0080 5268     		ldr	r2, [r2, #4]
 223:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             RCC_Clocks->_mriSYSCLK_Frequency = pllvco/pllp;
 464              		.loc 1 223 56 view .LVU140
 465 0082 C2F30142 		ubfx	r2, r2, #16, #2
 223:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             RCC_Clocks->_mriSYSCLK_Frequency = pllvco/pllp;
 466              		.loc 1 223 62 view .LVU141
 467 0086 0132     		adds	r2, r2, #1
 223:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             RCC_Clocks->_mriSYSCLK_Frequency = pllvco/pllp;
 468              		.loc 1 223 18 view .LVU142
 469 0088 5200     		lsls	r2, r2, #1
 470              	.LVL47:
 224:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             break;
 471              		.loc 1 224 13 is_stmt 1 view .LVU143
 224:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             break;
 472              		.loc 1 224 54 is_stmt 0 view .LVU144
 473 008a B3FBF2F3 		udiv	r3, r3, r2
 474              	.LVL48:
 224:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             break;
 475              		.loc 1 224 46 view .LVU145
 476 008e 0360     		str	r3, [r0]
 225:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         default:
 477              		.loc 1 225 13 is_stmt 1 view .LVU146
ARM GAS  /tmp/ccjgyybA.s 			page 16


 478 0090 C5E7     		b	.L29
 479              	.LVL49:
 480              	.L30:
 220:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             }
 481              		.loc 1 220 17 view .LVU147
 220:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             }
 482              		.loc 1 220 37 is_stmt 0 view .LVU148
 483 0092 064B     		ldr	r3, .L34+4
 484 0094 B3FBF2F3 		udiv	r3, r3, r2
 220:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             }
 485              		.loc 1 220 52 view .LVU149
 486 0098 034A     		ldr	r2, .L34
 487              	.LVL50:
 220:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             }
 488              		.loc 1 220 52 view .LVU150
 489 009a 5268     		ldr	r2, [r2, #4]
 220:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             }
 490              		.loc 1 220 82 view .LVU151
 491 009c C2F38812 		ubfx	r2, r2, #6, #9
 220:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             }
 492              		.loc 1 220 24 view .LVU152
 493 00a0 02FB03F3 		mul	r3, r2, r3
 494              	.LVL51:
 220:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             }
 495              		.loc 1 220 24 view .LVU153
 496 00a4 EBE7     		b	.L31
 497              	.L35:
 498 00a6 00BF     		.align	2
 499              	.L34:
 500 00a8 00380240 		.word	1073887232
 501 00ac 0024F400 		.word	16000000
 502 00b0 00000000 		.word	_mriAPBAHBPrescTable
 503 00b4 40787D01 		.word	25000000
 504              		.cfi_endproc
 505              	.LFE224:
 507              		.section	.text.usart_baud_calc,"ax",%progbits
 508              		.align	1
 509              		.syntax unified
 510              		.thumb
 511              		.thumb_func
 513              	usart_baud_calc:
 514              	.LVL52:
 515              	.LFB225:
 253:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 254:mri/devices/stm32f429xx/stm32f429xx_usart.c **** /* Calculates the value for the USART_BRR */
 255:mri/devices/stm32f429xx/stm32f429xx_usart.c **** static uint16_t usart_baud_calc(uint32_t base,USART_TypeDef *USARTx,uint32_t baudrate)
 256:mri/devices/stm32f429xx/stm32f429xx_usart.c **** {
 516              		.loc 1 256 1 is_stmt 1 view -0
 517              		.cfi_startproc
 518              		@ args = 0, pretend = 0, frame = 16
 519              		@ frame_needed = 0, uses_anonymous_args = 0
 520              		.loc 1 256 1 is_stmt 0 view .LVU155
 521 0000 70B5     		push	{r4, r5, r6, lr}
 522              	.LCFI4:
 523              		.cfi_def_cfa_offset 16
 524              		.cfi_offset 4, -16
 525              		.cfi_offset 5, -12
ARM GAS  /tmp/ccjgyybA.s 			page 17


 526              		.cfi_offset 6, -8
 527              		.cfi_offset 14, -4
 528 0002 84B0     		sub	sp, sp, #16
 529              	.LCFI5:
 530              		.cfi_def_cfa_offset 32
 531 0004 0646     		mov	r6, r0
 532 0006 0C46     		mov	r4, r1
 533 0008 1546     		mov	r5, r2
 257:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     uint32_t tmpreg = 0x00, apbclock = 0x00;
 534              		.loc 1 257 5 is_stmt 1 view .LVU156
 535              	.LVL53:
 258:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     uint32_t integerdivider = 0x00;
 536              		.loc 1 258 5 view .LVU157
 259:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     uint32_t fractionaldivider = 0x00;
 537              		.loc 1 259 5 view .LVU158
 260:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     _mriRCC_ClocksTypeDef RCC_ClocksStatus;
 538              		.loc 1 260 5 view .LVU159
 261:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 262:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     /* Configure the USART Baud Rate */
 263:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     _mriRCC_GetClocksFreq(&RCC_ClocksStatus);
 539              		.loc 1 263 5 view .LVU160
 540 000a 6846     		mov	r0, sp
 541              	.LVL54:
 542              		.loc 1 263 5 is_stmt 0 view .LVU161
 543 000c FFF7FEFF 		bl	_mriRCC_GetClocksFreq
 544              	.LVL55:
 264:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 265:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     if ((base == USART1_BASE) || (base == USART6_BASE))
 545              		.loc 1 265 5 is_stmt 1 view .LVU162
 546              		.loc 1 265 8 is_stmt 0 view .LVU163
 547 0010 1E4B     		ldr	r3, .L45
 548 0012 9E42     		cmp	r6, r3
 549 0014 05D0     		beq	.L37
 550              		.loc 1 265 31 discriminator 1 view .LVU164
 551 0016 03F58063 		add	r3, r3, #1024
 552 001a 9E42     		cmp	r6, r3
 553 001c 01D0     		beq	.L37
 266:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     {
 267:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         apbclock = RCC_ClocksStatus._mriPCLK2_Frequency;
 268:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     }
 269:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     else
 270:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     {
 271:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         apbclock = RCC_ClocksStatus._mriPCLK1_Frequency;
 554              		.loc 1 271 9 is_stmt 1 view .LVU165
 555              		.loc 1 271 18 is_stmt 0 view .LVU166
 556 001e 029B     		ldr	r3, [sp, #8]
 557              	.LVL56:
 558              		.loc 1 271 18 view .LVU167
 559 0020 00E0     		b	.L39
 560              	.LVL57:
 561              	.L37:
 267:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     }
 562              		.loc 1 267 9 is_stmt 1 view .LVU168
 267:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     }
 563              		.loc 1 267 18 is_stmt 0 view .LVU169
 564 0022 039B     		ldr	r3, [sp, #12]
 565              	.LVL58:
ARM GAS  /tmp/ccjgyybA.s 			page 18


 566              	.L39:
 272:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     }
 273:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 274:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     /* Determine the integer part */
 275:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 567              		.loc 1 275 5 is_stmt 1 view .LVU170
 568              		.loc 1 275 16 is_stmt 0 view .LVU171
 569 0024 E268     		ldr	r2, [r4, #12]
 570              		.loc 1 275 8 view .LVU172
 571 0026 12F4004F 		tst	r2, #32768
 572 002a 1DD0     		beq	.L40
 276:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     {
 277:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         /* Integer part computing in case Oversampling mode is 8 Samples */
 278:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         integerdivider = ((25 * apbclock) / (2 * (baudrate)));
 573              		.loc 1 278 9 is_stmt 1 view .LVU173
 574              		.loc 1 278 31 is_stmt 0 view .LVU174
 575 002c 03EB8303 		add	r3, r3, r3, lsl #2
 576              	.LVL59:
 577              		.loc 1 278 31 view .LVU175
 578 0030 03EB8303 		add	r3, r3, r3, lsl #2
 579              		.loc 1 278 48 view .LVU176
 580 0034 6D00     		lsls	r5, r5, #1
 581              	.LVL60:
 582              		.loc 1 278 24 view .LVU177
 583 0036 B3FBF5F2 		udiv	r2, r3, r5
 584              	.LVL61:
 585              	.L41:
 279:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     }
 280:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     else
 281:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     { /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
 282:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         /* Integer part computing in case Oversampling mode is 16 Samples */
 283:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         integerdivider = ((25 * apbclock) / (4 * (baudrate)));
 284:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     }
 285:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     tmpreg = (integerdivider / 100) << 4;
 586              		.loc 1 285 5 is_stmt 1 view .LVU178
 587              		.loc 1 285 30 is_stmt 0 view .LVU179
 588 003a 154B     		ldr	r3, .L45+4
 589 003c A3FB0213 		umull	r1, r3, r3, r2
 590 0040 5B09     		lsrs	r3, r3, #5
 591              		.loc 1 285 12 view .LVU180
 592 0042 1801     		lsls	r0, r3, #4
 593              	.LVL62:
 286:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 287:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     /* Determine the fractional part */
 288:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 594              		.loc 1 288 5 is_stmt 1 view .LVU181
 595              		.loc 1 288 23 is_stmt 0 view .LVU182
 596 0044 6421     		movs	r1, #100
 597 0046 03FB1122 		mls	r2, r3, r1, r2
 598              	.LVL63:
 289:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 290:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     /* Implement the fractional part in the register */
 291:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 599              		.loc 1 291 5 is_stmt 1 view .LVU183
 600              		.loc 1 291 16 is_stmt 0 view .LVU184
 601 004a E368     		ldr	r3, [r4, #12]
 602              		.loc 1 291 8 view .LVU185
ARM GAS  /tmp/ccjgyybA.s 			page 19


 603 004c 13F4004F 		tst	r3, #32768
 604 0050 12D0     		beq	.L42
 292:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     {
 293:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 605              		.loc 1 293 9 is_stmt 1 view .LVU186
 606              		.loc 1 293 41 is_stmt 0 view .LVU187
 607 0052 D200     		lsls	r2, r2, #3
 608              	.LVL64:
 609              		.loc 1 293 46 view .LVU188
 610 0054 3232     		adds	r2, r2, #50
 611              		.loc 1 293 52 view .LVU189
 612 0056 0E4B     		ldr	r3, .L45+4
 613 0058 A3FB0232 		umull	r3, r2, r3, r2
 614              		.loc 1 293 60 view .LVU190
 615 005c C2F34212 		ubfx	r2, r2, #5, #3
 616              		.loc 1 293 16 view .LVU191
 617 0060 1043     		orrs	r0, r0, r2
 618              	.LVL65:
 619              	.L43:
 294:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     }
 295:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     else
 296:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     { /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
 297:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 298:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     }
 299:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 300:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     /* Write to USART BRR register */
 301:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     return (uint16_t)tmpreg;
 620              		.loc 1 301 5 is_stmt 1 view .LVU192
 302:mri/devices/stm32f429xx/stm32f429xx_usart.c **** }
 621              		.loc 1 302 1 is_stmt 0 view .LVU193
 622 0062 80B2     		uxth	r0, r0
 623              	.LVL66:
 624              		.loc 1 302 1 view .LVU194
 625 0064 04B0     		add	sp, sp, #16
 626              	.LCFI6:
 627              		.cfi_remember_state
 628              		.cfi_def_cfa_offset 16
 629              		@ sp needed
 630 0066 70BD     		pop	{r4, r5, r6, pc}
 631              	.LVL67:
 632              	.L40:
 633              	.LCFI7:
 634              		.cfi_restore_state
 283:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     }
 635              		.loc 1 283 9 is_stmt 1 view .LVU195
 283:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     }
 636              		.loc 1 283 31 is_stmt 0 view .LVU196
 637 0068 03EB8303 		add	r3, r3, r3, lsl #2
 638              	.LVL68:
 283:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     }
 639              		.loc 1 283 31 view .LVU197
 640 006c 03EB8303 		add	r3, r3, r3, lsl #2
 283:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     }
 641              		.loc 1 283 48 view .LVU198
 642 0070 AD00     		lsls	r5, r5, #2
 643              	.LVL69:
 283:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     }
ARM GAS  /tmp/ccjgyybA.s 			page 20


 644              		.loc 1 283 24 view .LVU199
 645 0072 B3FBF5F2 		udiv	r2, r3, r5
 646              	.LVL70:
 283:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     }
 647              		.loc 1 283 24 view .LVU200
 648 0076 E0E7     		b	.L41
 649              	.LVL71:
 650              	.L42:
 297:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     }
 651              		.loc 1 297 9 is_stmt 1 view .LVU201
 297:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     }
 652              		.loc 1 297 41 is_stmt 0 view .LVU202
 653 0078 1201     		lsls	r2, r2, #4
 654              	.LVL72:
 297:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     }
 655              		.loc 1 297 47 view .LVU203
 656 007a 3232     		adds	r2, r2, #50
 297:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     }
 657              		.loc 1 297 53 view .LVU204
 658 007c 044B     		ldr	r3, .L45+4
 659 007e A3FB0232 		umull	r3, r2, r3, r2
 297:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     }
 660              		.loc 1 297 61 view .LVU205
 661 0082 C2F34312 		ubfx	r2, r2, #5, #4
 297:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     }
 662              		.loc 1 297 16 view .LVU206
 663 0086 1043     		orrs	r0, r0, r2
 664              	.LVL73:
 297:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     }
 665              		.loc 1 297 16 view .LVU207
 666 0088 EBE7     		b	.L43
 667              	.L46:
 668 008a 00BF     		.align	2
 669              	.L45:
 670 008c 00100140 		.word	1073811456
 671 0090 1F85EB51 		.word	1374389535
 672              		.cfi_endproc
 673              	.LFE225:
 675              		.section	.text.enableUART,"ax",%progbits
 676              		.align	1
 677              		.syntax unified
 678              		.thumb
 679              		.thumb_func
 681              	enableUART:
 682              	.LVL74:
 683              	.LFB226:
 303:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 304:mri/devices/stm32f429xx/stm32f429xx_usart.c **** static void enableUART(UartParameters *pParameters)
 305:mri/devices/stm32f429xx/stm32f429xx_usart.c **** {
 684              		.loc 1 305 1 is_stmt 1 view -0
 685              		.cfi_startproc
 686              		@ args = 0, pretend = 0, frame = 0
 687              		@ frame_needed = 0, uses_anonymous_args = 0
 688              		.loc 1 305 1 is_stmt 0 view .LVU209
 689 0000 10B5     		push	{r4, lr}
 690              	.LCFI8:
 691              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccjgyybA.s 			page 21


 692              		.cfi_offset 4, -8
 693              		.cfi_offset 14, -4
 694 0002 0346     		mov	r3, r0
 306:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     uint32_t uart = pParameters->uartIndex;
 695              		.loc 1 306 5 is_stmt 1 view .LVU210
 696              		.loc 1 306 14 is_stmt 0 view .LVU211
 697 0004 0168     		ldr	r1, [r0]
 698              	.LVL75:
 307:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     USART_TypeDef* _uart = g_uartConfigurations[uart-1].pUartRegisters;
 699              		.loc 1 307 5 is_stmt 1 view .LVU212
 700              		.loc 1 307 53 is_stmt 0 view .LVU213
 701 0006 4A1E     		subs	r2, r1, #1
 702              		.loc 1 307 20 view .LVU214
 703 0008 02EB4202 		add	r2, r2, r2, lsl #1
 704 000c 1548     		ldr	r0, .L51
 705              	.LVL76:
 706              		.loc 1 307 20 view .LVU215
 707 000e 50F82240 		ldr	r4, [r0, r2, lsl #2]
 708              	.LVL77:
 308:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     /*******************************___CR2___********************************/
 309:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     /*
 310:mri/devices/stm32f429xx/stm32f429xx_usart.c ****      * 00 = 1 stop-bit
 311:mri/devices/stm32f429xx/stm32f429xx_usart.c ****      */
 312:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     _uart->CR2 &= ~USART_CR2_STOP;
 709              		.loc 1 312 5 is_stmt 1 view .LVU216
 710              		.loc 1 312 10 is_stmt 0 view .LVU217
 711 0012 2269     		ldr	r2, [r4, #16]
 712              		.loc 1 312 16 view .LVU218
 713 0014 22F44052 		bic	r2, r2, #12288
 714 0018 2261     		str	r2, [r4, #16]
 313:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 314:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     /*******************************___CR1___********************************/
 315:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     /*
 316:mri/devices/stm32f429xx/stm32f429xx_usart.c ****      * Word Length : 8 Data bits
 317:mri/devices/stm32f429xx/stm32f429xx_usart.c ****      */
 318:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     _uart->CR1 &= ~USART_CR1_M;
 715              		.loc 1 318 5 is_stmt 1 view .LVU219
 716              		.loc 1 318 10 is_stmt 0 view .LVU220
 717 001a E268     		ldr	r2, [r4, #12]
 718              		.loc 1 318 16 view .LVU221
 719 001c 22F48052 		bic	r2, r2, #4096
 720 0020 E260     		str	r2, [r4, #12]
 319:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 320:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     /*
 321:mri/devices/stm32f429xx/stm32f429xx_usart.c ****      * Parity bit NO
 322:mri/devices/stm32f429xx/stm32f429xx_usart.c ****      */
 323:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     _uart->CR1 &= ~USART_CR1_PCE;
 721              		.loc 1 323 5 is_stmt 1 view .LVU222
 722              		.loc 1 323 10 is_stmt 0 view .LVU223
 723 0022 E268     		ldr	r2, [r4, #12]
 724              		.loc 1 323 16 view .LVU224
 725 0024 22F48062 		bic	r2, r2, #1024
 726 0028 E260     		str	r2, [r4, #12]
 324:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 325:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     /*
 326:mri/devices/stm32f429xx/stm32f429xx_usart.c ****      * USART Mode
 327:mri/devices/stm32f429xx/stm32f429xx_usart.c ****      */
ARM GAS  /tmp/ccjgyybA.s 			page 22


 328:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     _uart->CR1 |= ( USART_CR1_RE | USART_CR1_TE );
 727              		.loc 1 328 5 is_stmt 1 view .LVU225
 728              		.loc 1 328 10 is_stmt 0 view .LVU226
 729 002a E268     		ldr	r2, [r4, #12]
 730              		.loc 1 328 16 view .LVU227
 731 002c 42F00C02 		orr	r2, r2, #12
 732 0030 E260     		str	r2, [r4, #12]
 329:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 330:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     /*******************************___CR3___********************************/
 331:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     /*
 332:mri/devices/stm32f429xx/stm32f429xx_usart.c ****      * Flow Control don't need
 333:mri/devices/stm32f429xx/stm32f429xx_usart.c ****      */
 334:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     _uart->CR3 &= ~USART_CR3_RTSE; /* disable RTS flow control */
 733              		.loc 1 334 5 is_stmt 1 view .LVU228
 734              		.loc 1 334 10 is_stmt 0 view .LVU229
 735 0032 6269     		ldr	r2, [r4, #20]
 736              		.loc 1 334 16 view .LVU230
 737 0034 22F48072 		bic	r2, r2, #256
 738 0038 6261     		str	r2, [r4, #20]
 335:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     _uart->CR3 &= ~USART_CR3_CTSE; /* disable CTS flow control */
 739              		.loc 1 335 5 is_stmt 1 view .LVU231
 740              		.loc 1 335 10 is_stmt 0 view .LVU232
 741 003a 6269     		ldr	r2, [r4, #20]
 742              		.loc 1 335 16 view .LVU233
 743 003c 22F40072 		bic	r2, r2, #512
 744 0040 6261     		str	r2, [r4, #20]
 336:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     /*******************************___BRR___********************************/
 337:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     /*
 338:mri/devices/stm32f429xx/stm32f429xx_usart.c ****      * Set baud-rate
 339:mri/devices/stm32f429xx/stm32f429xx_usart.c ****      */
 340:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     uint32_t base_addr = USART1_BASE;
 745              		.loc 1 340 5 is_stmt 1 view .LVU234
 746              	.LVL78:
 341:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     USART_TypeDef *USARTx = USART1;
 747              		.loc 1 341 5 view .LVU235
 342:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     switch(uart)
 748              		.loc 1 342 5 view .LVU236
 749 0042 0229     		cmp	r1, #2
 750 0044 0AD0     		beq	.L49
 341:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     USART_TypeDef *USARTx = USART1;
 751              		.loc 1 341 20 is_stmt 0 view .LVU237
 752 0046 0849     		ldr	r1, .L51+4
 753              	.LVL79:
 340:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     USART_TypeDef *USARTx = USART1;
 754              		.loc 1 340 14 view .LVU238
 755 0048 0846     		mov	r0, r1
 756              	.L48:
 757              	.LVL80:
 343:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     {
 344:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         case 1: /* USART1 */
 345:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             base_addr = USART1_BASE;
 346:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             USARTx = USART1;
 347:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             break;
 348:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         case 2: /* USART2 */
 349:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             base_addr = USART2_BASE;
 350:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             USARTx = USART2;
 351:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             break;
ARM GAS  /tmp/ccjgyybA.s 			page 23


 352:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         // case 3: /* USART3 */
 353:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         //     base_addr = USART3_BASE;
 354:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         //     USARTx = USART3;
 355:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         //     break;
 356:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     }
 357:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 358:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     _uart->BRR = usart_baud_calc(base_addr,USARTx,pParameters->baudRate);
 758              		.loc 1 358 5 is_stmt 1 view .LVU239
 759              		.loc 1 358 18 is_stmt 0 view .LVU240
 760 004a 5A68     		ldr	r2, [r3, #4]
 761 004c FFF7FEFF 		bl	usart_baud_calc
 762              	.LVL81:
 763              		.loc 1 358 16 view .LVU241
 764 0050 A060     		str	r0, [r4, #8]
 359:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 360:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     /*
 361:mri/devices/stm32f429xx/stm32f429xx_usart.c ****      * Enable USART
 362:mri/devices/stm32f429xx/stm32f429xx_usart.c ****      */
 363:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     _uart->CR1 |= USART_CR1_UE;
 765              		.loc 1 363 5 is_stmt 1 view .LVU242
 766              		.loc 1 363 10 is_stmt 0 view .LVU243
 767 0052 E368     		ldr	r3, [r4, #12]
 768              		.loc 1 363 16 view .LVU244
 769 0054 43F40053 		orr	r3, r3, #8192
 770 0058 E360     		str	r3, [r4, #12]
 364:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 365:mri/devices/stm32f429xx/stm32f429xx_usart.c **** }
 771              		.loc 1 365 1 view .LVU245
 772 005a 10BD     		pop	{r4, pc}
 773              	.LVL82:
 774              	.L49:
 350:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             break;
 775              		.loc 1 350 20 view .LVU246
 776 005c 0349     		ldr	r1, .L51+8
 777              	.LVL83:
 349:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             USARTx = USART2;
 778              		.loc 1 349 23 view .LVU247
 779 005e 0846     		mov	r0, r1
 780 0060 F3E7     		b	.L48
 781              	.L52:
 782 0062 00BF     		.align	2
 783              	.L51:
 784 0064 00000000 		.word	g_uartConfigurations
 785 0068 00100140 		.word	1073811456
 786 006c 00440040 		.word	1073759232
 787              		.cfi_endproc
 788              	.LFE226:
 790              		.section	.text.enableGPIO,"ax",%progbits
 791              		.align	1
 792              		.syntax unified
 793              		.thumb
 794              		.thumb_func
 796              	enableGPIO:
 797              	.LVL84:
 798              	.LFB227:
 366:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 367:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
ARM GAS  /tmp/ccjgyybA.s 			page 24


 368:mri/devices/stm32f429xx/stm32f429xx_usart.c **** #define GPIO_PUPDR_M(n)                 (uint32_t) (0x3 << (2*n))          /* Pin mask */
 369:mri/devices/stm32f429xx/stm32f429xx_usart.c **** #define GPIO_PUPDR_PIN(n)               (uint32_t) (2*n)                   /* Pin bitshift */
 370:mri/devices/stm32f429xx/stm32f429xx_usart.c **** #define GPIO_PUPDR_NONE                 (uint32_t) (0x0)                   /* Port no pull-up, pull
 371:mri/devices/stm32f429xx/stm32f429xx_usart.c **** #define GPIO_MODER_M(n)                 (uint32_t) (0x3 << 2*n)            /* Pin mask */
 372:mri/devices/stm32f429xx/stm32f429xx_usart.c **** #define GPIO_MODER_PIN(n)               (uint32_t) (2*n)                   /* Pin bitshift */
 373:mri/devices/stm32f429xx/stm32f429xx_usart.c **** #define GPIO_MODER_ALT                  (uint32_t) (0x2)                   /* Alternative function 
 374:mri/devices/stm32f429xx/stm32f429xx_usart.c **** /* All GPIO(contains USARTs) on AHB1 */
 375:mri/devices/stm32f429xx/stm32f429xx_usart.c **** static void enableGPIO(uint32_t uart)
 376:mri/devices/stm32f429xx/stm32f429xx_usart.c **** {
 799              		.loc 1 376 1 is_stmt 1 view -0
 800              		.cfi_startproc
 801              		@ args = 0, pretend = 0, frame = 0
 802              		@ frame_needed = 0, uses_anonymous_args = 0
 803              		.loc 1 376 1 is_stmt 0 view .LVU249
 804 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 805              	.LCFI9:
 806              		.cfi_def_cfa_offset 24
 807              		.cfi_offset 4, -24
 808              		.cfi_offset 5, -20
 809              		.cfi_offset 6, -16
 810              		.cfi_offset 7, -12
 811              		.cfi_offset 8, -8
 812              		.cfi_offset 14, -4
 377:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     /* USART1:GPIO_A
 378:mri/devices/stm32f429xx/stm32f429xx_usart.c ****      * USART2:GPIO_D
 379:mri/devices/stm32f429xx/stm32f429xx_usart.c ****      * USART3:GPIO_B
 380:mri/devices/stm32f429xx/stm32f429xx_usart.c ****      */
 381:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     GPIO_TypeDef *my_GPIO;
 813              		.loc 1 381 5 is_stmt 1 view .LVU250
 382:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     uint8_t pin_tx = 9;
 814              		.loc 1 382 5 view .LVU251
 815              	.LVL85:
 383:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     uint8_t pin_rx = 10;
 816              		.loc 1 383 5 view .LVU252
 384:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     /* ToDo: Using better function */
 385:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     switch(uart)
 817              		.loc 1 385 5 view .LVU253
 818 0004 0228     		cmp	r0, #2
 819 0006 60D0     		beq	.L58
 820 0008 0328     		cmp	r0, #3
 821 000a 63D1     		bne	.L59
 386:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     {
 387:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         case 1: /* USART1 */
 388:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             my_GPIO = GPIOA;
 389:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             pin_tx = 9;
 390:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             pin_rx = 10;
 391:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             break;
 392:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         case 2: /* USART2 */
 393:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             my_GPIO = GPIOD;
 394:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             pin_tx = 5;
 395:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             pin_rx = 6;
 396:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             break;
 397:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         case 3: /* USART3 */
 398:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             my_GPIO = GPIOB;
 399:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             pin_tx = 10;
 400:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             pin_rx = 11;
 822              		.loc 1 400 20 is_stmt 0 view .LVU254
ARM GAS  /tmp/ccjgyybA.s 			page 25


 823 000c 4FF00B0E 		mov	lr, #11
 399:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             pin_rx = 11;
 824              		.loc 1 399 20 view .LVU255
 825 0010 0A22     		movs	r2, #10
 398:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             pin_tx = 10;
 826              		.loc 1 398 21 view .LVU256
 827 0012 444B     		ldr	r3, .L61
 828              	.L54:
 829              	.LVL86:
 401:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             break;
 402:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         default: /* USART1 */
 403:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             my_GPIO = GPIOA;
 404:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             pin_tx = 9;
 405:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             pin_rx = 10;
 406:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             break;
 407:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     }
 408:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     /*
 409:mri/devices/stm32f429xx/stm32f429xx_usart.c ****      * Set to be non Push-pull
 410:mri/devices/stm32f429xx/stm32f429xx_usart.c ****      */
 411:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     uint32_t mode = GPIO_PUPDR_NONE;
 830              		.loc 1 411 5 is_stmt 1 view .LVU257
 412:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     my_GPIO->PUPDR &= ~(GPIO_PUPDR_M(pin_tx));
 831              		.loc 1 412 5 view .LVU258
 832              		.loc 1 412 12 is_stmt 0 view .LVU259
 833 0014 D968     		ldr	r1, [r3, #12]
 834              		.loc 1 412 25 view .LVU260
 835 0016 9046     		mov	r8, r2
 836 0018 5200     		lsls	r2, r2, #1
 837              	.LVL87:
 838              		.loc 1 412 25 view .LVU261
 839 001a 4FF0030C 		mov	ip, #3
 840 001e 0CFA02F6 		lsl	r6, ip, r2
 841              		.loc 1 412 23 view .LVU262
 842 0022 F543     		mvns	r5, r6
 843              		.loc 1 412 20 view .LVU263
 844 0024 21EA0601 		bic	r1, r1, r6
 845 0028 D960     		str	r1, [r3, #12]
 413:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     my_GPIO->PUPDR |= (mode << GPIO_PUPDR_PIN(pin_tx));
 846              		.loc 1 413 5 is_stmt 1 view .LVU264
 847              		.loc 1 413 12 is_stmt 0 view .LVU265
 848 002a D968     		ldr	r1, [r3, #12]
 849              		.loc 1 413 20 view .LVU266
 850 002c D960     		str	r1, [r3, #12]
 414:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     my_GPIO->PUPDR &= ~(GPIO_PUPDR_M(pin_rx));
 851              		.loc 1 414 5 is_stmt 1 view .LVU267
 852              		.loc 1 414 12 is_stmt 0 view .LVU268
 853 002e D968     		ldr	r1, [r3, #12]
 854              		.loc 1 414 25 view .LVU269
 855 0030 7746     		mov	r7, lr
 856 0032 4FEA4E0E 		lsl	lr, lr, #1
 857              	.LVL88:
 858              		.loc 1 414 25 view .LVU270
 859 0036 0CFA0EFC 		lsl	ip, ip, lr
 860              		.loc 1 414 23 view .LVU271
 861 003a 6FEA0C04 		mvn	r4, ip
 862              		.loc 1 414 20 view .LVU272
 863 003e 21EA0C01 		bic	r1, r1, ip
ARM GAS  /tmp/ccjgyybA.s 			page 26


 864 0042 D960     		str	r1, [r3, #12]
 415:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     my_GPIO->PUPDR |= (mode << GPIO_PUPDR_PIN(pin_rx));
 865              		.loc 1 415 5 is_stmt 1 view .LVU273
 866              		.loc 1 415 12 is_stmt 0 view .LVU274
 867 0044 D968     		ldr	r1, [r3, #12]
 868              		.loc 1 415 20 view .LVU275
 869 0046 D960     		str	r1, [r3, #12]
 416:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 417:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     /*
 418:mri/devices/stm32f429xx/stm32f429xx_usart.c ****      * Mode type
 419:mri/devices/stm32f429xx/stm32f429xx_usart.c ****      * Set to be alternative function
 420:mri/devices/stm32f429xx/stm32f429xx_usart.c ****      */
 421:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     uint32_t type = GPIO_MODER_ALT;
 870              		.loc 1 421 5 is_stmt 1 view .LVU276
 871              	.LVL89:
 422:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     my_GPIO->MODER &= ~(GPIO_MODER_M(pin_tx));
 872              		.loc 1 422 5 view .LVU277
 873              		.loc 1 422 12 is_stmt 0 view .LVU278
 874 0048 1968     		ldr	r1, [r3]
 875              		.loc 1 422 20 view .LVU279
 876 004a 21EA0601 		bic	r1, r1, r6
 877 004e 1960     		str	r1, [r3]
 423:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     my_GPIO->MODER |= (type << GPIO_MODER_PIN(pin_tx));
 878              		.loc 1 423 5 is_stmt 1 view .LVU280
 879              		.loc 1 423 12 is_stmt 0 view .LVU281
 880 0050 1E68     		ldr	r6, [r3]
 881              		.loc 1 423 29 view .LVU282
 882 0052 0221     		movs	r1, #2
 883 0054 01FA02F2 		lsl	r2, r1, r2
 884              		.loc 1 423 20 view .LVU283
 885 0058 1643     		orrs	r6, r6, r2
 886 005a 1E60     		str	r6, [r3]
 424:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     my_GPIO->MODER &= ~(GPIO_MODER_M(pin_rx));
 887              		.loc 1 424 5 is_stmt 1 view .LVU284
 888              		.loc 1 424 12 is_stmt 0 view .LVU285
 889 005c 1E68     		ldr	r6, [r3]
 890              		.loc 1 424 20 view .LVU286
 891 005e 26EA0C06 		bic	r6, r6, ip
 892 0062 1E60     		str	r6, [r3]
 425:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     my_GPIO->MODER |= (type << GPIO_MODER_PIN(pin_rx));
 893              		.loc 1 425 5 is_stmt 1 view .LVU287
 894              		.loc 1 425 12 is_stmt 0 view .LVU288
 895 0064 1E68     		ldr	r6, [r3]
 896              		.loc 1 425 29 view .LVU289
 897 0066 01FA0EF1 		lsl	r1, r1, lr
 898              		.loc 1 425 20 view .LVU290
 899 006a 0E43     		orrs	r6, r6, r1
 900 006c 1E60     		str	r6, [r3]
 426:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 427:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     /*
 428:mri/devices/stm32f429xx/stm32f429xx_usart.c ****      * For Alternative-Function,assign AF
 429:mri/devices/stm32f429xx/stm32f429xx_usart.c ****      * USART1/2/3 are all AF7
 430:mri/devices/stm32f429xx/stm32f429xx_usart.c ****      */
 431:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     /* ToDo: Using better function */
 432:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     switch(uart)
 901              		.loc 1 432 5 is_stmt 1 view .LVU291
 902 006e 0228     		cmp	r0, #2
ARM GAS  /tmp/ccjgyybA.s 			page 27


 903 0070 35D0     		beq	.L55
 904 0072 0328     		cmp	r0, #3
 905 0074 44D1     		bne	.L56
 433:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     {
 434:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         case 3: /* USART3 */
 435:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             my_GPIO->AFR[1] &= ~0xF00; /* Pin 10,tx */
 906              		.loc 1 435 13 view .LVU292
 907              		.loc 1 435 25 is_stmt 0 view .LVU293
 908 0076 586A     		ldr	r0, [r3, #36]
 909              	.LVL90:
 910              		.loc 1 435 29 view .LVU294
 911 0078 20F47060 		bic	r0, r0, #3840
 912 007c 5862     		str	r0, [r3, #36]
 436:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             my_GPIO->AFR[1] |= (g_uartConfigurations[2].txFunction << 8);
 913              		.loc 1 436 13 is_stmt 1 view .LVU295
 914              		.loc 1 436 25 is_stmt 0 view .LVU296
 915 007e 586A     		ldr	r0, [r3, #36]
 916              		.loc 1 436 29 view .LVU297
 917 0080 5862     		str	r0, [r3, #36]
 437:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             my_GPIO->AFR[1] &= ~0xF000; /* Pin 11,rx */
 918              		.loc 1 437 13 is_stmt 1 view .LVU298
 919              		.loc 1 437 25 is_stmt 0 view .LVU299
 920 0082 586A     		ldr	r0, [r3, #36]
 921              		.loc 1 437 29 view .LVU300
 922 0084 20F47040 		bic	r0, r0, #61440
 923 0088 5862     		str	r0, [r3, #36]
 438:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             my_GPIO->AFR[1] |= (g_uartConfigurations[2].rxFunction << 12);
 924              		.loc 1 438 13 is_stmt 1 view .LVU301
 925              		.loc 1 438 25 is_stmt 0 view .LVU302
 926 008a 586A     		ldr	r0, [r3, #36]
 927              		.loc 1 438 29 view .LVU303
 928 008c 5862     		str	r0, [r3, #36]
 439:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             break;
 929              		.loc 1 439 13 is_stmt 1 view .LVU304
 930              	.L57:
 440:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         case 2: /* USART2 */
 441:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             my_GPIO->AFR[0] &= ~0xF00000; /* Pin 5,tx */
 442:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             my_GPIO->AFR[0] |= (g_uartConfigurations[1].txFunction << 20);
 443:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             my_GPIO->AFR[0] &= ~0xF000000; /* Pin 6,rx */
 444:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             my_GPIO->AFR[0] |= (g_uartConfigurations[1].rxFunction << 24);
 445:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             break;
 446:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         case 1: /* USART1 */
 447:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         default:
 448:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             my_GPIO->AFR[1] &= ~0xF0; /* Pin 9,tx */
 449:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             my_GPIO->AFR[1] |= (g_uartConfigurations[0].txFunction << 4);
 450:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             my_GPIO->AFR[1] &= ~0xF00; /* Pin 10,rx */
 451:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             my_GPIO->AFR[1] |= (g_uartConfigurations[0].rxFunction << 8);
 452:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             break;
 453:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     }
 454:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 455:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     /*
 456:mri/devices/stm32f429xx/stm32f429xx_usart.c ****      * GPIO output type
 457:mri/devices/stm32f429xx/stm32f429xx_usart.c ****      */
 458:mri/devices/stm32f429xx/stm32f429xx_usart.c **** #define GPIO_OTYPER_M(n)                (uint32_t) (1 << n)                  /* Pin mask */
 459:mri/devices/stm32f429xx/stm32f429xx_usart.c **** #define GPIO_OTYPER_PIN(n)              (uint32_t) (n)                       /* Pin bitshift */
 460:mri/devices/stm32f429xx/stm32f429xx_usart.c **** #define GPIO_OTYPER_OUTPUT_PUSHPULL     0                                    /* Push Pull */
 461:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     my_GPIO->OTYPER &= ~GPIO_OTYPER_M(pin_tx);
ARM GAS  /tmp/ccjgyybA.s 			page 28


 931              		.loc 1 461 5 view .LVU305
 932              		.loc 1 461 12 is_stmt 0 view .LVU306
 933 008e 5E68     		ldr	r6, [r3, #4]
 934              		.loc 1 461 25 view .LVU307
 935 0090 0120     		movs	r0, #1
 936 0092 00FA08FC 		lsl	ip, r0, r8
 937              		.loc 1 461 21 view .LVU308
 938 0096 26EA0C06 		bic	r6, r6, ip
 939 009a 5E60     		str	r6, [r3, #4]
 462:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     my_GPIO->OTYPER |= (GPIO_OTYPER_OUTPUT_PUSHPULL << GPIO_OTYPER_PIN(pin_tx) );
 940              		.loc 1 462 5 is_stmt 1 view .LVU309
 941              		.loc 1 462 12 is_stmt 0 view .LVU310
 942 009c 5E68     		ldr	r6, [r3, #4]
 943              		.loc 1 462 21 view .LVU311
 944 009e 5E60     		str	r6, [r3, #4]
 463:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     my_GPIO->OTYPER &= ~GPIO_OTYPER_M(pin_rx);
 945              		.loc 1 463 5 is_stmt 1 view .LVU312
 946              		.loc 1 463 12 is_stmt 0 view .LVU313
 947 00a0 5E68     		ldr	r6, [r3, #4]
 948              		.loc 1 463 25 view .LVU314
 949 00a2 B840     		lsls	r0, r0, r7
 950              		.loc 1 463 21 view .LVU315
 951 00a4 26EA0000 		bic	r0, r6, r0
 952 00a8 5860     		str	r0, [r3, #4]
 464:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     my_GPIO->OTYPER |= (GPIO_OTYPER_OUTPUT_PUSHPULL << GPIO_OTYPER_PIN(pin_rx) );
 953              		.loc 1 464 5 is_stmt 1 view .LVU316
 954              		.loc 1 464 12 is_stmt 0 view .LVU317
 955 00aa 5868     		ldr	r0, [r3, #4]
 956              		.loc 1 464 21 view .LVU318
 957 00ac 5860     		str	r0, [r3, #4]
 465:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 466:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     /*
 467:mri/devices/stm32f429xx/stm32f429xx_usart.c ****      * GPIO speed
 468:mri/devices/stm32f429xx/stm32f429xx_usart.c ****      */
 469:mri/devices/stm32f429xx/stm32f429xx_usart.c **** #define GPIO_OSPEEDR_M(n)               (uint32_t) (0x3 << (2*n))           /* Pin mask */
 470:mri/devices/stm32f429xx/stm32f429xx_usart.c **** #define GPIO_OSPEEDR_PIN(n)             (uint32_t) (2*n)                    /* Pin bitshift */
 471:mri/devices/stm32f429xx/stm32f429xx_usart.c **** #define GPIO_OSPEEDR_50M                (uint32_t) (0x2)                    /* Output speed 50MHz *
 472:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     uint32_t speed = GPIO_OSPEEDR_50M;
 958              		.loc 1 472 5 is_stmt 1 view .LVU319
 959              	.LVL91:
 473:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     my_GPIO->OSPEEDR &= ~(GPIO_OSPEEDR_M(pin_tx));
 960              		.loc 1 473 5 view .LVU320
 961              		.loc 1 473 12 is_stmt 0 view .LVU321
 962 00ae 9868     		ldr	r0, [r3, #8]
 963              		.loc 1 473 22 view .LVU322
 964 00b0 2840     		ands	r0, r0, r5
 965 00b2 9860     		str	r0, [r3, #8]
 474:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     my_GPIO->OSPEEDR |= (speed << GPIO_OSPEEDR_PIN(pin_tx));
 966              		.loc 1 474 5 is_stmt 1 view .LVU323
 967              		.loc 1 474 12 is_stmt 0 view .LVU324
 968 00b4 9868     		ldr	r0, [r3, #8]
 969              		.loc 1 474 22 view .LVU325
 970 00b6 0243     		orrs	r2, r2, r0
 971 00b8 9A60     		str	r2, [r3, #8]
 475:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     my_GPIO->OSPEEDR &= ~(GPIO_OSPEEDR_M(pin_rx));
 972              		.loc 1 475 5 is_stmt 1 view .LVU326
 973              		.loc 1 475 12 is_stmt 0 view .LVU327
ARM GAS  /tmp/ccjgyybA.s 			page 29


 974 00ba 9A68     		ldr	r2, [r3, #8]
 975              		.loc 1 475 22 view .LVU328
 976 00bc 2240     		ands	r2, r2, r4
 977 00be 9A60     		str	r2, [r3, #8]
 476:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     my_GPIO->OSPEEDR |= (speed << GPIO_OSPEEDR_PIN(pin_rx));
 978              		.loc 1 476 5 is_stmt 1 view .LVU329
 979              		.loc 1 476 12 is_stmt 0 view .LVU330
 980 00c0 9A68     		ldr	r2, [r3, #8]
 981              		.loc 1 476 22 view .LVU331
 982 00c2 1143     		orrs	r1, r1, r2
 983 00c4 9960     		str	r1, [r3, #8]
 477:mri/devices/stm32f429xx/stm32f429xx_usart.c **** }
 984              		.loc 1 477 1 view .LVU332
 985 00c6 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 986              	.LVL92:
 987              	.L58:
 395:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             break;
 988              		.loc 1 395 20 view .LVU333
 989 00ca 4FF0060E 		mov	lr, #6
 394:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             pin_rx = 6;
 990              		.loc 1 394 20 view .LVU334
 991 00ce 0522     		movs	r2, #5
 393:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             pin_tx = 5;
 992              		.loc 1 393 21 view .LVU335
 993 00d0 154B     		ldr	r3, .L61+4
 994 00d2 9FE7     		b	.L54
 995              	.L59:
 385:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     {
 996              		.loc 1 385 5 view .LVU336
 997 00d4 4FF00A0E 		mov	lr, #10
 998 00d8 0922     		movs	r2, #9
 999 00da 144B     		ldr	r3, .L61+8
 1000 00dc 9AE7     		b	.L54
 1001              	.LVL93:
 1002              	.L55:
 441:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             my_GPIO->AFR[0] |= (g_uartConfigurations[1].txFunction << 20);
 1003              		.loc 1 441 13 is_stmt 1 view .LVU337
 441:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             my_GPIO->AFR[0] |= (g_uartConfigurations[1].txFunction << 20);
 1004              		.loc 1 441 25 is_stmt 0 view .LVU338
 1005 00de 186A     		ldr	r0, [r3, #32]
 1006              	.LVL94:
 441:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             my_GPIO->AFR[0] |= (g_uartConfigurations[1].txFunction << 20);
 1007              		.loc 1 441 29 view .LVU339
 1008 00e0 20F47000 		bic	r0, r0, #15728640
 1009 00e4 1862     		str	r0, [r3, #32]
 442:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             my_GPIO->AFR[0] &= ~0xF000000; /* Pin 6,rx */
 1010              		.loc 1 442 13 is_stmt 1 view .LVU340
 442:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             my_GPIO->AFR[0] &= ~0xF000000; /* Pin 6,rx */
 1011              		.loc 1 442 25 is_stmt 0 view .LVU341
 1012 00e6 186A     		ldr	r0, [r3, #32]
 442:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             my_GPIO->AFR[0] &= ~0xF000000; /* Pin 6,rx */
 1013              		.loc 1 442 29 view .LVU342
 1014 00e8 40F4E000 		orr	r0, r0, #7340032
 1015 00ec 1862     		str	r0, [r3, #32]
 443:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             my_GPIO->AFR[0] |= (g_uartConfigurations[1].rxFunction << 24);
 1016              		.loc 1 443 13 is_stmt 1 view .LVU343
 443:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             my_GPIO->AFR[0] |= (g_uartConfigurations[1].rxFunction << 24);
ARM GAS  /tmp/ccjgyybA.s 			page 30


 1017              		.loc 1 443 25 is_stmt 0 view .LVU344
 1018 00ee 186A     		ldr	r0, [r3, #32]
 443:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             my_GPIO->AFR[0] |= (g_uartConfigurations[1].rxFunction << 24);
 1019              		.loc 1 443 29 view .LVU345
 1020 00f0 20F07060 		bic	r0, r0, #251658240
 1021 00f4 1862     		str	r0, [r3, #32]
 444:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             break;
 1022              		.loc 1 444 13 is_stmt 1 view .LVU346
 444:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             break;
 1023              		.loc 1 444 25 is_stmt 0 view .LVU347
 1024 00f6 186A     		ldr	r0, [r3, #32]
 444:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             break;
 1025              		.loc 1 444 29 view .LVU348
 1026 00f8 40F0E060 		orr	r0, r0, #117440512
 1027 00fc 1862     		str	r0, [r3, #32]
 445:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         case 1: /* USART1 */
 1028              		.loc 1 445 13 is_stmt 1 view .LVU349
 1029 00fe C6E7     		b	.L57
 1030              	.LVL95:
 1031              	.L56:
 448:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             my_GPIO->AFR[1] |= (g_uartConfigurations[0].txFunction << 4);
 1032              		.loc 1 448 13 view .LVU350
 448:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             my_GPIO->AFR[1] |= (g_uartConfigurations[0].txFunction << 4);
 1033              		.loc 1 448 25 is_stmt 0 view .LVU351
 1034 0100 586A     		ldr	r0, [r3, #36]
 1035              	.LVL96:
 448:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             my_GPIO->AFR[1] |= (g_uartConfigurations[0].txFunction << 4);
 1036              		.loc 1 448 29 view .LVU352
 1037 0102 20F0F000 		bic	r0, r0, #240
 1038 0106 5862     		str	r0, [r3, #36]
 449:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             my_GPIO->AFR[1] &= ~0xF00; /* Pin 10,rx */
 1039              		.loc 1 449 13 is_stmt 1 view .LVU353
 449:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             my_GPIO->AFR[1] &= ~0xF00; /* Pin 10,rx */
 1040              		.loc 1 449 25 is_stmt 0 view .LVU354
 1041 0108 586A     		ldr	r0, [r3, #36]
 449:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             my_GPIO->AFR[1] &= ~0xF00; /* Pin 10,rx */
 1042              		.loc 1 449 29 view .LVU355
 1043 010a 40F07000 		orr	r0, r0, #112
 1044 010e 5862     		str	r0, [r3, #36]
 450:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             my_GPIO->AFR[1] |= (g_uartConfigurations[0].rxFunction << 8);
 1045              		.loc 1 450 13 is_stmt 1 view .LVU356
 450:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             my_GPIO->AFR[1] |= (g_uartConfigurations[0].rxFunction << 8);
 1046              		.loc 1 450 25 is_stmt 0 view .LVU357
 1047 0110 586A     		ldr	r0, [r3, #36]
 450:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             my_GPIO->AFR[1] |= (g_uartConfigurations[0].rxFunction << 8);
 1048              		.loc 1 450 29 view .LVU358
 1049 0112 20F47060 		bic	r0, r0, #3840
 1050 0116 5862     		str	r0, [r3, #36]
 451:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             break;
 1051              		.loc 1 451 13 is_stmt 1 view .LVU359
 451:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             break;
 1052              		.loc 1 451 25 is_stmt 0 view .LVU360
 1053 0118 586A     		ldr	r0, [r3, #36]
 451:mri/devices/stm32f429xx/stm32f429xx_usart.c ****             break;
 1054              		.loc 1 451 29 view .LVU361
 1055 011a 40F4E060 		orr	r0, r0, #1792
 1056 011e 5862     		str	r0, [r3, #36]
ARM GAS  /tmp/ccjgyybA.s 			page 31


 452:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     }
 1057              		.loc 1 452 13 is_stmt 1 view .LVU362
 1058 0120 B5E7     		b	.L57
 1059              	.L62:
 1060 0122 00BF     		.align	2
 1061              	.L61:
 1062 0124 00040240 		.word	1073873920
 1063 0128 000C0240 		.word	1073875968
 1064 012c 00000240 		.word	1073872896
 1065              		.cfi_endproc
 1066              	.LFE227:
 1068              		.section	.text.enableUartToInterruptOnReceivedChar,"ax",%progbits
 1069              		.align	1
 1070              		.syntax unified
 1071              		.thumb
 1072              		.thumb_func
 1074              	enableUartToInterruptOnReceivedChar:
 1075              	.LVL97:
 1076              	.LFB228:
 478:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 479:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 480:mri/devices/stm32f429xx/stm32f429xx_usart.c **** static void enableUartToInterruptOnReceivedChar(uint32_t index)
 481:mri/devices/stm32f429xx/stm32f429xx_usart.c **** {
 1077              		.loc 1 481 1 view -0
 1078              		.cfi_startproc
 1079              		@ args = 0, pretend = 0, frame = 0
 1080              		@ frame_needed = 0, uses_anonymous_args = 0
 1081              		@ link register save eliminated.
 482:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     mriStm32f429xxState.pCurrentUart->pUartRegisters->CR1 |= USART_CR1_RXNEIE;
 1082              		.loc 1 482 5 view .LVU364
 1083              		.loc 1 482 24 is_stmt 0 view .LVU365
 1084 0000 034B     		ldr	r3, .L64
 1085 0002 1B68     		ldr	r3, [r3]
 1086              		.loc 1 482 37 view .LVU366
 1087 0004 1A68     		ldr	r2, [r3]
 1088              		.loc 1 482 53 view .LVU367
 1089 0006 D368     		ldr	r3, [r2, #12]
 1090              		.loc 1 482 59 view .LVU368
 1091 0008 43F02003 		orr	r3, r3, #32
 1092 000c D360     		str	r3, [r2, #12]
 483:mri/devices/stm32f429xx/stm32f429xx_usart.c **** }
 1093              		.loc 1 483 1 view .LVU369
 1094 000e 7047     		bx	lr
 1095              	.L65:
 1096              		.align	2
 1097              	.L64:
 1098 0010 00000000 		.word	mriStm32f429xxState
 1099              		.cfi_endproc
 1100              	.LFE228:
 1102              		.section	.text.commUartIndex,"ax",%progbits
 1103              		.align	1
 1104              		.syntax unified
 1105              		.thumb
 1106              		.thumb_func
 1108              	commUartIndex:
 1109              	.LFB229:
 484:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
ARM GAS  /tmp/ccjgyybA.s 			page 32


 485:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 486:mri/devices/stm32f429xx/stm32f429xx_usart.c **** /* If the order of g_uartConfigurations changes,fix it!
 487:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     Return 0 for USART1
 488:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     Return 1 for USART2
 489:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     Return 2 for USART3
 490:mri/devices/stm32f429xx/stm32f429xx_usart.c **** */
 491:mri/devices/stm32f429xx/stm32f429xx_usart.c **** static int commUartIndex(void)
 492:mri/devices/stm32f429xx/stm32f429xx_usart.c **** {
 1110              		.loc 1 492 1 is_stmt 1 view -0
 1111              		.cfi_startproc
 1112              		@ args = 0, pretend = 0, frame = 0
 1113              		@ frame_needed = 0, uses_anonymous_args = 0
 1114              		@ link register save eliminated.
 493:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     return mriStm32f429xxState.pCurrentUart - g_uartConfigurations;
 1115              		.loc 1 493 5 view .LVU371
 1116              		.loc 1 493 31 is_stmt 0 view .LVU372
 1117 0000 044B     		ldr	r3, .L67
 1118 0002 1B68     		ldr	r3, [r3]
 1119              		.loc 1 493 45 view .LVU373
 1120 0004 044A     		ldr	r2, .L67+4
 1121 0006 9B1A     		subs	r3, r3, r2
 1122 0008 9B10     		asrs	r3, r3, #2
 494:mri/devices/stm32f429xx/stm32f429xx_usart.c **** }
 1123              		.loc 1 494 1 view .LVU374
 1124 000a 0448     		ldr	r0, .L67+8
 1125 000c 03FB00F0 		mul	r0, r3, r0
 1126 0010 7047     		bx	lr
 1127              	.L68:
 1128 0012 00BF     		.align	2
 1129              	.L67:
 1130 0014 00000000 		.word	mriStm32f429xxState
 1131 0018 00000000 		.word	g_uartConfigurations
 1132 001c ABAAAAAA 		.word	-1431655765
 1133              		.cfi_endproc
 1134              	.LFE229:
 1136              		.section	.rodata.parseUartParameters.str1.4,"aMS",%progbits,1
 1137              		.align	2
 1138              	.LC0:
 1139 0000 4D52495F 		.ascii	"MRI_UART_1\000"
 1139      55415254 
 1139      5F3100
 1140 000b 00       		.align	2
 1141              	.LC1:
 1142 000c 4D52495F 		.ascii	"MRI_UART_2\000"
 1142      55415254 
 1142      5F3200
 1143 0017 00       		.align	2
 1144              	.LC2:
 1145 0018 4D52495F 		.ascii	"MRI_UART_3\000"
 1145      55415254 
 1145      5F3300
 1146              		.section	.text.parseUartParameters,"ax",%progbits
 1147              		.align	1
 1148              		.syntax unified
 1149              		.thumb
 1150              		.thumb_func
 1152              	parseUartParameters:
ARM GAS  /tmp/ccjgyybA.s 			page 33


 1153              	.LVL98:
 1154              	.LFB221:
 115:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     static const char baudRatePrefix[] = "MRI_UART_BAUD=";
 1155              		.loc 1 115 1 is_stmt 1 view -0
 1156              		.cfi_startproc
 1157              		@ args = 0, pretend = 0, frame = 0
 1158              		@ frame_needed = 0, uses_anonymous_args = 0
 115:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     static const char baudRatePrefix[] = "MRI_UART_BAUD=";
 1159              		.loc 1 115 1 is_stmt 0 view .LVU376
 1160 0000 38B5     		push	{r3, r4, r5, lr}
 1161              	.LCFI10:
 1162              		.cfi_def_cfa_offset 16
 1163              		.cfi_offset 3, -16
 1164              		.cfi_offset 4, -12
 1165              		.cfi_offset 5, -8
 1166              		.cfi_offset 14, -4
 1167 0002 0546     		mov	r5, r0
 1168 0004 0C46     		mov	r4, r1
 116:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     const char*       pMatchingPrefix = NULL;
 1169              		.loc 1 116 5 is_stmt 1 view .LVU377
 117:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 1170              		.loc 1 117 5 view .LVU378
 1171              	.LVL99:
 119:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     pParameters->uartIndex = 1;
 1172              		.loc 1 119 5 view .LVU379
 1173 0006 0822     		movs	r2, #8
 1174 0008 0021     		movs	r1, #0
 1175              	.LVL100:
 119:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     pParameters->uartIndex = 1;
 1176              		.loc 1 119 5 is_stmt 0 view .LVU380
 1177 000a 2046     		mov	r0, r4
 1178              	.LVL101:
 119:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     pParameters->uartIndex = 1;
 1179              		.loc 1 119 5 view .LVU381
 1180 000c FFF7FEFF 		bl	mri_memset
 1181              	.LVL102:
 120:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     if (Token_MatchingString(pParameterTokens, "MRI_UART_1"))
 1182              		.loc 1 120 5 is_stmt 1 view .LVU382
 120:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     if (Token_MatchingString(pParameterTokens, "MRI_UART_1"))
 1183              		.loc 1 120 28 is_stmt 0 view .LVU383
 1184 0010 0123     		movs	r3, #1
 1185 0012 2360     		str	r3, [r4]
 121:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         pParameters->uartIndex = 1;
 1186              		.loc 1 121 5 is_stmt 1 view .LVU384
 121:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         pParameters->uartIndex = 1;
 1187              		.loc 1 121 9 is_stmt 0 view .LVU385
 1188 0014 1149     		ldr	r1, .L76
 1189 0016 2846     		mov	r0, r5
 1190 0018 FFF7FEFF 		bl	mriToken_MatchingString
 1191              	.LVL103:
 121:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         pParameters->uartIndex = 1;
 1192              		.loc 1 121 8 view .LVU386
 1193 001c 08B1     		cbz	r0, .L70
 122:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     if (Token_MatchingString(pParameterTokens, "MRI_UART_2"))
 1194              		.loc 1 122 9 is_stmt 1 view .LVU387
 122:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     if (Token_MatchingString(pParameterTokens, "MRI_UART_2"))
 1195              		.loc 1 122 32 is_stmt 0 view .LVU388
ARM GAS  /tmp/ccjgyybA.s 			page 34


 1196 001e 0123     		movs	r3, #1
 1197 0020 2360     		str	r3, [r4]
 1198              	.L70:
 123:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         pParameters->uartIndex = 2;
 1199              		.loc 1 123 5 is_stmt 1 view .LVU389
 123:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         pParameters->uartIndex = 2;
 1200              		.loc 1 123 9 is_stmt 0 view .LVU390
 1201 0022 0F49     		ldr	r1, .L76+4
 1202 0024 2846     		mov	r0, r5
 1203 0026 FFF7FEFF 		bl	mriToken_MatchingString
 1204              	.LVL104:
 123:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         pParameters->uartIndex = 2;
 1205              		.loc 1 123 8 view .LVU391
 1206 002a 08B1     		cbz	r0, .L71
 124:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     if (Token_MatchingString(pParameterTokens, "MRI_UART_3"))
 1207              		.loc 1 124 9 is_stmt 1 view .LVU392
 124:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     if (Token_MatchingString(pParameterTokens, "MRI_UART_3"))
 1208              		.loc 1 124 32 is_stmt 0 view .LVU393
 1209 002c 0223     		movs	r3, #2
 1210 002e 2360     		str	r3, [r4]
 1211              	.L71:
 125:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         pParameters->uartIndex = 3;
 1212              		.loc 1 125 5 is_stmt 1 view .LVU394
 125:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         pParameters->uartIndex = 3;
 1213              		.loc 1 125 9 is_stmt 0 view .LVU395
 1214 0030 0C49     		ldr	r1, .L76+8
 1215 0032 2846     		mov	r0, r5
 1216 0034 FFF7FEFF 		bl	mriToken_MatchingString
 1217              	.LVL105:
 125:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         pParameters->uartIndex = 3;
 1218              		.loc 1 125 8 view .LVU396
 1219 0038 08B1     		cbz	r0, .L72
 126:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 1220              		.loc 1 126 9 is_stmt 1 view .LVU397
 126:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 1221              		.loc 1 126 32 is_stmt 0 view .LVU398
 1222 003a 0323     		movs	r3, #3
 1223 003c 2360     		str	r3, [r4]
 1224              	.L72:
 128:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     {
 1225              		.loc 1 128 5 is_stmt 1 view .LVU399
 128:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     {
 1226              		.loc 1 128 28 is_stmt 0 view .LVU400
 1227 003e 0A49     		ldr	r1, .L76+12
 1228 0040 2846     		mov	r0, r5
 1229 0042 FFF7FEFF 		bl	mriToken_MatchingStringPrefix
 1230              	.LVL106:
 128:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     {
 1231              		.loc 1 128 8 view .LVU401
 1232 0046 20B1     		cbz	r0, .L73
 130:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     }
 1233              		.loc 1 130 9 is_stmt 1 view .LVU402
 130:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     }
 1234              		.loc 1 130 33 is_stmt 0 view .LVU403
 1235 0048 0E30     		adds	r0, r0, #14
 1236              	.LVL107:
 130:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     }
ARM GAS  /tmp/ccjgyybA.s 			page 35


 1237              		.loc 1 130 33 view .LVU404
 1238 004a FFF7FEFF 		bl	uint32FromString
 1239              	.LVL108:
 130:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     }
 1240              		.loc 1 130 31 view .LVU405
 1241 004e 6060     		str	r0, [r4, #4]
 1242              	.L69:
 137:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 1243              		.loc 1 137 1 view .LVU406
 1244 0050 38BD     		pop	{r3, r4, r5, pc}
 1245              	.LVL109:
 1246              	.L73:
 135:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     }
 1247              		.loc 1 135 9 is_stmt 1 view .LVU407
 135:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     }
 1248              		.loc 1 135 31 is_stmt 0 view .LVU408
 1249 0052 4FF4E133 		mov	r3, #115200
 1250 0056 6360     		str	r3, [r4, #4]
 137:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 1251              		.loc 1 137 1 view .LVU409
 1252 0058 FAE7     		b	.L69
 1253              	.L77:
 1254 005a 00BF     		.align	2
 1255              	.L76:
 1256 005c 00000000 		.word	.LC0
 1257 0060 0C000000 		.word	.LC1
 1258 0064 18000000 		.word	.LC2
 1259 0068 00000000 		.word	baudRatePrefix.0
 1260              		.cfi_endproc
 1261              	.LFE221:
 1263              		.section	.text.configureNVICForUartInterrupt,"ax",%progbits
 1264              		.align	1
 1265              		.syntax unified
 1266              		.thumb
 1267              		.thumb_func
 1269              	configureNVICForUartInterrupt:
 1270              	.LVL110:
 1271              	.LFB234:
 495:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 496:mri/devices/stm32f429xx/stm32f429xx_usart.c **** uint32_t Platform_CommHasReceiveData(void)
 497:mri/devices/stm32f429xx/stm32f429xx_usart.c **** {
 498:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     return mriStm32f429xxState.pCurrentUart->pUartRegisters->SR & USART_SR_RXNE;
 499:mri/devices/stm32f429xx/stm32f429xx_usart.c **** }
 500:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 501:mri/devices/stm32f429xx/stm32f429xx_usart.c **** uint32_t Platform_CommHasTransmitCompleted(void)
 502:mri/devices/stm32f429xx/stm32f429xx_usart.c **** {
 503:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     return mriStm32f429xxState.pCurrentUart->pUartRegisters->SR & USART_SR_TC;
 504:mri/devices/stm32f429xx/stm32f429xx_usart.c **** }
 505:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 506:mri/devices/stm32f429xx/stm32f429xx_usart.c **** int Platform_CommReceiveChar(void)
 507:mri/devices/stm32f429xx/stm32f429xx_usart.c **** {
 508:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     while(!Platform_CommHasReceiveData())
 509:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     {
 510:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         /* busy wait */
 511:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     }
 512:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     return (mriStm32f429xxState.pCurrentUart->pUartRegisters->DR & 0x1FF);
 513:mri/devices/stm32f429xx/stm32f429xx_usart.c **** }
ARM GAS  /tmp/ccjgyybA.s 			page 36


 514:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 515:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 516:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 517:mri/devices/stm32f429xx/stm32f429xx_usart.c **** void Platform_CommSendChar(int Character)
 518:mri/devices/stm32f429xx/stm32f429xx_usart.c **** {
 519:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     USART_TypeDef *uart = mriStm32f429xxState.pCurrentUart->pUartRegisters;
 520:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     while (!(uart->SR & USART_SR_TXE))
 521:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     {
 522:mri/devices/stm32f429xx/stm32f429xx_usart.c ****         /* busy wait */
 523:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     }
 524:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     uart->DR = (Character & 0x1FF);
 525:mri/devices/stm32f429xx/stm32f429xx_usart.c **** }
 526:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 527:mri/devices/stm32f429xx/stm32f429xx_usart.c **** static void configureNVICForUartInterrupt(uint32_t index)
 528:mri/devices/stm32f429xx/stm32f429xx_usart.c **** {
 1272              		.loc 1 528 1 is_stmt 1 view -0
 1273              		.cfi_startproc
 1274              		@ args = 0, pretend = 0, frame = 0
 1275              		@ frame_needed = 0, uses_anonymous_args = 0
 1276              		.loc 1 528 1 is_stmt 0 view .LVU411
 1277 0000 38B5     		push	{r3, r4, r5, lr}
 1278              	.LCFI11:
 1279              		.cfi_def_cfa_offset 16
 1280              		.cfi_offset 3, -16
 1281              		.cfi_offset 4, -12
 1282              		.cfi_offset 5, -8
 1283              		.cfi_offset 14, -4
 529:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     IRQn_Type irq_num_base = USART1_IRQn;
 1284              		.loc 1 529 5 is_stmt 1 view .LVU412
 1285              	.LVL111:
 530:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     /*
 531:mri/devices/stm32f429xx/stm32f429xx_usart.c ****      * For USART1~3,the IRQn are continuous,others need check!
 532:mri/devices/stm32f429xx/stm32f429xx_usart.c ****      */
 533:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     IRQn_Type currentUartIRQ;
 1286              		.loc 1 533 5 view .LVU413
 534:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     currentUartIRQ = (IRQn_Type)((int)irq_num_base + commUartIndex()) ;
 1287              		.loc 1 534 5 view .LVU414
 1288              		.loc 1 534 54 is_stmt 0 view .LVU415
 1289 0002 FFF7FEFF 		bl	commUartIndex
 1290              	.LVL112:
 1291              		.loc 1 534 52 view .LVU416
 1292 0006 00F12504 		add	r4, r0, #37
 1293 000a E5B2     		uxtb	r5, r4
 1294              		.loc 1 534 20 view .LVU417
 1295 000c 64B2     		sxtb	r4, r4
 1296              	.LVL113:
 535:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     mriCortexMSetPriority(currentUartIRQ, 0, 0);
 1297              		.loc 1 535 5 is_stmt 1 view .LVU418
 1298 000e 0022     		movs	r2, #0
 1299 0010 1146     		mov	r1, r2
 1300 0012 2046     		mov	r0, r4
 1301 0014 FFF7FEFF 		bl	mriCortexMSetPriority
 1302              	.LVL114:
 536:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     NVIC_EnableIRQ(currentUartIRQ);
 1303              		.loc 1 536 5 view .LVU419
 1304              	.LBB19:
 1305              	.LBI19:
ARM GAS  /tmp/ccjgyybA.s 			page 37


 1306              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
   1:Drivers/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:Drivers/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm4.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/Include/core_cm4.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm4.h **** /*
   8:Drivers/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm4.h ****  *
  10:Drivers/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm4.h ****  *
  12:Drivers/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm4.h ****  *
  16:Drivers/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm4.h ****  *
  18:Drivers/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm4.h ****  */
  24:Drivers/CMSIS/Include/core_cm4.h **** 
  25:Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm4.h **** #endif
  30:Drivers/CMSIS/Include/core_cm4.h **** 
  31:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm4.h **** 
  34:Drivers/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm4.h **** 
  36:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm4.h **** #endif
  39:Drivers/CMSIS/Include/core_cm4.h **** 
  40:Drivers/CMSIS/Include/core_cm4.h **** /**
  41:Drivers/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm4.h **** 
  44:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm4.h **** 
  47:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm4.h **** 
  50:Drivers/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm4.h ****  */
  53:Drivers/CMSIS/Include/core_cm4.h **** 
  54:Drivers/CMSIS/Include/core_cm4.h **** 
  55:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
ARM GAS  /tmp/ccjgyybA.s 			page 38


  57:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm4.h **** /**
  59:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:Drivers/CMSIS/Include/core_cm4.h ****   @{
  61:Drivers/CMSIS/Include/core_cm4.h ****  */
  62:Drivers/CMSIS/Include/core_cm4.h **** 
  63:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm4.h **** 
  65:Drivers/CMSIS/Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm4.h **** 
  71:Drivers/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm4.h **** 
  73:Drivers/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Drivers/CMSIS/Include/core_cm4.h **** */
  76:Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  80:Drivers/CMSIS/Include/core_cm4.h ****     #else
  81:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  83:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  84:Drivers/CMSIS/Include/core_cm4.h ****   #else
  85:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  86:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm4.h **** 
  88:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  92:Drivers/CMSIS/Include/core_cm4.h ****     #else
  93:Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  95:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  96:Drivers/CMSIS/Include/core_cm4.h ****   #else
  97:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  98:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  99:Drivers/CMSIS/Include/core_cm4.h **** 
 100:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Drivers/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 104:Drivers/CMSIS/Include/core_cm4.h ****     #else
 105:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 107:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 108:Drivers/CMSIS/Include/core_cm4.h ****   #else
 109:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 110:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 111:Drivers/CMSIS/Include/core_cm4.h **** 
 112:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
ARM GAS  /tmp/ccjgyybA.s 			page 39


 114:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 116:Drivers/CMSIS/Include/core_cm4.h ****     #else
 117:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 119:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 120:Drivers/CMSIS/Include/core_cm4.h ****   #else
 121:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 122:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 123:Drivers/CMSIS/Include/core_cm4.h **** 
 124:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:Drivers/CMSIS/Include/core_cm4.h ****     #else
 129:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 132:Drivers/CMSIS/Include/core_cm4.h ****   #else
 133:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 135:Drivers/CMSIS/Include/core_cm4.h **** 
 136:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:Drivers/CMSIS/Include/core_cm4.h ****     #else
 141:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 144:Drivers/CMSIS/Include/core_cm4.h ****   #else
 145:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 146:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 147:Drivers/CMSIS/Include/core_cm4.h **** 
 148:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Drivers/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:Drivers/CMSIS/Include/core_cm4.h ****     #else
 153:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 156:Drivers/CMSIS/Include/core_cm4.h ****   #else
 157:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 159:Drivers/CMSIS/Include/core_cm4.h **** 
 160:Drivers/CMSIS/Include/core_cm4.h **** #endif
 161:Drivers/CMSIS/Include/core_cm4.h **** 
 162:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Drivers/CMSIS/Include/core_cm4.h **** 
 164:Drivers/CMSIS/Include/core_cm4.h **** 
 165:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 166:Drivers/CMSIS/Include/core_cm4.h **** }
 167:Drivers/CMSIS/Include/core_cm4.h **** #endif
 168:Drivers/CMSIS/Include/core_cm4.h **** 
 169:Drivers/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccjgyybA.s 			page 40


 171:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Drivers/CMSIS/Include/core_cm4.h **** 
 173:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Drivers/CMSIS/Include/core_cm4.h **** 
 176:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 177:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
 178:Drivers/CMSIS/Include/core_cm4.h **** #endif
 179:Drivers/CMSIS/Include/core_cm4.h **** 
 180:Drivers/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 181:Drivers/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 183:Drivers/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 186:Drivers/CMSIS/Include/core_cm4.h **** 
 187:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 191:Drivers/CMSIS/Include/core_cm4.h **** 
 192:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Drivers/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 196:Drivers/CMSIS/Include/core_cm4.h **** 
 197:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Drivers/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 201:Drivers/CMSIS/Include/core_cm4.h **** 
 202:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Drivers/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 206:Drivers/CMSIS/Include/core_cm4.h **** #endif
 207:Drivers/CMSIS/Include/core_cm4.h **** 
 208:Drivers/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Drivers/CMSIS/Include/core_cm4.h **** /**
 210:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Drivers/CMSIS/Include/core_cm4.h **** 
 212:Drivers/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Drivers/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Drivers/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Drivers/CMSIS/Include/core_cm4.h **** */
 216:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 217:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Drivers/CMSIS/Include/core_cm4.h **** #else
 219:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Drivers/CMSIS/Include/core_cm4.h **** #endif
 221:Drivers/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Drivers/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Drivers/CMSIS/Include/core_cm4.h **** 
 224:Drivers/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 225:Drivers/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Drivers/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Drivers/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
ARM GAS  /tmp/ccjgyybA.s 			page 41


 228:Drivers/CMSIS/Include/core_cm4.h **** 
 229:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Drivers/CMSIS/Include/core_cm4.h **** 
 231:Drivers/CMSIS/Include/core_cm4.h **** 
 232:Drivers/CMSIS/Include/core_cm4.h **** 
 233:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 234:Drivers/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 235:Drivers/CMSIS/Include/core_cm4.h ****   Core Register contain:
 236:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register
 237:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 238:Drivers/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 239:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 240:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 241:Drivers/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 242:Drivers/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 243:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 244:Drivers/CMSIS/Include/core_cm4.h **** /**
 245:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Drivers/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Drivers/CMSIS/Include/core_cm4.h **** */
 248:Drivers/CMSIS/Include/core_cm4.h **** 
 249:Drivers/CMSIS/Include/core_cm4.h **** /**
 250:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Drivers/CMSIS/Include/core_cm4.h ****   @{
 254:Drivers/CMSIS/Include/core_cm4.h ****  */
 255:Drivers/CMSIS/Include/core_cm4.h **** 
 256:Drivers/CMSIS/Include/core_cm4.h **** /**
 257:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Drivers/CMSIS/Include/core_cm4.h ****  */
 259:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 260:Drivers/CMSIS/Include/core_cm4.h **** {
 261:Drivers/CMSIS/Include/core_cm4.h ****   struct
 262:Drivers/CMSIS/Include/core_cm4.h ****   {
 263:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Drivers/CMSIS/Include/core_cm4.h **** } APSR_Type;
 274:Drivers/CMSIS/Include/core_cm4.h **** 
 275:Drivers/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 276:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Drivers/CMSIS/Include/core_cm4.h **** 
 279:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Drivers/CMSIS/Include/core_cm4.h **** 
 282:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccjgyybA.s 			page 42


 285:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Drivers/CMSIS/Include/core_cm4.h **** 
 288:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Drivers/CMSIS/Include/core_cm4.h **** 
 291:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Drivers/CMSIS/Include/core_cm4.h **** 
 294:Drivers/CMSIS/Include/core_cm4.h **** 
 295:Drivers/CMSIS/Include/core_cm4.h **** /**
 296:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Drivers/CMSIS/Include/core_cm4.h ****  */
 298:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 299:Drivers/CMSIS/Include/core_cm4.h **** {
 300:Drivers/CMSIS/Include/core_cm4.h ****   struct
 301:Drivers/CMSIS/Include/core_cm4.h ****   {
 302:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Drivers/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 307:Drivers/CMSIS/Include/core_cm4.h **** 
 308:Drivers/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 309:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Drivers/CMSIS/Include/core_cm4.h **** 
 312:Drivers/CMSIS/Include/core_cm4.h **** 
 313:Drivers/CMSIS/Include/core_cm4.h **** /**
 314:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Drivers/CMSIS/Include/core_cm4.h ****  */
 316:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 317:Drivers/CMSIS/Include/core_cm4.h **** {
 318:Drivers/CMSIS/Include/core_cm4.h ****   struct
 319:Drivers/CMSIS/Include/core_cm4.h ****   {
 320:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Drivers/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 335:Drivers/CMSIS/Include/core_cm4.h **** 
 336:Drivers/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 337:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Drivers/CMSIS/Include/core_cm4.h **** 
 340:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
ARM GAS  /tmp/ccjgyybA.s 			page 43


 342:Drivers/CMSIS/Include/core_cm4.h **** 
 343:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Drivers/CMSIS/Include/core_cm4.h **** 
 346:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Drivers/CMSIS/Include/core_cm4.h **** 
 349:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Drivers/CMSIS/Include/core_cm4.h **** 
 352:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Drivers/CMSIS/Include/core_cm4.h **** 
 355:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Drivers/CMSIS/Include/core_cm4.h **** 
 358:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Drivers/CMSIS/Include/core_cm4.h **** 
 361:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Drivers/CMSIS/Include/core_cm4.h **** 
 364:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Drivers/CMSIS/Include/core_cm4.h **** 
 367:Drivers/CMSIS/Include/core_cm4.h **** 
 368:Drivers/CMSIS/Include/core_cm4.h **** /**
 369:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Drivers/CMSIS/Include/core_cm4.h ****  */
 371:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 372:Drivers/CMSIS/Include/core_cm4.h **** {
 373:Drivers/CMSIS/Include/core_cm4.h ****   struct
 374:Drivers/CMSIS/Include/core_cm4.h ****   {
 375:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Drivers/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 382:Drivers/CMSIS/Include/core_cm4.h **** 
 383:Drivers/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Drivers/CMSIS/Include/core_cm4.h **** 
 387:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Drivers/CMSIS/Include/core_cm4.h **** 
 390:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Drivers/CMSIS/Include/core_cm4.h **** 
 393:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Drivers/CMSIS/Include/core_cm4.h **** 
 395:Drivers/CMSIS/Include/core_cm4.h **** 
 396:Drivers/CMSIS/Include/core_cm4.h **** /**
 397:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
ARM GAS  /tmp/ccjgyybA.s 			page 44


 399:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Drivers/CMSIS/Include/core_cm4.h ****   @{
 401:Drivers/CMSIS/Include/core_cm4.h ****  */
 402:Drivers/CMSIS/Include/core_cm4.h **** 
 403:Drivers/CMSIS/Include/core_cm4.h **** /**
 404:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Drivers/CMSIS/Include/core_cm4.h ****  */
 406:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 407:Drivers/CMSIS/Include/core_cm4.h **** {
 408:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Drivers/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 422:Drivers/CMSIS/Include/core_cm4.h **** 
 423:Drivers/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Drivers/CMSIS/Include/core_cm4.h **** 
 427:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Drivers/CMSIS/Include/core_cm4.h **** 
 429:Drivers/CMSIS/Include/core_cm4.h **** 
 430:Drivers/CMSIS/Include/core_cm4.h **** /**
 431:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Drivers/CMSIS/Include/core_cm4.h ****   @{
 435:Drivers/CMSIS/Include/core_cm4.h ****  */
 436:Drivers/CMSIS/Include/core_cm4.h **** 
 437:Drivers/CMSIS/Include/core_cm4.h **** /**
 438:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Drivers/CMSIS/Include/core_cm4.h ****  */
 440:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 441:Drivers/CMSIS/Include/core_cm4.h **** {
 442:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
ARM GAS  /tmp/ccjgyybA.s 			page 45


 456:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Drivers/CMSIS/Include/core_cm4.h **** } SCB_Type;
 464:Drivers/CMSIS/Include/core_cm4.h **** 
 465:Drivers/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Drivers/CMSIS/Include/core_cm4.h **** 
 469:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Drivers/CMSIS/Include/core_cm4.h **** 
 472:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Drivers/CMSIS/Include/core_cm4.h **** 
 475:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Drivers/CMSIS/Include/core_cm4.h **** 
 478:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Drivers/CMSIS/Include/core_cm4.h **** 
 481:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Drivers/CMSIS/Include/core_cm4.h **** 
 485:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Drivers/CMSIS/Include/core_cm4.h **** 
 488:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Drivers/CMSIS/Include/core_cm4.h **** 
 491:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Drivers/CMSIS/Include/core_cm4.h **** 
 494:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Drivers/CMSIS/Include/core_cm4.h **** 
 497:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Drivers/CMSIS/Include/core_cm4.h **** 
 500:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Drivers/CMSIS/Include/core_cm4.h **** 
 503:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Drivers/CMSIS/Include/core_cm4.h **** 
 506:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Drivers/CMSIS/Include/core_cm4.h **** 
 509:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Drivers/CMSIS/Include/core_cm4.h **** 
 512:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
ARM GAS  /tmp/ccjgyybA.s 			page 46


 513:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm4.h **** 
 516:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Drivers/CMSIS/Include/core_cm4.h **** 
 520:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Drivers/CMSIS/Include/core_cm4.h **** 
 523:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Drivers/CMSIS/Include/core_cm4.h **** 
 526:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Drivers/CMSIS/Include/core_cm4.h **** 
 529:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Drivers/CMSIS/Include/core_cm4.h **** 
 532:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Drivers/CMSIS/Include/core_cm4.h **** 
 535:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Drivers/CMSIS/Include/core_cm4.h **** 
 538:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm4.h **** 
 542:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm4.h **** 
 545:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Drivers/CMSIS/Include/core_cm4.h **** 
 548:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm4.h **** 
 552:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm4.h **** 
 555:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm4.h **** 
 558:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm4.h **** 
 561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Drivers/CMSIS/Include/core_cm4.h **** 
 564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Drivers/CMSIS/Include/core_cm4.h **** 
 567:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
ARM GAS  /tmp/ccjgyybA.s 			page 47


 570:Drivers/CMSIS/Include/core_cm4.h **** 
 571:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm4.h **** 
 574:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm4.h **** 
 577:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Drivers/CMSIS/Include/core_cm4.h **** 
 580:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Drivers/CMSIS/Include/core_cm4.h **** 
 583:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Drivers/CMSIS/Include/core_cm4.h **** 
 586:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Drivers/CMSIS/Include/core_cm4.h **** 
 589:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Drivers/CMSIS/Include/core_cm4.h **** 
 592:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Drivers/CMSIS/Include/core_cm4.h **** 
 595:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Drivers/CMSIS/Include/core_cm4.h **** 
 598:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm4.h **** 
 601:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Drivers/CMSIS/Include/core_cm4.h **** 
 604:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm4.h **** 
 607:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm4.h **** 
 610:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Drivers/CMSIS/Include/core_cm4.h **** 
 614:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Drivers/CMSIS/Include/core_cm4.h **** 
 617:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm4.h **** 
 620:Drivers/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Drivers/CMSIS/Include/core_cm4.h **** 
 624:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccjgyybA.s 			page 48


 627:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm4.h **** 
 630:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm4.h **** 
 633:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm4.h **** 
 636:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm4.h **** 
 639:Drivers/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Drivers/CMSIS/Include/core_cm4.h **** 
 643:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Drivers/CMSIS/Include/core_cm4.h **** 
 646:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Drivers/CMSIS/Include/core_cm4.h **** 
 649:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Drivers/CMSIS/Include/core_cm4.h **** 
 652:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Drivers/CMSIS/Include/core_cm4.h **** 
 655:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Drivers/CMSIS/Include/core_cm4.h **** 
 658:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Drivers/CMSIS/Include/core_cm4.h **** 
 661:Drivers/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Drivers/CMSIS/Include/core_cm4.h **** 
 665:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Drivers/CMSIS/Include/core_cm4.h **** 
 668:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Drivers/CMSIS/Include/core_cm4.h **** 
 671:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Drivers/CMSIS/Include/core_cm4.h **** 
 674:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Drivers/CMSIS/Include/core_cm4.h **** 
 677:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Drivers/CMSIS/Include/core_cm4.h **** 
 680:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccjgyybA.s 			page 49


 684:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Drivers/CMSIS/Include/core_cm4.h **** 
 687:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Drivers/CMSIS/Include/core_cm4.h **** 
 690:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Drivers/CMSIS/Include/core_cm4.h **** 
 694:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Drivers/CMSIS/Include/core_cm4.h **** 
 697:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Drivers/CMSIS/Include/core_cm4.h **** 
 700:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Drivers/CMSIS/Include/core_cm4.h **** 
 703:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Drivers/CMSIS/Include/core_cm4.h **** 
 706:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Drivers/CMSIS/Include/core_cm4.h **** 
 708:Drivers/CMSIS/Include/core_cm4.h **** 
 709:Drivers/CMSIS/Include/core_cm4.h **** /**
 710:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Drivers/CMSIS/Include/core_cm4.h ****   @{
 714:Drivers/CMSIS/Include/core_cm4.h ****  */
 715:Drivers/CMSIS/Include/core_cm4.h **** 
 716:Drivers/CMSIS/Include/core_cm4.h **** /**
 717:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Drivers/CMSIS/Include/core_cm4.h ****  */
 719:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 720:Drivers/CMSIS/Include/core_cm4.h **** {
 721:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Drivers/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 725:Drivers/CMSIS/Include/core_cm4.h **** 
 726:Drivers/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Drivers/CMSIS/Include/core_cm4.h **** 
 730:Drivers/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Drivers/CMSIS/Include/core_cm4.h **** 
 734:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Drivers/CMSIS/Include/core_cm4.h **** 
 737:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Drivers/CMSIS/Include/core_cm4.h **** 
 740:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
ARM GAS  /tmp/ccjgyybA.s 			page 50


 741:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Drivers/CMSIS/Include/core_cm4.h **** 
 743:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Drivers/CMSIS/Include/core_cm4.h **** 
 746:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Drivers/CMSIS/Include/core_cm4.h **** 
 748:Drivers/CMSIS/Include/core_cm4.h **** 
 749:Drivers/CMSIS/Include/core_cm4.h **** /**
 750:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Drivers/CMSIS/Include/core_cm4.h ****   @{
 754:Drivers/CMSIS/Include/core_cm4.h ****  */
 755:Drivers/CMSIS/Include/core_cm4.h **** 
 756:Drivers/CMSIS/Include/core_cm4.h **** /**
 757:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Drivers/CMSIS/Include/core_cm4.h ****  */
 759:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 760:Drivers/CMSIS/Include/core_cm4.h **** {
 761:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Drivers/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 766:Drivers/CMSIS/Include/core_cm4.h **** 
 767:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Drivers/CMSIS/Include/core_cm4.h **** 
 771:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Drivers/CMSIS/Include/core_cm4.h **** 
 774:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Drivers/CMSIS/Include/core_cm4.h **** 
 777:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Drivers/CMSIS/Include/core_cm4.h **** 
 780:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Drivers/CMSIS/Include/core_cm4.h **** 
 784:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Drivers/CMSIS/Include/core_cm4.h **** 
 788:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Drivers/CMSIS/Include/core_cm4.h **** 
 792:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Drivers/CMSIS/Include/core_cm4.h **** 
 795:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccjgyybA.s 			page 51


 798:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Drivers/CMSIS/Include/core_cm4.h **** 
 800:Drivers/CMSIS/Include/core_cm4.h **** 
 801:Drivers/CMSIS/Include/core_cm4.h **** /**
 802:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Drivers/CMSIS/Include/core_cm4.h ****   @{
 806:Drivers/CMSIS/Include/core_cm4.h ****  */
 807:Drivers/CMSIS/Include/core_cm4.h **** 
 808:Drivers/CMSIS/Include/core_cm4.h **** /**
 809:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Drivers/CMSIS/Include/core_cm4.h ****  */
 811:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 812:Drivers/CMSIS/Include/core_cm4.h **** {
 813:Drivers/CMSIS/Include/core_cm4.h ****   __OM  union
 814:Drivers/CMSIS/Include/core_cm4.h ****   {
 815:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Drivers/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Drivers/CMSIS/Include/core_cm4.h **** } ITM_Type;
 846:Drivers/CMSIS/Include/core_cm4.h **** 
 847:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Drivers/CMSIS/Include/core_cm4.h **** 
 851:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccjgyybA.s 			page 52


 855:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Drivers/CMSIS/Include/core_cm4.h **** 
 858:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Drivers/CMSIS/Include/core_cm4.h **** 
 861:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Drivers/CMSIS/Include/core_cm4.h **** 
 864:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Drivers/CMSIS/Include/core_cm4.h **** 
 867:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Drivers/CMSIS/Include/core_cm4.h **** 
 870:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Drivers/CMSIS/Include/core_cm4.h **** 
 873:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Drivers/CMSIS/Include/core_cm4.h **** 
 876:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Drivers/CMSIS/Include/core_cm4.h **** 
 879:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Drivers/CMSIS/Include/core_cm4.h **** 
 883:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Drivers/CMSIS/Include/core_cm4.h **** 
 887:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Drivers/CMSIS/Include/core_cm4.h **** 
 891:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Drivers/CMSIS/Include/core_cm4.h **** 
 895:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Drivers/CMSIS/Include/core_cm4.h **** 
 898:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Drivers/CMSIS/Include/core_cm4.h **** 
 901:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Drivers/CMSIS/Include/core_cm4.h **** 
 903:Drivers/CMSIS/Include/core_cm4.h **** 
 904:Drivers/CMSIS/Include/core_cm4.h **** /**
 905:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Drivers/CMSIS/Include/core_cm4.h ****   @{
 909:Drivers/CMSIS/Include/core_cm4.h ****  */
 910:Drivers/CMSIS/Include/core_cm4.h **** 
 911:Drivers/CMSIS/Include/core_cm4.h **** /**
ARM GAS  /tmp/ccjgyybA.s 			page 53


 912:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Drivers/CMSIS/Include/core_cm4.h ****  */
 914:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 915:Drivers/CMSIS/Include/core_cm4.h **** {
 916:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Drivers/CMSIS/Include/core_cm4.h **** } DWT_Type;
 940:Drivers/CMSIS/Include/core_cm4.h **** 
 941:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:Drivers/CMSIS/Include/core_cm4.h **** 
 945:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Drivers/CMSIS/Include/core_cm4.h **** 
 948:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Drivers/CMSIS/Include/core_cm4.h **** 
 951:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Drivers/CMSIS/Include/core_cm4.h **** 
 954:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Drivers/CMSIS/Include/core_cm4.h **** 
 957:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Drivers/CMSIS/Include/core_cm4.h **** 
 960:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Drivers/CMSIS/Include/core_cm4.h **** 
 963:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Drivers/CMSIS/Include/core_cm4.h **** 
 966:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccjgyybA.s 			page 54


 969:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Drivers/CMSIS/Include/core_cm4.h **** 
 972:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Drivers/CMSIS/Include/core_cm4.h **** 
 975:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Drivers/CMSIS/Include/core_cm4.h **** 
 978:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Drivers/CMSIS/Include/core_cm4.h **** 
 981:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Drivers/CMSIS/Include/core_cm4.h **** 
 984:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Drivers/CMSIS/Include/core_cm4.h **** 
 987:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Drivers/CMSIS/Include/core_cm4.h **** 
 990:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Drivers/CMSIS/Include/core_cm4.h **** 
 993:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Drivers/CMSIS/Include/core_cm4.h **** 
 996:Drivers/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Drivers/CMSIS/Include/core_cm4.h **** 
1000:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:Drivers/CMSIS/Include/core_cm4.h **** 
1004:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Drivers/CMSIS/Include/core_cm4.h **** 
1008:Drivers/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Drivers/CMSIS/Include/core_cm4.h **** 
1012:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Drivers/CMSIS/Include/core_cm4.h **** 
1016:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Drivers/CMSIS/Include/core_cm4.h **** 
1020:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Drivers/CMSIS/Include/core_cm4.h **** 
1024:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
ARM GAS  /tmp/ccjgyybA.s 			page 55


1026:Drivers/CMSIS/Include/core_cm4.h **** 
1027:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Drivers/CMSIS/Include/core_cm4.h **** 
1030:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Drivers/CMSIS/Include/core_cm4.h **** 
1033:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Drivers/CMSIS/Include/core_cm4.h **** 
1036:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Drivers/CMSIS/Include/core_cm4.h **** 
1039:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Drivers/CMSIS/Include/core_cm4.h **** 
1042:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Drivers/CMSIS/Include/core_cm4.h **** 
1045:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Drivers/CMSIS/Include/core_cm4.h **** 
1048:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Drivers/CMSIS/Include/core_cm4.h **** 
1050:Drivers/CMSIS/Include/core_cm4.h **** 
1051:Drivers/CMSIS/Include/core_cm4.h **** /**
1052:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Drivers/CMSIS/Include/core_cm4.h ****   @{
1056:Drivers/CMSIS/Include/core_cm4.h ****  */
1057:Drivers/CMSIS/Include/core_cm4.h **** 
1058:Drivers/CMSIS/Include/core_cm4.h **** /**
1059:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:Drivers/CMSIS/Include/core_cm4.h ****  */
1061:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1062:Drivers/CMSIS/Include/core_cm4.h **** {
1063:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1075:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
ARM GAS  /tmp/ccjgyybA.s 			page 56


1083:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Drivers/CMSIS/Include/core_cm4.h **** } TPI_Type;
1088:Drivers/CMSIS/Include/core_cm4.h **** 
1089:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:Drivers/CMSIS/Include/core_cm4.h **** 
1093:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:Drivers/CMSIS/Include/core_cm4.h **** 
1097:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1098:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:Drivers/CMSIS/Include/core_cm4.h **** 
1101:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1102:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1103:Drivers/CMSIS/Include/core_cm4.h **** 
1104:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1105:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:Drivers/CMSIS/Include/core_cm4.h **** 
1107:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1108:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:Drivers/CMSIS/Include/core_cm4.h **** 
1110:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1113:Drivers/CMSIS/Include/core_cm4.h **** 
1114:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1115:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1116:Drivers/CMSIS/Include/core_cm4.h **** 
1117:Drivers/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1118:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1119:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:Drivers/CMSIS/Include/core_cm4.h **** 
1121:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1123:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:Drivers/CMSIS/Include/core_cm4.h **** 
1125:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1127:Drivers/CMSIS/Include/core_cm4.h **** 
1128:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:Drivers/CMSIS/Include/core_cm4.h **** 
1131:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1133:Drivers/CMSIS/Include/core_cm4.h **** 
1134:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:Drivers/CMSIS/Include/core_cm4.h **** 
1137:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccjgyybA.s 			page 57


1140:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1141:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:Drivers/CMSIS/Include/core_cm4.h **** 
1143:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1144:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1145:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1146:Drivers/CMSIS/Include/core_cm4.h **** 
1147:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1148:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1149:Drivers/CMSIS/Include/core_cm4.h **** 
1150:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Drivers/CMSIS/Include/core_cm4.h **** 
1154:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Drivers/CMSIS/Include/core_cm4.h **** 
1157:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Drivers/CMSIS/Include/core_cm4.h **** 
1160:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:Drivers/CMSIS/Include/core_cm4.h **** 
1163:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Drivers/CMSIS/Include/core_cm4.h **** 
1166:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Drivers/CMSIS/Include/core_cm4.h **** 
1169:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Drivers/CMSIS/Include/core_cm4.h **** 
1172:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1174:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1175:Drivers/CMSIS/Include/core_cm4.h **** 
1176:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1177:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1178:Drivers/CMSIS/Include/core_cm4.h **** 
1179:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1180:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1181:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1182:Drivers/CMSIS/Include/core_cm4.h **** 
1183:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1184:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1185:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1186:Drivers/CMSIS/Include/core_cm4.h **** 
1187:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1188:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1189:Drivers/CMSIS/Include/core_cm4.h **** 
1190:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1191:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1192:Drivers/CMSIS/Include/core_cm4.h **** 
1193:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1194:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1195:Drivers/CMSIS/Include/core_cm4.h **** 
1196:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
ARM GAS  /tmp/ccjgyybA.s 			page 58


1197:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1198:Drivers/CMSIS/Include/core_cm4.h **** 
1199:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1200:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1201:Drivers/CMSIS/Include/core_cm4.h **** 
1202:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1203:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1204:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Drivers/CMSIS/Include/core_cm4.h **** 
1206:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1207:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1208:Drivers/CMSIS/Include/core_cm4.h **** 
1209:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1210:Drivers/CMSIS/Include/core_cm4.h **** 
1211:Drivers/CMSIS/Include/core_cm4.h **** 
1212:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1213:Drivers/CMSIS/Include/core_cm4.h **** /**
1214:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1215:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1216:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1217:Drivers/CMSIS/Include/core_cm4.h ****   @{
1218:Drivers/CMSIS/Include/core_cm4.h ****  */
1219:Drivers/CMSIS/Include/core_cm4.h **** 
1220:Drivers/CMSIS/Include/core_cm4.h **** /**
1221:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1222:Drivers/CMSIS/Include/core_cm4.h ****  */
1223:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1224:Drivers/CMSIS/Include/core_cm4.h **** {
1225:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1226:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1227:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1228:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1229:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1230:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1231:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1232:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1233:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1234:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1235:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1236:Drivers/CMSIS/Include/core_cm4.h **** } MPU_Type;
1237:Drivers/CMSIS/Include/core_cm4.h **** 
1238:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1239:Drivers/CMSIS/Include/core_cm4.h **** 
1240:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1241:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1242:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1243:Drivers/CMSIS/Include/core_cm4.h **** 
1244:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1245:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1246:Drivers/CMSIS/Include/core_cm4.h **** 
1247:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1248:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1249:Drivers/CMSIS/Include/core_cm4.h **** 
1250:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1251:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1252:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1253:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccjgyybA.s 			page 59


1254:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1255:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1256:Drivers/CMSIS/Include/core_cm4.h **** 
1257:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1258:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1259:Drivers/CMSIS/Include/core_cm4.h **** 
1260:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1261:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1262:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1263:Drivers/CMSIS/Include/core_cm4.h **** 
1264:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1265:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1266:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1267:Drivers/CMSIS/Include/core_cm4.h **** 
1268:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1269:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1270:Drivers/CMSIS/Include/core_cm4.h **** 
1271:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1272:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1273:Drivers/CMSIS/Include/core_cm4.h **** 
1274:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1275:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1276:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1277:Drivers/CMSIS/Include/core_cm4.h **** 
1278:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1279:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1280:Drivers/CMSIS/Include/core_cm4.h **** 
1281:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1282:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1283:Drivers/CMSIS/Include/core_cm4.h **** 
1284:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1285:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1286:Drivers/CMSIS/Include/core_cm4.h **** 
1287:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1288:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1289:Drivers/CMSIS/Include/core_cm4.h **** 
1290:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1291:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1292:Drivers/CMSIS/Include/core_cm4.h **** 
1293:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1294:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1295:Drivers/CMSIS/Include/core_cm4.h **** 
1296:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1297:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1298:Drivers/CMSIS/Include/core_cm4.h **** 
1299:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1300:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1301:Drivers/CMSIS/Include/core_cm4.h **** 
1302:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1303:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1304:Drivers/CMSIS/Include/core_cm4.h **** 
1305:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1306:Drivers/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1307:Drivers/CMSIS/Include/core_cm4.h **** 
1308:Drivers/CMSIS/Include/core_cm4.h **** 
1309:Drivers/CMSIS/Include/core_cm4.h **** /**
1310:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
ARM GAS  /tmp/ccjgyybA.s 			page 60


1311:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1312:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1313:Drivers/CMSIS/Include/core_cm4.h ****   @{
1314:Drivers/CMSIS/Include/core_cm4.h ****  */
1315:Drivers/CMSIS/Include/core_cm4.h **** 
1316:Drivers/CMSIS/Include/core_cm4.h **** /**
1317:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1318:Drivers/CMSIS/Include/core_cm4.h ****  */
1319:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1320:Drivers/CMSIS/Include/core_cm4.h **** {
1321:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1322:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1323:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1324:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1325:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1326:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1327:Drivers/CMSIS/Include/core_cm4.h **** } FPU_Type;
1328:Drivers/CMSIS/Include/core_cm4.h **** 
1329:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1330:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1331:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1332:Drivers/CMSIS/Include/core_cm4.h **** 
1333:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1334:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1335:Drivers/CMSIS/Include/core_cm4.h **** 
1336:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1337:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1338:Drivers/CMSIS/Include/core_cm4.h **** 
1339:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1340:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1341:Drivers/CMSIS/Include/core_cm4.h **** 
1342:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1343:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1344:Drivers/CMSIS/Include/core_cm4.h **** 
1345:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1346:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1347:Drivers/CMSIS/Include/core_cm4.h **** 
1348:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1349:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1350:Drivers/CMSIS/Include/core_cm4.h **** 
1351:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1352:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1353:Drivers/CMSIS/Include/core_cm4.h **** 
1354:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1355:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1356:Drivers/CMSIS/Include/core_cm4.h **** 
1357:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1358:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1359:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1360:Drivers/CMSIS/Include/core_cm4.h **** 
1361:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1362:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1363:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1364:Drivers/CMSIS/Include/core_cm4.h **** 
1365:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1366:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1367:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccjgyybA.s 			page 61


1368:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1369:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1370:Drivers/CMSIS/Include/core_cm4.h **** 
1371:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1372:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1373:Drivers/CMSIS/Include/core_cm4.h **** 
1374:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1375:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1376:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1377:Drivers/CMSIS/Include/core_cm4.h **** 
1378:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1379:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1380:Drivers/CMSIS/Include/core_cm4.h **** 
1381:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1382:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1383:Drivers/CMSIS/Include/core_cm4.h **** 
1384:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1385:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1386:Drivers/CMSIS/Include/core_cm4.h **** 
1387:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1388:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1389:Drivers/CMSIS/Include/core_cm4.h **** 
1390:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1391:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1392:Drivers/CMSIS/Include/core_cm4.h **** 
1393:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1394:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1395:Drivers/CMSIS/Include/core_cm4.h **** 
1396:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1397:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1398:Drivers/CMSIS/Include/core_cm4.h **** 
1399:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1400:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1401:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1402:Drivers/CMSIS/Include/core_cm4.h **** 
1403:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1404:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1405:Drivers/CMSIS/Include/core_cm4.h **** 
1406:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1407:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1408:Drivers/CMSIS/Include/core_cm4.h **** 
1409:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1410:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1411:Drivers/CMSIS/Include/core_cm4.h **** 
1412:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1413:Drivers/CMSIS/Include/core_cm4.h **** 
1414:Drivers/CMSIS/Include/core_cm4.h **** 
1415:Drivers/CMSIS/Include/core_cm4.h **** /**
1416:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1417:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1418:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1419:Drivers/CMSIS/Include/core_cm4.h ****   @{
1420:Drivers/CMSIS/Include/core_cm4.h ****  */
1421:Drivers/CMSIS/Include/core_cm4.h **** 
1422:Drivers/CMSIS/Include/core_cm4.h **** /**
1423:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1424:Drivers/CMSIS/Include/core_cm4.h ****  */
ARM GAS  /tmp/ccjgyybA.s 			page 62


1425:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1426:Drivers/CMSIS/Include/core_cm4.h **** {
1427:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1428:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1429:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1430:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1431:Drivers/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1432:Drivers/CMSIS/Include/core_cm4.h **** 
1433:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1434:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1435:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1436:Drivers/CMSIS/Include/core_cm4.h **** 
1437:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1438:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1439:Drivers/CMSIS/Include/core_cm4.h **** 
1440:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1441:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1442:Drivers/CMSIS/Include/core_cm4.h **** 
1443:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1444:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1445:Drivers/CMSIS/Include/core_cm4.h **** 
1446:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1447:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1448:Drivers/CMSIS/Include/core_cm4.h **** 
1449:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1450:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1451:Drivers/CMSIS/Include/core_cm4.h **** 
1452:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1453:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1454:Drivers/CMSIS/Include/core_cm4.h **** 
1455:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1456:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1457:Drivers/CMSIS/Include/core_cm4.h **** 
1458:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1459:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1460:Drivers/CMSIS/Include/core_cm4.h **** 
1461:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1462:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1463:Drivers/CMSIS/Include/core_cm4.h **** 
1464:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1465:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1466:Drivers/CMSIS/Include/core_cm4.h **** 
1467:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1468:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1469:Drivers/CMSIS/Include/core_cm4.h **** 
1470:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1471:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1472:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1473:Drivers/CMSIS/Include/core_cm4.h **** 
1474:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1475:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1476:Drivers/CMSIS/Include/core_cm4.h **** 
1477:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1478:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1479:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1480:Drivers/CMSIS/Include/core_cm4.h **** 
1481:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
ARM GAS  /tmp/ccjgyybA.s 			page 63


1482:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1483:Drivers/CMSIS/Include/core_cm4.h **** 
1484:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1485:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1486:Drivers/CMSIS/Include/core_cm4.h **** 
1487:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1488:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1489:Drivers/CMSIS/Include/core_cm4.h **** 
1490:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1491:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1492:Drivers/CMSIS/Include/core_cm4.h **** 
1493:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1494:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1495:Drivers/CMSIS/Include/core_cm4.h **** 
1496:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1497:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1498:Drivers/CMSIS/Include/core_cm4.h **** 
1499:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1500:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1501:Drivers/CMSIS/Include/core_cm4.h **** 
1502:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1503:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1504:Drivers/CMSIS/Include/core_cm4.h **** 
1505:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1506:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1507:Drivers/CMSIS/Include/core_cm4.h **** 
1508:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1509:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1510:Drivers/CMSIS/Include/core_cm4.h **** 
1511:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1512:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1513:Drivers/CMSIS/Include/core_cm4.h **** 
1514:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1515:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1516:Drivers/CMSIS/Include/core_cm4.h **** 
1517:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1518:Drivers/CMSIS/Include/core_cm4.h **** 
1519:Drivers/CMSIS/Include/core_cm4.h **** 
1520:Drivers/CMSIS/Include/core_cm4.h **** /**
1521:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1522:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1523:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1524:Drivers/CMSIS/Include/core_cm4.h ****   @{
1525:Drivers/CMSIS/Include/core_cm4.h ****  */
1526:Drivers/CMSIS/Include/core_cm4.h **** 
1527:Drivers/CMSIS/Include/core_cm4.h **** /**
1528:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1529:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1530:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1531:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1532:Drivers/CMSIS/Include/core_cm4.h **** */
1533:Drivers/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1534:Drivers/CMSIS/Include/core_cm4.h **** 
1535:Drivers/CMSIS/Include/core_cm4.h **** /**
1536:Drivers/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1537:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1538:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
ARM GAS  /tmp/ccjgyybA.s 			page 64


1539:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1540:Drivers/CMSIS/Include/core_cm4.h **** */
1541:Drivers/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1542:Drivers/CMSIS/Include/core_cm4.h **** 
1543:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1544:Drivers/CMSIS/Include/core_cm4.h **** 
1545:Drivers/CMSIS/Include/core_cm4.h **** 
1546:Drivers/CMSIS/Include/core_cm4.h **** /**
1547:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1548:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1549:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1550:Drivers/CMSIS/Include/core_cm4.h ****   @{
1551:Drivers/CMSIS/Include/core_cm4.h ****  */
1552:Drivers/CMSIS/Include/core_cm4.h **** 
1553:Drivers/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1554:Drivers/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1555:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1556:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1557:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1558:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1559:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1560:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1562:Drivers/CMSIS/Include/core_cm4.h **** 
1563:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1565:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1566:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1567:Drivers/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1568:Drivers/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1569:Drivers/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1570:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1571:Drivers/CMSIS/Include/core_cm4.h **** 
1572:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1573:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1574:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1575:Drivers/CMSIS/Include/core_cm4.h **** #endif
1576:Drivers/CMSIS/Include/core_cm4.h **** 
1577:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1578:Drivers/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1579:Drivers/CMSIS/Include/core_cm4.h **** 
1580:Drivers/CMSIS/Include/core_cm4.h **** /*@} */
1581:Drivers/CMSIS/Include/core_cm4.h **** 
1582:Drivers/CMSIS/Include/core_cm4.h **** 
1583:Drivers/CMSIS/Include/core_cm4.h **** 
1584:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1585:Drivers/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1586:Drivers/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1587:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1588:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1589:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1590:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1591:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1592:Drivers/CMSIS/Include/core_cm4.h **** /**
1593:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1594:Drivers/CMSIS/Include/core_cm4.h **** */
1595:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccjgyybA.s 			page 65


1596:Drivers/CMSIS/Include/core_cm4.h **** 
1597:Drivers/CMSIS/Include/core_cm4.h **** 
1598:Drivers/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1599:Drivers/CMSIS/Include/core_cm4.h **** /**
1600:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1601:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1602:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1603:Drivers/CMSIS/Include/core_cm4.h ****   @{
1604:Drivers/CMSIS/Include/core_cm4.h ****  */
1605:Drivers/CMSIS/Include/core_cm4.h **** 
1606:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1607:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Drivers/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1609:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1610:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1611:Drivers/CMSIS/Include/core_cm4.h **** #else
1612:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1613:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1614:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1615:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1616:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1617:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1618:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1619:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1620:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1621:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1622:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1623:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1624:Drivers/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1625:Drivers/CMSIS/Include/core_cm4.h **** 
1626:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1627:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:Drivers/CMSIS/Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1629:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1630:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1631:Drivers/CMSIS/Include/core_cm4.h **** #else
1632:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1633:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1634:Drivers/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1635:Drivers/CMSIS/Include/core_cm4.h **** 
1636:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1637:Drivers/CMSIS/Include/core_cm4.h **** 
1638:Drivers/CMSIS/Include/core_cm4.h **** 
1639:Drivers/CMSIS/Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1640:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1641:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1642:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1643:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1644:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1645:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1646:Drivers/CMSIS/Include/core_cm4.h **** 
1647:Drivers/CMSIS/Include/core_cm4.h **** 
1648:Drivers/CMSIS/Include/core_cm4.h **** /**
1649:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1650:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1651:Drivers/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1652:Drivers/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
ARM GAS  /tmp/ccjgyybA.s 			page 66


1653:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1654:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1655:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1656:Drivers/CMSIS/Include/core_cm4.h ****  */
1657:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1658:Drivers/CMSIS/Include/core_cm4.h **** {
1659:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1660:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1661:Drivers/CMSIS/Include/core_cm4.h **** 
1662:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1663:Drivers/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1664:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1665:Drivers/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1666:Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1667:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1668:Drivers/CMSIS/Include/core_cm4.h **** }
1669:Drivers/CMSIS/Include/core_cm4.h **** 
1670:Drivers/CMSIS/Include/core_cm4.h **** 
1671:Drivers/CMSIS/Include/core_cm4.h **** /**
1672:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1673:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1674:Drivers/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1675:Drivers/CMSIS/Include/core_cm4.h ****  */
1676:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1677:Drivers/CMSIS/Include/core_cm4.h **** {
1678:Drivers/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1679:Drivers/CMSIS/Include/core_cm4.h **** }
1680:Drivers/CMSIS/Include/core_cm4.h **** 
1681:Drivers/CMSIS/Include/core_cm4.h **** 
1682:Drivers/CMSIS/Include/core_cm4.h **** /**
1683:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1684:Drivers/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1685:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1686:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1687:Drivers/CMSIS/Include/core_cm4.h ****  */
1688:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
 1307              		.loc 3 1688 22 view .LVU420
 1308              	.LBB20:
1689:Drivers/CMSIS/Include/core_cm4.h **** {
1690:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 1309              		.loc 3 1690 3 view .LVU421
 1310              		.loc 3 1690 6 is_stmt 0 view .LVU422
 1311 0018 002C     		cmp	r4, #0
 1312 001a 07DB     		blt	.L78
1691:Drivers/CMSIS/Include/core_cm4.h ****   {
1692:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 1313              		.loc 3 1692 5 is_stmt 1 view .LVU423
 1314              		.loc 3 1692 81 is_stmt 0 view .LVU424
 1315 001c 05F01F05 		and	r5, r5, #31
 1316              		.loc 3 1692 34 view .LVU425
 1317 0020 6409     		lsrs	r4, r4, #5
 1318              	.LVL115:
 1319              		.loc 3 1692 45 view .LVU426
 1320 0022 0123     		movs	r3, #1
 1321 0024 AB40     		lsls	r3, r3, r5
 1322              		.loc 3 1692 43 view .LVU427
 1323 0026 024A     		ldr	r2, .L81
ARM GAS  /tmp/ccjgyybA.s 			page 67


 1324 0028 42F82430 		str	r3, [r2, r4, lsl #2]
 1325              	.LVL116:
 1326              	.L78:
 1327              		.loc 3 1692 43 view .LVU428
 1328              	.LBE20:
 1329              	.LBE19:
 537:mri/devices/stm32f429xx/stm32f429xx_usart.c **** }
 1330              		.loc 1 537 1 view .LVU429
 1331 002c 38BD     		pop	{r3, r4, r5, pc}
 1332              	.L82:
 1333 002e 00BF     		.align	2
 1334              	.L81:
 1335 0030 00E100E0 		.word	-536813312
 1336              		.cfi_endproc
 1337              	.LFE234:
 1339              		.section	.text.configureUartForExclusiveUseOfDebugger,"ax",%progbits
 1340              		.align	1
 1341              		.syntax unified
 1342              		.thumb
 1343              		.thumb_func
 1345              	configureUartForExclusiveUseOfDebugger:
 1346              	.LVL117:
 1347              	.LFB235:
 538:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 539:mri/devices/stm32f429xx/stm32f429xx_usart.c **** static void configureUartForExclusiveUseOfDebugger(UartParameters* pParameters)
 540:mri/devices/stm32f429xx/stm32f429xx_usart.c **** {
 1348              		.loc 1 540 1 is_stmt 1 view -0
 1349              		.cfi_startproc
 1350              		@ args = 0, pretend = 0, frame = 0
 1351              		@ frame_needed = 0, uses_anonymous_args = 0
 1352              		.loc 1 540 1 is_stmt 0 view .LVU431
 1353 0000 38B5     		push	{r3, r4, r5, lr}
 1354              	.LCFI12:
 1355              		.cfi_def_cfa_offset 16
 1356              		.cfi_offset 3, -16
 1357              		.cfi_offset 4, -12
 1358              		.cfi_offset 5, -8
 1359              		.cfi_offset 14, -4
 1360 0002 0546     		mov	r5, r0
 541:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     uint32_t uart_index = pParameters->uartIndex;
 1361              		.loc 1 541 5 is_stmt 1 view .LVU432
 1362              		.loc 1 541 14 is_stmt 0 view .LVU433
 1363 0004 0468     		ldr	r4, [r0]
 1364              	.LVL118:
 542:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     enableUartPeripheralCLOCK(uart_index);
 1365              		.loc 1 542 5 is_stmt 1 view .LVU434
 1366 0006 2046     		mov	r0, r4
 1367              	.LVL119:
 1368              		.loc 1 542 5 is_stmt 0 view .LVU435
 1369 0008 FFF7FEFF 		bl	enableUartPeripheralCLOCK
 1370              	.LVL120:
 543:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     enableGPIO(uart_index);
 1371              		.loc 1 543 5 is_stmt 1 view .LVU436
 1372 000c 2046     		mov	r0, r4
 1373 000e FFF7FEFF 		bl	enableGPIO
 1374              	.LVL121:
 544:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     enableUART(pParameters);
ARM GAS  /tmp/ccjgyybA.s 			page 68


 1375              		.loc 1 544 5 view .LVU437
 1376 0012 2846     		mov	r0, r5
 1377 0014 FFF7FEFF 		bl	enableUART
 1378              	.LVL122:
 545:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     enableUartToInterruptOnReceivedChar(uart_index);
 1379              		.loc 1 545 5 view .LVU438
 1380 0018 2046     		mov	r0, r4
 1381 001a FFF7FEFF 		bl	enableUartToInterruptOnReceivedChar
 1382              	.LVL123:
 546:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     configureNVICForUartInterrupt(uart_index);
 1383              		.loc 1 546 5 view .LVU439
 1384 001e 2046     		mov	r0, r4
 1385 0020 FFF7FEFF 		bl	configureNVICForUartInterrupt
 1386              	.LVL124:
 547:mri/devices/stm32f429xx/stm32f429xx_usart.c **** }
 1387              		.loc 1 547 1 is_stmt 0 view .LVU440
 1388 0024 38BD     		pop	{r3, r4, r5, pc}
 1389              		.loc 1 547 1 view .LVU441
 1390              		.cfi_endproc
 1391              	.LFE235:
 1393              		.section	.text.mriStm32f429xxUart_Init,"ax",%progbits
 1394              		.align	1
 1395              		.global	mriStm32f429xxUart_Init
 1396              		.syntax unified
 1397              		.thumb
 1398              		.thumb_func
 1400              	mriStm32f429xxUart_Init:
 1401              	.LVL125:
 1402              	.LFB220:
 105:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     UartParameters parameters;
 1403              		.loc 1 105 1 is_stmt 1 view -0
 1404              		.cfi_startproc
 1405              		@ args = 0, pretend = 0, frame = 8
 1406              		@ frame_needed = 0, uses_anonymous_args = 0
 105:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     UartParameters parameters;
 1407              		.loc 1 105 1 is_stmt 0 view .LVU443
 1408 0000 00B5     		push	{lr}
 1409              	.LCFI13:
 1410              		.cfi_def_cfa_offset 4
 1411              		.cfi_offset 14, -4
 1412 0002 83B0     		sub	sp, sp, #12
 1413              	.LCFI14:
 1414              		.cfi_def_cfa_offset 16
 106:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 1415              		.loc 1 106 5 is_stmt 1 view .LVU444
 108:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     saveUartToBeUsedByDebugger(parameters.uartIndex);
 1416              		.loc 1 108 5 view .LVU445
 1417 0004 6946     		mov	r1, sp
 1418 0006 FFF7FEFF 		bl	parseUartParameters
 1419              	.LVL126:
 109:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     configureUartForExclusiveUseOfDebugger(&parameters);
 1420              		.loc 1 109 5 view .LVU446
 1421 000a 0098     		ldr	r0, [sp]
 1422 000c FFF7FEFF 		bl	saveUartToBeUsedByDebugger
 1423              	.LVL127:
 110:mri/devices/stm32f429xx/stm32f429xx_usart.c **** }
 1424              		.loc 1 110 5 view .LVU447
ARM GAS  /tmp/ccjgyybA.s 			page 69


 1425 0010 6846     		mov	r0, sp
 1426 0012 FFF7FEFF 		bl	configureUartForExclusiveUseOfDebugger
 1427              	.LVL128:
 111:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 1428              		.loc 1 111 1 is_stmt 0 view .LVU448
 1429 0016 03B0     		add	sp, sp, #12
 1430              	.LCFI15:
 1431              		.cfi_def_cfa_offset 4
 1432              		@ sp needed
 1433 0018 5DF804FB 		ldr	pc, [sp], #4
 1434              		.cfi_endproc
 1435              	.LFE220:
 1437              		.section	.text.mriPlatform_CommHasReceiveData,"ax",%progbits
 1438              		.align	1
 1439              		.global	mriPlatform_CommHasReceiveData
 1440              		.syntax unified
 1441              		.thumb
 1442              		.thumb_func
 1444              	mriPlatform_CommHasReceiveData:
 1445              	.LFB230:
 497:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     return mriStm32f429xxState.pCurrentUart->pUartRegisters->SR & USART_SR_RXNE;
 1446              		.loc 1 497 1 is_stmt 1 view -0
 1447              		.cfi_startproc
 1448              		@ args = 0, pretend = 0, frame = 0
 1449              		@ frame_needed = 0, uses_anonymous_args = 0
 1450              		@ link register save eliminated.
 498:mri/devices/stm32f429xx/stm32f429xx_usart.c **** }
 1451              		.loc 1 498 5 view .LVU450
 498:mri/devices/stm32f429xx/stm32f429xx_usart.c **** }
 1452              		.loc 1 498 31 is_stmt 0 view .LVU451
 1453 0000 034B     		ldr	r3, .L88
 1454 0002 1B68     		ldr	r3, [r3]
 498:mri/devices/stm32f429xx/stm32f429xx_usart.c **** }
 1455              		.loc 1 498 44 view .LVU452
 1456 0004 1B68     		ldr	r3, [r3]
 498:mri/devices/stm32f429xx/stm32f429xx_usart.c **** }
 1457              		.loc 1 498 60 view .LVU453
 1458 0006 1868     		ldr	r0, [r3]
 499:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 1459              		.loc 1 499 1 view .LVU454
 1460 0008 00F02000 		and	r0, r0, #32
 1461 000c 7047     		bx	lr
 1462              	.L89:
 1463 000e 00BF     		.align	2
 1464              	.L88:
 1465 0010 00000000 		.word	mriStm32f429xxState
 1466              		.cfi_endproc
 1467              	.LFE230:
 1469              		.section	.text.mriPlatform_CommHasTransmitCompleted,"ax",%progbits
 1470              		.align	1
 1471              		.global	mriPlatform_CommHasTransmitCompleted
 1472              		.syntax unified
 1473              		.thumb
 1474              		.thumb_func
 1476              	mriPlatform_CommHasTransmitCompleted:
 1477              	.LFB231:
 502:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     return mriStm32f429xxState.pCurrentUart->pUartRegisters->SR & USART_SR_TC;
ARM GAS  /tmp/ccjgyybA.s 			page 70


 1478              		.loc 1 502 1 is_stmt 1 view -0
 1479              		.cfi_startproc
 1480              		@ args = 0, pretend = 0, frame = 0
 1481              		@ frame_needed = 0, uses_anonymous_args = 0
 1482              		@ link register save eliminated.
 503:mri/devices/stm32f429xx/stm32f429xx_usart.c **** }
 1483              		.loc 1 503 5 view .LVU456
 503:mri/devices/stm32f429xx/stm32f429xx_usart.c **** }
 1484              		.loc 1 503 31 is_stmt 0 view .LVU457
 1485 0000 034B     		ldr	r3, .L91
 1486 0002 1B68     		ldr	r3, [r3]
 503:mri/devices/stm32f429xx/stm32f429xx_usart.c **** }
 1487              		.loc 1 503 44 view .LVU458
 1488 0004 1B68     		ldr	r3, [r3]
 503:mri/devices/stm32f429xx/stm32f429xx_usart.c **** }
 1489              		.loc 1 503 60 view .LVU459
 1490 0006 1868     		ldr	r0, [r3]
 504:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 1491              		.loc 1 504 1 view .LVU460
 1492 0008 00F04000 		and	r0, r0, #64
 1493 000c 7047     		bx	lr
 1494              	.L92:
 1495 000e 00BF     		.align	2
 1496              	.L91:
 1497 0010 00000000 		.word	mriStm32f429xxState
 1498              		.cfi_endproc
 1499              	.LFE231:
 1501              		.section	.text.mriPlatform_CommReceiveChar,"ax",%progbits
 1502              		.align	1
 1503              		.global	mriPlatform_CommReceiveChar
 1504              		.syntax unified
 1505              		.thumb
 1506              		.thumb_func
 1508              	mriPlatform_CommReceiveChar:
 1509              	.LFB232:
 507:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     while(!Platform_CommHasReceiveData())
 1510              		.loc 1 507 1 is_stmt 1 view -0
 1511              		.cfi_startproc
 1512              		@ args = 0, pretend = 0, frame = 0
 1513              		@ frame_needed = 0, uses_anonymous_args = 0
 1514 0000 08B5     		push	{r3, lr}
 1515              	.LCFI16:
 1516              		.cfi_def_cfa_offset 8
 1517              		.cfi_offset 3, -8
 1518              		.cfi_offset 14, -4
 1519              	.L94:
 511:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     return (mriStm32f429xxState.pCurrentUart->pUartRegisters->DR & 0x1FF);
 1520              		.loc 1 511 5 discriminator 1 view .LVU462
 508:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     {
 1521              		.loc 1 508 11 discriminator 1 view .LVU463
 508:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     {
 1522              		.loc 1 508 12 is_stmt 0 discriminator 1 view .LVU464
 1523 0002 FFF7FEFF 		bl	mriPlatform_CommHasReceiveData
 1524              	.LVL129:
 508:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     {
 1525              		.loc 1 508 11 discriminator 1 view .LVU465
 1526 0006 0028     		cmp	r0, #0
ARM GAS  /tmp/ccjgyybA.s 			page 71


 1527 0008 FBD0     		beq	.L94
 512:mri/devices/stm32f429xx/stm32f429xx_usart.c **** }
 1528              		.loc 1 512 5 is_stmt 1 view .LVU466
 512:mri/devices/stm32f429xx/stm32f429xx_usart.c **** }
 1529              		.loc 1 512 32 is_stmt 0 view .LVU467
 1530 000a 034B     		ldr	r3, .L96
 1531 000c 1B68     		ldr	r3, [r3]
 512:mri/devices/stm32f429xx/stm32f429xx_usart.c **** }
 1532              		.loc 1 512 45 view .LVU468
 1533 000e 1B68     		ldr	r3, [r3]
 512:mri/devices/stm32f429xx/stm32f429xx_usart.c **** }
 1534              		.loc 1 512 61 view .LVU469
 1535 0010 5868     		ldr	r0, [r3, #4]
 513:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 1536              		.loc 1 513 1 view .LVU470
 1537 0012 C0F30800 		ubfx	r0, r0, #0, #9
 1538 0016 08BD     		pop	{r3, pc}
 1539              	.L97:
 1540              		.align	2
 1541              	.L96:
 1542 0018 00000000 		.word	mriStm32f429xxState
 1543              		.cfi_endproc
 1544              	.LFE232:
 1546              		.section	.text.mriPlatform_CommSendChar,"ax",%progbits
 1547              		.align	1
 1548              		.global	mriPlatform_CommSendChar
 1549              		.syntax unified
 1550              		.thumb
 1551              		.thumb_func
 1553              	mriPlatform_CommSendChar:
 1554              	.LVL130:
 1555              	.LFB233:
 518:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     USART_TypeDef *uart = mriStm32f429xxState.pCurrentUart->pUartRegisters;
 1556              		.loc 1 518 1 is_stmt 1 view -0
 1557              		.cfi_startproc
 1558              		@ args = 0, pretend = 0, frame = 0
 1559              		@ frame_needed = 0, uses_anonymous_args = 0
 1560              		@ link register save eliminated.
 519:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     while (!(uart->SR & USART_SR_TXE))
 1561              		.loc 1 519 5 view .LVU472
 519:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     while (!(uart->SR & USART_SR_TXE))
 1562              		.loc 1 519 46 is_stmt 0 view .LVU473
 1563 0000 054B     		ldr	r3, .L100
 1564 0002 1B68     		ldr	r3, [r3]
 519:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     while (!(uart->SR & USART_SR_TXE))
 1565              		.loc 1 519 20 view .LVU474
 1566 0004 1A68     		ldr	r2, [r3]
 1567              	.LVL131:
 520:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     {
 1568              		.loc 1 520 5 is_stmt 1 view .LVU475
 1569              	.L99:
 523:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     uart->DR = (Character & 0x1FF);
 1570              		.loc 1 523 5 discriminator 1 view .LVU476
 520:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     {
 1571              		.loc 1 520 12 discriminator 1 view .LVU477
 520:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     {
 1572              		.loc 1 520 18 is_stmt 0 discriminator 1 view .LVU478
ARM GAS  /tmp/ccjgyybA.s 			page 72


 1573 0006 1368     		ldr	r3, [r2]
 520:mri/devices/stm32f429xx/stm32f429xx_usart.c ****     {
 1574              		.loc 1 520 12 discriminator 1 view .LVU479
 1575 0008 13F0800F 		tst	r3, #128
 1576 000c FBD0     		beq	.L99
 524:mri/devices/stm32f429xx/stm32f429xx_usart.c **** }
 1577              		.loc 1 524 5 is_stmt 1 view .LVU480
 524:mri/devices/stm32f429xx/stm32f429xx_usart.c **** }
 1578              		.loc 1 524 27 is_stmt 0 view .LVU481
 1579 000e C0F30800 		ubfx	r0, r0, #0, #9
 1580              	.LVL132:
 524:mri/devices/stm32f429xx/stm32f429xx_usart.c **** }
 1581              		.loc 1 524 14 view .LVU482
 1582 0012 5060     		str	r0, [r2, #4]
 525:mri/devices/stm32f429xx/stm32f429xx_usart.c **** 
 1583              		.loc 1 525 1 view .LVU483
 1584 0014 7047     		bx	lr
 1585              	.L101:
 1586 0016 00BF     		.align	2
 1587              	.L100:
 1588 0018 00000000 		.word	mriStm32f429xxState
 1589              		.cfi_endproc
 1590              	.LFE233:
 1592              		.section	.rodata.baudRatePrefix.0,"a"
 1593              		.align	2
 1596              	baudRatePrefix.0:
 1597 0000 4D52495F 		.ascii	"MRI_UART_BAUD=\000"
 1597      55415254 
 1597      5F424155 
 1597      443D00
 1598              		.section	.data._mriAPBAHBPrescTable,"aw"
 1599              		.align	2
 1602              	_mriAPBAHBPrescTable:
 1603 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004\001\002\003\004\006"
 1603      01020304 
 1603      01020304 
 1603      06
 1604 000d 070809   		.ascii	"\007\010\011"
 1605              		.section	.rodata.g_uartConfigurations,"a"
 1606              		.align	2
 1609              	g_uartConfigurations:
 1610 0000 00100140 		.word	1073811456
 1611 0004 07000000 		.word	7
 1612 0008 07000000 		.word	7
 1613 000c 00440040 		.word	1073759232
 1614 0010 07000000 		.word	7
 1615 0014 07000000 		.word	7
 1616              		.text
 1617              	.Letext0:
 1618              		.file 4 "/usr/lib/gcc/arm-none-eabi/12.2.0/include/stddef.h"
 1619              		.file 5 "/usr/arm-none-eabi/include/machine/_default_types.h"
 1620              		.file 6 "/usr/arm-none-eabi/include/sys/_stdint.h"
 1621              		.file 7 "mri/core/token.h"
 1622              		.file 8 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
 1623              		.file 9 "mri/devices/stm32f429xx/stm32f429xx_usart.h"
 1624              		.file 10 "mri/devices/stm32f429xx/stm32f429xx_init.h"
 1625              		.file 11 "mri/core/libc.h"
ARM GAS  /tmp/ccjgyybA.s 			page 73


 1626              		.file 12 "mri/architectures/armv7-m/armv7-m.h"
ARM GAS  /tmp/ccjgyybA.s 			page 74


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f429xx_usart.c
     /tmp/ccjgyybA.s:21     .text.getDecimalDigit:0000000000000000 $t
     /tmp/ccjgyybA.s:26     .text.getDecimalDigit:0000000000000000 getDecimalDigit
     /tmp/ccjgyybA.s:76     .text.getDecimalDigit:0000000000000020 $d
     /tmp/ccjgyybA.s:81     .text.uint32FromString:0000000000000000 $t
     /tmp/ccjgyybA.s:86     .text.uint32FromString:0000000000000000 uint32FromString
     /tmp/ccjgyybA.s:176    .text.uint32FromString:0000000000000030 $d
     /tmp/ccjgyybA.s:181    .text.saveUartToBeUsedByDebugger:0000000000000000 $t
     /tmp/ccjgyybA.s:186    .text.saveUartToBeUsedByDebugger:0000000000000000 saveUartToBeUsedByDebugger
     /tmp/ccjgyybA.s:212    .text.saveUartToBeUsedByDebugger:0000000000000014 $d
     /tmp/ccjgyybA.s:1609   .rodata.g_uartConfigurations:0000000000000000 g_uartConfigurations
     /tmp/ccjgyybA.s:218    .text.enableUartPeripheralCLOCK:0000000000000000 $t
     /tmp/ccjgyybA.s:223    .text.enableUartPeripheralCLOCK:0000000000000000 enableUartPeripheralCLOCK
     /tmp/ccjgyybA.s:286    .text.enableUartPeripheralCLOCK:0000000000000044 $d
     /tmp/ccjgyybA.s:291    .text._mriRCC_GetClocksFreq:0000000000000000 $t
     /tmp/ccjgyybA.s:296    .text._mriRCC_GetClocksFreq:0000000000000000 _mriRCC_GetClocksFreq
     /tmp/ccjgyybA.s:500    .text._mriRCC_GetClocksFreq:00000000000000a8 $d
     /tmp/ccjgyybA.s:1602   .data._mriAPBAHBPrescTable:0000000000000000 _mriAPBAHBPrescTable
     /tmp/ccjgyybA.s:508    .text.usart_baud_calc:0000000000000000 $t
     /tmp/ccjgyybA.s:513    .text.usart_baud_calc:0000000000000000 usart_baud_calc
     /tmp/ccjgyybA.s:670    .text.usart_baud_calc:000000000000008c $d
     /tmp/ccjgyybA.s:676    .text.enableUART:0000000000000000 $t
     /tmp/ccjgyybA.s:681    .text.enableUART:0000000000000000 enableUART
     /tmp/ccjgyybA.s:784    .text.enableUART:0000000000000064 $d
     /tmp/ccjgyybA.s:791    .text.enableGPIO:0000000000000000 $t
     /tmp/ccjgyybA.s:796    .text.enableGPIO:0000000000000000 enableGPIO
     /tmp/ccjgyybA.s:1062   .text.enableGPIO:0000000000000124 $d
     /tmp/ccjgyybA.s:1069   .text.enableUartToInterruptOnReceivedChar:0000000000000000 $t
     /tmp/ccjgyybA.s:1074   .text.enableUartToInterruptOnReceivedChar:0000000000000000 enableUartToInterruptOnReceivedChar
     /tmp/ccjgyybA.s:1098   .text.enableUartToInterruptOnReceivedChar:0000000000000010 $d
     /tmp/ccjgyybA.s:1103   .text.commUartIndex:0000000000000000 $t
     /tmp/ccjgyybA.s:1108   .text.commUartIndex:0000000000000000 commUartIndex
     /tmp/ccjgyybA.s:1130   .text.commUartIndex:0000000000000014 $d
     /tmp/ccjgyybA.s:1137   .rodata.parseUartParameters.str1.4:0000000000000000 $d
     /tmp/ccjgyybA.s:1147   .text.parseUartParameters:0000000000000000 $t
     /tmp/ccjgyybA.s:1152   .text.parseUartParameters:0000000000000000 parseUartParameters
     /tmp/ccjgyybA.s:1256   .text.parseUartParameters:000000000000005c $d
     /tmp/ccjgyybA.s:1596   .rodata.baudRatePrefix.0:0000000000000000 baudRatePrefix.0
     /tmp/ccjgyybA.s:1264   .text.configureNVICForUartInterrupt:0000000000000000 $t
     /tmp/ccjgyybA.s:1269   .text.configureNVICForUartInterrupt:0000000000000000 configureNVICForUartInterrupt
     /tmp/ccjgyybA.s:1335   .text.configureNVICForUartInterrupt:0000000000000030 $d
     /tmp/ccjgyybA.s:1340   .text.configureUartForExclusiveUseOfDebugger:0000000000000000 $t
     /tmp/ccjgyybA.s:1345   .text.configureUartForExclusiveUseOfDebugger:0000000000000000 configureUartForExclusiveUseOfDebugger
     /tmp/ccjgyybA.s:1394   .text.mriStm32f429xxUart_Init:0000000000000000 $t
     /tmp/ccjgyybA.s:1400   .text.mriStm32f429xxUart_Init:0000000000000000 mriStm32f429xxUart_Init
     /tmp/ccjgyybA.s:1438   .text.mriPlatform_CommHasReceiveData:0000000000000000 $t
     /tmp/ccjgyybA.s:1444   .text.mriPlatform_CommHasReceiveData:0000000000000000 mriPlatform_CommHasReceiveData
     /tmp/ccjgyybA.s:1465   .text.mriPlatform_CommHasReceiveData:0000000000000010 $d
     /tmp/ccjgyybA.s:1470   .text.mriPlatform_CommHasTransmitCompleted:0000000000000000 $t
     /tmp/ccjgyybA.s:1476   .text.mriPlatform_CommHasTransmitCompleted:0000000000000000 mriPlatform_CommHasTransmitCompleted
     /tmp/ccjgyybA.s:1497   .text.mriPlatform_CommHasTransmitCompleted:0000000000000010 $d
     /tmp/ccjgyybA.s:1502   .text.mriPlatform_CommReceiveChar:0000000000000000 $t
     /tmp/ccjgyybA.s:1508   .text.mriPlatform_CommReceiveChar:0000000000000000 mriPlatform_CommReceiveChar
     /tmp/ccjgyybA.s:1542   .text.mriPlatform_CommReceiveChar:0000000000000018 $d
     /tmp/ccjgyybA.s:1547   .text.mriPlatform_CommSendChar:0000000000000000 $t
     /tmp/ccjgyybA.s:1553   .text.mriPlatform_CommSendChar:0000000000000000 mriPlatform_CommSendChar
ARM GAS  /tmp/ccjgyybA.s 			page 75


     /tmp/ccjgyybA.s:1588   .text.mriPlatform_CommSendChar:0000000000000018 $d
     /tmp/ccjgyybA.s:1593   .rodata.baudRatePrefix.0:0000000000000000 $d
     /tmp/ccjgyybA.s:1599   .data._mriAPBAHBPrescTable:0000000000000000 $d
     /tmp/ccjgyybA.s:1606   .rodata.g_uartConfigurations:0000000000000000 $d

UNDEFINED SYMBOLS
mriExceptionCode
mriStm32f429xxState
mri_memset
mriToken_MatchingString
mriToken_MatchingStringPrefix
mriCortexMSetPriority
