<stg><name>build_feasible_superposition<3></name>


<trans_list>

<trans id="65" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="10" op_0_bw="32">
<![CDATA[
entry:0 %s = alloca i32 1

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %state_re, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %state_im, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:3 %store_ln60 = store i10 0, i10 %s

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
entry:4 %br_ln60 = br void %for.body7

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.body7:0 %s_2 = load i10 %s

]]></Node>
<StgValue><ssdm name="s_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body7:1 %icmp_ln60 = icmp_eq  i10 %s_2, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln60"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body7:2 %add_ln60 = add i10 %s_2, i10 1

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body7:3 %br_ln60 = br i1 %icmp_ln60, void %for.body7.split_ifconv, void %for.end16

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="10">
<![CDATA[
for.body7.split_ifconv:0 %zext_ln60 = zext i10 %s_2

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="10">
<![CDATA[
for.body7.split_ifconv:4 %trunc_ln103 = trunc i10 %s_2

]]></Node>
<StgValue><ssdm name="trunc_ln103"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
for.body7.split_ifconv:5 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %s_2, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="1">
<![CDATA[
for.body7.split_ifconv:6 %zext_ln71_1 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln71_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="2" op_0_bw="1">
<![CDATA[
for.body7.split_ifconv:7 %zext_ln71 = zext i1 %trunc_ln103

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
for.body7.split_ifconv:8 %tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %s_2, i32 2

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="1">
<![CDATA[
for.body7.split_ifconv:9 %zext_ln71_2 = zext i1 %tmp_93

]]></Node>
<StgValue><ssdm name="zext_ln71_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body7.split_ifconv:10 %add_ln71 = add i2 %zext_ln71, i2 %zext_ln71_2

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body7.split_ifconv:11 %ones = add i2 %add_ln71, i2 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="ones"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body7.split_ifconv:12 %icmp_ln73 = icmp_eq  i2 %ones, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln73"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
for.body7.split_ifconv:13 %tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %s_2, i32 4

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="1">
<![CDATA[
for.body7.split_ifconv:14 %zext_ln71_3 = zext i1 %tmp_94

]]></Node>
<StgValue><ssdm name="zext_ln71_3"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
for.body7.split_ifconv:15 %tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %s_2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="1">
<![CDATA[
for.body7.split_ifconv:16 %zext_ln71_4 = zext i1 %tmp_95

]]></Node>
<StgValue><ssdm name="zext_ln71_4"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
for.body7.split_ifconv:17 %tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %s_2, i32 5

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="2" op_0_bw="1">
<![CDATA[
for.body7.split_ifconv:18 %zext_ln71_5 = zext i1 %tmp_96

]]></Node>
<StgValue><ssdm name="zext_ln71_5"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body7.split_ifconv:19 %add_ln71_2 = add i2 %zext_ln71_4, i2 %zext_ln71_5

]]></Node>
<StgValue><ssdm name="add_ln71_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body7.split_ifconv:20 %ones_1 = add i2 %add_ln71_2, i2 %zext_ln71_3

]]></Node>
<StgValue><ssdm name="ones_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body7.split_ifconv:21 %icmp_ln73_1 = icmp_eq  i2 %ones_1, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln73_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
for.body7.split_ifconv:22 %tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %s_2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="1">
<![CDATA[
for.body7.split_ifconv:23 %zext_ln71_6 = zext i1 %tmp_97

]]></Node>
<StgValue><ssdm name="zext_ln71_6"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
for.body7.split_ifconv:24 %tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %s_2, i32 6

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="1">
<![CDATA[
for.body7.split_ifconv:25 %zext_ln71_7 = zext i1 %tmp_98

]]></Node>
<StgValue><ssdm name="zext_ln71_7"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
for.body7.split_ifconv:26 %tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %s_2, i32 8

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="1">
<![CDATA[
for.body7.split_ifconv:27 %zext_ln71_8 = zext i1 %tmp_99

]]></Node>
<StgValue><ssdm name="zext_ln71_8"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body7.split_ifconv:28 %add_ln71_4 = add i2 %zext_ln71_7, i2 %zext_ln71_8

]]></Node>
<StgValue><ssdm name="add_ln71_4"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body7.split_ifconv:29 %ones_2 = add i2 %add_ln71_4, i2 %zext_ln71_6

]]></Node>
<StgValue><ssdm name="ones_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body7.split_ifconv:30 %icmp_ln73_2 = icmp_ne  i2 %ones_2, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln73_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body7.split_ifconv:37 %state_im_addr = getelementptr i32 %state_im, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="state_im_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
for.body7.split_ifconv:39 %store_ln61 = store i32 0, i9 %state_im_addr

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body7.split_ifconv:40 %store_ln60 = store i10 %add_ln60, i10 %s

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0">
<![CDATA[
for.end16:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body7.split_ifconv:1 %specpipeline_ln60 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln60"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body7.split_ifconv:2 %speclooptripcount_ln60 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln60"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body7.split_ifconv:3 %specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln60"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.body7.split_ifconv:31 %phitmp = select i1 %icmp_ln73_2, i17 0, i17 70726

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body7.split_ifconv:32 %and_ln73 = and i1 %icmp_ln73, i1 %icmp_ln73_1

]]></Node>
<StgValue><ssdm name="and_ln73"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.body7.split_ifconv:33 %phi_ln61 = select i1 %and_ln73, i17 %phitmp, i17 0

]]></Node>
<StgValue><ssdm name="phi_ln61"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="18" op_0_bw="17">
<![CDATA[
for.body7.split_ifconv:34 %sext_ln61 = sext i17 %phi_ln61

]]></Node>
<StgValue><ssdm name="sext_ln61"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="18">
<![CDATA[
for.body7.split_ifconv:35 %zext_ln61 = zext i18 %sext_ln61

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body7.split_ifconv:36 %state_re_addr = getelementptr i32 %state_re, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="state_re_addr"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
for.body7.split_ifconv:38 %store_ln61 = store i32 %zext_ln61, i9 %state_re_addr

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
for.body7.split_ifconv:41 %br_ln60 = br void %for.body7

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
