{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 12 15:43:09 2009 " "Info: Processing started: Sun Jul 12 15:43:09 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CCD_Simulator -c CCD_Simulator --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CCD_Simulator -c CCD_Simulator --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_100 " "Info: Assuming node \"Clk_100\" is an undefined clock" {  } { { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_100" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clk_100 register register lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_reg_bit\[0\] lpm_counter38:inst26\|lpm_counter:lpm_counter_component\|cntr_haj:auto_generated\|counter_reg_bit\[1\] 250.0 MHz Internal " "Info: Clock \"Clk_100\" Internal fmax is restricted to 250.0 MHz between source register \"lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_reg_bit\[0\]\" and destination register \"lpm_counter38:inst26\|lpm_counter:lpm_counter_component\|cntr_haj:auto_generated\|counter_reg_bit\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 4.0 ns " "Info: fmax restricted to clock pin edge rate 4.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.021 ns + Longest register register " "Info: + Longest register to register delay is 3.021 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_reg_bit\[0\] 1 REG FF_X28_Y21_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X28_Y21_N19; Fanout = 5; REG Node = 'lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_0fm.tdf" 45 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.346 ns) + CELL(0.446 ns) 0.792 ns lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X28_Y21_N18 2 " "Info: 2: + IC(0.346 ns) + CELL(0.446 ns) = 0.792 ns; Loc. = LCCOMB_X28_Y21_N18; Fanout = 2; COMB Node = 'lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_0fm.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 0.850 ns lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X28_Y21_N20 1 " "Info: 3: + IC(0.000 ns) + CELL(0.058 ns) = 0.850 ns; Loc. = LCCOMB_X28_Y21_N20; Fanout = 1; COMB Node = 'lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita0~COUT lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_0fm.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.455 ns) 1.305 ns lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita1~0 4 COMB LCCOMB_X28_Y21_N22 2 " "Info: 4: + IC(0.000 ns) + CELL(0.455 ns) = 1.305 ns; Loc. = LCCOMB_X28_Y21_N22; Fanout = 2; COMB Node = 'lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_comb_bita1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~COUT lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~0 } "NODE_NAME" } } { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_0fm.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.130 ns) 2.071 ns lpm_counter38:inst26\|lpm_counter:lpm_counter_component\|cntr_haj:auto_generated\|_~13 5 COMB LCCOMB_X26_Y21_N2 3 " "Info: 5: + IC(0.636 ns) + CELL(0.130 ns) = 2.071 ns; Loc. = LCCOMB_X26_Y21_N2; Fanout = 3; COMB Node = 'lpm_counter38:inst26\|lpm_counter:lpm_counter_component\|cntr_haj:auto_generated\|_~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.766 ns" { lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~0 lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|_~13 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.610 ns) 3.021 ns lpm_counter38:inst26\|lpm_counter:lpm_counter_component\|cntr_haj:auto_generated\|counter_reg_bit\[1\] 6 REG FF_X27_Y21_N21 4 " "Info: 6: + IC(0.340 ns) + CELL(0.610 ns) = 3.021 ns; Loc. = FF_X27_Y21_N21; Fanout = 4; REG Node = 'lpm_counter38:inst26\|lpm_counter:lpm_counter_component\|cntr_haj:auto_generated\|counter_reg_bit\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.950 ns" { lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|_~13 lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "db/cntr_haj.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_haj.tdf" 49 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.699 ns ( 56.24 % ) " "Info: Total cell delay = 1.699 ns ( 56.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.322 ns ( 43.76 % ) " "Info: Total interconnect delay = 1.322 ns ( 43.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.021 ns" { lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita0~COUT lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~COUT lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~0 lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|_~13 lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.021 ns" { lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] {} lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita0~COUT {} lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~COUT {} lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~0 {} lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|_~13 {} lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[1] {} } { 0.000ns 0.346ns 0.000ns 0.000ns 0.636ns 0.340ns } { 0.000ns 0.446ns 0.058ns 0.455ns 0.130ns 0.610ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 destination 2.568 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk_100\" to destination register is 2.568 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Clk_100~input 2 COMB IOIBUF_X0_Y14_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G4 98 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 98; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.534 ns) 2.568 ns lpm_counter38:inst26\|lpm_counter:lpm_counter_component\|cntr_haj:auto_generated\|counter_reg_bit\[1\] 4 REG FF_X27_Y21_N21 4 " "Info: 4: + IC(0.965 ns) + CELL(0.534 ns) = 2.568 ns; Loc. = FF_X27_Y21_N21; Fanout = 4; REG Node = 'lpm_counter38:inst26\|lpm_counter:lpm_counter_component\|cntr_haj:auto_generated\|counter_reg_bit\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { Clk_100~inputclkctrl lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "db/cntr_haj.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_haj.tdf" 49 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 56.07 % ) " "Info: Total cell delay = 1.440 ns ( 56.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.128 ns ( 43.93 % ) " "Info: Total interconnect delay = 1.128 ns ( 43.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.568 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.568 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[1] {} } { 0.000ns 0.000ns 0.163ns 0.965ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 source 2.567 ns - Longest register " "Info: - Longest clock path from clock \"Clk_100\" to source register is 2.567 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Clk_100~input 2 COMB IOIBUF_X0_Y14_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G4 98 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 98; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.534 ns) 2.567 ns lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_reg_bit\[0\] 4 REG FF_X28_Y21_N19 5 " "Info: 4: + IC(0.964 ns) + CELL(0.534 ns) = 2.567 ns; Loc. = FF_X28_Y21_N19; Fanout = 5; REG Node = 'lpm_counter39:inst28\|lpm_counter:lpm_counter_component\|cntr_0fm:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { Clk_100~inputclkctrl lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_0fm.tdf" 45 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 56.10 % ) " "Info: Total cell delay = 1.440 ns ( 56.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.127 ns ( 43.90 % ) " "Info: Total interconnect delay = 1.127 ns ( 43.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.567 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.163ns 0.964ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.568 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.568 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[1] {} } { 0.000ns 0.000ns 0.163ns 0.965ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.567 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.163ns 0.964ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "db/cntr_0fm.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_0fm.tdf" 45 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns + " "Info: + Micro setup delay of destination is -0.015 ns" {  } { { "db/cntr_haj.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_haj.tdf" 49 17 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.021 ns" { lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita0~COUT lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~COUT lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~0 lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|_~13 lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.021 ns" { lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] {} lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita0~COUT {} lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~COUT {} lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_comb_bita1~0 {} lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|_~13 {} lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[1] {} } { 0.000ns 0.346ns 0.000ns 0.000ns 0.636ns 0.340ns } { 0.000ns 0.446ns 0.058ns 0.455ns 0.130ns 0.610ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.568 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.568 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[1] {} } { 0.000ns 0.000ns 0.163ns 0.965ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.567 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter39:inst28|lpm_counter:lpm_counter_component|cntr_0fm:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.163ns 0.964ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter38:inst26|lpm_counter:lpm_counter_component|cntr_haj:auto_generated|counter_reg_bit[1] {} } {  } {  } "" } } { "db/cntr_haj.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/cntr_haj.tdf" 49 17 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff22:inst19\|lpm_ff:lpm_ff_component\|dffs\[6\] DDat\[6\] Clk_100 2.537 ns register " "Info: tsu for register \"lpm_dff22:inst19\|lpm_ff:lpm_ff_component\|dffs\[6\]\" (data pin = \"DDat\[6\]\", clock pin = \"Clk_100\") is 2.537 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.131 ns + Longest pin register " "Info: + Longest pin to register delay is 5.131 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DDat\[6\] 1 PIN PIN_D8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_D8; Fanout = 1; PIN Node = 'DDat\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDat[6] } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 48 16 184 64 "DDat\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns DDat\[6\]~input 2 COMB IOIBUF_X14_Y29_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = IOIBUF_X14_Y29_N8; Fanout = 1; COMB Node = 'DDat\[6\]~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.832 ns" { DDat[6] DDat[6]~input } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 48 16 184 64 "DDat\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.078 ns) + CELL(0.130 ns) 5.040 ns lpm_dff22:inst19\|lpm_ff:lpm_ff_component\|dffs\[6\]~feeder 3 COMB LCCOMB_X26_Y4_N26 1 " "Info: 3: + IC(4.078 ns) + CELL(0.130 ns) = 5.040 ns; Loc. = LCCOMB_X26_Y4_N26; Fanout = 1; COMB Node = 'lpm_dff22:inst19\|lpm_ff:lpm_ff_component\|dffs\[6\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.208 ns" { DDat[6]~input lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[6]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 5.131 ns lpm_dff22:inst19\|lpm_ff:lpm_ff_component\|dffs\[6\] 4 REG FF_X26_Y4_N27 1 " "Info: 4: + IC(0.000 ns) + CELL(0.091 ns) = 5.131 ns; Loc. = FF_X26_Y4_N27; Fanout = 1; REG Node = 'lpm_dff22:inst19\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[6]~feeder lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.053 ns ( 20.52 % ) " "Info: Total cell delay = 1.053 ns ( 20.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.078 ns ( 79.48 % ) " "Info: Total interconnect delay = 4.078 ns ( 79.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.131 ns" { DDat[6] DDat[6]~input lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[6]~feeder lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.131 ns" { DDat[6] {} DDat[6]~input {} lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[6]~feeder {} lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 4.078ns 0.000ns } { 0.000ns 0.832ns 0.130ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns + " "Info: + Micro setup delay of destination is -0.015 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 destination 2.579 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk_100\" to destination register is 2.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Clk_100~input 2 COMB IOIBUF_X0_Y14_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G4 98 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 98; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.534 ns) 2.579 ns lpm_dff22:inst19\|lpm_ff:lpm_ff_component\|dffs\[6\] 4 REG FF_X26_Y4_N27 1 " "Info: 4: + IC(0.976 ns) + CELL(0.534 ns) = 2.579 ns; Loc. = FF_X26_Y4_N27; Fanout = 1; REG Node = 'lpm_dff22:inst19\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { Clk_100~inputclkctrl lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 55.84 % ) " "Info: Total cell delay = 1.440 ns ( 55.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.139 ns ( 44.16 % ) " "Info: Total interconnect delay = 1.139 ns ( 44.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.579 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.579 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.163ns 0.976ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.131 ns" { DDat[6] DDat[6]~input lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[6]~feeder lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.131 ns" { DDat[6] {} DDat[6]~input {} lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[6]~feeder {} lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 4.078ns 0.000ns } { 0.000ns 0.832ns 0.130ns 0.091ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.579 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.579 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_dff22:inst19|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.163ns 0.976ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk_100 Clk_Enbl inst8 7.629 ns register " "Info: tco from clock \"Clk_100\" to destination pin \"Clk_Enbl\" through register \"inst8\" is 7.629 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 source 2.568 ns + Longest register " "Info: + Longest clock path from clock \"Clk_100\" to source register is 2.568 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Clk_100~input 2 COMB IOIBUF_X0_Y14_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G4 98 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 98; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.534 ns) 2.568 ns inst8 4 REG FF_X27_Y21_N1 6 " "Info: 4: + IC(0.965 ns) + CELL(0.534 ns) = 2.568 ns; Loc. = FF_X27_Y21_N1; Fanout = 6; REG Node = 'inst8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { Clk_100~inputclkctrl inst8 } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 400 168 232 480 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 56.07 % ) " "Info: Total cell delay = 1.440 ns ( 56.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.128 ns ( 43.93 % ) " "Info: Total interconnect delay = 1.128 ns ( 43.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.568 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl inst8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.568 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} inst8 {} } { 0.000ns 0.000ns 0.163ns 0.965ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 400 168 232 480 "inst8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.862 ns + Longest register pin " "Info: + Longest register to pin delay is 4.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst8 1 REG FF_X27_Y21_N1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X27_Y21_N1; Fanout = 6; REG Node = 'inst8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst8 } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 400 168 232 480 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(3.517 ns) 4.862 ns Clk_Enbl~output 2 COMB IOOBUF_X41_Y23_N2 1 " "Info: 2: + IC(1.345 ns) + CELL(3.517 ns) = 4.862 ns; Loc. = IOOBUF_X41_Y23_N2; Fanout = 1; COMB Node = 'Clk_Enbl~output'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.862 ns" { inst8 Clk_Enbl~output } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 672 1216 1392 688 "Clk_Enbl" "" } { 408 232 304 424 "Clk_Enbl" "" } { 696 24 75 712 "Clk_Enbl" "" } { 416 504 552 432 "Clk_Enbl" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 4.862 ns Clk_Enbl 3 PIN PIN_F14 0 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 4.862 ns; Loc. = PIN_F14; Fanout = 0; PIN Node = 'Clk_Enbl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { Clk_Enbl~output Clk_Enbl } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 672 1216 1392 688 "Clk_Enbl" "" } { 408 232 304 424 "Clk_Enbl" "" } { 696 24 75 712 "Clk_Enbl" "" } { 416 504 552 432 "Clk_Enbl" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.517 ns ( 72.34 % ) " "Info: Total cell delay = 3.517 ns ( 72.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.345 ns ( 27.66 % ) " "Info: Total interconnect delay = 1.345 ns ( 27.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.862 ns" { inst8 Clk_Enbl~output Clk_Enbl } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.862 ns" { inst8 {} Clk_Enbl~output {} Clk_Enbl {} } { 0.000ns 1.345ns 0.000ns } { 0.000ns 3.517ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.568 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl inst8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.568 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} inst8 {} } { 0.000ns 0.000ns 0.163ns 0.965ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.862 ns" { inst8 Clk_Enbl~output Clk_Enbl } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.862 ns" { inst8 {} Clk_Enbl~output {} Clk_Enbl {} } { 0.000ns 1.345ns 0.000ns } { 0.000ns 3.517ns 0.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_dff22:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\] CDat\[0\] Clk_100 0.737 ns register " "Info: th for register \"lpm_dff22:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (data pin = \"CDat\[0\]\", clock pin = \"Clk_100\") is 0.737 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 destination 2.579 ns + Longest register " "Info: + Longest clock path from clock \"Clk_100\" to destination register is 2.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.906 ns) 0.906 ns Clk_100~input 2 COMB IOIBUF_X0_Y14_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.906 ns) = 0.906 ns; Loc. = IOIBUF_X0_Y14_N1; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.069 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G4 98 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.069 ns; Loc. = CLKCTRL_G4; Fanout = 98; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { 128 16 184 144 "Clk_100" "" } { 88 992 1056 104 "Clk_100" "" } { 240 416 472 256 "Clk_100" "" } { 392 248 304 408 "Clk_100" "" } { 424 112 168 440 "Clk_100" "" } { 528 792 841 544 "Clk_100" "" } { 544 264 320 560 "Clk_100" "" } { 568 576 625 584 "Clk_100" "" } { 704 144 193 720 "Clk_100" "" } { 712 552 601 728 "Clk_100" "" } { 704 928 977 720 "Clk_100" "" } { 416 904 960 432 "Clk_100" "" } { 360 1264 1305 376 "Clk_100" "" } { 240 1000 1064 256 "Clk_100" "" } { 376 608 664 392 "Clk_100" "" } { 896 248 297 912 "Clk_100" "" } { 872 464 520 888 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.534 ns) 2.579 ns lpm_dff22:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\] 4 REG FF_X26_Y4_N7 1 " "Info: 4: + IC(0.976 ns) + CELL(0.534 ns) = 2.579 ns; Loc. = FF_X26_Y4_N7; Fanout = 1; REG Node = 'lpm_dff22:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { Clk_100~inputclkctrl lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.440 ns ( 55.84 % ) " "Info: Total cell delay = 1.440 ns ( 55.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.139 ns ( 44.16 % ) " "Info: Total interconnect delay = 1.139 ns ( 44.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.579 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.579 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.163ns 0.976ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.999 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.999 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CDat\[0\] 1 PIN PIN_T8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_T8; Fanout = 1; PIN Node = 'CDat\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CDat[0] } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { -8 16 184 8 "CDat\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CDat\[0\]~input 2 COMB IOIBUF_X21_Y0_N15 1 " "Info: 2: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = IOIBUF_X21_Y0_N15; Fanout = 1; COMB Node = 'CDat\[0\]~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.842 ns" { CDat[0] CDat[0]~input } "NODE_NAME" } } { "CCD_Simulator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_Test_02_Base/CCD_Simulator.bdf" { { -8 16 184 8 "CDat\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.242 ns) 1.908 ns lpm_mux7:inst34\|lpm_mux:lpm_mux_component\|mux_krc:auto_generated\|result_node\[0\]~47 3 COMB LCCOMB_X26_Y4_N6 1 " "Info: 3: + IC(0.824 ns) + CELL(0.242 ns) = 1.908 ns; Loc. = LCCOMB_X26_Y4_N6; Fanout = 1; COMB Node = 'lpm_mux7:inst34\|lpm_mux:lpm_mux_component\|mux_krc:auto_generated\|result_node\[0\]~47'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { CDat[0]~input lpm_mux7:inst34|lpm_mux:lpm_mux_component|mux_krc:auto_generated|result_node[0]~47 } "NODE_NAME" } } { "db/mux_krc.tdf" "" { Text "C:/altera/90/qdesigns/Main_Test_02_Base/db/mux_krc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 1.999 ns lpm_dff22:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\] 4 REG FF_X26_Y4_N7 1 " "Info: 4: + IC(0.000 ns) + CELL(0.091 ns) = 1.999 ns; Loc. = FF_X26_Y4_N7; Fanout = 1; REG Node = 'lpm_dff22:inst15\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { lpm_mux7:inst34|lpm_mux:lpm_mux_component|mux_krc:auto_generated|result_node[0]~47 lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.175 ns ( 58.78 % ) " "Info: Total cell delay = 1.175 ns ( 58.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.824 ns ( 41.22 % ) " "Info: Total interconnect delay = 0.824 ns ( 41.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.999 ns" { CDat[0] CDat[0]~input lpm_mux7:inst34|lpm_mux:lpm_mux_component|mux_krc:auto_generated|result_node[0]~47 lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.999 ns" { CDat[0] {} CDat[0]~input {} lpm_mux7:inst34|lpm_mux:lpm_mux_component|mux_krc:auto_generated|result_node[0]~47 {} lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.824ns 0.000ns } { 0.000ns 0.842ns 0.242ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.579 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.579 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.163ns 0.976ns } { 0.000ns 0.906ns 0.000ns 0.534ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.999 ns" { CDat[0] CDat[0]~input lpm_mux7:inst34|lpm_mux:lpm_mux_component|mux_krc:auto_generated|result_node[0]~47 lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.999 ns" { CDat[0] {} CDat[0]~input {} lpm_mux7:inst34|lpm_mux:lpm_mux_component|mux_krc:auto_generated|result_node[0]~47 {} lpm_dff22:inst15|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.824ns 0.000ns } { 0.000ns 0.842ns 0.242ns 0.091ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Peak virtual memory: 178 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 12 15:43:09 2009 " "Info: Processing ended: Sun Jul 12 15:43:09 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
