transcript off
onbreak {quit -force}
onerror {quit -force}
transcript on

vlib work
vlib riviera/xilinx_vip
vlib riviera/xpm
vlib riviera/axi_infrastructure_v1_1_0
vlib riviera/axi_vip_v1_1_15
vlib riviera/processing_system7_vip_v1_0_17
vlib riviera/xil_defaultlib
vlib riviera/lib_cdc_v1_0_2
vlib riviera/proc_sys_reset_v5_0_14
vlib riviera/axi_lite_ipif_v3_0_4
vlib riviera/v_tc_v6_2_7
vlib riviera/v_tc_v6_1_13
vlib riviera/v_vid_in_axi4s_v4_0_11
vlib riviera/v_axi4s_vid_out_v4_0_17
vlib riviera/xlconstant_v1_1_8
vlib riviera/lib_pkg_v1_0_3
vlib riviera/fifo_generator_v13_2_9
vlib riviera/lib_fifo_v1_0_18
vlib riviera/blk_mem_gen_v8_4_7
vlib riviera/lib_bmg_v1_0_16
vlib riviera/lib_srl_fifo_v1_0_3
vlib riviera/axi_datamover_v5_1_31
vlib riviera/axi_vdma_v6_3_17
vlib riviera/smartconnect_v1_0
vlib riviera/axi_register_slice_v2_1_29
vlib riviera/interrupt_control_v3_1_5
vlib riviera/axi_iic_v2_1_5
vlib riviera/axi_intc_v4_1_18
vlib riviera/xlconcat_v2_1_5
vlib riviera/axi_gpio_v2_0_31
vlib riviera/xbip_utils_v3_0_11
vlib riviera/c_reg_fd_v12_0_7
vlib riviera/xbip_dsp48_wrapper_v3_0_5
vlib riviera/xbip_pipe_v3_0_7
vlib riviera/xbip_dsp48_addsub_v3_0_7
vlib riviera/xbip_addsub_v3_0_7
vlib riviera/c_addsub_v12_0_16
vlib riviera/c_gate_bit_v12_0_7
vlib riviera/xbip_counter_v3_0_7
vlib riviera/c_counter_binary_v12_0_17
vlib riviera/axis_infrastructure_v1_1_1
vlib riviera/axis_data_fifo_v2_0_11
vlib riviera/generic_baseblocks_v2_1_1
vlib riviera/axi_data_fifo_v2_1_28
vlib riviera/axi_crossbar_v2_1_30
vlib riviera/axi_protocol_converter_v2_1_29

vmap xilinx_vip riviera/xilinx_vip
vmap xpm riviera/xpm
vmap axi_infrastructure_v1_1_0 riviera/axi_infrastructure_v1_1_0
vmap axi_vip_v1_1_15 riviera/axi_vip_v1_1_15
vmap processing_system7_vip_v1_0_17 riviera/processing_system7_vip_v1_0_17
vmap xil_defaultlib riviera/xil_defaultlib
vmap lib_cdc_v1_0_2 riviera/lib_cdc_v1_0_2
vmap proc_sys_reset_v5_0_14 riviera/proc_sys_reset_v5_0_14
vmap axi_lite_ipif_v3_0_4 riviera/axi_lite_ipif_v3_0_4
vmap v_tc_v6_2_7 riviera/v_tc_v6_2_7
vmap v_tc_v6_1_13 riviera/v_tc_v6_1_13
vmap v_vid_in_axi4s_v4_0_11 riviera/v_vid_in_axi4s_v4_0_11
vmap v_axi4s_vid_out_v4_0_17 riviera/v_axi4s_vid_out_v4_0_17
vmap xlconstant_v1_1_8 riviera/xlconstant_v1_1_8
vmap lib_pkg_v1_0_3 riviera/lib_pkg_v1_0_3
vmap fifo_generator_v13_2_9 riviera/fifo_generator_v13_2_9
vmap lib_fifo_v1_0_18 riviera/lib_fifo_v1_0_18
vmap blk_mem_gen_v8_4_7 riviera/blk_mem_gen_v8_4_7
vmap lib_bmg_v1_0_16 riviera/lib_bmg_v1_0_16
vmap lib_srl_fifo_v1_0_3 riviera/lib_srl_fifo_v1_0_3
vmap axi_datamover_v5_1_31 riviera/axi_datamover_v5_1_31
vmap axi_vdma_v6_3_17 riviera/axi_vdma_v6_3_17
vmap smartconnect_v1_0 riviera/smartconnect_v1_0
vmap axi_register_slice_v2_1_29 riviera/axi_register_slice_v2_1_29
vmap interrupt_control_v3_1_5 riviera/interrupt_control_v3_1_5
vmap axi_iic_v2_1_5 riviera/axi_iic_v2_1_5
vmap axi_intc_v4_1_18 riviera/axi_intc_v4_1_18
vmap xlconcat_v2_1_5 riviera/xlconcat_v2_1_5
vmap axi_gpio_v2_0_31 riviera/axi_gpio_v2_0_31
vmap xbip_utils_v3_0_11 riviera/xbip_utils_v3_0_11
vmap c_reg_fd_v12_0_7 riviera/c_reg_fd_v12_0_7
vmap xbip_dsp48_wrapper_v3_0_5 riviera/xbip_dsp48_wrapper_v3_0_5
vmap xbip_pipe_v3_0_7 riviera/xbip_pipe_v3_0_7
vmap xbip_dsp48_addsub_v3_0_7 riviera/xbip_dsp48_addsub_v3_0_7
vmap xbip_addsub_v3_0_7 riviera/xbip_addsub_v3_0_7
vmap c_addsub_v12_0_16 riviera/c_addsub_v12_0_16
vmap c_gate_bit_v12_0_7 riviera/c_gate_bit_v12_0_7
vmap xbip_counter_v3_0_7 riviera/xbip_counter_v3_0_7
vmap c_counter_binary_v12_0_17 riviera/c_counter_binary_v12_0_17
vmap axis_infrastructure_v1_1_1 riviera/axis_infrastructure_v1_1_1
vmap axis_data_fifo_v2_0_11 riviera/axis_data_fifo_v2_0_11
vmap generic_baseblocks_v2_1_1 riviera/generic_baseblocks_v2_1_1
vmap axi_data_fifo_v2_1_28 riviera/axi_data_fifo_v2_1_28
vmap axi_crossbar_v2_1_30 riviera/axi_crossbar_v2_1_30
vmap axi_protocol_converter_v2_1_29 riviera/axi_protocol_converter_v2_1_29

vlog -work xilinx_vip  -incr "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
"/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
"/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
"/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
"/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
"/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
"/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi_vip_if.sv" \
"/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/clk_vip_if.sv" \
"/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/rst_vip_if.sv" \

vlog -work xpm  -incr "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"/home/adrian/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"/home/adrian/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
"/home/adrian/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

vcom -work xpm -93  -incr \
"/home/adrian/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_VCOMP.vhd" \

vlog -work axi_infrastructure_v1_1_0  -incr -v2k5 "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

vlog -work axi_vip_v1_1_15  -incr "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/5753/hdl/axi_vip_v1_1_vl_rfs.sv" \

vlog -work processing_system7_vip_v1_0_17  -incr "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl/processing_system7_vip_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \

vcom -work lib_cdc_v1_0_2 -93  -incr \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \

vcom -work proc_sys_reset_v5_0_14 -93  -incr \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -93  -incr \
"../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd" \

vcom -work axi_lite_ipif_v3_0_4 -93  -incr \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \

vcom -work v_tc_v6_2_7 -93  -incr \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/0e63/hdl/v_tc_v6_2_vh_rfs.vhd" \

vcom -work xil_defaultlib -93  -incr \
"../../../bd/design_1/ip/design_1_v_tc_0_0/sim/design_1_v_tc_0_0.vhd" \

vcom -work v_tc_v6_1_13 -93  -incr \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/b92e/hdl/v_tc_v6_1_vh_rfs.vhd" \

vlog -work v_vid_in_axi4s_v4_0_11  -incr -v2k5 "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/4705/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v" \

vlog -work v_axi4s_vid_out_v4_0_17  -incr -v2k5 "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/b7a6/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/sim/design_1_v_axi4s_vid_out_0_0.v" \

vcom -work xil_defaultlib -93  -incr \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/d57c/src/ClockGen.vhd" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/d57c/src/SyncAsync.vhd" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/d57c/src/SyncAsyncReset.vhd" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/d57c/src/DVI_Constants.vhd" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/d57c/src/OutputSERDES.vhd" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/d57c/src/TMDS_Encoder.vhd" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/d57c/src/rgb2dvi.vhd" \
"../../../bd/design_1/ip/design_1_rgb2dvi_0_0/sim/design_1_rgb2dvi_0_0.vhd" \

vlog -work xlconstant_v1_1_8  -incr -v2k5 "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../bd/design_1/ip/design_1_xlconstant_0_2/sim/design_1_xlconstant_0_2.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/61f0/hdl/verilog/AXIvideo2Mat.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/61f0/hdl/verilog/Block_proc.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/61f0/hdl/verilog/fifo_w8_d2_A.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/61f0/hdl/verilog/fifo_w10_d2_A.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/61f0/hdl/verilog/fifo_w11_d2_A.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/61f0/hdl/verilog/fifo_w11_d3_A.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/61f0/hdl/verilog/Mat2AXIvideo.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/61f0/hdl/verilog/Resize.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/61f0/hdl/verilog/Resize_opr_linear.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/61f0/hdl/verilog/Resize_opr_linearbkb.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/61f0/hdl/verilog/Resize_opr_linearcud.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/61f0/hdl/verilog/scaleImage_mul_mug8j.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/61f0/hdl/verilog/scaleImage_sdiv_4dEe.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/61f0/hdl/verilog/scaleImage_sdiv_4eOg.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/61f0/hdl/verilog/scaleImage_udiv_2fYi.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/61f0/hdl/verilog/start_for_Mat2AXIhbi.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/61f0/hdl/verilog/start_for_Resize_U0.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/61f0/hdl/verilog/scaleImage.v" \
"../../../bd/design_1/ip/design_1_scaleImage_0_1/sim/design_1_scaleImage_0_1.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/AXIvideo2Mat.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/Block_proc.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/CvtColor.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/Mat2AXIvideo.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/start_for_CvtColobkb.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/start_for_Mat2AXIcud.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1b7a/hdl/verilog/gray2rgb.v" \
"../../../bd/design_1/ip/design_1_gray2rgb_0_0_1/sim/design_1_gray2rgb_0_0.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/47f5/hdl/verilog/axistream2axivideo.v" \
"../../../bd/design_1/ip/design_1_axistream2axivideo_0_0/sim/design_1_axistream2axivideo_0_0.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/8f65/hdl/verilog/convolution_filtebkb.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/8f65/hdl/verilog/convolution_filtehbi.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/8f65/hdl/verilog/convolution_filteibs.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/8f65/hdl/verilog/convolution_filtejbC.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/8f65/hdl/verilog/convolution_filter_AXILiteS_s_axi.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/8f65/hdl/verilog/convolution_filter.v" \
"../../../bd/design_1/ip/design_1_convolution_filter_0_2/sim/design_1_convolution_filter_0_2.v" \

vcom -work lib_pkg_v1_0_3 -93  -incr \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/56d9/hdl/lib_pkg_v1_0_rfs.vhd" \

vlog -work fifo_generator_v13_2_9  -incr -v2k5 "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ac72/simulation/fifo_generator_vlog_beh.v" \

vcom -work fifo_generator_v13_2_9 -93  -incr \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ac72/hdl/fifo_generator_v13_2_rfs.vhd" \

vlog -work fifo_generator_v13_2_9  -incr -v2k5 "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ac72/hdl/fifo_generator_v13_2_rfs.v" \

vcom -work lib_fifo_v1_0_18 -93  -incr \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/1531/hdl/lib_fifo_v1_0_rfs.vhd" \

vlog -work blk_mem_gen_v8_4_7  -incr -v2k5 "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/3c0c/simulation/blk_mem_gen_v8_4.v" \

vcom -work lib_bmg_v1_0_16 -93  -incr \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/5c9c/hdl/lib_bmg_v1_0_rfs.vhd" \

vcom -work lib_srl_fifo_v1_0_3 -93  -incr \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd" \

vcom -work axi_datamover_v5_1_31 -93  -incr \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd" \

vlog -work axi_vdma_v6_3_17  -incr -v2k5 "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl/axi_vdma_v6_3_rfs.v" \

vcom -work axi_vdma_v6_3_17 -93  -incr \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl/axi_vdma_v6_3_rfs.vhd" \

vcom -work xil_defaultlib -93  -incr \
"../../../bd/design_1/ip/design_1_axi_vdma_0_0/sim/design_1_axi_vdma_0_0.vhd" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_48ac_one_0.v" \

vcom -work xil_defaultlib -93  -incr \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_48ac_psr_aclk_0.vhd" \

vlog -work smartconnect_v1_0  -incr "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/bd53/hdl/sc_switchboard_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_48ac_arsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_48ac_rsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_48ac_awsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_48ac_wsw_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_48ac_bsw_0.sv" \

vlog -work smartconnect_v1_0  -incr "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c6b2/hdl/sc_mmu_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_48ac_s00mmu_0.sv" \

vlog -work smartconnect_v1_0  -incr "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/abb8/hdl/sc_transaction_regulator_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_48ac_s00tr_0.sv" \

vlog -work smartconnect_v1_0  -incr "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7827/hdl/sc_si_converter_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_48ac_s00sic_0.sv" \

vlog -work smartconnect_v1_0  -incr "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/79ce/hdl/sc_axi2sc_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_48ac_s00a2s_0.sv" \

vlog -work smartconnect_v1_0  -incr "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/sc_node_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_48ac_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_48ac_srn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_48ac_s01mmu_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_48ac_s01tr_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_48ac_s01sic_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_48ac_s01a2s_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_48ac_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_48ac_swn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_48ac_sbn_0.sv" \

vlog -work smartconnect_v1_0  -incr "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ebf7/hdl/sc_sc2axi_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_48ac_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_48ac_m00arn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_48ac_m00rn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_48ac_m00awn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_48ac_m00wn_0.sv" \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_48ac_m00bn_0.sv" \

vlog -work smartconnect_v1_0  -incr "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6eea/hdl/sc_exit_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_48ac_m00e_0.sv" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/bd_0/sim/bd_48ac.v" \

vlog -work axi_register_slice_v2_1_29  -incr -v2k5 "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../bd/design_1/ip/design_1_smartconnect_0_0/sim/design_1_smartconnect_0_0.v" \

vcom -work interrupt_control_v3_1_5 -93  -incr \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/d8cc/hdl/interrupt_control_v3_1_vh_rfs.vhd" \

vcom -work axi_iic_v2_1_5 -93  -incr \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/0f29/hdl/axi_iic_v2_1_vh_rfs.vhd" \

vcom -work xil_defaultlib -93  -incr \
"../../../bd/design_1/ip/design_1_axi_iic_0_0/sim/design_1_axi_iic_0_0.vhd" \

vcom -work axi_intc_v4_1_18 -93  -incr \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/d764/hdl/axi_intc_v4_1_vh_rfs.vhd" \

vcom -work xil_defaultlib -93  -incr \
"../../../bd/design_1/ip/design_1_axi_intc_0_0/sim/design_1_axi_intc_0_0.vhd" \

vlog -work xlconcat_v2_1_5  -incr -v2k5 "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \

vcom -work axi_gpio_v2_0_31 -93  -incr \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6fbe/hdl/axi_gpio_v2_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -93  -incr \
"../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/d250/hdl/verilog/ov7670_interface.v" \
"../../../bd/design_1/ip/design_1_ov7670_interface_0_0/sim/design_1_ov7670_interface_0_0.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/e99f/hdl/verilog/LF_valid_to_AXIS.v" \
"../../../bd/design_1/ip/design_1_LF_valid_to_AXIS_0_0/sim/design_1_LF_valid_to_AXIS_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_3/sim/design_1_xlconstant_0_3.v" \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c593/hdl/verilog/ov7670_LUMA_CHROMA.v" \
"../../../bd/design_1/ip/design_1_ov7670_LUMA_CHROMA_0_0/sim/design_1_ov7670_LUMA_CHROMA_0_0.v" \

vcom -work xil_defaultlib -93  -incr \
"../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd" \

vcom -work xbip_utils_v3_0_11 -93  -incr \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/9836/hdl/xbip_utils_v3_0_vh_rfs.vhd" \

vcom -work c_reg_fd_v12_0_7 -93  -incr \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/747b/hdl/c_reg_fd_v12_0_vh_rfs.vhd" \

vcom -work xbip_dsp48_wrapper_v3_0_5 -93  -incr \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/e5f6/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \

vcom -work xbip_pipe_v3_0_7 -93  -incr \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \

vcom -work xbip_dsp48_addsub_v3_0_7 -93  -incr \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/9cc0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \

vcom -work xbip_addsub_v3_0_7 -93  -incr \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/641b/hdl/xbip_addsub_v3_0_vh_rfs.vhd" \

vcom -work c_addsub_v12_0_16 -93  -incr \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6c3a/hdl/c_addsub_v12_0_vh_rfs.vhd" \

vcom -work c_gate_bit_v12_0_7 -93  -incr \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7f53/hdl/c_gate_bit_v12_0_vh_rfs.vhd" \

vcom -work xbip_counter_v3_0_7 -93  -incr \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/0005/hdl/xbip_counter_v3_0_vh_rfs.vhd" \

vcom -work c_counter_binary_v12_0_17 -93  -incr \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f6d3/hdl/c_counter_binary_v12_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -93  -incr \
"../../../bd/design_1/ip/design_1_c_counter_binary_0_0/sim/design_1_c_counter_binary_0_0.vhd" \

vlog -work axis_infrastructure_v1_1_1  -incr -v2k5 "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v" \

vlog -work axis_data_fifo_v2_0_11  -incr -v2k5 "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/68dc/hdl/axis_data_fifo_v2_0_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" \

vcom -work xil_defaultlib -93  -incr \
"../../../bd/design_1/ip/design_1_proc_sys_reset_0_1/sim/design_1_proc_sys_reset_0_1.vhd" \

vlog -work generic_baseblocks_v2_1_1  -incr -v2k5 "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v" \

vlog -work axi_data_fifo_v2_1_28  -incr -v2k5 "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v" \

vlog -work axi_crossbar_v2_1_30  -incr -v2k5 "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \

vlog -work axi_protocol_converter_v2_1_29  -incr -v2k5 "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/ec67/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/7fb4/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/35de/hdl/verilog" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/c2c6" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ipshared/434f/hdl" "+incdir+../../../../OV7670-pynq.gen/sources_1/bd/design_1/ip/design_1_convolution_filter_0_2/drivers/convolution_filter_v1_0/src" "+incdir+/home/adrian/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l processing_system7_vip_v1_0_17 -l xil_defaultlib -l lib_cdc_v1_0_2 -l proc_sys_reset_v5_0_14 -l axi_lite_ipif_v3_0_4 -l v_tc_v6_2_7 -l v_tc_v6_1_13 -l v_vid_in_axi4s_v4_0_11 -l v_axi4s_vid_out_v4_0_17 -l xlconstant_v1_1_8 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l lib_srl_fifo_v1_0_3 -l axi_datamover_v5_1_31 -l axi_vdma_v6_3_17 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l interrupt_control_v3_1_5 -l axi_iic_v2_1_5 -l axi_intc_v4_1_18 -l xlconcat_v2_1_5 -l axi_gpio_v2_0_31 -l xbip_utils_v3_0_11 -l c_reg_fd_v12_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_pipe_v3_0_7 -l xbip_dsp48_addsub_v3_0_7 -l xbip_addsub_v3_0_7 -l c_addsub_v12_0_16 -l c_gate_bit_v12_0_7 -l xbip_counter_v3_0_7 -l c_counter_binary_v12_0_17 -l axis_infrastructure_v1_1_1 -l axis_data_fifo_v2_0_11 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l axi_protocol_converter_v2_1_29 \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

vlog -work xil_defaultlib \
"glbl.v"

