{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642198751698 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642198751714 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 14 14:19:11 2022 " "Processing started: Fri Jan 14 14:19:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642198751714 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642198751714 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Group_3 -c Group_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Group_3 -c Group_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642198751714 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642198753744 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642198753747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pl_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pl_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pl_CLK-Behavior " "Found design unit 1: Pl_CLK-Behavior" {  } { { "Pl_CLK.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/Pl_CLK.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642198778101 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pl_CLK " "Found entity 1: Pl_CLK" {  } { { "Pl_CLK.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/Pl_CLK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642198778101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642198778101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alm_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alm_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALM_CLK-Behavior " "Found design unit 1: ALM_CLK-Behavior" {  } { { "ALM_CLK.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ALM_CLK.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642198778111 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALM_CLK " "Found entity 1: ALM_CLK" {  } { { "ALM_CLK.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ALM_CLK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642198778111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642198778111 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../Project/Trial_8/Pl_CLK.vhd " "Can't analyze file -- file ../../Project/Trial_8/Pl_CLK.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1642198778133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ana_clk_cnt_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ana_clk_cnt_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANA_CLK_CNT_1-behaviour " "Found design unit 1: ANA_CLK_CNT_1-behaviour" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642198778157 ""} { "Info" "ISGN_ENTITY_NAME" "1 ANA_CLK_CNT_1 " "Found entity 1: ANA_CLK_CNT_1" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642198778157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642198778157 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/ALM_CLK.vhd " "Can't analyze file -- file output_files/ALM_CLK.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1642198778173 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ANA_CLK_CNT_1 " "Elaborating entity \"ANA_CLK_CNT_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642198778327 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SET ANA_CLK_CNT_1.vhd(56) " "VHDL Process Statement warning at ANA_CLK_CNT_1.vhd(56): signal \"SET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642198778333 "|ANA_CLK_CNT_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SET ANA_CLK_CNT_1.vhd(349) " "VHDL Process Statement warning at ANA_CLK_CNT_1.vhd(349): signal \"SET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642198778343 "|ANA_CLK_CNT_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW ANA_CLK_CNT_1.vhd(644) " "VHDL Process Statement warning at ANA_CLK_CNT_1.vhd(644): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 644 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642198778354 "|ANA_CLK_CNT_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK_ALM ANA_CLK_CNT_1.vhd(647) " "VHDL Process Statement warning at ANA_CLK_CNT_1.vhd(647): signal \"CLK_ALM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 647 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642198778354 "|ANA_CLK_CNT_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "K ANA_CLK_CNT_1.vhd(49) " "VHDL Process Statement warning at ANA_CLK_CNT_1.vhd(49): inferring latch(es) for signal or variable \"K\", which holds its previous value in one or more paths through the process" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642198778393 "|ANA_CLK_CNT_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BUZZ ANA_CLK_CNT_1.vhd(49) " "VHDL Process Statement warning at ANA_CLK_CNT_1.vhd(49): inferring latch(es) for signal or variable \"BUZZ\", which holds its previous value in one or more paths through the process" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642198778393 "|ANA_CLK_CNT_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MIN_FLIP_0 ANA_CLK_CNT_1.vhd(49) " "VHDL Process Statement warning at ANA_CLK_CNT_1.vhd(49): inferring latch(es) for signal or variable \"MIN_FLIP_0\", which holds its previous value in one or more paths through the process" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642198778394 "|ANA_CLK_CNT_1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO\[36..6\] ANA_CLK_CNT_1.vhd(16) " "Using initial value X (don't care) for net \"GPIO\[36..6\]\" at ANA_CLK_CNT_1.vhd(16)" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 16 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642198778412 "|ANA_CLK_CNT_1"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO\[4..0\] ANA_CLK_CNT_1.vhd(16) " "Using initial value X (don't care) for net \"GPIO\[4..0\]\" at ANA_CLK_CNT_1.vhd(16)" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 16 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642198778412 "|ANA_CLK_CNT_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIN_FLIP_0 ANA_CLK_CNT_1.vhd(49) " "Inferred latch for \"MIN_FLIP_0\" at ANA_CLK_CNT_1.vhd(49)" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642198778431 "|ANA_CLK_CNT_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUZZ ANA_CLK_CNT_1.vhd(49) " "Inferred latch for \"BUZZ\" at ANA_CLK_CNT_1.vhd(49)" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642198778433 "|ANA_CLK_CNT_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "K ANA_CLK_CNT_1.vhd(49) " "Inferred latch for \"K\" at ANA_CLK_CNT_1.vhd(49)" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642198778433 "|ANA_CLK_CNT_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pl_CLK Pl_CLK:DISP_CLK_3 " "Elaborating entity \"Pl_CLK\" for hierarchy \"Pl_CLK:DISP_CLK_3\"" {  } { { "ANA_CLK_CNT_1.vhd" "DISP_CLK_3" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642198778689 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Pl_CLK.vhd(26) " "VHDL Process Statement warning at Pl_CLK.vhd(26): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Pl_CLK.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/Pl_CLK.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642198778737 "|Group_3|Pl_CLK:DISP_CLK_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALM_CLK ALM_CLK:DISP_CLK_4 " "Elaborating entity \"ALM_CLK\" for hierarchy \"ALM_CLK:DISP_CLK_4\"" {  } { { "ANA_CLK_CNT_1.vhd" "DISP_CLK_4" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642198778742 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp ALM_CLK.vhd(26) " "VHDL Process Statement warning at ALM_CLK.vhd(26): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALM_CLK.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ALM_CLK.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642198778746 "|Group_3|ALM_CLK:DISP_CLK_4"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "BUZZ K " "Duplicate LATCH primitive \"BUZZ\" merged with LATCH primitive \"K\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 49 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1642198812980 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1642198812980 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P2_0\[31\] P2_0\[31\]~_emulated P2_0\[31\]~1 " "Register \"P2_0\[31\]\" is converted into an equivalent circuit using register \"P2_0\[31\]~_emulated\" and latch \"P2_0\[31\]~1\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 863 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P2_0[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P2_0\[30\] P2_0\[30\]~_emulated P2_0\[30\]~6 " "Register \"P2_0\[30\]\" is converted into an equivalent circuit using register \"P2_0\[30\]~_emulated\" and latch \"P2_0\[30\]~6\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 863 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P2_0[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P2_0\[29\] P2_0\[29\]~_emulated P2_0\[29\]~11 " "Register \"P2_0\[29\]\" is converted into an equivalent circuit using register \"P2_0\[29\]~_emulated\" and latch \"P2_0\[29\]~11\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 863 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P2_0[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P2_0\[28\] P2_0\[28\]~_emulated P2_0\[28\]~16 " "Register \"P2_0\[28\]\" is converted into an equivalent circuit using register \"P2_0\[28\]~_emulated\" and latch \"P2_0\[28\]~16\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 863 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P2_0[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P2_0\[27\] P2_0\[27\]~_emulated P2_0\[27\]~21 " "Register \"P2_0\[27\]\" is converted into an equivalent circuit using register \"P2_0\[27\]~_emulated\" and latch \"P2_0\[27\]~21\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 863 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P2_0[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P2_0\[26\] P2_0\[26\]~_emulated P2_0\[26\]~26 " "Register \"P2_0\[26\]\" is converted into an equivalent circuit using register \"P2_0\[26\]~_emulated\" and latch \"P2_0\[26\]~26\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 863 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P2_0[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P2_0\[25\] P2_0\[25\]~_emulated P2_0\[25\]~31 " "Register \"P2_0\[25\]\" is converted into an equivalent circuit using register \"P2_0\[25\]~_emulated\" and latch \"P2_0\[25\]~31\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 863 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P2_0[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P2_0\[24\] P2_0\[24\]~_emulated P2_0\[24\]~36 " "Register \"P2_0\[24\]\" is converted into an equivalent circuit using register \"P2_0\[24\]~_emulated\" and latch \"P2_0\[24\]~36\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 863 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P2_0[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P2_0\[23\] P2_0\[23\]~_emulated P2_0\[23\]~41 " "Register \"P2_0\[23\]\" is converted into an equivalent circuit using register \"P2_0\[23\]~_emulated\" and latch \"P2_0\[23\]~41\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 863 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P2_0[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P2_0\[22\] P2_0\[22\]~_emulated P2_0\[22\]~46 " "Register \"P2_0\[22\]\" is converted into an equivalent circuit using register \"P2_0\[22\]~_emulated\" and latch \"P2_0\[22\]~46\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 863 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P2_0[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P2_0\[21\] P2_0\[21\]~_emulated P2_0\[21\]~51 " "Register \"P2_0\[21\]\" is converted into an equivalent circuit using register \"P2_0\[21\]~_emulated\" and latch \"P2_0\[21\]~51\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 863 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P2_0[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P2_0\[20\] P2_0\[20\]~_emulated P2_0\[20\]~56 " "Register \"P2_0\[20\]\" is converted into an equivalent circuit using register \"P2_0\[20\]~_emulated\" and latch \"P2_0\[20\]~56\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 863 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P2_0[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P2_0\[19\] P2_0\[19\]~_emulated P2_0\[19\]~61 " "Register \"P2_0\[19\]\" is converted into an equivalent circuit using register \"P2_0\[19\]~_emulated\" and latch \"P2_0\[19\]~61\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 863 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P2_0[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P2_0\[18\] P2_0\[18\]~_emulated P2_0\[18\]~66 " "Register \"P2_0\[18\]\" is converted into an equivalent circuit using register \"P2_0\[18\]~_emulated\" and latch \"P2_0\[18\]~66\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 863 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P2_0[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P2_0\[17\] P2_0\[17\]~_emulated P2_0\[17\]~71 " "Register \"P2_0\[17\]\" is converted into an equivalent circuit using register \"P2_0\[17\]~_emulated\" and latch \"P2_0\[17\]~71\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 863 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P2_0[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P2_0\[16\] P2_0\[16\]~_emulated P2_0\[16\]~76 " "Register \"P2_0\[16\]\" is converted into an equivalent circuit using register \"P2_0\[16\]~_emulated\" and latch \"P2_0\[16\]~76\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 863 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P2_0[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P2_0\[15\] P2_0\[15\]~_emulated P2_0\[15\]~81 " "Register \"P2_0\[15\]\" is converted into an equivalent circuit using register \"P2_0\[15\]~_emulated\" and latch \"P2_0\[15\]~81\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 863 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P2_0[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P2_0\[14\] P2_0\[14\]~_emulated P2_0\[14\]~86 " "Register \"P2_0\[14\]\" is converted into an equivalent circuit using register \"P2_0\[14\]~_emulated\" and latch \"P2_0\[14\]~86\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 863 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P2_0[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P2_0\[13\] P2_0\[13\]~_emulated P2_0\[13\]~91 " "Register \"P2_0\[13\]\" is converted into an equivalent circuit using register \"P2_0\[13\]~_emulated\" and latch \"P2_0\[13\]~91\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 863 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P2_0[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P2_0\[12\] P2_0\[12\]~_emulated P2_0\[12\]~96 " "Register \"P2_0\[12\]\" is converted into an equivalent circuit using register \"P2_0\[12\]~_emulated\" and latch \"P2_0\[12\]~96\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 863 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P2_0[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P2_0\[11\] P2_0\[11\]~_emulated P2_0\[11\]~101 " "Register \"P2_0\[11\]\" is converted into an equivalent circuit using register \"P2_0\[11\]~_emulated\" and latch \"P2_0\[11\]~101\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 863 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P2_0[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P2_0\[10\] P2_0\[10\]~_emulated P2_0\[10\]~106 " "Register \"P2_0\[10\]\" is converted into an equivalent circuit using register \"P2_0\[10\]~_emulated\" and latch \"P2_0\[10\]~106\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 863 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P2_0[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P2_0\[9\] P2_0\[9\]~_emulated P2_0\[9\]~111 " "Register \"P2_0\[9\]\" is converted into an equivalent circuit using register \"P2_0\[9\]~_emulated\" and latch \"P2_0\[9\]~111\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 863 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P2_0[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P2_0\[8\] P2_0\[8\]~_emulated P2_0\[8\]~116 " "Register \"P2_0\[8\]\" is converted into an equivalent circuit using register \"P2_0\[8\]~_emulated\" and latch \"P2_0\[8\]~116\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 863 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P2_0[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P2_0\[7\] P2_0\[7\]~_emulated P2_0\[7\]~121 " "Register \"P2_0\[7\]\" is converted into an equivalent circuit using register \"P2_0\[7\]~_emulated\" and latch \"P2_0\[7\]~121\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 863 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P2_0[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P2_0\[6\] P2_0\[6\]~_emulated P2_0\[6\]~126 " "Register \"P2_0\[6\]\" is converted into an equivalent circuit using register \"P2_0\[6\]~_emulated\" and latch \"P2_0\[6\]~126\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 863 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P2_0[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P2_0\[5\] P2_0\[5\]~_emulated P2_0\[5\]~131 " "Register \"P2_0\[5\]\" is converted into an equivalent circuit using register \"P2_0\[5\]~_emulated\" and latch \"P2_0\[5\]~131\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 863 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P2_0[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P2_0\[4\] P2_0\[4\]~_emulated P2_0\[4\]~136 " "Register \"P2_0\[4\]\" is converted into an equivalent circuit using register \"P2_0\[4\]~_emulated\" and latch \"P2_0\[4\]~136\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 863 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P2_0[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P2_0\[3\] P2_0\[3\]~_emulated P2_0\[3\]~141 " "Register \"P2_0\[3\]\" is converted into an equivalent circuit using register \"P2_0\[3\]~_emulated\" and latch \"P2_0\[3\]~141\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 863 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P2_0[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P2_0\[2\] P2_0\[2\]~_emulated P2_0\[2\]~146 " "Register \"P2_0\[2\]\" is converted into an equivalent circuit using register \"P2_0\[2\]~_emulated\" and latch \"P2_0\[2\]~146\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 863 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P2_0[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P2_0\[1\] P2_0\[1\]~_emulated P2_0\[1\]~151 " "Register \"P2_0\[1\]\" is converted into an equivalent circuit using register \"P2_0\[1\]~_emulated\" and latch \"P2_0\[1\]~151\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 863 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P2_0[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P2_0\[0\] P2_0\[0\]~_emulated P2_0\[0\]~156 " "Register \"P2_0\[0\]\" is converted into an equivalent circuit using register \"P2_0\[0\]~_emulated\" and latch \"P2_0\[0\]~156\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 863 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P2_0[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P3_0\[31\] P3_0\[31\]~_emulated P3_0\[31\]~1 " "Register \"P3_0\[31\]\" is converted into an equivalent circuit using register \"P3_0\[31\]~_emulated\" and latch \"P3_0\[31\]~1\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 1064 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P3_0[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P3_0\[30\] P3_0\[30\]~_emulated P3_0\[30\]~6 " "Register \"P3_0\[30\]\" is converted into an equivalent circuit using register \"P3_0\[30\]~_emulated\" and latch \"P3_0\[30\]~6\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 1064 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P3_0[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P3_0\[29\] P3_0\[29\]~_emulated P3_0\[29\]~11 " "Register \"P3_0\[29\]\" is converted into an equivalent circuit using register \"P3_0\[29\]~_emulated\" and latch \"P3_0\[29\]~11\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 1064 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P3_0[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P3_0\[28\] P3_0\[28\]~_emulated P3_0\[28\]~16 " "Register \"P3_0\[28\]\" is converted into an equivalent circuit using register \"P3_0\[28\]~_emulated\" and latch \"P3_0\[28\]~16\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 1064 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P3_0[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P3_0\[27\] P3_0\[27\]~_emulated P3_0\[27\]~21 " "Register \"P3_0\[27\]\" is converted into an equivalent circuit using register \"P3_0\[27\]~_emulated\" and latch \"P3_0\[27\]~21\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 1064 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P3_0[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P3_0\[26\] P3_0\[26\]~_emulated P3_0\[26\]~26 " "Register \"P3_0\[26\]\" is converted into an equivalent circuit using register \"P3_0\[26\]~_emulated\" and latch \"P3_0\[26\]~26\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 1064 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P3_0[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P3_0\[25\] P3_0\[25\]~_emulated P3_0\[25\]~31 " "Register \"P3_0\[25\]\" is converted into an equivalent circuit using register \"P3_0\[25\]~_emulated\" and latch \"P3_0\[25\]~31\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 1064 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P3_0[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P3_0\[24\] P3_0\[24\]~_emulated P3_0\[24\]~36 " "Register \"P3_0\[24\]\" is converted into an equivalent circuit using register \"P3_0\[24\]~_emulated\" and latch \"P3_0\[24\]~36\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 1064 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P3_0[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P3_0\[23\] P3_0\[23\]~_emulated P3_0\[23\]~41 " "Register \"P3_0\[23\]\" is converted into an equivalent circuit using register \"P3_0\[23\]~_emulated\" and latch \"P3_0\[23\]~41\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 1064 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P3_0[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P3_0\[22\] P3_0\[22\]~_emulated P3_0\[22\]~46 " "Register \"P3_0\[22\]\" is converted into an equivalent circuit using register \"P3_0\[22\]~_emulated\" and latch \"P3_0\[22\]~46\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 1064 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P3_0[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P3_0\[21\] P3_0\[21\]~_emulated P3_0\[21\]~51 " "Register \"P3_0\[21\]\" is converted into an equivalent circuit using register \"P3_0\[21\]~_emulated\" and latch \"P3_0\[21\]~51\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 1064 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P3_0[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P3_0\[20\] P3_0\[20\]~_emulated P3_0\[20\]~56 " "Register \"P3_0\[20\]\" is converted into an equivalent circuit using register \"P3_0\[20\]~_emulated\" and latch \"P3_0\[20\]~56\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 1064 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P3_0[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P3_0\[19\] P3_0\[19\]~_emulated P3_0\[19\]~61 " "Register \"P3_0\[19\]\" is converted into an equivalent circuit using register \"P3_0\[19\]~_emulated\" and latch \"P3_0\[19\]~61\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 1064 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P3_0[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P3_0\[18\] P3_0\[18\]~_emulated P3_0\[18\]~66 " "Register \"P3_0\[18\]\" is converted into an equivalent circuit using register \"P3_0\[18\]~_emulated\" and latch \"P3_0\[18\]~66\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 1064 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P3_0[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P3_0\[17\] P3_0\[17\]~_emulated P3_0\[17\]~71 " "Register \"P3_0\[17\]\" is converted into an equivalent circuit using register \"P3_0\[17\]~_emulated\" and latch \"P3_0\[17\]~71\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 1064 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P3_0[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P3_0\[16\] P3_0\[16\]~_emulated P3_0\[16\]~76 " "Register \"P3_0\[16\]\" is converted into an equivalent circuit using register \"P3_0\[16\]~_emulated\" and latch \"P3_0\[16\]~76\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 1064 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P3_0[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P3_0\[15\] P3_0\[15\]~_emulated P3_0\[15\]~81 " "Register \"P3_0\[15\]\" is converted into an equivalent circuit using register \"P3_0\[15\]~_emulated\" and latch \"P3_0\[15\]~81\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 1064 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P3_0[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P3_0\[14\] P3_0\[14\]~_emulated P3_0\[14\]~86 " "Register \"P3_0\[14\]\" is converted into an equivalent circuit using register \"P3_0\[14\]~_emulated\" and latch \"P3_0\[14\]~86\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 1064 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P3_0[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P3_0\[13\] P3_0\[13\]~_emulated P3_0\[13\]~91 " "Register \"P3_0\[13\]\" is converted into an equivalent circuit using register \"P3_0\[13\]~_emulated\" and latch \"P3_0\[13\]~91\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 1064 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P3_0[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P3_0\[12\] P3_0\[12\]~_emulated P3_0\[12\]~96 " "Register \"P3_0\[12\]\" is converted into an equivalent circuit using register \"P3_0\[12\]~_emulated\" and latch \"P3_0\[12\]~96\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 1064 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P3_0[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P3_0\[11\] P3_0\[11\]~_emulated P3_0\[11\]~101 " "Register \"P3_0\[11\]\" is converted into an equivalent circuit using register \"P3_0\[11\]~_emulated\" and latch \"P3_0\[11\]~101\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 1064 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P3_0[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P3_0\[10\] P3_0\[10\]~_emulated P3_0\[10\]~106 " "Register \"P3_0\[10\]\" is converted into an equivalent circuit using register \"P3_0\[10\]~_emulated\" and latch \"P3_0\[10\]~106\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 1064 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P3_0[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P3_0\[9\] P3_0\[9\]~_emulated P3_0\[9\]~111 " "Register \"P3_0\[9\]\" is converted into an equivalent circuit using register \"P3_0\[9\]~_emulated\" and latch \"P3_0\[9\]~111\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 1064 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P3_0[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P3_0\[8\] P3_0\[8\]~_emulated P3_0\[8\]~116 " "Register \"P3_0\[8\]\" is converted into an equivalent circuit using register \"P3_0\[8\]~_emulated\" and latch \"P3_0\[8\]~116\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 1064 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P3_0[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P3_0\[7\] P3_0\[7\]~_emulated P3_0\[7\]~121 " "Register \"P3_0\[7\]\" is converted into an equivalent circuit using register \"P3_0\[7\]~_emulated\" and latch \"P3_0\[7\]~121\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 1064 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P3_0[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P3_0\[6\] P3_0\[6\]~_emulated P3_0\[6\]~126 " "Register \"P3_0\[6\]\" is converted into an equivalent circuit using register \"P3_0\[6\]~_emulated\" and latch \"P3_0\[6\]~126\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 1064 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P3_0[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P3_0\[5\] P3_0\[5\]~_emulated P3_0\[5\]~131 " "Register \"P3_0\[5\]\" is converted into an equivalent circuit using register \"P3_0\[5\]~_emulated\" and latch \"P3_0\[5\]~131\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 1064 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P3_0[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P3_0\[4\] P3_0\[4\]~_emulated P3_0\[4\]~136 " "Register \"P3_0\[4\]\" is converted into an equivalent circuit using register \"P3_0\[4\]~_emulated\" and latch \"P3_0\[4\]~136\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 1064 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P3_0[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P3_0\[3\] P3_0\[3\]~_emulated P3_0\[3\]~141 " "Register \"P3_0\[3\]\" is converted into an equivalent circuit using register \"P3_0\[3\]~_emulated\" and latch \"P3_0\[3\]~141\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 1064 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P3_0[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P3_0\[2\] P3_0\[2\]~_emulated P3_0\[2\]~146 " "Register \"P3_0\[2\]\" is converted into an equivalent circuit using register \"P3_0\[2\]~_emulated\" and latch \"P3_0\[2\]~146\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 1064 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P3_0[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P3_0\[1\] P3_0\[1\]~_emulated P3_0\[1\]~151 " "Register \"P3_0\[1\]\" is converted into an equivalent circuit using register \"P3_0\[1\]~_emulated\" and latch \"P3_0\[1\]~151\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 1064 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P3_0[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "P3_0\[0\] P3_0\[0\]~_emulated P3_0\[0\]~156 " "Register \"P3_0\[0\]\" is converted into an equivalent circuit using register \"P3_0\[0\]~_emulated\" and latch \"P3_0\[0\]~156\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 1064 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642198813014 "|ANA_CLK_CNT_1|P3_0[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1642198813014 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 659 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642198820659 "|ANA_CLK_CNT_1|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642198820659 "|ANA_CLK_CNT_1|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642198820659 "|ANA_CLK_CNT_1|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[0\] GND " "Pin \"GPIO\[0\]\" is stuck at GND" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642198820659 "|ANA_CLK_CNT_1|GPIO[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[1\] GND " "Pin \"GPIO\[1\]\" is stuck at GND" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642198820659 "|ANA_CLK_CNT_1|GPIO[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[2\] GND " "Pin \"GPIO\[2\]\" is stuck at GND" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642198820659 "|ANA_CLK_CNT_1|GPIO[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[3\] GND " "Pin \"GPIO\[3\]\" is stuck at GND" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642198820659 "|ANA_CLK_CNT_1|GPIO[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[4\] GND " "Pin \"GPIO\[4\]\" is stuck at GND" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642198820659 "|ANA_CLK_CNT_1|GPIO[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[6\] GND " "Pin \"GPIO\[6\]\" is stuck at GND" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642198820659 "|ANA_CLK_CNT_1|GPIO[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[7\] GND " "Pin \"GPIO\[7\]\" is stuck at GND" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642198820659 "|ANA_CLK_CNT_1|GPIO[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[8\] GND " "Pin \"GPIO\[8\]\" is stuck at GND" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642198820659 "|ANA_CLK_CNT_1|GPIO[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[9\] GND " "Pin \"GPIO\[9\]\" is stuck at GND" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642198820659 "|ANA_CLK_CNT_1|GPIO[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[10\] GND " "Pin \"GPIO\[10\]\" is stuck at GND" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642198820659 "|ANA_CLK_CNT_1|GPIO[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[11\] GND " "Pin \"GPIO\[11\]\" is stuck at GND" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642198820659 "|ANA_CLK_CNT_1|GPIO[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[12\] GND " "Pin \"GPIO\[12\]\" is stuck at GND" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642198820659 "|ANA_CLK_CNT_1|GPIO[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[13\] GND " "Pin \"GPIO\[13\]\" is stuck at GND" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642198820659 "|ANA_CLK_CNT_1|GPIO[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[14\] GND " "Pin \"GPIO\[14\]\" is stuck at GND" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642198820659 "|ANA_CLK_CNT_1|GPIO[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[15\] GND " "Pin \"GPIO\[15\]\" is stuck at GND" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642198820659 "|ANA_CLK_CNT_1|GPIO[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[16\] GND " "Pin \"GPIO\[16\]\" is stuck at GND" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642198820659 "|ANA_CLK_CNT_1|GPIO[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[17\] GND " "Pin \"GPIO\[17\]\" is stuck at GND" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642198820659 "|ANA_CLK_CNT_1|GPIO[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[18\] GND " "Pin \"GPIO\[18\]\" is stuck at GND" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642198820659 "|ANA_CLK_CNT_1|GPIO[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[19\] GND " "Pin \"GPIO\[19\]\" is stuck at GND" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642198820659 "|ANA_CLK_CNT_1|GPIO[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[20\] GND " "Pin \"GPIO\[20\]\" is stuck at GND" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642198820659 "|ANA_CLK_CNT_1|GPIO[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[21\] GND " "Pin \"GPIO\[21\]\" is stuck at GND" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642198820659 "|ANA_CLK_CNT_1|GPIO[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[22\] GND " "Pin \"GPIO\[22\]\" is stuck at GND" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642198820659 "|ANA_CLK_CNT_1|GPIO[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[23\] GND " "Pin \"GPIO\[23\]\" is stuck at GND" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642198820659 "|ANA_CLK_CNT_1|GPIO[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[24\] GND " "Pin \"GPIO\[24\]\" is stuck at GND" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642198820659 "|ANA_CLK_CNT_1|GPIO[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[25\] GND " "Pin \"GPIO\[25\]\" is stuck at GND" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642198820659 "|ANA_CLK_CNT_1|GPIO[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[26\] GND " "Pin \"GPIO\[26\]\" is stuck at GND" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642198820659 "|ANA_CLK_CNT_1|GPIO[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[27\] GND " "Pin \"GPIO\[27\]\" is stuck at GND" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642198820659 "|ANA_CLK_CNT_1|GPIO[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[28\] GND " "Pin \"GPIO\[28\]\" is stuck at GND" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642198820659 "|ANA_CLK_CNT_1|GPIO[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[29\] GND " "Pin \"GPIO\[29\]\" is stuck at GND" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642198820659 "|ANA_CLK_CNT_1|GPIO[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[30\] GND " "Pin \"GPIO\[30\]\" is stuck at GND" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642198820659 "|ANA_CLK_CNT_1|GPIO[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[31\] GND " "Pin \"GPIO\[31\]\" is stuck at GND" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642198820659 "|ANA_CLK_CNT_1|GPIO[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[32\] GND " "Pin \"GPIO\[32\]\" is stuck at GND" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642198820659 "|ANA_CLK_CNT_1|GPIO[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[33\] GND " "Pin \"GPIO\[33\]\" is stuck at GND" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642198820659 "|ANA_CLK_CNT_1|GPIO[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[34\] GND " "Pin \"GPIO\[34\]\" is stuck at GND" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642198820659 "|ANA_CLK_CNT_1|GPIO[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[35\] GND " "Pin \"GPIO\[35\]\" is stuck at GND" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642198820659 "|ANA_CLK_CNT_1|GPIO[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[36\] GND " "Pin \"GPIO\[36\]\" is stuck at GND" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642198820659 "|ANA_CLK_CNT_1|GPIO[36]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1642198820659 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1642198821037 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1642198826984 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642198826984 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642198827376 "|ANA_CLK_CNT_1|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642198827376 "|ANA_CLK_CNT_1|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642198827376 "|ANA_CLK_CNT_1|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642198827376 "|ANA_CLK_CNT_1|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642198827376 "|ANA_CLK_CNT_1|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "ANA_CLK_CNT_1.vhd" "" { Text "C:/Users/ADMIN/Desktop/zee/ANA_CLK_CNT_1.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642198827376 "|ANA_CLK_CNT_1|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1642198827376 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2129 " "Implemented 2129 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1642198827377 ""} { "Info" "ICUT_CUT_TM_OPINS" "95 " "Implemented 95 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1642198827377 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2021 " "Implemented 2021 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1642198827377 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1642198827377 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 126 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 126 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642198827435 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 14 14:20:27 2022 " "Processing ended: Fri Jan 14 14:20:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642198827435 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:16 " "Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642198827435 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:47 " "Total CPU time (on all processors): 00:01:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642198827435 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642198827435 ""}
