

================================================================
== Vitis HLS Report for 'read_romcode'
================================================================
* Date:           Sat Nov 25 01:27:24 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hls_read_romcode.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        2|     2059|  20.000 ns|  20.590 us|    3|  2060|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_31_1  |        0|     2057|        11|          1|          1|  0 ~ 2048|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    175|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    -|     978|    971|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     74|    -|
|Register         |        -|    -|     288|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    0|    1266|   1284|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |BUS0_m_axi_U     |BUS0_m_axi     |        4|   0|  834|  739|    0|
    |control_s_axi_U  |control_s_axi  |        0|   0|  144|  232|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |        4|   0|  978|  971|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln31_fu_270_p2                 |         +|   0|  0|  12|          12|           1|
    |ap_block_state11_pp0_stage0_iter9  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                 |       and|   0|  0|   2|           1|           1|
    |icmp5_fu_243_p2                    |      icmp|   0|  0|  28|          21|           1|
    |icmp_ln26_fu_157_p2                |      icmp|   0|  0|  39|          32|          12|
    |icmp_ln31_1_fu_187_p2              |      icmp|   0|  0|  12|          11|           1|
    |icmp_ln31_2_fu_265_p2              |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln31_fu_171_p2                |      icmp|   0|  0|  12|          12|           1|
    |ap_block_pp0_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |empty_fu_221_p3                    |    select|   0|  0|  12|           1|          12|
    |select_ln26_fu_163_p3              |    select|   0|  0|  13|           1|          13|
    |select_ln31_1_fu_249_p3            |    select|   0|  0|  13|           1|          12|
    |select_ln31_fu_213_p3              |    select|   0|  0|  12|           1|          12|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 175|         110|          83|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |BUS0_blk_n_AR             |   9|          2|    1|          2|
    |BUS0_blk_n_R              |   9|          2|    1|          2|
    |ap_NS_fsm                 |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter10  |   9|          2|    1|          2|
    |i_fu_100                  |   9|          2|   12|         24|
    |internal_bram_WEN_A       |   9|          2|    4|          8|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  74|         16|   21|         44|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |BUS0_addr_read_reg_317    |  32|   0|   32|          0|
    |BUS0_addr_reg_292         |  64|   0|   64|          0|
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |first_iter_0_reg_140      |   1|   0|    1|          0|
    |i_1_reg_308               |  12|   0|   12|          0|
    |i_fu_100                  |  12|   0|   12|          0|
    |icmp_ln31_2_reg_313       |   1|   0|    1|          0|
    |select_ln31_1_reg_303     |  12|   0|   12|          0|
    |zext_ln31_reg_298         |  12|   0|   32|         20|
    |i_1_reg_308               |  64|  32|   12|          0|
    |icmp_ln31_2_reg_313       |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 288|  64|  193|         20|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|        control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|        control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|        control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|        control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|        control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|        control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|        control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|   read_romcode|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|   read_romcode|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|   read_romcode|  return value|
|m_axi_BUS0_AWVALID     |  out|    1|       m_axi|           BUS0|       pointer|
|m_axi_BUS0_AWREADY     |   in|    1|       m_axi|           BUS0|       pointer|
|m_axi_BUS0_AWADDR      |  out|   64|       m_axi|           BUS0|       pointer|
|m_axi_BUS0_AWID        |  out|    1|       m_axi|           BUS0|       pointer|
|m_axi_BUS0_AWLEN       |  out|    8|       m_axi|           BUS0|       pointer|
|m_axi_BUS0_AWSIZE      |  out|    3|       m_axi|           BUS0|       pointer|
|m_axi_BUS0_AWBURST     |  out|    2|       m_axi|           BUS0|       pointer|
|m_axi_BUS0_AWLOCK      |  out|    2|       m_axi|           BUS0|       pointer|
|m_axi_BUS0_AWCACHE     |  out|    4|       m_axi|           BUS0|       pointer|
|m_axi_BUS0_AWPROT      |  out|    3|       m_axi|           BUS0|       pointer|
|m_axi_BUS0_AWQOS       |  out|    4|       m_axi|           BUS0|       pointer|
|m_axi_BUS0_AWREGION    |  out|    4|       m_axi|           BUS0|       pointer|
|m_axi_BUS0_AWUSER      |  out|    1|       m_axi|           BUS0|       pointer|
|m_axi_BUS0_WVALID      |  out|    1|       m_axi|           BUS0|       pointer|
|m_axi_BUS0_WREADY      |   in|    1|       m_axi|           BUS0|       pointer|
|m_axi_BUS0_WDATA       |  out|   32|       m_axi|           BUS0|       pointer|
|m_axi_BUS0_WSTRB       |  out|    4|       m_axi|           BUS0|       pointer|
|m_axi_BUS0_WLAST       |  out|    1|       m_axi|           BUS0|       pointer|
|m_axi_BUS0_WID         |  out|    1|       m_axi|           BUS0|       pointer|
|m_axi_BUS0_WUSER       |  out|    1|       m_axi|           BUS0|       pointer|
|m_axi_BUS0_ARVALID     |  out|    1|       m_axi|           BUS0|       pointer|
|m_axi_BUS0_ARREADY     |   in|    1|       m_axi|           BUS0|       pointer|
|m_axi_BUS0_ARADDR      |  out|   64|       m_axi|           BUS0|       pointer|
|m_axi_BUS0_ARID        |  out|    1|       m_axi|           BUS0|       pointer|
|m_axi_BUS0_ARLEN       |  out|    8|       m_axi|           BUS0|       pointer|
|m_axi_BUS0_ARSIZE      |  out|    3|       m_axi|           BUS0|       pointer|
|m_axi_BUS0_ARBURST     |  out|    2|       m_axi|           BUS0|       pointer|
|m_axi_BUS0_ARLOCK      |  out|    2|       m_axi|           BUS0|       pointer|
|m_axi_BUS0_ARCACHE     |  out|    4|       m_axi|           BUS0|       pointer|
|m_axi_BUS0_ARPROT      |  out|    3|       m_axi|           BUS0|       pointer|
|m_axi_BUS0_ARQOS       |  out|    4|       m_axi|           BUS0|       pointer|
|m_axi_BUS0_ARREGION    |  out|    4|       m_axi|           BUS0|       pointer|
|m_axi_BUS0_ARUSER      |  out|    1|       m_axi|           BUS0|       pointer|
|m_axi_BUS0_RVALID      |   in|    1|       m_axi|           BUS0|       pointer|
|m_axi_BUS0_RREADY      |  out|    1|       m_axi|           BUS0|       pointer|
|m_axi_BUS0_RDATA       |   in|   32|       m_axi|           BUS0|       pointer|
|m_axi_BUS0_RLAST       |   in|    1|       m_axi|           BUS0|       pointer|
|m_axi_BUS0_RID         |   in|    1|       m_axi|           BUS0|       pointer|
|m_axi_BUS0_RUSER       |   in|    1|       m_axi|           BUS0|       pointer|
|m_axi_BUS0_RRESP       |   in|    2|       m_axi|           BUS0|       pointer|
|m_axi_BUS0_BVALID      |   in|    1|       m_axi|           BUS0|       pointer|
|m_axi_BUS0_BREADY      |  out|    1|       m_axi|           BUS0|       pointer|
|m_axi_BUS0_BRESP       |   in|    2|       m_axi|           BUS0|       pointer|
|m_axi_BUS0_BID         |   in|    1|       m_axi|           BUS0|       pointer|
|m_axi_BUS0_BUSER       |   in|    1|       m_axi|           BUS0|       pointer|
|internal_bram_Addr_A   |  out|   32|        bram|  internal_bram|         array|
|internal_bram_EN_A     |  out|    1|        bram|  internal_bram|         array|
|internal_bram_WEN_A    |  out|    4|        bram|  internal_bram|         array|
|internal_bram_Din_A    |  out|   32|        bram|  internal_bram|         array|
|internal_bram_Dout_A   |   in|   32|        bram|  internal_bram|         array|
|internal_bram_Clk_A    |  out|    1|        bram|  internal_bram|         array|
|internal_bram_Rst_A    |  out|    1|        bram|  internal_bram|         array|
+-----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 13 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 2 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%length_r_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %length_r" [src/read_romcode.cpp:13]   --->   Operation 15 'read' 'length_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%romcode_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %romcode" [src/read_romcode.cpp:13]   --->   Operation 16 'read' 'romcode_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i32 %length_r_read" [src/read_romcode.cpp:13]   --->   Operation 17 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%spectopmodule_ln13 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [src/read_romcode.cpp:13]   --->   Operation 18 'spectopmodule' 'spectopmodule_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %BUS0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 64, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %BUS0"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %romcode, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %romcode, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %internal_bram, void @empty_8, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %internal_bram"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %length_r"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %length_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %length_r, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.55ns)   --->   "%icmp_ln26 = icmp_ugt  i32 %length_r_read, i32 2048" [src/read_romcode.cpp:26]   --->   Operation 29 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.69ns)   --->   "%select_ln26 = select i1 %icmp_ln26, i12 2048, i12 %trunc_ln13" [src/read_romcode.cpp:26]   --->   Operation 30 'select' 'select_ln26' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.54ns)   --->   "%icmp_ln31 = icmp_ne  i12 %select_ln26, i12 0" [src/read_romcode.cpp:31]   --->   Operation 31 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %select_ln26, i32 1, i32 11" [src/read_romcode.cpp:31]   --->   Operation 32 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.63ns)   --->   "%icmp_ln31_1 = icmp_ne  i11 %tmp, i11 0" [src/read_romcode.cpp:31]   --->   Operation 33 'icmp' 'icmp_ln31_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %romcode_read, i32 2, i32 63" [src/read_romcode.cpp:31]   --->   Operation 34 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i62 %trunc_ln1" [src/read_romcode.cpp:31]   --->   Operation 35 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%BUS0_addr = getelementptr i32 %BUS0, i64 %sext_ln31" [src/read_romcode.cpp:31]   --->   Operation 36 'getelementptr' 'BUS0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%select_ln31 = select i1 %icmp_ln31_1, i12 %select_ln26, i12 1" [src/read_romcode.cpp:31]   --->   Operation 37 'select' 'select_ln31' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.69ns) (out node of the LUT)   --->   "%empty = select i1 %icmp_ln31, i12 %select_ln31, i12 0" [src/read_romcode.cpp:31]   --->   Operation 38 'select' 'empty' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i12 %empty" [src/read_romcode.cpp:31]   --->   Operation 39 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %length_r_read, i32 11, i32 31" [src/read_romcode.cpp:13]   --->   Operation 40 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (2.22ns)   --->   "%icmp5 = icmp_eq  i21 %tmp_1, i21 0" [src/read_romcode.cpp:13]   --->   Operation 41 'icmp' 'icmp5' <Predicate = true> <Delay = 2.22> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.69ns)   --->   "%select_ln31_1 = select i1 %icmp5, i12 %trunc_ln13, i12 2048" [src/read_romcode.cpp:31]   --->   Operation 42 'select' 'select_ln31_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln31 = store i12 0, i12 %i" [src/read_romcode.cpp:31]   --->   Operation 43 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%br_ln31 = br void %for.inc" [src/read_romcode.cpp:31]   --->   Operation 44 'br' 'br_ln31' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.13>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 0, void %for.inc.split, i1 1, void %entry"   --->   Operation 45 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%i_1 = load i12 %i" [src/read_romcode.cpp:31]   --->   Operation 46 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.54ns)   --->   "%icmp_ln31_2 = icmp_eq  i12 %i_1, i12 %select_ln31_1" [src/read_romcode.cpp:31]   --->   Operation 47 'icmp' 'icmp_ln31_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.54ns)   --->   "%add_ln31 = add i12 %i_1, i12 1" [src/read_romcode.cpp:31]   --->   Operation 48 'add' 'add_ln31' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31_2, void %new.body.for.inc, void %for.end.loopexit" [src/read_romcode.cpp:31]   --->   Operation 49 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %first_iter_0, void %for.inc.split, void %for.first.iter.for.inc" [src/read_romcode.cpp:31]   --->   Operation 50 'br' 'br_ln31' <Predicate = (!icmp_ln31_2)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln31 = store i12 %add_ln31, i12 %i" [src/read_romcode.cpp:31]   --->   Operation 51 'store' 'store_ln31' <Predicate = (!icmp_ln31_2)> <Delay = 1.58>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.inc" [src/read_romcode.cpp:31]   --->   Operation 52 'br' 'br_ln31' <Predicate = (!icmp_ln31_2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 53 [8/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %BUS0_addr, i32 %zext_ln31" [src/read_romcode.cpp:31]   --->   Operation 53 'readreq' 'empty_21' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 54 [7/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %BUS0_addr, i32 %zext_ln31" [src/read_romcode.cpp:31]   --->   Operation 54 'readreq' 'empty_21' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 55 [6/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %BUS0_addr, i32 %zext_ln31" [src/read_romcode.cpp:31]   --->   Operation 55 'readreq' 'empty_21' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 56 [5/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %BUS0_addr, i32 %zext_ln31" [src/read_romcode.cpp:31]   --->   Operation 56 'readreq' 'empty_21' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 57 [4/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %BUS0_addr, i32 %zext_ln31" [src/read_romcode.cpp:31]   --->   Operation 57 'readreq' 'empty_21' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 58 [3/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %BUS0_addr, i32 %zext_ln31" [src/read_romcode.cpp:31]   --->   Operation 58 'readreq' 'empty_21' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 59 [2/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %BUS0_addr, i32 %zext_ln31" [src/read_romcode.cpp:31]   --->   Operation 59 'readreq' 'empty_21' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 60 [1/8] (7.30ns)   --->   "%empty_21 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %BUS0_addr, i32 %zext_ln31" [src/read_romcode.cpp:31]   --->   Operation 60 'readreq' 'empty_21' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.inc.split" [src/read_romcode.cpp:31]   --->   Operation 61 'br' 'br_ln31' <Predicate = (first_iter_0)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 62 [1/1] (7.30ns)   --->   "%BUS0_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %BUS0_addr" [src/read_romcode.cpp:33]   --->   Operation 62 'read' 'BUS0_addr_read' <Predicate = (!icmp_ln31_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i12 %i_1" [src/read_romcode.cpp:31]   --->   Operation 63 'zext' 'zext_ln31_1' <Predicate = (!icmp_ln31_2)> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [src/read_romcode.cpp:32]   --->   Operation 64 'specpipeline' 'specpipeline_ln32' <Predicate = (!icmp_ln31_2)> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln29 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2048, i64 1024" [src/read_romcode.cpp:29]   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln29' <Predicate = (!icmp_ln31_2)> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/read_romcode.cpp:31]   --->   Operation 66 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln31_2)> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%internal_bram_addr = getelementptr i32 %internal_bram, i64 0, i64 %zext_ln31_1" [src/read_romcode.cpp:33]   --->   Operation 67 'getelementptr' 'internal_bram_addr' <Predicate = (!icmp_ln31_2)> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (3.25ns)   --->   "%store_ln33 = store i32 %BUS0_addr_read, i11 %internal_bram_addr" [src/read_romcode.cpp:33]   --->   Operation 68 'store' 'store_ln33' <Predicate = (!icmp_ln31_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 13 <SV = 2> <Delay = 0.00>
ST_13 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln37 = ret" [src/read_romcode.cpp:37]   --->   Operation 69 'ret' 'ret_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ BUS0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ romcode]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ internal_bram]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
Port [ length_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 01111111111110]
length_r_read          (read             ) [ 00000000000000]
romcode_read           (read             ) [ 00000000000000]
trunc_ln13             (trunc            ) [ 00000000000000]
spectopmodule_ln13     (spectopmodule    ) [ 00000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000]
icmp_ln26              (icmp             ) [ 00000000000000]
select_ln26            (select           ) [ 00000000000000]
icmp_ln31              (icmp             ) [ 00000000000000]
tmp                    (partselect       ) [ 00000000000000]
icmp_ln31_1            (icmp             ) [ 00000000000000]
trunc_ln1              (partselect       ) [ 00000000000000]
sext_ln31              (sext             ) [ 00000000000000]
BUS0_addr              (getelementptr    ) [ 00111111111110]
select_ln31            (select           ) [ 00000000000000]
empty                  (select           ) [ 00000000000000]
zext_ln31              (zext             ) [ 00111111111110]
tmp_1                  (partselect       ) [ 00000000000000]
icmp5                  (icmp             ) [ 00000000000000]
select_ln31_1          (select           ) [ 00111111111110]
store_ln31             (store            ) [ 00000000000000]
br_ln31                (br               ) [ 01111111111110]
first_iter_0           (phi              ) [ 00111111111110]
i_1                    (load             ) [ 00111111111110]
icmp_ln31_2            (icmp             ) [ 00111111111110]
add_ln31               (add              ) [ 00000000000000]
br_ln31                (br               ) [ 00000000000000]
br_ln31                (br               ) [ 00000000000000]
store_ln31             (store            ) [ 00000000000000]
br_ln31                (br               ) [ 01111111111110]
empty_21               (readreq          ) [ 00000000000000]
br_ln31                (br               ) [ 00000000000000]
BUS0_addr_read         (read             ) [ 00100000000010]
zext_ln31_1            (zext             ) [ 00000000000000]
specpipeline_ln32      (specpipeline     ) [ 00000000000000]
speclooptripcount_ln29 (speclooptripcount) [ 00000000000000]
specloopname_ln31      (specloopname     ) [ 00000000000000]
internal_bram_addr     (getelementptr    ) [ 00000000000000]
store_ln33             (store            ) [ 00000000000000]
ret_ln37               (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="BUS0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BUS0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="romcode">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="romcode"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="internal_bram">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="internal_bram"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="length_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="length_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i21.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="i_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="length_r_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="length_r_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="romcode_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="romcode_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_readreq_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="2"/>
<pin id="119" dir="0" index="2" bw="12" slack="2"/>
<pin id="120" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_21/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="BUS0_addr_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="10"/>
<pin id="125" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="BUS0_addr_read/11 "/>
</bind>
</comp>

<comp id="127" class="1004" name="internal_bram_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="12" slack="0"/>
<pin id="131" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="internal_bram_addr/12 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln33_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="11" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="1"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/12 "/>
</bind>
</comp>

<comp id="140" class="1005" name="first_iter_0_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_iter_0 (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="first_iter_0_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="1" slack="1"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_0/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="trunc_ln13_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="icmp_ln26_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="select_ln26_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="12" slack="0"/>
<pin id="166" dir="0" index="2" bw="12" slack="0"/>
<pin id="167" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_ln31_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="12" slack="0"/>
<pin id="173" dir="0" index="1" bw="12" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="11" slack="0"/>
<pin id="179" dir="0" index="1" bw="12" slack="0"/>
<pin id="180" dir="0" index="2" bw="1" slack="0"/>
<pin id="181" dir="0" index="3" bw="5" slack="0"/>
<pin id="182" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln31_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="11" slack="0"/>
<pin id="189" dir="0" index="1" bw="11" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_1/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="trunc_ln1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="62" slack="0"/>
<pin id="195" dir="0" index="1" bw="64" slack="0"/>
<pin id="196" dir="0" index="2" bw="3" slack="0"/>
<pin id="197" dir="0" index="3" bw="7" slack="0"/>
<pin id="198" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="sext_ln31_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="62" slack="0"/>
<pin id="205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="BUS0_addr_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="0"/>
<pin id="209" dir="0" index="1" bw="64" slack="0"/>
<pin id="210" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="BUS0_addr/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="select_ln31_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="12" slack="0"/>
<pin id="216" dir="0" index="2" bw="12" slack="0"/>
<pin id="217" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="empty_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="12" slack="0"/>
<pin id="224" dir="0" index="2" bw="12" slack="0"/>
<pin id="225" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln31_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="12" slack="0"/>
<pin id="231" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="21" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="0" index="2" bw="5" slack="0"/>
<pin id="237" dir="0" index="3" bw="6" slack="0"/>
<pin id="238" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="icmp5_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="21" slack="0"/>
<pin id="245" dir="0" index="1" bw="21" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp5/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="select_ln31_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="12" slack="0"/>
<pin id="252" dir="0" index="2" bw="12" slack="0"/>
<pin id="253" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_1/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln31_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="12" slack="0"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="i_1_load_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="12" slack="1"/>
<pin id="264" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="icmp_ln31_2_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="12" slack="0"/>
<pin id="267" dir="0" index="1" bw="12" slack="1"/>
<pin id="268" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31_2/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="add_ln31_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="12" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln31_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="12" slack="0"/>
<pin id="278" dir="0" index="1" bw="12" slack="1"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln31_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="12" slack="10"/>
<pin id="283" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_1/12 "/>
</bind>
</comp>

<comp id="285" class="1005" name="i_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="12" slack="0"/>
<pin id="287" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="292" class="1005" name="BUS0_addr_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="2"/>
<pin id="294" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="BUS0_addr "/>
</bind>
</comp>

<comp id="298" class="1005" name="zext_ln31_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="2"/>
<pin id="300" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln31 "/>
</bind>
</comp>

<comp id="303" class="1005" name="select_ln31_1_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="12" slack="1"/>
<pin id="305" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln31_1 "/>
</bind>
</comp>

<comp id="308" class="1005" name="i_1_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="12" slack="10"/>
<pin id="310" dir="1" index="1" bw="12" slack="10"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="313" class="1005" name="icmp_ln31_2_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="1"/>
<pin id="315" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31_2 "/>
</bind>
</comp>

<comp id="317" class="1005" name="BUS0_addr_read_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="BUS0_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="8" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="82" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="84" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="90" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="80" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="78" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="140" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="152"><net_src comp="144" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="156"><net_src comp="104" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="104" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="52" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="168"><net_src comp="157" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="54" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="153" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="175"><net_src comp="163" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="56" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="58" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="163" pin="3"/><net_sink comp="177" pin=1"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="186"><net_src comp="60" pin="0"/><net_sink comp="177" pin=3"/></net>

<net id="191"><net_src comp="177" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="62" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="64" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="110" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="201"><net_src comp="66" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="202"><net_src comp="68" pin="0"/><net_sink comp="193" pin=3"/></net>

<net id="206"><net_src comp="193" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="0" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="203" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="187" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="163" pin="3"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="70" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="226"><net_src comp="171" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="213" pin="3"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="56" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="232"><net_src comp="221" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="72" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="104" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="241"><net_src comp="60" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="242"><net_src comp="74" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="247"><net_src comp="233" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="76" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="254"><net_src comp="243" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="153" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="54" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="261"><net_src comp="56" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="269"><net_src comp="262" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="262" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="70" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="270" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="281" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="288"><net_src comp="100" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="291"><net_src comp="285" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="295"><net_src comp="207" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="301"><net_src comp="229" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="306"><net_src comp="249" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="311"><net_src comp="262" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="316"><net_src comp="265" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="122" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="134" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: internal_bram | {12 }
 - Input state : 
	Port: read_romcode : BUS0 | {3 4 5 6 7 8 9 10 11 }
	Port: read_romcode : romcode | {1 }
	Port: read_romcode : length_r | {1 }
  - Chain level:
	State 1
		select_ln26 : 1
		icmp_ln31 : 2
		tmp : 2
		icmp_ln31_1 : 3
		sext_ln31 : 1
		BUS0_addr : 2
		select_ln31 : 4
		empty : 5
		zext_ln31 : 6
		icmp5 : 1
		select_ln31_1 : 2
		store_ln31 : 1
	State 2
		icmp_ln31_2 : 1
		add_ln31 : 1
		br_ln31 : 2
		br_ln31 : 1
		store_ln31 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		internal_bram_addr : 1
		store_ln33 : 2
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln26_fu_157      |    0    |    39   |
|          |      icmp_ln31_fu_171      |    0    |    12   |
|   icmp   |     icmp_ln31_1_fu_187     |    0    |    12   |
|          |        icmp5_fu_243        |    0    |    28   |
|          |     icmp_ln31_2_fu_265     |    0    |    12   |
|----------|----------------------------|---------|---------|
|          |     select_ln26_fu_163     |    0    |    12   |
|  select  |     select_ln31_fu_213     |    0    |    12   |
|          |        empty_fu_221        |    0    |    12   |
|          |    select_ln31_1_fu_249    |    0    |    12   |
|----------|----------------------------|---------|---------|
|    add   |       add_ln31_fu_270      |    0    |    12   |
|----------|----------------------------|---------|---------|
|          |  length_r_read_read_fu_104 |    0    |    0    |
|   read   |  romcode_read_read_fu_110  |    0    |    0    |
|          | BUS0_addr_read_read_fu_122 |    0    |    0    |
|----------|----------------------------|---------|---------|
|  readreq |     grp_readreq_fu_116     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |      trunc_ln13_fu_153     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         tmp_fu_177         |    0    |    0    |
|partselect|      trunc_ln1_fu_193      |    0    |    0    |
|          |        tmp_1_fu_233        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |      sext_ln31_fu_203      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln31_fu_229      |    0    |    0    |
|          |     zext_ln31_1_fu_281     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   163   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|BUS0_addr_read_reg_317|   32   |
|   BUS0_addr_reg_292  |   32   |
| first_iter_0_reg_140 |    1   |
|      i_1_reg_308     |   12   |
|       i_reg_285      |   12   |
|  icmp_ln31_2_reg_313 |    1   |
| select_ln31_1_reg_303|   12   |
|   zext_ln31_reg_298  |   32   |
+----------------------+--------+
|         Total        |   134  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| first_iter_0_reg_140 |  p0  |   2  |   1  |    2   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |    2   ||  1.588  ||    9    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   163  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   134  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   134  |   172  |
+-----------+--------+--------+--------+
