INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haris/xilinx_vivado_projects/AES-NITT/AES-NITT.sim/sim_1/synth/timing/xsim/AES_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/haris/xilinx_vivado_projects/AES-NITT/AES-NITT.srcs/sim_1/imports/Downloads/AES_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_tb
