Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Mon Aug 12 12:21:05 2024
| Host              : DESKTOP-RPBGQSN running 64-bit major release  (build 9200)
| Command           : report_timing_summary -file ../reports/impl_timing.rpt
| Design            : firFixedAXI
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  70          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (20)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.482        0.000                      0                 1722        0.025        0.000                      0                 1722        3.374        0.000                       0                   799  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.907}        7.813           127.992         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.482        0.000                      0                 1722        0.025        0.000                      0                 1722        3.374        0.000                       0                   799  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.374ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.482ns  (required time - arrival time)
  Source:                 DUT/arg__2/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.907ns period=7.813ns})
  Destination:            DUT/EVEN_ORDER_Pipe.mulPipe2_reg[4][-8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.907ns period=7.813ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clk rise@7.813ns - clk rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 1.946ns (60.069%)  route 1.294ns (39.931%))
  Logic Levels:           9  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.125ns = ( 9.938 - 7.813 ) 
    Source Clock Delay      (SCD):    2.910ns
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.637ns (routing 0.767ns, distribution 0.870ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.696ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=923, routed)         1.637     2.910    DUT/arg__2/CLK
    DSP48E2_X9Y107       DSP_A_B_DATA                                 r  DUT/arg__2/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y107       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_A2_DATA[14])
                                                      0.234     3.144 r  DUT/arg__2/DSP_A_B_DATA_INST/A2_DATA[14]
                         net (fo=1, routed)           0.000     3.144    DUT/arg__2/DSP_A_B_DATA.A2_DATA<14>
    DSP48E2_X9Y107       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[14]_A2A1[14])
                                                      0.076     3.220 r  DUT/arg__2/DSP_PREADD_DATA_INST/A2A1[14]
                         net (fo=1, routed)           0.000     3.220    DUT/arg__2/DSP_PREADD_DATA.A2A1<14>
    DSP48E2_X9Y107       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[14]_U[15])
                                                      0.505     3.725 f  DUT/arg__2/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     3.725    DUT/arg__2/DSP_MULTIPLIER.U<15>
    DSP48E2_X9Y107       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.047     3.772 r  DUT/arg__2/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000     3.772    DUT/arg__2/DSP_M_DATA.U_DATA<15>
    DSP48E2_X9Y107       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.585     4.357 r  DUT/arg__2/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     4.357    DUT/arg__2/DSP_ALU.ALU_OUT<15>
    DSP48E2_X9Y107       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.109     4.466 f  DUT/arg__2/DSP_OUTPUT_INST/P[15]
                         net (fo=9, routed)           0.530     4.996    DUT/arg__2_n_90
    SLICE_X78Y268        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122     5.118 r  DUT/EVEN_ORDER_Pipe.mulPipe2[4][0]_i_2/O
                         net (fo=3, routed)           0.095     5.212    DUT/EVEN_ORDER_Pipe.mulPipe2[4][0]_i_2_n_0
    SLICE_X78Y269        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     5.300 r  DUT/EVEN_ORDER_Pipe.mulPipe2[4][-8]_i_6/O
                         net (fo=4, routed)           0.348     5.648    DUT/EVEN_ORDER_Pipe.mulPipe2[4][-8]_i_6_n_0
    SLICE_X79Y265        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     5.738 r  DUT/EVEN_ORDER_Pipe.mulPipe2[4][-8]_i_2/O
                         net (fo=1, routed)           0.262     6.000    DUT/EVEN_ORDER_Pipe.mulPipe2[4][-8]_i_2_n_0
    SLICE_X78Y264        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     6.090 r  DUT/EVEN_ORDER_Pipe.mulPipe2[4][-8]_i_1/O
                         net (fo=1, routed)           0.059     6.149    DUT/EVEN_ORDER_Pipe.mulPipe2[4][-8]_i_1_n_0
    SLICE_X78Y264        FDRE                                         r  DUT/EVEN_ORDER_Pipe.mulPipe2_reg[4][-8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.813     7.813 r  
    E4                                                0.000     7.813 r  clk (IN)
                         net (fo=0)                   0.000     7.813    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     8.346 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     8.346    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     8.346 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     8.515    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     8.539 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=923, routed)         1.399     9.938    DUT/clk_IBUF_BUFG
    SLICE_X78Y264        FDRE                                         r  DUT/EVEN_ORDER_Pipe.mulPipe2_reg[4][-8]/C
                         clock pessimism              0.703    10.641    
                         clock uncertainty           -0.035    10.606    
    SLICE_X78Y264        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    10.631    DUT/EVEN_ORDER_Pipe.mulPipe2_reg[4][-8]
  -------------------------------------------------------------------
                         required time                         10.631    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                  4.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 DUT/EVEN_ORDER_Pipe.mulPipe3_reg[19][-9]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@3.907ns period=7.813ns})
  Destination:            DUT/EVEN_ORDER_Pipe.mulPipe3_reg[20][-9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.907ns period=7.813ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.059ns (44.697%)  route 0.073ns (55.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.895ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Net Delay (Source):      1.421ns (routing 0.696ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.623ns (routing 0.767ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=923, routed)         1.421     2.147    DUT/clk_IBUF_BUFG
    SLICE_X75Y254        FDSE                                         r  DUT/EVEN_ORDER_Pipe.mulPipe3_reg[19][-9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y254        FDSE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.206 r  DUT/EVEN_ORDER_Pipe.mulPipe3_reg[19][-9]/Q
                         net (fo=1, routed)           0.073     2.279    DUT/EVEN_ORDER_Pipe.mulPipe3_reg[19]_71[6]
    SLICE_X75Y253        FDRE                                         r  DUT/EVEN_ORDER_Pipe.mulPipe3_reg[20][-9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=923, routed)         1.623     2.895    DUT/clk_IBUF_BUFG
    SLICE_X75Y253        FDRE                                         r  DUT/EVEN_ORDER_Pipe.mulPipe3_reg[20][-9]/C
                         clock pessimism             -0.704     2.191    
    SLICE_X75Y253        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.253    DUT/EVEN_ORDER_Pipe.mulPipe3_reg[20][-9]
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.025    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.907 }
Period(ns):         7.813
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I     n/a            1.290         7.813       6.523      BUFGCE_HDIO_X2Y2  clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.532         3.907       3.375      SLICE_X96Y301     shiftLast_reg[28]_srl29___shiftVal_reg_r_28/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.532         3.907       3.375      SLICE_X96Y301     shiftLast_reg[28]_srl29___shiftVal_reg_r_28/CLK



