<stg><name>dut_Pipeline_5</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i12 0, i12 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %memset.loop12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
memset.loop12:0 %p_load = load i12 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop12:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
memset.loop12:2 %exitcond716 = icmp_eq  i12 %p_load, i12 4008

]]></Node>
<StgValue><ssdm name="exitcond716"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop12:3 %empty_29 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4008, i64 4008, i64 4008

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
memset.loop12:4 %empty_30 = add i12 %p_load, i12 1

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop12:5 %br_ln0 = br i1 %exitcond716, void %memset.loop12.split, void %memset.loop10.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="12">
<![CDATA[
memset.loop12.split:0 %p_cast19 = zext i12 %p_load

]]></Node>
<StgValue><ssdm name="p_cast19"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop12.split:1 %string_pos_1_addr = getelementptr i8 %string_pos_1, i64 0, i64 %p_cast19

]]></Node>
<StgValue><ssdm name="string_pos_1_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
memset.loop12.split:2 %store_ln0 = store i8 0, i12 %string_pos_1_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
memset.loop12.split:3 %store_ln0 = store i12 %empty_30, i12 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
memset.loop12.split:4 %br_ln0 = br void %memset.loop12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond716" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0">
<![CDATA[
memset.loop10.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="25" name="string_pos_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="string_pos_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="27" from="StgValue_26" to="empty" fromId="26" toId="4">
</dataflow>
<dataflow id="29" from="StgValue_28" to="store_ln0" fromId="28" toId="5">
</dataflow>
<dataflow id="30" from="empty" to="store_ln0" fromId="4" toId="5">
</dataflow>
<dataflow id="31" from="empty" to="p_load" fromId="4" toId="7">
</dataflow>
<dataflow id="33" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="32" toId="8">
</dataflow>
<dataflow id="35" from="StgValue_34" to="specpipeline_ln0" fromId="34" toId="8">
</dataflow>
<dataflow id="37" from="StgValue_36" to="specpipeline_ln0" fromId="36" toId="8">
</dataflow>
<dataflow id="38" from="StgValue_26" to="specpipeline_ln0" fromId="26" toId="8">
</dataflow>
<dataflow id="39" from="StgValue_36" to="specpipeline_ln0" fromId="36" toId="8">
</dataflow>
<dataflow id="41" from="p_str" to="specpipeline_ln0" fromId="40" toId="8">
</dataflow>
<dataflow id="42" from="p_load" to="exitcond716" fromId="7" toId="9">
</dataflow>
<dataflow id="44" from="StgValue_43" to="exitcond716" fromId="43" toId="9">
</dataflow>
<dataflow id="46" from="_ssdm_op_SpecLoopTripCount" to="empty_29" fromId="45" toId="10">
</dataflow>
<dataflow id="48" from="StgValue_47" to="empty_29" fromId="47" toId="10">
</dataflow>
<dataflow id="49" from="StgValue_47" to="empty_29" fromId="47" toId="10">
</dataflow>
<dataflow id="50" from="StgValue_47" to="empty_29" fromId="47" toId="10">
</dataflow>
<dataflow id="51" from="p_load" to="empty_30" fromId="7" toId="11">
</dataflow>
<dataflow id="53" from="StgValue_52" to="empty_30" fromId="52" toId="11">
</dataflow>
<dataflow id="54" from="exitcond716" to="br_ln0" fromId="9" toId="12">
</dataflow>
<dataflow id="55" from="p_load" to="p_cast19" fromId="7" toId="13">
</dataflow>
<dataflow id="56" from="string_pos_1" to="string_pos_1_addr" fromId="25" toId="14">
</dataflow>
<dataflow id="58" from="StgValue_57" to="string_pos_1_addr" fromId="57" toId="14">
</dataflow>
<dataflow id="59" from="p_cast19" to="string_pos_1_addr" fromId="13" toId="14">
</dataflow>
<dataflow id="61" from="StgValue_60" to="store_ln0" fromId="60" toId="15">
</dataflow>
<dataflow id="62" from="string_pos_1_addr" to="store_ln0" fromId="14" toId="15">
</dataflow>
<dataflow id="63" from="empty_30" to="store_ln0" fromId="11" toId="16">
</dataflow>
<dataflow id="64" from="empty" to="store_ln0" fromId="4" toId="16">
</dataflow>
<dataflow id="65" from="exitcond716" to="StgValue_2" fromId="9" toId="2">
</dataflow>
</dataflows>


</stg>
