![12 10 2024_17 44 49_REC](https://github.com/user-attachments/assets/98f88fda-be84-44ca-9c71-7e6f03d98f7e)
Implementation of display encoder using verilog hdl. The above one is implemented in quartus prime
![{BED78249-03B9-4537-9C21-F0D7B3A51129}](https://github.com/user-attachments/assets/123b9b46-263f-4647-a65e-8e754558aa6b)
This one is testbench simulation in vivado
