/* SPDX-License-Identifier: BSD-3-Clause
 * Copyright(c) 2024 Napatech A/S
 */

/*
 * nthw_fpga_reg_defs_cpy.h
 *
 * Auto-generated file - do *NOT* edit
 *
 */

#ifndef _NTHW_FPGA_REG_DEFS_CPY_
#define _NTHW_FPGA_REG_DEFS_CPY_

/* CPY */
#define NTHW_MOD_CPY (0x1ddc186fUL)
#define CPY_PACKET_READER0_CTRL (0x59359b7UL)
#define CPY_PACKET_READER0_CTRL_ADR (0xc84f1475UL)
#define CPY_PACKET_READER0_CTRL_CNT (0xd8478da4UL)
#define CPY_PACKET_READER0_DATA (0xaa42dbaeUL)
#define CPY_PACKET_READER0_DATA_DYN (0x34037b11UL)
#define CPY_PACKET_READER0_DATA_OFS (0x960af6b7UL)
#define CPY_WRITER0_CTRL (0xe9b3268eUL)
#define CPY_WRITER0_CTRL_ADR (0x26f906c2UL)
#define CPY_WRITER0_CTRL_CNT (0x36f19f13UL)
#define CPY_WRITER0_DATA (0x4662a497UL)
#define CPY_WRITER0_DATA_DYN (0xdab569a6UL)
#define CPY_WRITER0_DATA_LEN (0x32d16543UL)
#define CPY_WRITER0_DATA_MASK_POINTER (0x64db2b2dUL)
#define CPY_WRITER0_DATA_OFS (0x78bce400UL)
#define CPY_WRITER0_DATA_READER_SELECT (0x63a38cf9UL)
#define CPY_WRITER0_MASK_CTRL (0xed52c5f9UL)
#define CPY_WRITER0_MASK_CTRL_ADR (0x3bbdf6aaUL)
#define CPY_WRITER0_MASK_CTRL_CNT (0x2bb56f7bUL)
#define CPY_WRITER0_MASK_DATA (0x428347e0UL)
#define CPY_WRITER0_MASK_DATA_BYTE_MASK (0xd1d0e256UL)
#define CPY_WRITER1_CTRL (0x22eff52bUL)
#define CPY_WRITER1_CTRL_ADR (0xc93b6dfcUL)
#define CPY_WRITER1_CTRL_CNT (0xd933f42dUL)
#define CPY_WRITER1_DATA (0x8d3e7732UL)
#define CPY_WRITER1_DATA_DYN (0x35770298UL)
#define CPY_WRITER1_DATA_LEN (0xdd130e7dUL)
#define CPY_WRITER1_DATA_MASK_POINTER (0xb339ab75UL)
#define CPY_WRITER1_DATA_OFS (0x977e8f3eUL)
#define CPY_WRITER1_DATA_READER_SELECT (0x6c4b7bfUL)
#define CPY_WRITER1_MASK_CTRL (0x2cdc1a39UL)
#define CPY_WRITER1_MASK_CTRL_ADR (0x82462d42UL)
#define CPY_WRITER1_MASK_CTRL_CNT (0x924eb493UL)
#define CPY_WRITER1_MASK_DATA (0x830d9820UL)
#define CPY_WRITER1_MASK_DATA_BYTE_MASK (0x4e0a61c8UL)
#define CPY_WRITER2_CTRL (0xa47b8785UL)
#define CPY_WRITER2_CTRL_ADR (0x220cd6ffUL)
#define CPY_WRITER2_CTRL_CNT (0x32044f2eUL)
#define CPY_WRITER2_DATA (0xbaa059cUL)
#define CPY_WRITER2_DATA_DYN (0xde40b99bUL)
#define CPY_WRITER2_DATA_LEN (0x3624b57eUL)
#define CPY_WRITER2_DATA_MASK_POINTER (0x106f2ddcUL)
#define CPY_WRITER2_DATA_OFS (0x7c49343dUL)
#define CPY_WRITER2_DATA_READER_SELECT (0xa96dfa75UL)
#define CPY_WRITER2_MASK_CTRL (0xb53e7c38UL)
#define CPY_WRITER2_MASK_CTRL_ADR (0x933b473bUL)
#define CPY_WRITER2_MASK_CTRL_CNT (0x8333deeaUL)
#define CPY_WRITER2_MASK_DATA (0x1aeffe21UL)
#define CPY_WRITER2_MASK_DATA_BYTE_MASK (0x3514e32bUL)
#define CPY_WRITER3_CTRL (0x6f275420UL)
#define CPY_WRITER3_CTRL_ADR (0xcdcebdc1UL)
#define CPY_WRITER3_CTRL_CNT (0xddc62410UL)
#define CPY_WRITER3_DATA (0xc0f6d639UL)
#define CPY_WRITER3_DATA_DYN (0x3182d2a5UL)
#define CPY_WRITER3_DATA_LEN (0xd9e6de40UL)
#define CPY_WRITER3_DATA_MASK_POINTER (0xc78dad84UL)
#define CPY_WRITER3_DATA_OFS (0x938b5f03UL)
#define CPY_WRITER3_DATA_READER_SELECT (0xcc0ac133UL)
#define CPY_WRITER3_MASK_CTRL (0x74b0a3f8UL)
#define CPY_WRITER3_MASK_CTRL_ADR (0x2ac09cd3UL)
#define CPY_WRITER3_MASK_CTRL_CNT (0x3ac80502UL)
#define CPY_WRITER3_MASK_DATA (0xdb6121e1UL)
#define CPY_WRITER3_MASK_DATA_BYTE_MASK (0xaace60b5UL)
#define CPY_WRITER4_CTRL (0x72226498UL)
#define CPY_WRITER4_CTRL_ADR (0x2f12a6b8UL)
#define CPY_WRITER4_CTRL_CNT (0x3f1a3f69UL)
#define CPY_WRITER4_DATA (0xddf3e681UL)
#define CPY_WRITER4_DATA_DYN (0xd35ec9dcUL)
#define CPY_WRITER4_DATA_LEN (0x3b3ac539UL)
#define CPY_WRITER4_DATA_MASK_POINTER (0x8db326cfUL)
#define CPY_WRITER4_DATA_OFS (0x7157447aUL)
#define CPY_WRITER4_DATA_READER_SELECT (0x2d4e67a0UL)
#define CPY_WRITER4_MASK_CTRL (0x5d8bb67bUL)
#define CPY_WRITER4_MASK_CTRL_ADR (0xb1c193c9UL)
#define CPY_WRITER4_MASK_CTRL_CNT (0xa1c90a18UL)
#define CPY_WRITER4_MASK_DATA (0xf25a3462UL)
#define CPY_WRITER4_MASK_DATA_BYTE_MASK (0xc329e6edUL)
#define CPY_WRITER5_CTRL (0xb97eb73dUL)
#define CPY_WRITER5_CTRL_ADR (0xc0d0cd86UL)
#define CPY_WRITER5_CTRL_CNT (0xd0d85457UL)
#define CPY_WRITER5_DATA (0x16af3524UL)
#define CPY_WRITER5_DATA_DYN (0x3c9ca2e2UL)
#define CPY_WRITER5_DATA_LEN (0xd4f8ae07UL)
#define CPY_WRITER5_DATA_MASK_POINTER (0x5a51a697UL)
#define CPY_WRITER5_DATA_OFS (0x9e952f44UL)
#define CPY_WRITER5_DATA_READER_SELECT (0x48295ce6UL)
#define CPY_WRITER5_MASK_CTRL (0x9c0569bbUL)
#define CPY_WRITER5_MASK_CTRL_ADR (0x83a4821UL)
#define CPY_WRITER5_MASK_CTRL_CNT (0x1832d1f0UL)
#define CPY_WRITER5_MASK_DATA (0x33d4eba2UL)
#define CPY_WRITER5_MASK_DATA_BYTE_MASK (0x5cf36573UL)

#endif	/* _NTHW_FPGA_REG_DEFS_CPY_ */

/*
 * Auto-generated file - do *NOT* edit
 */
