// Seed: 786910542
module module_0 (
    output supply1 id_0,
    input tri1 id_1
    , id_6,
    input wand id_2,
    input wand id_3,
    output uwire id_4
);
  wire id_7;
  assign module_1.id_4 = 0;
  wire id_8;
  assign id_6[1] = id_7;
endmodule
module module_1 #(
    parameter id_5 = 32'd11
) (
    output logic id_0,
    output uwire id_1,
    input  tri0  id_2,
    output wor   id_3,
    input  tri0  id_4,
    input  uwire _id_5,
    output tri0  id_6
);
  wire [  -1 : 1] id_8;
  wire [id_5 : 1] id_9;
  always @(posedge 1 or id_8) id_0 <= id_5;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_4,
      id_2,
      id_3
  );
endmodule
