|top_module
start => start.IN1
change => change.IN1
password => password.IN1
LEDs[0] <= LED_Mux:Multiplexer1.port3
LEDs[1] <= LED_Mux:Multiplexer1.port3
LEDs[2] <= LED_Mux:Multiplexer1.port3
LEDs[3] <= LED_Mux:Multiplexer1.port3
LEDs[4] <= LED_Mux:Multiplexer1.port3
LEDs[5] <= LED_Mux:Multiplexer1.port3
LEDs[6] <= LED_Mux:Multiplexer1.port3
LEDs[7] <= LED_Mux:Multiplexer1.port3
LEDs[8] <= LED_Mux:Multiplexer1.port3
LEDs[9] <= LED_Mux:Multiplexer1.port3
PI1[0] => PI1[0].IN1
PI1[1] => PI1[1].IN1
PI1[2] => PI1[2].IN1
PI2[0] => PI2[0].IN1
PI2[1] => PI2[1].IN1
PI2[2] => PI2[2].IN1
Pass_digit[0] => Pass_digit[0].IN1
Pass_digit[1] => Pass_digit[1].IN1
Pass_digit[2] => Pass_digit[2].IN1
Pass_digit[3] => Pass_digit[3].IN1
Disp1[0] <= Disp_Mux:Multiplexer2.port14
Disp1[1] <= Disp_Mux:Multiplexer2.port14
Disp1[2] <= Disp_Mux:Multiplexer2.port14
Disp1[3] <= Disp_Mux:Multiplexer2.port14
Disp1[4] <= Disp_Mux:Multiplexer2.port14
Disp1[5] <= Disp_Mux:Multiplexer2.port14
Disp1[6] <= Disp_Mux:Multiplexer2.port14
Disp2[0] <= Disp_Mux:Multiplexer2.port15
Disp2[1] <= Disp_Mux:Multiplexer2.port15
Disp2[2] <= Disp_Mux:Multiplexer2.port15
Disp2[3] <= Disp_Mux:Multiplexer2.port15
Disp2[4] <= Disp_Mux:Multiplexer2.port15
Disp2[5] <= Disp_Mux:Multiplexer2.port15
Disp2[6] <= Disp_Mux:Multiplexer2.port15
Disp3[0] <= Disp_Mux:Multiplexer2.port16
Disp3[1] <= Disp_Mux:Multiplexer2.port16
Disp3[2] <= Disp_Mux:Multiplexer2.port16
Disp3[3] <= Disp_Mux:Multiplexer2.port16
Disp3[4] <= Disp_Mux:Multiplexer2.port16
Disp3[5] <= Disp_Mux:Multiplexer2.port16
Disp3[6] <= Disp_Mux:Multiplexer2.port16
Disp4[0] <= Disp_Mux:Multiplexer2.port17
Disp4[1] <= Disp_Mux:Multiplexer2.port17
Disp4[2] <= Disp_Mux:Multiplexer2.port17
Disp4[3] <= Disp_Mux:Multiplexer2.port17
Disp4[4] <= Disp_Mux:Multiplexer2.port17
Disp4[5] <= Disp_Mux:Multiplexer2.port17
Disp4[6] <= Disp_Mux:Multiplexer2.port17
Disp5[0] <= Disp_Mux:Multiplexer2.port18
Disp5[1] <= Disp_Mux:Multiplexer2.port18
Disp5[2] <= Disp_Mux:Multiplexer2.port18
Disp5[3] <= Disp_Mux:Multiplexer2.port18
Disp5[4] <= Disp_Mux:Multiplexer2.port18
Disp5[5] <= Disp_Mux:Multiplexer2.port18
Disp5[6] <= Disp_Mux:Multiplexer2.port18
Disp6[0] <= Disp_Mux:Multiplexer2.port19
Disp6[1] <= Disp_Mux:Multiplexer2.port19
Disp6[2] <= Disp_Mux:Multiplexer2.port19
Disp6[3] <= Disp_Mux:Multiplexer2.port19
Disp6[4] <= Disp_Mux:Multiplexer2.port19
Disp6[5] <= Disp_Mux:Multiplexer2.port19
Disp6[6] <= Disp_Mux:Multiplexer2.port19
rst => rst.IN9
clk => clk.IN9


|top_module|Authentication:Authentication1
clk => clk.IN4
rst => rst.IN2
pwdigit[0] => pwdigit[0].IN2
pwdigit[1] => pwdigit[1].IN2
pwdigit[2] => pwdigit[2].IN2
pwdigit[3] => pwdigit[3].IN2
pwenter => pwenter.IN2
log_out_ctrl => log_out_ctrl.IN1
log_in_ctrl <= PW_Checking:PasswordEnter.port11
isGuest_ctrl <= PW_Checking:PasswordEnter.port9
intID_ctrl[0] <= PW_Checking:PasswordEnter.port10
intID_ctrl[1] <= PW_Checking:PasswordEnter.port10
intID_ctrl[2] <= PW_Checking:PasswordEnter.port10
status[0] <= <GND>
status[1] <= <GND>
status[2] <= <GND>
status[3] <= <GND>
status[4] <= <GND>
status[5] <= <GND>
status[6] <= <GND>
status[7] <= <GND>
status[8] <= <GND>
status[9] <= <GND>


|top_module|Authentication:Authentication1|UID_ROM:User_ROM
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_module|Authentication:Authentication1|UID_ROM:User_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_shf1:auto_generated.address_a[0]
address_a[1] => altsyncram_shf1:auto_generated.address_a[1]
address_a[2] => altsyncram_shf1:auto_generated.address_a[2]
address_a[3] => altsyncram_shf1:auto_generated.address_a[3]
address_a[4] => altsyncram_shf1:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_shf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_shf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_shf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_shf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_shf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_shf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_shf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_shf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_shf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_shf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_shf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_shf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_shf1:auto_generated.q_a[11]
q_a[12] <= altsyncram_shf1:auto_generated.q_a[12]
q_a[13] <= altsyncram_shf1:auto_generated.q_a[13]
q_a[14] <= altsyncram_shf1:auto_generated.q_a[14]
q_a[15] <= altsyncram_shf1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_module|Authentication:Authentication1|UID_ROM:User_ROM|altsyncram:altsyncram_component|altsyncram_shf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|top_module|Authentication:Authentication1|PW_ROM:Password_ROM
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a


|top_module|Authentication:Authentication1|PW_ROM:Password_ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_0ff1:auto_generated.address_a[0]
address_a[1] => altsyncram_0ff1:auto_generated.address_a[1]
address_a[2] => altsyncram_0ff1:auto_generated.address_a[2]
address_a[3] => altsyncram_0ff1:auto_generated.address_a[3]
address_a[4] => altsyncram_0ff1:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0ff1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_0ff1:auto_generated.q_a[0]
q_a[1] <= altsyncram_0ff1:auto_generated.q_a[1]
q_a[2] <= altsyncram_0ff1:auto_generated.q_a[2]
q_a[3] <= altsyncram_0ff1:auto_generated.q_a[3]
q_a[4] <= altsyncram_0ff1:auto_generated.q_a[4]
q_a[5] <= altsyncram_0ff1:auto_generated.q_a[5]
q_a[6] <= altsyncram_0ff1:auto_generated.q_a[6]
q_a[7] <= altsyncram_0ff1:auto_generated.q_a[7]
q_a[8] <= altsyncram_0ff1:auto_generated.q_a[8]
q_a[9] <= altsyncram_0ff1:auto_generated.q_a[9]
q_a[10] <= altsyncram_0ff1:auto_generated.q_a[10]
q_a[11] <= altsyncram_0ff1:auto_generated.q_a[11]
q_a[12] <= altsyncram_0ff1:auto_generated.q_a[12]
q_a[13] <= altsyncram_0ff1:auto_generated.q_a[13]
q_a[14] <= altsyncram_0ff1:auto_generated.q_a[14]
q_a[15] <= altsyncram_0ff1:auto_generated.q_a[15]
q_a[16] <= altsyncram_0ff1:auto_generated.q_a[16]
q_a[17] <= altsyncram_0ff1:auto_generated.q_a[17]
q_a[18] <= altsyncram_0ff1:auto_generated.q_a[18]
q_a[19] <= altsyncram_0ff1:auto_generated.q_a[19]
q_a[20] <= altsyncram_0ff1:auto_generated.q_a[20]
q_a[21] <= altsyncram_0ff1:auto_generated.q_a[21]
q_a[22] <= altsyncram_0ff1:auto_generated.q_a[22]
q_a[23] <= altsyncram_0ff1:auto_generated.q_a[23]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_module|Authentication:Authentication1|PW_ROM:Password_ROM|altsyncram:altsyncram_component|altsyncram_0ff1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT


|top_module|Authentication:Authentication1|ID_Checking:UserEnter
clk => isGuest~reg0.CLK
clk => attempt[0].CLK
clk => attempt[1].CLK
clk => UID[0].CLK
clk => UID[1].CLK
clk => UID[2].CLK
clk => UID[3].CLK
clk => UID[4].CLK
clk => UID[5].CLK
clk => UID[6].CLK
clk => UID[7].CLK
clk => UID[8].CLK
clk => UID[9].CLK
clk => UID[10].CLK
clk => UID[11].CLK
clk => UID[12].CLK
clk => UID[13].CLK
clk => UID[14].CLK
clk => UID[15].CLK
clk => data_UID_ROM[0].CLK
clk => data_UID_ROM[1].CLK
clk => data_UID_ROM[2].CLK
clk => data_UID_ROM[3].CLK
clk => data_UID_ROM[4].CLK
clk => data_UID_ROM[5].CLK
clk => data_UID_ROM[6].CLK
clk => data_UID_ROM[7].CLK
clk => data_UID_ROM[8].CLK
clk => data_UID_ROM[9].CLK
clk => data_UID_ROM[10].CLK
clk => data_UID_ROM[11].CLK
clk => data_UID_ROM[12].CLK
clk => data_UID_ROM[13].CLK
clk => data_UID_ROM[14].CLK
clk => data_UID_ROM[15].CLK
clk => addr_UID_ROM[0]~reg0.CLK
clk => addr_UID_ROM[1]~reg0.CLK
clk => addr_UID_ROM[2]~reg0.CLK
clk => addr_UID_ROM[3]~reg0.CLK
clk => addr_UID_ROM[4]~reg0.CLK
clk => intID[0]~reg0.CLK
clk => intID[1]~reg0.CLK
clk => intID[2]~reg0.CLK
clk => matchID~reg0.CLK
clk => State~1.DATAIN
rst => matchID.OUTPUTSELECT
rst => intID.OUTPUTSELECT
rst => intID.OUTPUTSELECT
rst => intID.OUTPUTSELECT
rst => addr_UID_ROM.OUTPUTSELECT
rst => addr_UID_ROM.OUTPUTSELECT
rst => addr_UID_ROM.OUTPUTSELECT
rst => addr_UID_ROM.OUTPUTSELECT
rst => addr_UID_ROM.OUTPUTSELECT
rst => data_UID_ROM.OUTPUTSELECT
rst => data_UID_ROM.OUTPUTSELECT
rst => data_UID_ROM.OUTPUTSELECT
rst => data_UID_ROM.OUTPUTSELECT
rst => data_UID_ROM.OUTPUTSELECT
rst => data_UID_ROM.OUTPUTSELECT
rst => data_UID_ROM.OUTPUTSELECT
rst => data_UID_ROM.OUTPUTSELECT
rst => data_UID_ROM.OUTPUTSELECT
rst => data_UID_ROM.OUTPUTSELECT
rst => data_UID_ROM.OUTPUTSELECT
rst => data_UID_ROM.OUTPUTSELECT
rst => data_UID_ROM.OUTPUTSELECT
rst => data_UID_ROM.OUTPUTSELECT
rst => data_UID_ROM.OUTPUTSELECT
rst => data_UID_ROM.OUTPUTSELECT
rst => UID.OUTPUTSELECT
rst => UID.OUTPUTSELECT
rst => UID.OUTPUTSELECT
rst => UID.OUTPUTSELECT
rst => UID.OUTPUTSELECT
rst => UID.OUTPUTSELECT
rst => UID.OUTPUTSELECT
rst => UID.OUTPUTSELECT
rst => UID.OUTPUTSELECT
rst => UID.OUTPUTSELECT
rst => UID.OUTPUTSELECT
rst => UID.OUTPUTSELECT
rst => UID.OUTPUTSELECT
rst => UID.OUTPUTSELECT
rst => UID.OUTPUTSELECT
rst => UID.OUTPUTSELECT
rst => attempt.OUTPUTSELECT
rst => attempt.OUTPUTSELECT
rst => isGuest.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT
pwdigit[0] => UID.DATAB
pwdigit[0] => UID.DATAB
pwdigit[0] => UID.DATAB
pwdigit[0] => UID.DATAB
pwdigit[1] => UID.DATAB
pwdigit[1] => UID.DATAB
pwdigit[1] => UID.DATAB
pwdigit[1] => UID.DATAB
pwdigit[2] => UID.DATAB
pwdigit[2] => UID.DATAB
pwdigit[2] => UID.DATAB
pwdigit[2] => UID.DATAB
pwdigit[3] => UID.DATAB
pwdigit[3] => UID.DATAB
pwdigit[3] => UID.DATAB
pwdigit[3] => UID.DATAB
pwenter => UID.OUTPUTSELECT
pwenter => UID.OUTPUTSELECT
pwenter => UID.OUTPUTSELECT
pwenter => UID.OUTPUTSELECT
pwenter => UID.OUTPUTSELECT
pwenter => UID.OUTPUTSELECT
pwenter => UID.OUTPUTSELECT
pwenter => UID.OUTPUTSELECT
pwenter => UID.OUTPUTSELECT
pwenter => UID.OUTPUTSELECT
pwenter => UID.OUTPUTSELECT
pwenter => UID.OUTPUTSELECT
pwenter => UID.OUTPUTSELECT
pwenter => UID.OUTPUTSELECT
pwenter => UID.OUTPUTSELECT
pwenter => UID.OUTPUTSELECT
pwenter => Selector46.IN3
pwenter => Selector47.IN3
pwenter => Selector48.IN3
pwenter => Selector49.IN3
pwenter => Selector45.IN2
pwenter => Selector46.IN1
pwenter => Selector47.IN1
pwenter => Selector48.IN1
log_out => Selector44.IN3
log_out => Selector50.IN2
matchID <= matchID~reg0.DB_MAX_OUTPUT_PORT_TYPE
isGuest <= isGuest~reg0.DB_MAX_OUTPUT_PORT_TYPE
intID[0] <= intID[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
intID[1] <= intID[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
intID[2] <= intID[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_UID_ROM[0] => Selector24.IN2
q_UID_ROM[1] => Selector23.IN2
q_UID_ROM[2] => Selector22.IN2
q_UID_ROM[3] => Selector21.IN2
q_UID_ROM[4] => Selector20.IN2
q_UID_ROM[5] => Selector19.IN2
q_UID_ROM[6] => Selector18.IN2
q_UID_ROM[7] => Selector17.IN2
q_UID_ROM[8] => Selector16.IN2
q_UID_ROM[9] => Selector15.IN2
q_UID_ROM[10] => Selector14.IN2
q_UID_ROM[11] => Selector13.IN2
q_UID_ROM[12] => Selector12.IN2
q_UID_ROM[13] => Selector11.IN2
q_UID_ROM[14] => Selector10.IN2
q_UID_ROM[15] => Selector9.IN2
addr_UID_ROM[0] <= addr_UID_ROM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_UID_ROM[1] <= addr_UID_ROM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_UID_ROM[2] <= addr_UID_ROM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_UID_ROM[3] <= addr_UID_ROM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_UID_ROM[4] <= addr_UID_ROM[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_module|Authentication:Authentication1|PW_Checking:PasswordEnter
clk => intID_ctrl[0]~reg0.CLK
clk => intID_ctrl[1]~reg0.CLK
clk => intID_ctrl[2]~reg0.CLK
clk => isGuest_ctrl~reg0.CLK
clk => log_in_ctrl~reg0.CLK
clk => log_out~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => attempt[0].CLK
clk => attempt[1].CLK
clk => PW[0].CLK
clk => PW[1].CLK
clk => PW[2].CLK
clk => PW[3].CLK
clk => PW[4].CLK
clk => PW[5].CLK
clk => PW[6].CLK
clk => PW[7].CLK
clk => PW[8].CLK
clk => PW[9].CLK
clk => PW[10].CLK
clk => PW[11].CLK
clk => PW[12].CLK
clk => PW[13].CLK
clk => PW[14].CLK
clk => PW[15].CLK
clk => PW[16].CLK
clk => PW[17].CLK
clk => PW[18].CLK
clk => PW[19].CLK
clk => PW[20].CLK
clk => PW[21].CLK
clk => PW[22].CLK
clk => PW[23].CLK
clk => data_PW_ROM[0].CLK
clk => data_PW_ROM[1].CLK
clk => data_PW_ROM[2].CLK
clk => data_PW_ROM[3].CLK
clk => data_PW_ROM[4].CLK
clk => data_PW_ROM[5].CLK
clk => data_PW_ROM[6].CLK
clk => data_PW_ROM[7].CLK
clk => data_PW_ROM[8].CLK
clk => data_PW_ROM[9].CLK
clk => data_PW_ROM[10].CLK
clk => data_PW_ROM[11].CLK
clk => data_PW_ROM[12].CLK
clk => data_PW_ROM[13].CLK
clk => data_PW_ROM[14].CLK
clk => data_PW_ROM[15].CLK
clk => data_PW_ROM[16].CLK
clk => data_PW_ROM[17].CLK
clk => data_PW_ROM[18].CLK
clk => data_PW_ROM[19].CLK
clk => data_PW_ROM[20].CLK
clk => data_PW_ROM[21].CLK
clk => data_PW_ROM[22].CLK
clk => data_PW_ROM[23].CLK
clk => addr_PW_ROM[0]~reg0.CLK
clk => addr_PW_ROM[1]~reg0.CLK
clk => addr_PW_ROM[2]~reg0.CLK
clk => addr_PW_ROM[3]~reg0.CLK
clk => addr_PW_ROM[4]~reg0.CLK
clk => status[0]~reg0.CLK
clk => status[1]~reg0.CLK
clk => status[2]~reg0.CLK
clk => status[3]~reg0.CLK
clk => status[4]~reg0.CLK
clk => status[5]~reg0.CLK
clk => status[6]~reg0.CLK
clk => status[7]~reg0.CLK
clk => status[8]~reg0.CLK
clk => status[9]~reg0.CLK
clk => State~15.DATAIN
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => intID_ctrl[2]~reg0.ENA
rst => intID_ctrl[1]~reg0.ENA
rst => intID_ctrl[0]~reg0.ENA
rst => isGuest_ctrl~reg0.ENA
rst => log_in_ctrl~reg0.ENA
rst => log_out~reg0.ENA
rst => count[0].ENA
rst => count[1].ENA
rst => attempt[0].ENA
rst => attempt[1].ENA
rst => PW[0].ENA
rst => PW[1].ENA
rst => PW[2].ENA
rst => PW[3].ENA
rst => PW[4].ENA
rst => PW[5].ENA
rst => PW[6].ENA
rst => PW[7].ENA
rst => PW[8].ENA
rst => PW[9].ENA
rst => PW[10].ENA
rst => PW[11].ENA
rst => PW[12].ENA
rst => PW[13].ENA
rst => PW[14].ENA
rst => PW[15].ENA
rst => PW[16].ENA
rst => PW[17].ENA
rst => PW[18].ENA
rst => PW[19].ENA
rst => PW[20].ENA
rst => PW[21].ENA
rst => PW[22].ENA
rst => PW[23].ENA
rst => data_PW_ROM[0].ENA
rst => data_PW_ROM[1].ENA
rst => data_PW_ROM[2].ENA
rst => data_PW_ROM[3].ENA
rst => data_PW_ROM[4].ENA
rst => data_PW_ROM[5].ENA
rst => data_PW_ROM[6].ENA
rst => data_PW_ROM[7].ENA
rst => data_PW_ROM[8].ENA
rst => data_PW_ROM[9].ENA
rst => data_PW_ROM[10].ENA
rst => data_PW_ROM[11].ENA
rst => data_PW_ROM[12].ENA
rst => data_PW_ROM[13].ENA
rst => data_PW_ROM[14].ENA
rst => data_PW_ROM[15].ENA
rst => data_PW_ROM[16].ENA
rst => data_PW_ROM[17].ENA
rst => data_PW_ROM[18].ENA
rst => data_PW_ROM[19].ENA
rst => data_PW_ROM[20].ENA
rst => data_PW_ROM[21].ENA
rst => data_PW_ROM[22].ENA
rst => data_PW_ROM[23].ENA
rst => addr_PW_ROM[0]~reg0.ENA
rst => addr_PW_ROM[1]~reg0.ENA
rst => addr_PW_ROM[2]~reg0.ENA
rst => addr_PW_ROM[3]~reg0.ENA
rst => addr_PW_ROM[4]~reg0.ENA
rst => status[0]~reg0.ENA
rst => status[1]~reg0.ENA
rst => status[2]~reg0.ENA
rst => status[3]~reg0.ENA
rst => status[4]~reg0.ENA
rst => status[5]~reg0.ENA
rst => status[6]~reg0.ENA
rst => status[7]~reg0.ENA
rst => status[8]~reg0.ENA
rst => status[9]~reg0.ENA
pwdigit[0] => PW.DATAB
pwdigit[0] => PW.DATAB
pwdigit[0] => PW.DATAB
pwdigit[0] => PW.DATAB
pwdigit[0] => PW.DATAB
pwdigit[0] => PW.DATAB
pwdigit[1] => PW.DATAB
pwdigit[1] => PW.DATAB
pwdigit[1] => PW.DATAB
pwdigit[1] => PW.DATAB
pwdigit[1] => PW.DATAB
pwdigit[1] => PW.DATAB
pwdigit[2] => PW.DATAB
pwdigit[2] => PW.DATAB
pwdigit[2] => PW.DATAB
pwdigit[2] => PW.DATAB
pwdigit[2] => PW.DATAB
pwdigit[2] => PW.DATAB
pwdigit[3] => PW.DATAB
pwdigit[3] => PW.DATAB
pwdigit[3] => PW.DATAB
pwdigit[3] => PW.DATAB
pwdigit[3] => PW.DATAB
pwdigit[3] => PW.DATAB
pwenter => PW.OUTPUTSELECT
pwenter => PW.OUTPUTSELECT
pwenter => PW.OUTPUTSELECT
pwenter => PW.OUTPUTSELECT
pwenter => PW.OUTPUTSELECT
pwenter => PW.OUTPUTSELECT
pwenter => PW.OUTPUTSELECT
pwenter => PW.OUTPUTSELECT
pwenter => PW.OUTPUTSELECT
pwenter => PW.OUTPUTSELECT
pwenter => PW.OUTPUTSELECT
pwenter => PW.OUTPUTSELECT
pwenter => PW.OUTPUTSELECT
pwenter => PW.OUTPUTSELECT
pwenter => PW.OUTPUTSELECT
pwenter => PW.OUTPUTSELECT
pwenter => PW.OUTPUTSELECT
pwenter => PW.OUTPUTSELECT
pwenter => PW.OUTPUTSELECT
pwenter => PW.OUTPUTSELECT
pwenter => PW.OUTPUTSELECT
pwenter => PW.OUTPUTSELECT
pwenter => PW.OUTPUTSELECT
pwenter => PW.OUTPUTSELECT
pwenter => Selector2.IN4
pwenter => Selector3.IN4
pwenter => Selector4.IN4
pwenter => Selector5.IN4
pwenter => Selector6.IN4
pwenter => Selector7.IN3
pwenter => Selector6.IN2
pwenter => Selector5.IN2
pwenter => Selector4.IN2
pwenter => Selector3.IN2
pwenter => Selector2.IN2
pwenter => Selector1.IN2
matchID => State.OUTPUTSELECT
matchID => State.OUTPUTSELECT
matchID => State.OUTPUTSELECT
matchID => State.OUTPUTSELECT
matchID => State.OUTPUTSELECT
matchID => State.OUTPUTSELECT
matchID => State.OUTPUTSELECT
matchID => State.OUTPUTSELECT
matchID => State.OUTPUTSELECT
matchID => State.OUTPUTSELECT
matchID => State.OUTPUTSELECT
matchID => State.OUTPUTSELECT
matchID => State.OUTPUTSELECT
matchID => State.OUTPUTSELECT
matchID => addr_PW_ROM.OUTPUTSELECT
matchID => addr_PW_ROM.OUTPUTSELECT
matchID => addr_PW_ROM.OUTPUTSELECT
matchID => addr_PW_ROM.OUTPUTSELECT
matchID => addr_PW_ROM.OUTPUTSELECT
matchID => data_PW_ROM.OUTPUTSELECT
matchID => data_PW_ROM.OUTPUTSELECT
matchID => data_PW_ROM.OUTPUTSELECT
matchID => data_PW_ROM.OUTPUTSELECT
matchID => data_PW_ROM.OUTPUTSELECT
matchID => data_PW_ROM.OUTPUTSELECT
matchID => data_PW_ROM.OUTPUTSELECT
matchID => data_PW_ROM.OUTPUTSELECT
matchID => data_PW_ROM.OUTPUTSELECT
matchID => data_PW_ROM.OUTPUTSELECT
matchID => data_PW_ROM.OUTPUTSELECT
matchID => data_PW_ROM.OUTPUTSELECT
matchID => data_PW_ROM.OUTPUTSELECT
matchID => data_PW_ROM.OUTPUTSELECT
matchID => data_PW_ROM.OUTPUTSELECT
matchID => data_PW_ROM.OUTPUTSELECT
matchID => data_PW_ROM.OUTPUTSELECT
matchID => data_PW_ROM.OUTPUTSELECT
matchID => data_PW_ROM.OUTPUTSELECT
matchID => data_PW_ROM.OUTPUTSELECT
matchID => data_PW_ROM.OUTPUTSELECT
matchID => data_PW_ROM.OUTPUTSELECT
matchID => data_PW_ROM.OUTPUTSELECT
matchID => data_PW_ROM.OUTPUTSELECT
matchID => PW.OUTPUTSELECT
matchID => PW.OUTPUTSELECT
matchID => PW.OUTPUTSELECT
matchID => PW.OUTPUTSELECT
matchID => PW.OUTPUTSELECT
matchID => PW.OUTPUTSELECT
matchID => PW.OUTPUTSELECT
matchID => PW.OUTPUTSELECT
matchID => PW.OUTPUTSELECT
matchID => PW.OUTPUTSELECT
matchID => PW.OUTPUTSELECT
matchID => PW.OUTPUTSELECT
matchID => PW.OUTPUTSELECT
matchID => PW.OUTPUTSELECT
matchID => PW.OUTPUTSELECT
matchID => PW.OUTPUTSELECT
matchID => PW.OUTPUTSELECT
matchID => PW.OUTPUTSELECT
matchID => PW.OUTPUTSELECT
matchID => PW.OUTPUTSELECT
matchID => PW.OUTPUTSELECT
matchID => PW.OUTPUTSELECT
matchID => PW.OUTPUTSELECT
matchID => PW.OUTPUTSELECT
matchID => attempt.OUTPUTSELECT
matchID => attempt.OUTPUTSELECT
matchID => count.OUTPUTSELECT
matchID => count.OUTPUTSELECT
matchID => log_out.OUTPUTSELECT
matchID => log_in_ctrl.OUTPUTSELECT
matchID => isGuest_ctrl.OUTPUTSELECT
matchID => intID_ctrl.OUTPUTSELECT
matchID => intID_ctrl.OUTPUTSELECT
matchID => intID_ctrl.OUTPUTSELECT
matchID => Selector14.IN2
isGuest => isGuest_ctrl.DATAA
intID[0] => intID_ctrl.DATAA
intID[0] => Selector28.IN2
intID[1] => intID_ctrl.DATAA
intID[1] => Selector27.IN2
intID[2] => intID_ctrl.DATAA
intID[2] => Selector26.IN2
log_out_ctrl => log_out.OUTPUTSELECT
log_out_ctrl => log_in_ctrl.OUTPUTSELECT
log_out_ctrl => intID_ctrl.OUTPUTSELECT
log_out_ctrl => intID_ctrl.OUTPUTSELECT
log_out_ctrl => intID_ctrl.OUTPUTSELECT
log_out_ctrl => isGuest_ctrl.OUTPUTSELECT
log_out_ctrl => status.OUTPUTSELECT
log_out_ctrl => status.OUTPUTSELECT
log_out_ctrl => status.OUTPUTSELECT
log_out_ctrl => status.OUTPUTSELECT
log_out_ctrl => status.OUTPUTSELECT
log_out_ctrl => status.OUTPUTSELECT
log_out_ctrl => status.OUTPUTSELECT
log_out_ctrl => status.OUTPUTSELECT
log_out_ctrl => status.OUTPUTSELECT
log_out_ctrl => status.OUTPUTSELECT
log_out_ctrl => Selector13.IN5
log_out_ctrl => Selector12.IN3
log_out <= log_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
isGuest_ctrl <= isGuest_ctrl~reg0.DB_MAX_OUTPUT_PORT_TYPE
intID_ctrl[0] <= intID_ctrl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
intID_ctrl[1] <= intID_ctrl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
intID_ctrl[2] <= intID_ctrl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
log_in_ctrl <= log_in_ctrl~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_PW_ROM[0] => Selector52.IN2
q_PW_ROM[1] => Selector51.IN2
q_PW_ROM[2] => Selector50.IN2
q_PW_ROM[3] => Selector49.IN2
q_PW_ROM[4] => Selector48.IN2
q_PW_ROM[5] => Selector47.IN2
q_PW_ROM[6] => Selector46.IN2
q_PW_ROM[7] => Selector45.IN2
q_PW_ROM[8] => Selector44.IN2
q_PW_ROM[9] => Selector43.IN2
q_PW_ROM[10] => Selector42.IN2
q_PW_ROM[11] => Selector41.IN2
q_PW_ROM[12] => Selector40.IN2
q_PW_ROM[13] => Selector39.IN2
q_PW_ROM[14] => Selector38.IN2
q_PW_ROM[15] => Selector37.IN2
q_PW_ROM[16] => Selector36.IN2
q_PW_ROM[17] => Selector35.IN2
q_PW_ROM[18] => Selector34.IN2
q_PW_ROM[19] => Selector33.IN2
q_PW_ROM[20] => Selector32.IN2
q_PW_ROM[21] => Selector31.IN2
q_PW_ROM[22] => Selector30.IN2
q_PW_ROM[23] => Selector29.IN2
addr_PW_ROM[0] <= addr_PW_ROM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_PW_ROM[1] <= addr_PW_ROM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_PW_ROM[2] <= addr_PW_ROM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_PW_ROM[3] <= addr_PW_ROM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_PW_ROM[4] <= addr_PW_ROM[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[0] <= status[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[1] <= status[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[2] <= status[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[3] <= status[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[4] <= status[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[5] <= status[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[6] <= status[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[7] <= status[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[8] <= status[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[9] <= status[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_module|ButtonShaper:PassShaper
Button_In => Selector0.IN1
Button_In => StateNext.PULSE.DATAB
Button_In => Selector1.IN2
Button_Out <= Button_Out.DB_MAX_OUTPUT_PORT_TYPE
Clk => State~1.DATAIN
Rst => State.OUTPUTSELECT
Rst => State.OUTPUTSELECT
Rst => State.OUTPUTSELECT


|top_module|ButtonShaper:StartShaper
Button_In => Selector0.IN1
Button_In => StateNext.PULSE.DATAB
Button_In => Selector1.IN2
Button_Out <= Button_Out.DB_MAX_OUTPUT_PORT_TYPE
Clk => State~1.DATAIN
Rst => State.OUTPUTSELECT
Rst => State.OUTPUTSELECT
Rst => State.OUTPUTSELECT


|top_module|ButtonShaper:ChangeShaper
Button_In => Selector0.IN1
Button_In => StateNext.PULSE.DATAB
Button_In => Selector1.IN2
Button_Out <= Button_Out.DB_MAX_OUTPUT_PORT_TYPE
Clk => State~1.DATAIN
Rst => State.OUTPUTSELECT
Rst => State.OUTPUTSELECT
Rst => State.OUTPUTSELECT


|top_module|GameController:GameController1
pwdPls => logOut.OUTPUTSELECT
pwdPls => State.OUTPUTSELECT
pwdPls => State.OUTPUTSELECT
pwdPls => State.OUTPUTSELECT
pwdPls => State.OUTPUTSELECT
pwdPls => State.OUTPUTSELECT
pwdPls => State.OUTPUTSELECT
pwdPls => flag.OUTPUTSELECT
pwdPls => mode.OUTPUTSELECT
pwdPls => mode.OUTPUTSELECT
pwdPls => lettNum.OUTPUTSELECT
pwdPls => lettNum.OUTPUTSELECT
pwdPls => timerEn.OUTPUTSELECT
pwdPls => State.OUTPUTSELECT
pwdPls => State.OUTPUTSELECT
pwdPls => State.OUTPUTSELECT
pwdPls => State.OUTPUTSELECT
pwdPls => State.OUTPUTSELECT
pwdPls => State.OUTPUTSELECT
logOn => State.OUTPUTSELECT
logOn => State.OUTPUTSELECT
logOn => State.OUTPUTSELECT
logOn => State.OUTPUTSELECT
logOn => State.OUTPUTSELECT
logOn => State.OUTPUTSELECT
pIDin[0] => pIDout.DATAB
pIDin[1] => pIDout.DATAB
pIDin[2] => pIDout.DATAB
isGuestIn => isGuestOut.DATAB
startPls => lettNum.OUTPUTSELECT
startPls => lettNum.OUTPUTSELECT
startPls => timerEn.OUTPUTSELECT
startPls => State.OUTPUTSELECT
startPls => State.OUTPUTSELECT
startPls => State.OUTPUTSELECT
startPls => State.OUTPUTSELECT
startPls => State.OUTPUTSELECT
startPls => State.OUTPUTSELECT
startPls => State.OUTPUTSELECT
startPls => State.OUTPUTSELECT
startPls => flag.OUTPUTSELECT
startPls => State.OUTPUTSELECT
startPls => State.OUTPUTSELECT
startPls => State.OUTPUTSELECT
startPls => State.OUTPUTSELECT
startPls => State.OUTPUTSELECT
startPls => State.OUTPUTSELECT
startPls => controlSig.OUTPUTSELECT
startPls => controlSig.OUTPUTSELECT
startPls => controlSig.OUTPUTSELECT
startPls => Selector4.IN2
loadPls => flag.OUTPUTSELECT
loadPls => State.OUTPUTSELECT
loadPls => State.OUTPUTSELECT
loadPls => State.OUTPUTSELECT
loadPls => State.OUTPUTSELECT
loadPls => State.OUTPUTSELECT
loadPls => State.OUTPUTSELECT
loadPls => mode.OUTPUTSELECT
loadPls => mode.OUTPUTSELECT
loadPls => lettNum.OUTPUTSELECT
loadPls => lettNum.OUTPUTSELECT
loadPls => timerEn.OUTPUTSELECT
loadPls => State.OUTPUTSELECT
loadPls => State.OUTPUTSELECT
loadPls => State.OUTPUTSELECT
loadPls => State.OUTPUTSELECT
loadPls => State.OUTPUTSELECT
loadPls => State.OUTPUTSELECT
loadPls => controlSig.OUTPUTSELECT
loadPls => controlSig.OUTPUTSELECT
loadPls => controlSig.OUTPUTSELECT
loadPls => Selector5.IN2
indIn1[0] => indOut1.DATAB
indIn1[1] => indOut1.DATAB
indIn1[2] => indOut1.DATAB
indIn2[0] => indOut2.DATAB
indIn2[1] => indOut2.DATAB
indIn2[2] => indOut2.DATAB
isCorrect => scoreOnes.OUTPUTSELECT
isCorrect => scoreOnes.OUTPUTSELECT
isCorrect => scoreOnes.OUTPUTSELECT
isCorrect => scoreOnes.OUTPUTSELECT
isCorrect => scoreTens.OUTPUTSELECT
isCorrect => scoreTens.OUTPUTSELECT
isCorrect => scoreTens.OUTPUTSELECT
isCorrect => scoreTens.OUTPUTSELECT
isCorrect => State.OUTPUTSELECT
isCorrect => State.OUTPUTSELECT
isCorrect => State.OUTPUTSELECT
isCorrect => State.OUTPUTSELECT
isCorrect => State.OUTPUTSELECT
isCorrect => State.OUTPUTSELECT
timeOut => State.OUTPUTSELECT
timeOut => State.OUTPUTSELECT
timeOut => State.OUTPUTSELECT
timeOut => State.OUTPUTSELECT
timeOut => State.OUTPUTSELECT
timeOut => State.OUTPUTSELECT
controlSig[0] <= controlSig[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
controlSig[1] <= controlSig[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
controlSig[2] <= controlSig[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
logOut <= logOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
pIDout[0] <= pIDout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pIDout[1] <= pIDout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pIDout[2] <= pIDout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
isGuestOut <= isGuestOut~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreOnes[0] <= scoreOnes[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreOnes[1] <= scoreOnes[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreOnes[2] <= scoreOnes[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreOnes[3] <= scoreOnes[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreTens[0] <= scoreTens[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreTens[1] <= scoreTens[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreTens[2] <= scoreTens[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreTens[3] <= scoreTens[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lettNum[0] <= lettNum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lettNum[1] <= lettNum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
modeDisp[0] <= modeDisp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
modeDisp[1] <= modeDisp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
modeDisp[2] <= modeDisp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
modeDisp[3] <= modeDisp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scramPls <= scramPls~reg0.DB_MAX_OUTPUT_PORT_TYPE
indOut1[0] <= indOut1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
indOut1[1] <= indOut1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
indOut1[2] <= indOut1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
indOut2[0] <= indOut2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
indOut2[1] <= indOut2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
indOut2[2] <= indOut2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flipPls <= flipPls~reg0.DB_MAX_OUTPUT_PORT_TYPE
timerEn <= timerEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
timerReconfig <= timerReconfig~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => isGuestOut~reg0.CLK
clk => pIDout[0]~reg0.CLK
clk => pIDout[1]~reg0.CLK
clk => pIDout[2]~reg0.CLK
clk => indOut2[0]~reg0.CLK
clk => indOut2[1]~reg0.CLK
clk => indOut2[2]~reg0.CLK
clk => indOut1[0]~reg0.CLK
clk => indOut1[1]~reg0.CLK
clk => indOut1[2]~reg0.CLK
clk => lettNum[0]~reg0.CLK
clk => lettNum[1]~reg0.CLK
clk => flag.CLK
clk => modeDisp[0]~reg0.CLK
clk => modeDisp[1]~reg0.CLK
clk => modeDisp[2]~reg0.CLK
clk => modeDisp[3]~reg0.CLK
clk => scoreTens[0]~reg0.CLK
clk => scoreTens[1]~reg0.CLK
clk => scoreTens[2]~reg0.CLK
clk => scoreTens[3]~reg0.CLK
clk => scoreOnes[0]~reg0.CLK
clk => scoreOnes[1]~reg0.CLK
clk => scoreOnes[2]~reg0.CLK
clk => scoreOnes[3]~reg0.CLK
clk => mode[0].CLK
clk => mode[1].CLK
clk => timerReconfig~reg0.CLK
clk => timerEn~reg0.CLK
clk => flipPls~reg0.CLK
clk => scramPls~reg0.CLK
clk => logOut~reg0.CLK
clk => controlSig[0]~reg0.CLK
clk => controlSig[1]~reg0.CLK
clk => controlSig[2]~reg0.CLK
clk => State~7.DATAIN
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => indOut2[0]~reg0.ENA
rst => pIDout[2]~reg0.ENA
rst => pIDout[1]~reg0.ENA
rst => pIDout[0]~reg0.ENA
rst => isGuestOut~reg0.ENA
rst => indOut2[1]~reg0.ENA
rst => indOut2[2]~reg0.ENA
rst => indOut1[0]~reg0.ENA
rst => indOut1[1]~reg0.ENA
rst => indOut1[2]~reg0.ENA
rst => lettNum[0]~reg0.ENA
rst => lettNum[1]~reg0.ENA
rst => flag.ENA
rst => modeDisp[0]~reg0.ENA
rst => modeDisp[1]~reg0.ENA
rst => modeDisp[2]~reg0.ENA
rst => modeDisp[3]~reg0.ENA
rst => scoreTens[0]~reg0.ENA
rst => scoreTens[1]~reg0.ENA
rst => scoreTens[2]~reg0.ENA
rst => scoreTens[3]~reg0.ENA
rst => scoreOnes[0]~reg0.ENA
rst => scoreOnes[1]~reg0.ENA
rst => scoreOnes[2]~reg0.ENA
rst => scoreOnes[3]~reg0.ENA
rst => mode[0].ENA
rst => mode[1].ENA
rst => timerReconfig~reg0.ENA
rst => timerEn~reg0.ENA
rst => flipPls~reg0.ENA
rst => scramPls~reg0.ENA
rst => logOut~reg0.ENA
rst => controlSig[0]~reg0.ENA
rst => controlSig[1]~reg0.ENA
rst => controlSig[2]~reg0.ENA


|top_module|score_top:score_top1
controlSig[0] => controlSig[0].IN1
controlSig[1] => controlSig[1].IN1
controlSig[2] => controlSig[2].IN1
isGuest => isGuest.IN1
intIDin[0] => intIDin[0].IN1
intIDin[1] => intIDin[1].IN1
intIDin[2] => intIDin[2].IN1
scoreOnes[0] => scoreOnes[0].IN1
scoreOnes[1] => scoreOnes[1].IN1
scoreOnes[2] => scoreOnes[2].IN1
scoreOnes[3] => scoreOnes[3].IN1
scoreTens[0] => scoreTens[0].IN1
scoreTens[1] => scoreTens[1].IN1
scoreTens[2] => scoreTens[2].IN1
scoreTens[3] => scoreTens[3].IN1
topIDOne_out[0] <= dec_7seg:dec_7seg6.port1
topIDOne_out[1] <= dec_7seg:dec_7seg6.port1
topIDOne_out[2] <= dec_7seg:dec_7seg6.port1
topIDOne_out[3] <= dec_7seg:dec_7seg6.port1
topIDOne_out[4] <= dec_7seg:dec_7seg6.port1
topIDOne_out[5] <= dec_7seg:dec_7seg6.port1
topIDOne_out[6] <= dec_7seg:dec_7seg6.port1
topIDTwo_out[0] <= dec_7seg:dec_7seg5.port1
topIDTwo_out[1] <= dec_7seg:dec_7seg5.port1
topIDTwo_out[2] <= dec_7seg:dec_7seg5.port1
topIDTwo_out[3] <= dec_7seg:dec_7seg5.port1
topIDTwo_out[4] <= dec_7seg:dec_7seg5.port1
topIDTwo_out[5] <= dec_7seg:dec_7seg5.port1
topIDTwo_out[6] <= dec_7seg:dec_7seg5.port1
topIDThree_out[0] <= dec_7seg:dec_7seg4.port1
topIDThree_out[1] <= dec_7seg:dec_7seg4.port1
topIDThree_out[2] <= dec_7seg:dec_7seg4.port1
topIDThree_out[3] <= dec_7seg:dec_7seg4.port1
topIDThree_out[4] <= dec_7seg:dec_7seg4.port1
topIDThree_out[5] <= dec_7seg:dec_7seg4.port1
topIDThree_out[6] <= dec_7seg:dec_7seg4.port1
topIDFour_out[0] <= dec_7seg:dec_7seg3.port1
topIDFour_out[1] <= dec_7seg:dec_7seg3.port1
topIDFour_out[2] <= dec_7seg:dec_7seg3.port1
topIDFour_out[3] <= dec_7seg:dec_7seg3.port1
topIDFour_out[4] <= dec_7seg:dec_7seg3.port1
topIDFour_out[5] <= dec_7seg:dec_7seg3.port1
topIDFour_out[6] <= dec_7seg:dec_7seg3.port1
topScoreOnes_out[0] <= dec_7seg:dec_7seg1.port1
topScoreOnes_out[1] <= dec_7seg:dec_7seg1.port1
topScoreOnes_out[2] <= dec_7seg:dec_7seg1.port1
topScoreOnes_out[3] <= dec_7seg:dec_7seg1.port1
topScoreOnes_out[4] <= dec_7seg:dec_7seg1.port1
topScoreOnes_out[5] <= dec_7seg:dec_7seg1.port1
topScoreOnes_out[6] <= dec_7seg:dec_7seg1.port1
topScoreTens_out[0] <= dec_7seg:dec_7seg2.port1
topScoreTens_out[1] <= dec_7seg:dec_7seg2.port1
topScoreTens_out[2] <= dec_7seg:dec_7seg2.port1
topScoreTens_out[3] <= dec_7seg:dec_7seg2.port1
topScoreTens_out[4] <= dec_7seg:dec_7seg2.port1
topScoreTens_out[5] <= dec_7seg:dec_7seg2.port1
topScoreTens_out[6] <= dec_7seg:dec_7seg2.port1
clk => clk.IN2
rst => rst.IN1


|top_module|score_top:score_top1|Scoring:Scoring1
controlSig[0] => Equal0.IN1
controlSig[0] => Equal1.IN31
controlSig[0] => Equal7.IN0
controlSig[1] => Equal0.IN0
controlSig[1] => Equal1.IN30
controlSig[1] => Equal7.IN31
controlSig[2] => Equal0.IN31
controlSig[2] => Equal1.IN0
controlSig[2] => Equal7.IN30
isGuest => always0.IN1
intIDin[0] => scoreRAM_Addr.DATAB
intIDin[0] => scoreRAM_Addr.DATAB
intIDin[1] => scoreRAM_Addr.DATAB
intIDin[1] => scoreRAM_Addr.DATAB
intIDin[2] => scoreRAM_Addr.DATAB
intIDin[2] => scoreRAM_Addr.DATAB
scoreOnes[0] => score.DATAB
scoreOnes[1] => score.DATAB
scoreOnes[2] => score.DATAB
scoreOnes[3] => score.DATAB
scoreTens[0] => topScoreTens.DATAB
scoreTens[0] => score.DATAB
scoreTens[1] => topScoreTens.DATAB
scoreTens[1] => score.DATAB
scoreTens[2] => topScoreTens.DATAB
scoreTens[2] => score.DATAB
scoreTens[3] => topScoreTens.DATAB
scoreTens[3] => score.DATAB
scoreRAM_Dout[0] => LessThan0.IN16
scoreRAM_Dout[0] => scoreRAM_Din.DATAB
scoreRAM_Dout[0] => topScoreOnes.DATAA
scoreRAM_Dout[0] => topIDOne.DATAB
scoreRAM_Dout[1] => LessThan0.IN15
scoreRAM_Dout[1] => scoreRAM_Din.DATAB
scoreRAM_Dout[1] => topScoreOnes.DATAA
scoreRAM_Dout[1] => topIDOne.DATAB
scoreRAM_Dout[2] => LessThan0.IN14
scoreRAM_Dout[2] => scoreRAM_Din.DATAB
scoreRAM_Dout[2] => topScoreOnes.DATAA
scoreRAM_Dout[2] => topIDOne.DATAB
scoreRAM_Dout[3] => LessThan0.IN13
scoreRAM_Dout[3] => scoreRAM_Din.DATAB
scoreRAM_Dout[3] => topScoreOnes.DATAA
scoreRAM_Dout[3] => topIDOne.DATAB
scoreRAM_Dout[4] => LessThan0.IN12
scoreRAM_Dout[4] => scoreRAM_Din.DATAB
scoreRAM_Dout[4] => topScoreTens.DATAA
scoreRAM_Dout[4] => topIDTwo.DATAB
scoreRAM_Dout[5] => LessThan0.IN11
scoreRAM_Dout[5] => scoreRAM_Din.DATAB
scoreRAM_Dout[5] => topScoreTens.DATAA
scoreRAM_Dout[5] => topIDTwo.DATAB
scoreRAM_Dout[6] => LessThan0.IN10
scoreRAM_Dout[6] => scoreRAM_Din.DATAB
scoreRAM_Dout[6] => topScoreTens.DATAA
scoreRAM_Dout[6] => topIDTwo.DATAB
scoreRAM_Dout[7] => LessThan0.IN9
scoreRAM_Dout[7] => scoreRAM_Din.DATAB
scoreRAM_Dout[7] => topScoreTens.DATAA
scoreRAM_Dout[7] => topIDTwo.DATAB
scoreRAM_Dout[8] => LessThan0.IN8
scoreRAM_Dout[8] => scoreRAM_Din.DATAB
scoreRAM_Dout[8] => topIDThree.DATAB
scoreRAM_Dout[9] => LessThan0.IN7
scoreRAM_Dout[9] => scoreRAM_Din.DATAB
scoreRAM_Dout[9] => topIDThree.DATAB
scoreRAM_Dout[10] => LessThan0.IN6
scoreRAM_Dout[10] => scoreRAM_Din.DATAB
scoreRAM_Dout[10] => topIDThree.DATAB
scoreRAM_Dout[11] => LessThan0.IN5
scoreRAM_Dout[11] => scoreRAM_Din.DATAB
scoreRAM_Dout[11] => topIDThree.DATAB
scoreRAM_Dout[12] => LessThan0.IN4
scoreRAM_Dout[12] => scoreRAM_Din.DATAB
scoreRAM_Dout[12] => topIDFour.DATAB
scoreRAM_Dout[13] => LessThan0.IN3
scoreRAM_Dout[13] => scoreRAM_Din.DATAB
scoreRAM_Dout[13] => topIDFour.DATAB
scoreRAM_Dout[14] => LessThan0.IN2
scoreRAM_Dout[14] => scoreRAM_Din.DATAB
scoreRAM_Dout[14] => topIDFour.DATAB
scoreRAM_Dout[15] => LessThan0.IN1
scoreRAM_Dout[15] => scoreRAM_Din.DATAB
scoreRAM_Dout[15] => topIDFour.DATAB
scoreRAM_RW <= scoreRAM_RW~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreRAM_Din[0] <= scoreRAM_Din[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreRAM_Din[1] <= scoreRAM_Din[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreRAM_Din[2] <= scoreRAM_Din[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreRAM_Din[3] <= scoreRAM_Din[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreRAM_Din[4] <= scoreRAM_Din[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreRAM_Din[5] <= scoreRAM_Din[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreRAM_Din[6] <= scoreRAM_Din[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreRAM_Din[7] <= scoreRAM_Din[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreRAM_Din[8] <= scoreRAM_Din[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreRAM_Din[9] <= scoreRAM_Din[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreRAM_Din[10] <= scoreRAM_Din[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreRAM_Din[11] <= scoreRAM_Din[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreRAM_Din[12] <= scoreRAM_Din[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreRAM_Din[13] <= scoreRAM_Din[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreRAM_Din[14] <= scoreRAM_Din[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreRAM_Din[15] <= scoreRAM_Din[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreRAM_Addr[0] <= scoreRAM_Addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreRAM_Addr[1] <= scoreRAM_Addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreRAM_Addr[2] <= scoreRAM_Addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreRAM_Addr[3] <= scoreRAM_Addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scoreRAM_Addr[4] <= scoreRAM_Addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
topIDOne[0] <= topIDOne[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
topIDOne[1] <= topIDOne[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
topIDOne[2] <= topIDOne[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
topIDOne[3] <= topIDOne[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
topIDTwo[0] <= topIDTwo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
topIDTwo[1] <= topIDTwo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
topIDTwo[2] <= topIDTwo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
topIDTwo[3] <= topIDTwo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
topIDThree[0] <= topIDThree[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
topIDThree[1] <= topIDThree[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
topIDThree[2] <= topIDThree[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
topIDThree[3] <= topIDThree[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
topIDFour[0] <= topIDFour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
topIDFour[1] <= topIDFour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
topIDFour[2] <= topIDFour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
topIDFour[3] <= topIDFour[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
topScoreOnes[0] <= topScoreOnes[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
topScoreOnes[1] <= topScoreOnes[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
topScoreOnes[2] <= topScoreOnes[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
topScoreOnes[3] <= topScoreOnes[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
topScoreTens[0] <= topScoreTens[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
topScoreTens[1] <= topScoreTens[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
topScoreTens[2] <= topScoreTens[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
topScoreTens[3] <= topScoreTens[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => topIDFour[0]~reg0.CLK
clk => topIDFour[1]~reg0.CLK
clk => topIDFour[2]~reg0.CLK
clk => topIDFour[3]~reg0.CLK
clk => topIDThree[0]~reg0.CLK
clk => topIDThree[1]~reg0.CLK
clk => topIDThree[2]~reg0.CLK
clk => topIDThree[3]~reg0.CLK
clk => topIDTwo[0]~reg0.CLK
clk => topIDTwo[1]~reg0.CLK
clk => topIDTwo[2]~reg0.CLK
clk => topIDTwo[3]~reg0.CLK
clk => topIDOne[0]~reg0.CLK
clk => topIDOne[1]~reg0.CLK
clk => topIDOne[2]~reg0.CLK
clk => topIDOne[3]~reg0.CLK
clk => scoreRAM_Din[0]~reg0.CLK
clk => scoreRAM_Din[1]~reg0.CLK
clk => scoreRAM_Din[2]~reg0.CLK
clk => scoreRAM_Din[3]~reg0.CLK
clk => scoreRAM_Din[4]~reg0.CLK
clk => scoreRAM_Din[5]~reg0.CLK
clk => scoreRAM_Din[6]~reg0.CLK
clk => scoreRAM_Din[7]~reg0.CLK
clk => scoreRAM_Din[8]~reg0.CLK
clk => scoreRAM_Din[9]~reg0.CLK
clk => scoreRAM_Din[10]~reg0.CLK
clk => scoreRAM_Din[11]~reg0.CLK
clk => scoreRAM_Din[12]~reg0.CLK
clk => scoreRAM_Din[13]~reg0.CLK
clk => scoreRAM_Din[14]~reg0.CLK
clk => scoreRAM_Din[15]~reg0.CLK
clk => scoreRAM_Addr[0]~reg0.CLK
clk => scoreRAM_Addr[1]~reg0.CLK
clk => scoreRAM_Addr[2]~reg0.CLK
clk => scoreRAM_Addr[3]~reg0.CLK
clk => scoreRAM_Addr[4]~reg0.CLK
clk => Count[0].CLK
clk => Count[1].CLK
clk => Count[2].CLK
clk => Count[3].CLK
clk => Count[4].CLK
clk => Cycle[0].CLK
clk => Cycle[1].CLK
clk => Cycle[2].CLK
clk => Cycle[3].CLK
clk => Cycle[4].CLK
clk => scoreRAM_RW~reg0.CLK
clk => updated.CLK
clk => Global[0].CLK
clk => Global[1].CLK
clk => Global[2].CLK
clk => Global[3].CLK
clk => Global[4].CLK
clk => score[0].CLK
clk => score[1].CLK
clk => score[2].CLK
clk => score[3].CLK
clk => score[4].CLK
clk => score[5].CLK
clk => score[6].CLK
clk => score[7].CLK
clk => score[8].CLK
clk => score[9].CLK
clk => score[10].CLK
clk => score[11].CLK
clk => score[12].CLK
clk => score[13].CLK
clk => score[14].CLK
clk => score[15].CLK
clk => topScoreTens[0]~reg0.CLK
clk => topScoreTens[1]~reg0.CLK
clk => topScoreTens[2]~reg0.CLK
clk => topScoreTens[3]~reg0.CLK
clk => topScoreOnes[0]~reg0.CLK
clk => topScoreOnes[1]~reg0.CLK
clk => topScoreOnes[2]~reg0.CLK
clk => topScoreOnes[3]~reg0.CLK
clk => nextState~1.DATAIN
clk => State~12.DATAIN
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => State.OUTPUTSELECT
rst => nextState.OUTPUTSELECT
rst => nextState.OUTPUTSELECT
rst => nextState.OUTPUTSELECT
rst => nextState.OUTPUTSELECT
rst => topIDThree[2]~reg0.ENA
rst => topIDThree[1]~reg0.ENA
rst => topIDThree[0]~reg0.ENA
rst => topIDFour[3]~reg0.ENA
rst => topIDFour[2]~reg0.ENA
rst => topIDFour[1]~reg0.ENA
rst => topIDFour[0]~reg0.ENA
rst => topIDThree[3]~reg0.ENA
rst => topIDTwo[0]~reg0.ENA
rst => topIDTwo[1]~reg0.ENA
rst => topIDTwo[2]~reg0.ENA
rst => topIDTwo[3]~reg0.ENA
rst => topIDOne[0]~reg0.ENA
rst => topIDOne[1]~reg0.ENA
rst => topIDOne[2]~reg0.ENA
rst => topIDOne[3]~reg0.ENA
rst => scoreRAM_Din[0]~reg0.ENA
rst => scoreRAM_Din[1]~reg0.ENA
rst => scoreRAM_Din[2]~reg0.ENA
rst => scoreRAM_Din[3]~reg0.ENA
rst => scoreRAM_Din[4]~reg0.ENA
rst => scoreRAM_Din[5]~reg0.ENA
rst => scoreRAM_Din[6]~reg0.ENA
rst => scoreRAM_Din[7]~reg0.ENA
rst => scoreRAM_Din[8]~reg0.ENA
rst => scoreRAM_Din[9]~reg0.ENA
rst => scoreRAM_Din[10]~reg0.ENA
rst => scoreRAM_Din[11]~reg0.ENA
rst => scoreRAM_Din[12]~reg0.ENA
rst => scoreRAM_Din[13]~reg0.ENA
rst => scoreRAM_Din[14]~reg0.ENA
rst => scoreRAM_Din[15]~reg0.ENA
rst => scoreRAM_Addr[0]~reg0.ENA
rst => scoreRAM_Addr[1]~reg0.ENA
rst => scoreRAM_Addr[2]~reg0.ENA
rst => scoreRAM_Addr[3]~reg0.ENA
rst => scoreRAM_Addr[4]~reg0.ENA
rst => Count[0].ENA
rst => Count[1].ENA
rst => Count[2].ENA
rst => Count[3].ENA
rst => Count[4].ENA
rst => Cycle[0].ENA
rst => Cycle[1].ENA
rst => Cycle[2].ENA
rst => Cycle[3].ENA
rst => Cycle[4].ENA
rst => scoreRAM_RW~reg0.ENA
rst => updated.ENA
rst => Global[0].ENA
rst => Global[1].ENA
rst => Global[2].ENA
rst => Global[3].ENA
rst => Global[4].ENA
rst => score[0].ENA
rst => score[1].ENA
rst => score[2].ENA
rst => score[3].ENA
rst => score[4].ENA
rst => score[5].ENA
rst => score[6].ENA
rst => score[7].ENA
rst => score[8].ENA
rst => score[9].ENA
rst => score[10].ENA
rst => score[11].ENA
rst => score[12].ENA
rst => score[13].ENA
rst => score[14].ENA
rst => score[15].ENA
rst => topScoreTens[0]~reg0.ENA
rst => topScoreTens[1]~reg0.ENA
rst => topScoreTens[2]~reg0.ENA
rst => topScoreTens[3]~reg0.ENA
rst => topScoreOnes[0]~reg0.ENA
rst => topScoreOnes[1]~reg0.ENA
rst => topScoreOnes[2]~reg0.ENA
rst => topScoreOnes[3]~reg0.ENA


|top_module|score_top:score_top1|Score_RAM:Score_RAM1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|top_module|score_top:score_top1|Score_RAM:Score_RAM1|altsyncram:altsyncram_component
wren_a => altsyncram_qft1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_qft1:auto_generated.data_a[0]
data_a[1] => altsyncram_qft1:auto_generated.data_a[1]
data_a[2] => altsyncram_qft1:auto_generated.data_a[2]
data_a[3] => altsyncram_qft1:auto_generated.data_a[3]
data_a[4] => altsyncram_qft1:auto_generated.data_a[4]
data_a[5] => altsyncram_qft1:auto_generated.data_a[5]
data_a[6] => altsyncram_qft1:auto_generated.data_a[6]
data_a[7] => altsyncram_qft1:auto_generated.data_a[7]
data_a[8] => altsyncram_qft1:auto_generated.data_a[8]
data_a[9] => altsyncram_qft1:auto_generated.data_a[9]
data_a[10] => altsyncram_qft1:auto_generated.data_a[10]
data_a[11] => altsyncram_qft1:auto_generated.data_a[11]
data_a[12] => altsyncram_qft1:auto_generated.data_a[12]
data_a[13] => altsyncram_qft1:auto_generated.data_a[13]
data_a[14] => altsyncram_qft1:auto_generated.data_a[14]
data_a[15] => altsyncram_qft1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_qft1:auto_generated.address_a[0]
address_a[1] => altsyncram_qft1:auto_generated.address_a[1]
address_a[2] => altsyncram_qft1:auto_generated.address_a[2]
address_a[3] => altsyncram_qft1:auto_generated.address_a[3]
address_a[4] => altsyncram_qft1:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qft1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_qft1:auto_generated.q_a[0]
q_a[1] <= altsyncram_qft1:auto_generated.q_a[1]
q_a[2] <= altsyncram_qft1:auto_generated.q_a[2]
q_a[3] <= altsyncram_qft1:auto_generated.q_a[3]
q_a[4] <= altsyncram_qft1:auto_generated.q_a[4]
q_a[5] <= altsyncram_qft1:auto_generated.q_a[5]
q_a[6] <= altsyncram_qft1:auto_generated.q_a[6]
q_a[7] <= altsyncram_qft1:auto_generated.q_a[7]
q_a[8] <= altsyncram_qft1:auto_generated.q_a[8]
q_a[9] <= altsyncram_qft1:auto_generated.q_a[9]
q_a[10] <= altsyncram_qft1:auto_generated.q_a[10]
q_a[11] <= altsyncram_qft1:auto_generated.q_a[11]
q_a[12] <= altsyncram_qft1:auto_generated.q_a[12]
q_a[13] <= altsyncram_qft1:auto_generated.q_a[13]
q_a[14] <= altsyncram_qft1:auto_generated.q_a[14]
q_a[15] <= altsyncram_qft1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_module|score_top:score_top1|Score_RAM:Score_RAM1|altsyncram:altsyncram_component|altsyncram_qft1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|top_module|score_top:score_top1|dec_7seg:dec_7seg1
decoder_in[0] => Decoder0.IN3
decoder_in[1] => Decoder0.IN2
decoder_in[2] => Decoder0.IN1
decoder_in[3] => Decoder0.IN0
decoder_out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
decoder_out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
decoder_out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
decoder_out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
decoder_out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
decoder_out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
decoder_out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top_module|score_top:score_top1|dec_7seg:dec_7seg2
decoder_in[0] => Decoder0.IN3
decoder_in[1] => Decoder0.IN2
decoder_in[2] => Decoder0.IN1
decoder_in[3] => Decoder0.IN0
decoder_out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
decoder_out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
decoder_out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
decoder_out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
decoder_out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
decoder_out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
decoder_out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top_module|score_top:score_top1|dec_7seg:dec_7seg3
decoder_in[0] => Decoder0.IN3
decoder_in[1] => Decoder0.IN2
decoder_in[2] => Decoder0.IN1
decoder_in[3] => Decoder0.IN0
decoder_out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
decoder_out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
decoder_out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
decoder_out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
decoder_out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
decoder_out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
decoder_out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top_module|score_top:score_top1|dec_7seg:dec_7seg4
decoder_in[0] => Decoder0.IN3
decoder_in[1] => Decoder0.IN2
decoder_in[2] => Decoder0.IN1
decoder_in[3] => Decoder0.IN0
decoder_out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
decoder_out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
decoder_out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
decoder_out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
decoder_out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
decoder_out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
decoder_out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top_module|score_top:score_top1|dec_7seg:dec_7seg5
decoder_in[0] => Decoder0.IN3
decoder_in[1] => Decoder0.IN2
decoder_in[2] => Decoder0.IN1
decoder_in[3] => Decoder0.IN0
decoder_out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
decoder_out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
decoder_out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
decoder_out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
decoder_out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
decoder_out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
decoder_out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top_module|score_top:score_top1|dec_7seg:dec_7seg6
decoder_in[0] => Decoder0.IN3
decoder_in[1] => Decoder0.IN2
decoder_in[2] => Decoder0.IN1
decoder_in[3] => Decoder0.IN0
decoder_out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
decoder_out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
decoder_out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
decoder_out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
decoder_out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
decoder_out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
decoder_out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top_module|LED_Timer:LED_Timer1
Reconfigure => Reconfigure.IN1
En => En.IN1
LED[0] <= Shift_right:Shift_right_1.port2
LED[1] <= Shift_right:Shift_right_1.port2
LED[2] <= Shift_right:Shift_right_1.port2
LED[3] <= Shift_right:Shift_right_1.port2
LED[4] <= Shift_right:Shift_right_1.port2
LED[5] <= Shift_right:Shift_right_1.port2
LED[6] <= Shift_right:Shift_right_1.port2
LED[7] <= Shift_right:Shift_right_1.port2
LED[8] <= Shift_right:Shift_right_1.port2
LED[9] <= Shift_right:Shift_right_1.port2
LED_timeout <= Shift_right:Shift_right_1.port3
clk => clk.IN3
rst => rst.IN3


|top_module|LED_Timer:LED_Timer1|One_sec_Timer:One_sec_Timer_1
En => En.IN1
One_sec_timeout <= Counting_to_10:Counting_to_10_1.port1
clk => clk.IN3
rst => rst.IN3


|top_module|LED_Timer:LED_Timer1|One_sec_Timer:One_sec_Timer_1|One_ms_Timer:One_ms_Timer_1
Enable => One_ms_timeout.OUTPUTSELECT
Enable => Interal_cnt.OUTPUTSELECT
Enable => Interal_cnt.OUTPUTSELECT
Enable => Interal_cnt.OUTPUTSELECT
Enable => Interal_cnt.OUTPUTSELECT
Enable => Interal_cnt.OUTPUTSELECT
Enable => Interal_cnt.OUTPUTSELECT
Enable => Interal_cnt.OUTPUTSELECT
Enable => Interal_cnt.OUTPUTSELECT
Enable => Interal_cnt.OUTPUTSELECT
Enable => Interal_cnt.OUTPUTSELECT
Enable => Interal_cnt.OUTPUTSELECT
Enable => Interal_cnt.OUTPUTSELECT
Enable => Interal_cnt.OUTPUTSELECT
Enable => Interal_cnt.OUTPUTSELECT
Enable => Interal_cnt.OUTPUTSELECT
Enable => Interal_cnt.OUTPUTSELECT
One_ms_timeout <= One_ms_timeout~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Interal_cnt[0].CLK
clk => Interal_cnt[1].CLK
clk => Interal_cnt[2].CLK
clk => Interal_cnt[3].CLK
clk => Interal_cnt[4].CLK
clk => Interal_cnt[5].CLK
clk => Interal_cnt[6].CLK
clk => Interal_cnt[7].CLK
clk => Interal_cnt[8].CLK
clk => Interal_cnt[9].CLK
clk => Interal_cnt[10].CLK
clk => Interal_cnt[11].CLK
clk => Interal_cnt[12].CLK
clk => Interal_cnt[13].CLK
clk => Interal_cnt[14].CLK
clk => Interal_cnt[15].CLK
clk => One_ms_timeout~reg0.CLK
rst => One_ms_timeout.OUTPUTSELECT
rst => Interal_cnt.OUTPUTSELECT
rst => Interal_cnt.OUTPUTSELECT
rst => Interal_cnt.OUTPUTSELECT
rst => Interal_cnt.OUTPUTSELECT
rst => Interal_cnt.OUTPUTSELECT
rst => Interal_cnt.OUTPUTSELECT
rst => Interal_cnt.OUTPUTSELECT
rst => Interal_cnt.OUTPUTSELECT
rst => Interal_cnt.OUTPUTSELECT
rst => Interal_cnt.OUTPUTSELECT
rst => Interal_cnt.OUTPUTSELECT
rst => Interal_cnt.OUTPUTSELECT
rst => Interal_cnt.OUTPUTSELECT
rst => Interal_cnt.OUTPUTSELECT
rst => Interal_cnt.OUTPUTSELECT
rst => Interal_cnt.OUTPUTSELECT


|top_module|LED_Timer:LED_Timer1|One_sec_Timer:One_sec_Timer_1|Counting_to_100:Counting_to_100_1
Cnt_to_100 => Hundred_Timeout.OUTPUTSELECT
Cnt_to_100 => Count.OUTPUTSELECT
Cnt_to_100 => Count.OUTPUTSELECT
Cnt_to_100 => Count.OUTPUTSELECT
Cnt_to_100 => Count.OUTPUTSELECT
Cnt_to_100 => Count.OUTPUTSELECT
Cnt_to_100 => Count.OUTPUTSELECT
Cnt_to_100 => Count.OUTPUTSELECT
Hundred_Timeout <= Hundred_Timeout~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Hundred_Timeout~reg0.CLK
clk => Count[0].CLK
clk => Count[1].CLK
clk => Count[2].CLK
clk => Count[3].CLK
clk => Count[4].CLK
clk => Count[5].CLK
clk => Count[6].CLK
rst => Count.OUTPUTSELECT
rst => Count.OUTPUTSELECT
rst => Count.OUTPUTSELECT
rst => Count.OUTPUTSELECT
rst => Count.OUTPUTSELECT
rst => Count.OUTPUTSELECT
rst => Count.OUTPUTSELECT
rst => Hundred_Timeout.OUTPUTSELECT


|top_module|LED_Timer:LED_Timer1|One_sec_Timer:One_sec_Timer_1|Counting_to_10:Counting_to_10_1
Cnt_to_10 => Ten_Timeout.OUTPUTSELECT
Cnt_to_10 => Count.OUTPUTSELECT
Cnt_to_10 => Count.OUTPUTSELECT
Cnt_to_10 => Count.OUTPUTSELECT
Cnt_to_10 => Count.OUTPUTSELECT
Ten_Timeout <= Ten_Timeout~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Ten_Timeout~reg0.CLK
clk => Count[0].CLK
clk => Count[1].CLK
clk => Count[2].CLK
clk => Count[3].CLK
rst => Count.OUTPUTSELECT
rst => Count.OUTPUTSELECT
rst => Count.OUTPUTSELECT
rst => Count.OUTPUTSELECT
rst => Ten_Timeout.OUTPUTSELECT


|top_module|LED_Timer:LED_Timer1|Counting_to_10:Counting_to_10_1
Cnt_to_10 => Ten_Timeout.OUTPUTSELECT
Cnt_to_10 => Count.OUTPUTSELECT
Cnt_to_10 => Count.OUTPUTSELECT
Cnt_to_10 => Count.OUTPUTSELECT
Cnt_to_10 => Count.OUTPUTSELECT
Ten_Timeout <= Ten_Timeout~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Ten_Timeout~reg0.CLK
clk => Count[0].CLK
clk => Count[1].CLK
clk => Count[2].CLK
clk => Count[3].CLK
rst => Count.OUTPUTSELECT
rst => Count.OUTPUTSELECT
rst => Count.OUTPUTSELECT
rst => Count.OUTPUTSELECT
rst => Ten_Timeout.OUTPUTSELECT


|top_module|LED_Timer:LED_Timer1|Shift_right:Shift_right_1
Reconfigure => Register.OUTPUTSELECT
Reconfigure => Register.OUTPUTSELECT
Reconfigure => Register.OUTPUTSELECT
Reconfigure => Register.OUTPUTSELECT
Reconfigure => Register.OUTPUTSELECT
Reconfigure => Register.OUTPUTSELECT
Reconfigure => Register.OUTPUTSELECT
Reconfigure => Register.OUTPUTSELECT
Reconfigure => Register.OUTPUTSELECT
Reconfigure => Register.OUTPUTSELECT
Reconfigure => LED_timeout.OUTPUTSELECT
Shift_right => LED_timeout.OUTPUTSELECT
Shift_right => Register.OUTPUTSELECT
Shift_right => Register.OUTPUTSELECT
Shift_right => Register.OUTPUTSELECT
Shift_right => Register.OUTPUTSELECT
Shift_right => Register.OUTPUTSELECT
Shift_right => Register.OUTPUTSELECT
Shift_right => Register.OUTPUTSELECT
Shift_right => Register.OUTPUTSELECT
Shift_right => Register.OUTPUTSELECT
Shift_right => Register.OUTPUTSELECT
LED[0] <= Register[0].DB_MAX_OUTPUT_PORT_TYPE
LED[1] <= Register[1].DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= Register[2].DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= Register[3].DB_MAX_OUTPUT_PORT_TYPE
LED[4] <= Register[4].DB_MAX_OUTPUT_PORT_TYPE
LED[5] <= Register[5].DB_MAX_OUTPUT_PORT_TYPE
LED[6] <= Register[6].DB_MAX_OUTPUT_PORT_TYPE
LED[7] <= Register[7].DB_MAX_OUTPUT_PORT_TYPE
LED[8] <= Register[8].DB_MAX_OUTPUT_PORT_TYPE
LED[9] <= Register[9].DB_MAX_OUTPUT_PORT_TYPE
LED_timeout <= LED_timeout~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => LED_timeout~reg0.CLK
clk => Register[0].CLK
clk => Register[1].CLK
clk => Register[2].CLK
clk => Register[3].CLK
clk => Register[4].CLK
clk => Register[5].CLK
clk => Register[6].CLK
clk => Register[7].CLK
clk => Register[8].CLK
clk => Register[9].CLK
rst => Register.OUTPUTSELECT
rst => Register.OUTPUTSELECT
rst => Register.OUTPUTSELECT
rst => Register.OUTPUTSELECT
rst => Register.OUTPUTSELECT
rst => Register.OUTPUTSELECT
rst => Register.OUTPUTSELECT
rst => Register.OUTPUTSELECT
rst => Register.OUTPUTSELECT
rst => Register.OUTPUTSELECT
rst => LED_timeout.OUTPUTSELECT


|top_module|handler_top:handler_top1
start => start.IN3
change => change.IN1
PI1[0] => PI1[0].IN1
PI1[1] => PI1[1].IN1
PI1[2] => PI1[2].IN1
PI2[0] => PI2[0].IN1
PI2[1] => PI2[1].IN1
PI2[2] => PI2[2].IN1
mode[0] => mode[0].IN2
mode[1] => mode[1].IN2
Display1[0] <= handler:handler1.port16
Display1[1] <= handler:handler1.port16
Display1[2] <= handler:handler1.port16
Display1[3] <= handler:handler1.port16
Display1[4] <= handler:handler1.port16
Display1[5] <= handler:handler1.port16
Display1[6] <= handler:handler1.port16
Display2[0] <= handler:handler1.port17
Display2[1] <= handler:handler1.port17
Display2[2] <= handler:handler1.port17
Display2[3] <= handler:handler1.port17
Display2[4] <= handler:handler1.port17
Display2[5] <= handler:handler1.port17
Display2[6] <= handler:handler1.port17
Display3[0] <= handler:handler1.port18
Display3[1] <= handler:handler1.port18
Display3[2] <= handler:handler1.port18
Display3[3] <= handler:handler1.port18
Display3[4] <= handler:handler1.port18
Display3[5] <= handler:handler1.port18
Display3[6] <= handler:handler1.port18
Display4[0] <= handler:handler1.port19
Display4[1] <= handler:handler1.port19
Display4[2] <= handler:handler1.port19
Display4[3] <= handler:handler1.port19
Display4[4] <= handler:handler1.port19
Display4[5] <= handler:handler1.port19
Display4[6] <= handler:handler1.port19
Display5[0] <= handler:handler1.port20
Display5[1] <= handler:handler1.port20
Display5[2] <= handler:handler1.port20
Display5[3] <= handler:handler1.port20
Display5[4] <= handler:handler1.port20
Display5[5] <= handler:handler1.port20
Display5[6] <= handler:handler1.port20
Display6[0] <= handler:handler1.port21
Display6[1] <= handler:handler1.port21
Display6[2] <= handler:handler1.port21
Display6[3] <= handler:handler1.port21
Display6[4] <= handler:handler1.port21
Display6[5] <= handler:handler1.port21
Display6[6] <= handler:handler1.port21
en <= handler:handler1.port22
isCorrect <= handler:handler1.port9
clk => clk.IN4
rst => rst.IN3


|top_module|handler_top:handler_top1|RNG:RNG1
RNG_gen => en.OUTPUTSELECT
RNG_gen => count_out[0]~reg0.ENA
RNG_gen => count_out[1]~reg0.ENA
RNG_gen => count_out[2]~reg0.ENA
RNG_gen => count_out[3]~reg0.ENA
count_out[0] <= count_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_out[1] <= count_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_out[2] <= count_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_out[3] <= count_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
en <= en~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => count_out[0]~reg0.CLK
clk => count_out[1]~reg0.CLK
clk => count_out[2]~reg0.CLK
clk => count_out[3]~reg0.CLK
clk => en~reg0.CLK
clk => LFSR[0].CLK
clk => LFSR[1].CLK
clk => LFSR[2].CLK
clk => LFSR[3].CLK
rst => LFSR.OUTPUTSELECT
rst => LFSR.OUTPUTSELECT
rst => LFSR.OUTPUTSELECT
rst => LFSR.OUTPUTSELECT
rst => en.OUTPUTSELECT


|top_module|handler_top:handler_top1|scrambler_top:scrambler_top1
RNG_gen => RNG_gen.IN1
mode[0] => mode[0].IN2
mode[1] => mode[1].IN2
index1[0] <= scrambler_done:scrambler_done1.port3
index1[1] <= scrambler_done:scrambler_done1.port3
index1[2] <= scrambler_done:scrambler_done1.port3
index2[0] <= scrambler_done:scrambler_done1.port4
index2[1] <= scrambler_done:scrambler_done1.port4
index2[2] <= scrambler_done:scrambler_done1.port4
index3[0] <= scrambler_done:scrambler_done1.port5
index3[1] <= scrambler_done:scrambler_done1.port5
index3[2] <= scrambler_done:scrambler_done1.port5
index4[0] <= scrambler_done:scrambler_done1.port6
index4[1] <= scrambler_done:scrambler_done1.port6
index4[2] <= scrambler_done:scrambler_done1.port6
index5[0] <= scrambler_done:scrambler_done1.port7
index5[1] <= scrambler_done:scrambler_done1.port7
index5[2] <= scrambler_done:scrambler_done1.port7
index6[0] <= scrambler_done:scrambler_done1.port8
index6[1] <= scrambler_done:scrambler_done1.port8
index6[2] <= scrambler_done:scrambler_done1.port8
done <= scrambler_done:scrambler_done1.port9
rst => rst.IN3
clk => clk.IN3


|top_module|handler_top:handler_top1|scrambler_top:scrambler_top1|RNG:RNG
RNG_gen => en.OUTPUTSELECT
RNG_gen => count_out[0]~reg0.ENA
RNG_gen => count_out[1]~reg0.ENA
RNG_gen => count_out[2]~reg0.ENA
RNG_gen => count_out[3]~reg0.ENA
count_out[0] <= count_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_out[1] <= count_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_out[2] <= count_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_out[3] <= count_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
en <= en~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => count_out[0]~reg0.CLK
clk => count_out[1]~reg0.CLK
clk => count_out[2]~reg0.CLK
clk => count_out[3]~reg0.CLK
clk => en~reg0.CLK
clk => LFSR[0].CLK
clk => LFSR[1].CLK
clk => LFSR[2].CLK
clk => LFSR[3].CLK
rst => LFSR.OUTPUTSELECT
rst => LFSR.OUTPUTSELECT
rst => LFSR.OUTPUTSELECT
rst => LFSR.OUTPUTSELECT
rst => en.OUTPUTSELECT


|top_module|handler_top:handler_top1|scrambler_top:scrambler_top1|mod_top:mod_top1
en => en.IN2
random[0] => random[0].IN1
random[1] => random[1].IN1
random[2] => random[2].IN1
random[3] => random[3].IN1
mode[0] => mode[0].IN1
mode[1] => mode[1].IN1
index_out[0] <= mod_checker:mod_checker1.port2
index_out[1] <= mod_checker:mod_checker1.port2
index_out[2] <= mod_checker:mod_checker1.port2
done <= mod_checker:mod_checker1.port3
rst => rst.IN2
clk => clk.IN2


|top_module|handler_top:handler_top1|scrambler_top:scrambler_top1|mod_top:mod_top1|mod:mod1
en => random_number.OUTPUTSELECT
en => random_number.OUTPUTSELECT
en => random_number.OUTPUTSELECT
en => random_number.OUTPUTSELECT
random[0] => random_number.DATAB
random[1] => random_number.DATAB
random[2] => random_number.DATAB
random[3] => random_number.DATAB
mode[0] => Equal0.IN1
mode[0] => Equal1.IN0
mode[0] => Equal2.IN1
mode[1] => Equal0.IN0
mode[1] => Equal1.IN1
mode[1] => Equal2.IN0
index[0] <= index[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
index[1] <= index[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
index[2] <= index[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst => random_number.OUTPUTSELECT
rst => random_number.OUTPUTSELECT
rst => random_number.OUTPUTSELECT
rst => random_number.OUTPUTSELECT
clk => random_number[0].CLK
clk => random_number[1].CLK
clk => random_number[2].CLK
clk => random_number[3].CLK
clk => index[0]~reg0.CLK
clk => index[1]~reg0.CLK
clk => index[2]~reg0.CLK


|top_module|handler_top:handler_top1|scrambler_top:scrambler_top1|mod_top:mod_top1|mod_checker:mod_checker1
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
en => state.OUTPUTSELECT
index_in[0] => index_out.DATAB
index_in[1] => index_out.DATAB
index_in[2] => index_out.DATAB
index_out[0] <= index_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
index_out[1] <= index_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
index_out[2] <= index_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst => done.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => index_out[0]~reg0.ENA
rst => index_out[1]~reg0.ENA
rst => index_out[2]~reg0.ENA
clk => index_out[0]~reg0.CLK
clk => index_out[1]~reg0.CLK
clk => index_out[2]~reg0.CLK
clk => done~reg0.CLK
clk => state~6.DATAIN


|top_module|handler_top:handler_top1|scrambler_top:scrambler_top1|scrambler_done:scrambler_done1
ready => ready.IN1
index[0] => index[0].IN1
index[1] => index[1].IN1
index[2] => index[2].IN1
mode[0] => mode[0].IN1
mode[1] => mode[1].IN1
index1[0] <= scrambler_checker:scrambler_checker1.port8
index1[1] <= scrambler_checker:scrambler_checker1.port8
index1[2] <= scrambler_checker:scrambler_checker1.port8
index2[0] <= scrambler_checker:scrambler_checker1.port9
index2[1] <= scrambler_checker:scrambler_checker1.port9
index2[2] <= scrambler_checker:scrambler_checker1.port9
index3[0] <= scrambler_checker:scrambler_checker1.port10
index3[1] <= scrambler_checker:scrambler_checker1.port10
index3[2] <= scrambler_checker:scrambler_checker1.port10
index4[0] <= scrambler_checker:scrambler_checker1.port11
index4[1] <= scrambler_checker:scrambler_checker1.port11
index4[2] <= scrambler_checker:scrambler_checker1.port11
index5[0] <= scrambler_checker:scrambler_checker1.port12
index5[1] <= scrambler_checker:scrambler_checker1.port12
index5[2] <= scrambler_checker:scrambler_checker1.port12
index6[0] <= scrambler_checker:scrambler_checker1.port13
index6[1] <= scrambler_checker:scrambler_checker1.port13
index6[2] <= scrambler_checker:scrambler_checker1.port13
done <= scrambler_checker:scrambler_checker1.port7
rst => rst.IN2
clk => clk.IN2


|top_module|handler_top:handler_top1|scrambler_top:scrambler_top1|scrambler_done:scrambler_done1|scrambler:scrambler1
index[0] => Decoder0.IN2
index[0] => Decoder1.IN1
index[0] => Decoder3.IN1
index[1] => Decoder0.IN1
index[1] => Decoder2.IN1
index[1] => Decoder3.IN0
index[2] => Decoder0.IN0
index[2] => Decoder1.IN0
index[2] => Decoder2.IN0
index[2] => index2.DATAB
index[2] => index4.DATAB
index[2] => index3.DATAB
mode[0] => Equal0.IN1
mode[0] => Equal1.IN0
mode[0] => Equal2.IN1
mode[1] => Equal0.IN0
mode[1] => Equal1.IN1
mode[1] => Equal2.IN0
index1[0] <= index1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
index1[1] <= index1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
index1[2] <= index1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
index2[0] <= index2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
index2[1] <= index2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
index2[2] <= index2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
index3[0] <= index3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
index3[1] <= index3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
index3[2] <= index3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
index4[0] <= index4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
index4[1] <= index4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
index4[2] <= index4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
index5[0] <= index5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
index5[1] <= index5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
index5[2] <= index5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
index6[0] <= index6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
index6[1] <= index6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
index6[2] <= index6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst => index1.OUTPUTSELECT
rst => index1.OUTPUTSELECT
rst => index1.OUTPUTSELECT
rst => index2.OUTPUTSELECT
rst => index2.OUTPUTSELECT
rst => index2.OUTPUTSELECT
rst => index3.OUTPUTSELECT
rst => index3.OUTPUTSELECT
rst => index3.OUTPUTSELECT
rst => index4.OUTPUTSELECT
rst => index4.OUTPUTSELECT
rst => index4.OUTPUTSELECT
rst => index5.OUTPUTSELECT
rst => index5.OUTPUTSELECT
rst => index5.OUTPUTSELECT
rst => index6.OUTPUTSELECT
rst => index6.OUTPUTSELECT
rst => index6.OUTPUTSELECT
clk => index6[0]~reg0.CLK
clk => index6[1]~reg0.CLK
clk => index6[2]~reg0.CLK
clk => index5[0]~reg0.CLK
clk => index5[1]~reg0.CLK
clk => index5[2]~reg0.CLK
clk => index4[0]~reg0.CLK
clk => index4[1]~reg0.CLK
clk => index4[2]~reg0.CLK
clk => index3[0]~reg0.CLK
clk => index3[1]~reg0.CLK
clk => index3[2]~reg0.CLK
clk => index2[0]~reg0.CLK
clk => index2[1]~reg0.CLK
clk => index2[2]~reg0.CLK
clk => index1[0]~reg0.CLK
clk => index1[1]~reg0.CLK
clk => index1[2]~reg0.CLK


|top_module|handler_top:handler_top1|scrambler_top:scrambler_top1|scrambler_done:scrambler_done1|scrambler_checker:scrambler_checker1
ready => state.OUTPUTSELECT
ready => state.OUTPUTSELECT
ready => state.OUTPUTSELECT
i1[0] => o1.DATAB
i1[1] => o1.DATAB
i1[2] => o1.DATAB
i2[0] => o2.DATAB
i2[1] => o2.DATAB
i2[2] => o2.DATAB
i3[0] => o3.DATAB
i3[1] => o3.DATAB
i3[2] => o3.DATAB
i4[0] => o4.DATAB
i4[1] => o4.DATAB
i4[2] => o4.DATAB
i5[0] => o5.DATAB
i5[1] => o5.DATAB
i5[2] => o5.DATAB
i6[0] => o6.DATAB
i6[1] => o6.DATAB
i6[2] => o6.DATAB
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE
o1[0] <= o1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o1[1] <= o1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o1[2] <= o1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[0] <= o2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[1] <= o2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[2] <= o2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o3[0] <= o3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o3[1] <= o3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o3[2] <= o3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o4[0] <= o4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o4[1] <= o4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o4[2] <= o4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o5[0] <= o5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o5[1] <= o5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o5[2] <= o5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o6[0] <= o6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o6[1] <= o6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o6[2] <= o6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => o6[0]~reg0.CLK
clk => o6[1]~reg0.CLK
clk => o6[2]~reg0.CLK
clk => o5[0]~reg0.CLK
clk => o5[1]~reg0.CLK
clk => o5[2]~reg0.CLK
clk => o4[0]~reg0.CLK
clk => o4[1]~reg0.CLK
clk => o4[2]~reg0.CLK
clk => o3[0]~reg0.CLK
clk => o3[1]~reg0.CLK
clk => o3[2]~reg0.CLK
clk => o2[0]~reg0.CLK
clk => o2[1]~reg0.CLK
clk => o2[2]~reg0.CLK
clk => o1[0]~reg0.CLK
clk => o1[1]~reg0.CLK
clk => o1[2]~reg0.CLK
clk => done~reg0.CLK
clk => state~4.DATAIN
rst => done.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => o5[0]~reg0.ENA
rst => o6[2]~reg0.ENA
rst => o6[1]~reg0.ENA
rst => o6[0]~reg0.ENA
rst => o5[1]~reg0.ENA
rst => o5[2]~reg0.ENA
rst => o4[0]~reg0.ENA
rst => o4[1]~reg0.ENA
rst => o4[2]~reg0.ENA
rst => o3[0]~reg0.ENA
rst => o3[1]~reg0.ENA
rst => o3[2]~reg0.ENA
rst => o2[0]~reg0.ENA
rst => o2[1]~reg0.ENA
rst => o2[2]~reg0.ENA
rst => o1[0]~reg0.ENA
rst => o1[1]~reg0.ENA
rst => o1[2]~reg0.ENA


|top_module|handler_top:handler_top1|handler:handler1
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
start => state.OUTPUTSELECT
change => state.OUTPUTSELECT
change => state.OUTPUTSELECT
change => state.OUTPUTSELECT
change => state.OUTPUTSELECT
change => state.OUTPUTSELECT
change => state.OUTPUTSELECT
change => state.OUTPUTSELECT
change => state.OUTPUTSELECT
change => state.OUTPUTSELECT
change => state.OUTPUTSELECT
change => state.OUTPUTSELECT
change => state.OUTPUTSELECT
change => state.OUTPUTSELECT
change => state.OUTPUTSELECT
change => state.OUTPUTSELECT
mode[0] => Equal0.IN1
mode[0] => Equal1.IN0
mode[0] => Equal2.IN1
mode[1] => Equal0.IN0
mode[1] => Equal1.IN1
mode[1] => Equal2.IN0
addr_input[0] => ROM_addr.DATAB
addr_input[1] => ROM_addr.DATAB
addr_input[2] => ROM_addr.DATAB
addr_input[3] => ROM_addr.DATAB
ROM_addr[0] <= ROM_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ROM_addr[1] <= ROM_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ROM_addr[2] <= ROM_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ROM_addr[3] <= ROM_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ROM_addr[4] <= ROM_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ROM_addr[5] <= ROM_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[0] => ROM_digit.DATAB
rom_data[1] => ROM_digit.DATAB
rom_data[2] => ROM_digit.DATAB
rom_data[3] => ROM_digit.DATAB
rom_data[4] => ROM_digit.DATAB
rom_data[5] => ROM_digit.DATAB
rom_data[6] => ROM_digit.DATAB
rom_data[7] => ~NO_FANOUT~
rom_data[8] => ROM_digit.DATAB
rom_data[9] => ROM_digit.DATAB
rom_data[10] => ROM_digit.DATAB
rom_data[11] => ROM_digit.DATAB
rom_data[12] => ROM_digit.DATAB
rom_data[13] => ROM_digit.DATAB
rom_data[14] => ROM_digit.DATAB
rom_data[15] => ~NO_FANOUT~
rom_data[16] => ROM_digit.DATAB
rom_data[17] => ROM_digit.DATAB
rom_data[18] => ROM_digit.DATAB
rom_data[19] => ROM_digit.DATAB
rom_data[20] => ROM_digit.DATAB
rom_data[21] => ROM_digit.DATAB
rom_data[22] => ROM_digit.DATAB
rom_data[23] => ~NO_FANOUT~
rom_data[24] => ROM_digit.DATAB
rom_data[25] => ROM_digit.DATAB
rom_data[26] => ROM_digit.DATAB
rom_data[27] => ROM_digit.DATAB
rom_data[28] => ROM_digit.DATAB
rom_data[29] => ROM_digit.DATAB
rom_data[30] => ROM_digit.DATAB
rom_data[31] => ~NO_FANOUT~
rom_data[32] => ROM_digit.DATAB
rom_data[33] => ROM_digit.DATAB
rom_data[34] => ROM_digit.DATAB
rom_data[35] => ROM_digit.DATAB
rom_data[36] => ROM_digit.DATAB
rom_data[37] => ROM_digit.DATAB
rom_data[38] => ROM_digit.DATAB
rom_data[39] => ~NO_FANOUT~
rom_data[40] => ROM_digit.DATAB
rom_data[41] => ROM_digit.DATAB
rom_data[42] => ROM_digit.DATAB
rom_data[43] => ROM_digit.DATAB
rom_data[44] => ROM_digit.DATAB
rom_data[45] => ROM_digit.DATAB
rom_data[46] => ROM_digit.DATAB
rom_data[47] => ~NO_FANOUT~
PI1[0] => LessThan0.IN6
PI1[0] => Decoder6.IN2
PI1[0] => Mux7.IN3
PI1[0] => Mux8.IN3
PI1[0] => Mux9.IN3
PI1[0] => Mux10.IN3
PI1[0] => Mux11.IN3
PI1[0] => Mux12.IN3
PI1[0] => Mux13.IN3
PI1[0] => LessThan2.IN6
PI1[0] => LessThan4.IN6
PI1[1] => LessThan0.IN5
PI1[1] => Decoder6.IN1
PI1[1] => Mux7.IN2
PI1[1] => Mux8.IN2
PI1[1] => Mux9.IN2
PI1[1] => Mux10.IN2
PI1[1] => Mux11.IN2
PI1[1] => Mux12.IN2
PI1[1] => Mux13.IN2
PI1[1] => LessThan2.IN5
PI1[1] => LessThan4.IN5
PI1[2] => LessThan0.IN4
PI1[2] => Decoder6.IN0
PI1[2] => Mux7.IN1
PI1[2] => Mux8.IN1
PI1[2] => Mux9.IN1
PI1[2] => Mux10.IN1
PI1[2] => Mux11.IN1
PI1[2] => Mux12.IN1
PI1[2] => Mux13.IN1
PI1[2] => LessThan2.IN4
PI1[2] => LessThan4.IN4
PI2[0] => LessThan1.IN6
PI2[0] => Mux0.IN3
PI2[0] => Mux1.IN3
PI2[0] => Mux2.IN3
PI2[0] => Mux3.IN3
PI2[0] => Mux4.IN3
PI2[0] => Mux5.IN3
PI2[0] => Mux6.IN3
PI2[0] => Decoder7.IN2
PI2[0] => LessThan3.IN6
PI2[0] => LessThan5.IN6
PI2[1] => LessThan1.IN5
PI2[1] => Mux0.IN2
PI2[1] => Mux1.IN2
PI2[1] => Mux2.IN2
PI2[1] => Mux3.IN2
PI2[1] => Mux4.IN2
PI2[1] => Mux5.IN2
PI2[1] => Mux6.IN2
PI2[1] => Decoder7.IN1
PI2[1] => LessThan3.IN5
PI2[1] => LessThan5.IN5
PI2[2] => LessThan1.IN4
PI2[2] => Mux0.IN1
PI2[2] => Mux1.IN1
PI2[2] => Mux2.IN1
PI2[2] => Mux3.IN1
PI2[2] => Mux4.IN1
PI2[2] => Mux5.IN1
PI2[2] => Mux6.IN1
PI2[2] => Decoder7.IN0
PI2[2] => LessThan3.IN4
PI2[2] => LessThan5.IN4
done_scrambler => state.OUTPUTSELECT
done_scrambler => state.OUTPUTSELECT
done_scrambler => state.OUTPUTSELECT
done_scrambler => state.OUTPUTSELECT
done_scrambler => state.OUTPUTSELECT
done_scrambler => state.OUTPUTSELECT
done_scrambler => state.OUTPUTSELECT
done_scrambler => state.OUTPUTSELECT
done_scrambler => state.OUTPUTSELECT
done_scrambler => state.OUTPUTSELECT
done_scrambler => state.OUTPUTSELECT
done_scrambler => state.OUTPUTSELECT
done_scrambler => state.OUTPUTSELECT
done_scrambler => state.OUTPUTSELECT
done_scrambler => state.OUTPUTSELECT
isCorrect <= isCorrect~reg0.DB_MAX_OUTPUT_PORT_TYPE
index1[0] => Decoder0.IN2
index1[1] => Decoder0.IN1
index1[2] => Decoder0.IN0
index2[0] => Decoder1.IN2
index2[1] => Decoder1.IN1
index2[2] => Decoder1.IN0
index3[0] => Decoder2.IN2
index3[1] => Decoder2.IN1
index3[2] => Decoder2.IN0
index4[0] => Decoder3.IN2
index4[1] => Decoder3.IN1
index4[2] => Decoder3.IN0
index5[0] => Decoder4.IN2
index5[1] => Decoder4.IN1
index5[2] => Decoder4.IN0
index6[0] => Decoder5.IN2
index6[1] => Decoder5.IN1
index6[2] => Decoder5.IN0
Disp1[0] <= Disp1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp1[1] <= Disp1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp1[2] <= Disp1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp1[3] <= Disp1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp1[4] <= Disp1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp1[5] <= Disp1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp1[6] <= Disp1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp2[0] <= Disp2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp2[1] <= Disp2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp2[2] <= Disp2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp2[3] <= Disp2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp2[4] <= Disp2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp2[5] <= Disp2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp2[6] <= Disp2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp3[0] <= Disp3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp3[1] <= Disp3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp3[2] <= Disp3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp3[3] <= Disp3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp3[4] <= Disp3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp3[5] <= Disp3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp3[6] <= Disp3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp4[0] <= Disp4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp4[1] <= Disp4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp4[2] <= Disp4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp4[3] <= Disp4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp4[4] <= Disp4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp4[5] <= Disp4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp4[6] <= Disp4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp5[0] <= Disp5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp5[1] <= Disp5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp5[2] <= Disp5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp5[3] <= Disp5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp5[4] <= Disp5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp5[5] <= Disp5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp5[6] <= Disp5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp6[0] <= Disp6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp6[1] <= Disp6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp6[2] <= Disp6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp6[3] <= Disp6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp6[4] <= Disp6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp6[5] <= Disp6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp6[6] <= Disp6[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
en <= en~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Disp6[0]~reg0.CLK
clk => Disp6[1]~reg0.CLK
clk => Disp6[2]~reg0.CLK
clk => Disp6[3]~reg0.CLK
clk => Disp6[4]~reg0.CLK
clk => Disp6[5]~reg0.CLK
clk => Disp6[6]~reg0.CLK
clk => Disp5[0]~reg0.CLK
clk => Disp5[1]~reg0.CLK
clk => Disp5[2]~reg0.CLK
clk => Disp5[3]~reg0.CLK
clk => Disp5[4]~reg0.CLK
clk => Disp5[5]~reg0.CLK
clk => Disp5[6]~reg0.CLK
clk => Disp4[0]~reg0.CLK
clk => Disp4[1]~reg0.CLK
clk => Disp4[2]~reg0.CLK
clk => Disp4[3]~reg0.CLK
clk => Disp4[4]~reg0.CLK
clk => Disp4[5]~reg0.CLK
clk => Disp4[6]~reg0.CLK
clk => Disp3[0]~reg0.CLK
clk => Disp3[1]~reg0.CLK
clk => Disp3[2]~reg0.CLK
clk => Disp3[3]~reg0.CLK
clk => Disp3[4]~reg0.CLK
clk => Disp3[5]~reg0.CLK
clk => Disp3[6]~reg0.CLK
clk => Disp2[0]~reg0.CLK
clk => Disp2[1]~reg0.CLK
clk => Disp2[2]~reg0.CLK
clk => Disp2[3]~reg0.CLK
clk => Disp2[4]~reg0.CLK
clk => Disp2[5]~reg0.CLK
clk => Disp2[6]~reg0.CLK
clk => Disp1[0]~reg0.CLK
clk => Disp1[1]~reg0.CLK
clk => Disp1[2]~reg0.CLK
clk => Disp1[3]~reg0.CLK
clk => Disp1[4]~reg0.CLK
clk => Disp1[5]~reg0.CLK
clk => Disp1[6]~reg0.CLK
clk => display[0][0].CLK
clk => display[0][1].CLK
clk => display[0][2].CLK
clk => display[0][3].CLK
clk => display[0][4].CLK
clk => display[0][5].CLK
clk => display[0][6].CLK
clk => display[1][0].CLK
clk => display[1][1].CLK
clk => display[1][2].CLK
clk => display[1][3].CLK
clk => display[1][4].CLK
clk => display[1][5].CLK
clk => display[1][6].CLK
clk => display[2][0].CLK
clk => display[2][1].CLK
clk => display[2][2].CLK
clk => display[2][3].CLK
clk => display[2][4].CLK
clk => display[2][5].CLK
clk => display[2][6].CLK
clk => display[3][0].CLK
clk => display[3][1].CLK
clk => display[3][2].CLK
clk => display[3][3].CLK
clk => display[3][4].CLK
clk => display[3][5].CLK
clk => display[3][6].CLK
clk => display[4][0].CLK
clk => display[4][1].CLK
clk => display[4][2].CLK
clk => display[4][3].CLK
clk => display[4][4].CLK
clk => display[4][5].CLK
clk => display[4][6].CLK
clk => display[5][0].CLK
clk => display[5][1].CLK
clk => display[5][2].CLK
clk => display[5][3].CLK
clk => display[5][4].CLK
clk => display[5][5].CLK
clk => display[5][6].CLK
clk => display[6][0].CLK
clk => display[6][1].CLK
clk => display[6][2].CLK
clk => display[6][3].CLK
clk => display[6][4].CLK
clk => display[6][5].CLK
clk => display[6][6].CLK
clk => ROM_digit[0].CLK
clk => ROM_digit[1].CLK
clk => ROM_digit[2].CLK
clk => ROM_digit[3].CLK
clk => ROM_digit[4].CLK
clk => ROM_digit[5].CLK
clk => ROM_digit[6].CLK
clk => ROM_digit[8].CLK
clk => ROM_digit[9].CLK
clk => ROM_digit[10].CLK
clk => ROM_digit[11].CLK
clk => ROM_digit[12].CLK
clk => ROM_digit[13].CLK
clk => ROM_digit[14].CLK
clk => ROM_digit[16].CLK
clk => ROM_digit[17].CLK
clk => ROM_digit[18].CLK
clk => ROM_digit[19].CLK
clk => ROM_digit[20].CLK
clk => ROM_digit[21].CLK
clk => ROM_digit[22].CLK
clk => ROM_digit[24].CLK
clk => ROM_digit[25].CLK
clk => ROM_digit[26].CLK
clk => ROM_digit[27].CLK
clk => ROM_digit[28].CLK
clk => ROM_digit[29].CLK
clk => ROM_digit[30].CLK
clk => ROM_digit[32].CLK
clk => ROM_digit[33].CLK
clk => ROM_digit[34].CLK
clk => ROM_digit[35].CLK
clk => ROM_digit[36].CLK
clk => ROM_digit[37].CLK
clk => ROM_digit[38].CLK
clk => ROM_digit[40].CLK
clk => ROM_digit[41].CLK
clk => ROM_digit[42].CLK
clk => ROM_digit[43].CLK
clk => ROM_digit[44].CLK
clk => ROM_digit[45].CLK
clk => ROM_digit[46].CLK
clk => ROM_addr[0]~reg0.CLK
clk => ROM_addr[1]~reg0.CLK
clk => ROM_addr[2]~reg0.CLK
clk => ROM_addr[3]~reg0.CLK
clk => ROM_addr[4]~reg0.CLK
clk => ROM_addr[5]~reg0.CLK
clk => isCorrect~reg0.CLK
clk => en~reg0.CLK
clk => state~16.DATAIN
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => state.OUTPUTSELECT
rst => en.OUTPUTSELECT
rst => isCorrect.OUTPUTSELECT
rst => display[0][1].ENA
rst => display[0][0].ENA
rst => display[0][2].ENA
rst => display[0][3].ENA
rst => display[0][4].ENA
rst => display[0][5].ENA
rst => display[0][6].ENA
rst => display[1][0].ENA
rst => display[1][1].ENA
rst => display[1][2].ENA
rst => display[1][3].ENA
rst => display[1][4].ENA
rst => display[1][5].ENA
rst => display[1][6].ENA
rst => display[2][0].ENA
rst => display[2][1].ENA
rst => display[2][2].ENA
rst => display[2][3].ENA
rst => display[2][4].ENA
rst => display[2][5].ENA
rst => display[2][6].ENA
rst => display[3][0].ENA
rst => display[3][1].ENA
rst => display[3][2].ENA
rst => display[3][3].ENA
rst => display[3][4].ENA
rst => display[3][5].ENA
rst => display[3][6].ENA
rst => display[4][0].ENA
rst => display[4][1].ENA
rst => display[4][2].ENA
rst => display[4][3].ENA
rst => display[4][4].ENA
rst => display[4][5].ENA
rst => display[4][6].ENA
rst => display[5][0].ENA
rst => display[5][1].ENA
rst => display[5][2].ENA
rst => display[5][3].ENA
rst => display[5][4].ENA
rst => display[5][5].ENA
rst => display[5][6].ENA
rst => display[6][0].ENA
rst => display[6][1].ENA
rst => display[6][2].ENA
rst => display[6][3].ENA
rst => display[6][4].ENA
rst => display[6][5].ENA
rst => display[6][6].ENA
rst => ROM_digit[0].ENA
rst => ROM_digit[1].ENA
rst => ROM_digit[2].ENA
rst => ROM_digit[3].ENA
rst => ROM_digit[4].ENA
rst => ROM_digit[5].ENA
rst => ROM_digit[6].ENA
rst => ROM_digit[8].ENA
rst => ROM_digit[9].ENA
rst => ROM_digit[10].ENA
rst => ROM_digit[11].ENA
rst => ROM_digit[12].ENA
rst => ROM_digit[13].ENA
rst => ROM_digit[14].ENA
rst => ROM_digit[16].ENA
rst => ROM_digit[17].ENA
rst => ROM_digit[18].ENA
rst => ROM_digit[19].ENA
rst => ROM_digit[20].ENA
rst => ROM_digit[21].ENA
rst => ROM_digit[22].ENA
rst => ROM_digit[24].ENA
rst => ROM_digit[25].ENA
rst => ROM_digit[26].ENA
rst => ROM_digit[27].ENA
rst => ROM_digit[28].ENA
rst => ROM_digit[29].ENA
rst => ROM_digit[30].ENA
rst => ROM_digit[32].ENA
rst => ROM_digit[33].ENA
rst => ROM_digit[34].ENA
rst => ROM_digit[35].ENA
rst => ROM_digit[36].ENA
rst => ROM_digit[37].ENA
rst => ROM_digit[38].ENA
rst => ROM_digit[40].ENA
rst => ROM_digit[41].ENA
rst => ROM_digit[42].ENA
rst => ROM_digit[43].ENA
rst => ROM_digit[44].ENA
rst => ROM_digit[45].ENA
rst => ROM_digit[46].ENA
rst => ROM_addr[0]~reg0.ENA
rst => ROM_addr[1]~reg0.ENA
rst => ROM_addr[2]~reg0.ENA
rst => ROM_addr[3]~reg0.ENA
rst => ROM_addr[4]~reg0.ENA
rst => ROM_addr[5]~reg0.ENA


|top_module|handler_top:handler_top1|WORDROM:WORDROM1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a
q[32] <= altsyncram:altsyncram_component.q_a
q[33] <= altsyncram:altsyncram_component.q_a
q[34] <= altsyncram:altsyncram_component.q_a
q[35] <= altsyncram:altsyncram_component.q_a
q[36] <= altsyncram:altsyncram_component.q_a
q[37] <= altsyncram:altsyncram_component.q_a
q[38] <= altsyncram:altsyncram_component.q_a
q[39] <= altsyncram:altsyncram_component.q_a
q[40] <= altsyncram:altsyncram_component.q_a
q[41] <= altsyncram:altsyncram_component.q_a
q[42] <= altsyncram:altsyncram_component.q_a
q[43] <= altsyncram:altsyncram_component.q_a
q[44] <= altsyncram:altsyncram_component.q_a
q[45] <= altsyncram:altsyncram_component.q_a
q[46] <= altsyncram:altsyncram_component.q_a
q[47] <= altsyncram:altsyncram_component.q_a


|top_module|handler_top:handler_top1|WORDROM:WORDROM1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_a[32] => ~NO_FANOUT~
data_a[33] => ~NO_FANOUT~
data_a[34] => ~NO_FANOUT~
data_a[35] => ~NO_FANOUT~
data_a[36] => ~NO_FANOUT~
data_a[37] => ~NO_FANOUT~
data_a[38] => ~NO_FANOUT~
data_a[39] => ~NO_FANOUT~
data_a[40] => ~NO_FANOUT~
data_a[41] => ~NO_FANOUT~
data_a[42] => ~NO_FANOUT~
data_a[43] => ~NO_FANOUT~
data_a[44] => ~NO_FANOUT~
data_a[45] => ~NO_FANOUT~
data_a[46] => ~NO_FANOUT~
data_a[47] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2jf1:auto_generated.address_a[0]
address_a[1] => altsyncram_2jf1:auto_generated.address_a[1]
address_a[2] => altsyncram_2jf1:auto_generated.address_a[2]
address_a[3] => altsyncram_2jf1:auto_generated.address_a[3]
address_a[4] => altsyncram_2jf1:auto_generated.address_a[4]
address_a[5] => altsyncram_2jf1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2jf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2jf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_2jf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_2jf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_2jf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_2jf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_2jf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_2jf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_2jf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_2jf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_2jf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_2jf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_2jf1:auto_generated.q_a[11]
q_a[12] <= altsyncram_2jf1:auto_generated.q_a[12]
q_a[13] <= altsyncram_2jf1:auto_generated.q_a[13]
q_a[14] <= altsyncram_2jf1:auto_generated.q_a[14]
q_a[15] <= altsyncram_2jf1:auto_generated.q_a[15]
q_a[16] <= altsyncram_2jf1:auto_generated.q_a[16]
q_a[17] <= altsyncram_2jf1:auto_generated.q_a[17]
q_a[18] <= altsyncram_2jf1:auto_generated.q_a[18]
q_a[19] <= altsyncram_2jf1:auto_generated.q_a[19]
q_a[20] <= altsyncram_2jf1:auto_generated.q_a[20]
q_a[21] <= altsyncram_2jf1:auto_generated.q_a[21]
q_a[22] <= altsyncram_2jf1:auto_generated.q_a[22]
q_a[23] <= altsyncram_2jf1:auto_generated.q_a[23]
q_a[24] <= altsyncram_2jf1:auto_generated.q_a[24]
q_a[25] <= altsyncram_2jf1:auto_generated.q_a[25]
q_a[26] <= altsyncram_2jf1:auto_generated.q_a[26]
q_a[27] <= altsyncram_2jf1:auto_generated.q_a[27]
q_a[28] <= altsyncram_2jf1:auto_generated.q_a[28]
q_a[29] <= altsyncram_2jf1:auto_generated.q_a[29]
q_a[30] <= altsyncram_2jf1:auto_generated.q_a[30]
q_a[31] <= altsyncram_2jf1:auto_generated.q_a[31]
q_a[32] <= altsyncram_2jf1:auto_generated.q_a[32]
q_a[33] <= altsyncram_2jf1:auto_generated.q_a[33]
q_a[34] <= altsyncram_2jf1:auto_generated.q_a[34]
q_a[35] <= altsyncram_2jf1:auto_generated.q_a[35]
q_a[36] <= altsyncram_2jf1:auto_generated.q_a[36]
q_a[37] <= altsyncram_2jf1:auto_generated.q_a[37]
q_a[38] <= altsyncram_2jf1:auto_generated.q_a[38]
q_a[39] <= altsyncram_2jf1:auto_generated.q_a[39]
q_a[40] <= altsyncram_2jf1:auto_generated.q_a[40]
q_a[41] <= altsyncram_2jf1:auto_generated.q_a[41]
q_a[42] <= altsyncram_2jf1:auto_generated.q_a[42]
q_a[43] <= altsyncram_2jf1:auto_generated.q_a[43]
q_a[44] <= altsyncram_2jf1:auto_generated.q_a[44]
q_a[45] <= altsyncram_2jf1:auto_generated.q_a[45]
q_a[46] <= altsyncram_2jf1:auto_generated.q_a[46]
q_a[47] <= altsyncram_2jf1:auto_generated.q_a[47]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_module|handler_top:handler_top1|WORDROM:WORDROM1|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT


|top_module|dec_7seg:dec_7seg1
decoder_in[0] => Decoder0.IN3
decoder_in[1] => Decoder0.IN2
decoder_in[2] => Decoder0.IN1
decoder_in[3] => Decoder0.IN0
decoder_out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
decoder_out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
decoder_out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
decoder_out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
decoder_out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
decoder_out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
decoder_out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top_module|LED_Mux:Multiplexer1
controlSig[0] => Equal0.IN31
controlSig[0] => Equal1.IN1
controlSig[1] => Equal0.IN0
controlSig[1] => Equal1.IN0
controlSig[2] => Equal0.IN30
controlSig[2] => Equal1.IN31
authSig[0] => LEDs.DATAA
authSig[1] => LEDs.DATAA
authSig[2] => LEDs.DATAA
authSig[3] => LEDs.DATAA
authSig[4] => LEDs.DATAA
authSig[5] => LEDs.DATAA
authSig[6] => LEDs.DATAA
authSig[7] => LEDs.DATAA
authSig[8] => LEDs.DATAA
authSig[9] => LEDs.DATAA
timerSig[0] => LEDs.DATAB
timerSig[1] => LEDs.DATAB
timerSig[2] => LEDs.DATAB
timerSig[3] => LEDs.DATAB
timerSig[4] => LEDs.DATAB
timerSig[5] => LEDs.DATAB
timerSig[6] => LEDs.DATAB
timerSig[7] => LEDs.DATAB
timerSig[8] => LEDs.DATAB
timerSig[9] => LEDs.DATAB
LEDs[0] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[1] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[2] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[3] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[4] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[5] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[6] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[7] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[8] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE
LEDs[9] <= LEDs.DB_MAX_OUTPUT_PORT_TYPE


|top_module|Disp_Mux:Multiplexer2
controlSig[0] => Mux0.IN8
controlSig[0] => Mux1.IN8
controlSig[0] => Mux2.IN8
controlSig[0] => Mux3.IN8
controlSig[0] => Mux4.IN8
controlSig[0] => Mux5.IN8
controlSig[0] => Mux6.IN8
controlSig[0] => Mux7.IN8
controlSig[0] => Mux8.IN8
controlSig[0] => Mux9.IN8
controlSig[0] => Mux10.IN8
controlSig[0] => Mux11.IN8
controlSig[0] => Mux12.IN8
controlSig[0] => Mux13.IN8
controlSig[0] => Mux14.IN8
controlSig[0] => Mux15.IN8
controlSig[0] => Mux16.IN6
controlSig[0] => Mux17.IN6
controlSig[0] => Mux18.IN6
controlSig[0] => Mux19.IN6
controlSig[0] => Mux20.IN6
controlSig[0] => Mux21.IN6
controlSig[0] => Mux22.IN6
controlSig[0] => Mux23.IN6
controlSig[0] => Mux24.IN6
controlSig[0] => Mux25.IN6
controlSig[0] => Mux26.IN6
controlSig[0] => Mux27.IN6
controlSig[0] => Mux28.IN6
controlSig[0] => Mux29.IN6
controlSig[0] => Mux30.IN6
controlSig[0] => Mux31.IN6
controlSig[0] => Mux32.IN8
controlSig[0] => Mux33.IN8
controlSig[0] => Mux34.IN8
controlSig[0] => Mux35.IN8
controlSig[0] => Mux36.IN8
controlSig[0] => Mux37.IN8
controlSig[0] => Mux38.IN8
controlSig[0] => Mux39.IN8
controlSig[0] => Decoder0.IN2
controlSig[1] => Mux0.IN7
controlSig[1] => Mux1.IN7
controlSig[1] => Mux2.IN7
controlSig[1] => Mux3.IN7
controlSig[1] => Mux4.IN7
controlSig[1] => Mux5.IN7
controlSig[1] => Mux6.IN7
controlSig[1] => Mux7.IN7
controlSig[1] => Mux8.IN7
controlSig[1] => Mux9.IN7
controlSig[1] => Mux10.IN7
controlSig[1] => Mux11.IN7
controlSig[1] => Mux12.IN7
controlSig[1] => Mux13.IN7
controlSig[1] => Mux14.IN7
controlSig[1] => Mux15.IN7
controlSig[1] => Mux16.IN5
controlSig[1] => Mux17.IN5
controlSig[1] => Mux18.IN5
controlSig[1] => Mux19.IN5
controlSig[1] => Mux20.IN5
controlSig[1] => Mux21.IN5
controlSig[1] => Mux22.IN5
controlSig[1] => Mux23.IN5
controlSig[1] => Mux24.IN5
controlSig[1] => Mux25.IN5
controlSig[1] => Mux26.IN5
controlSig[1] => Mux27.IN5
controlSig[1] => Mux28.IN5
controlSig[1] => Mux29.IN5
controlSig[1] => Mux30.IN5
controlSig[1] => Mux31.IN5
controlSig[1] => Mux32.IN7
controlSig[1] => Mux33.IN7
controlSig[1] => Mux34.IN7
controlSig[1] => Mux35.IN7
controlSig[1] => Mux36.IN7
controlSig[1] => Mux37.IN7
controlSig[1] => Mux38.IN7
controlSig[1] => Mux39.IN7
controlSig[1] => Decoder0.IN1
controlSig[2] => Mux0.IN6
controlSig[2] => Mux1.IN6
controlSig[2] => Mux2.IN6
controlSig[2] => Mux3.IN6
controlSig[2] => Mux4.IN6
controlSig[2] => Mux5.IN6
controlSig[2] => Mux6.IN6
controlSig[2] => Mux7.IN6
controlSig[2] => Mux8.IN6
controlSig[2] => Mux9.IN6
controlSig[2] => Mux10.IN6
controlSig[2] => Mux11.IN6
controlSig[2] => Mux12.IN6
controlSig[2] => Mux13.IN6
controlSig[2] => Mux14.IN6
controlSig[2] => Mux15.IN6
controlSig[2] => Mux16.IN4
controlSig[2] => Mux17.IN4
controlSig[2] => Mux18.IN4
controlSig[2] => Mux19.IN4
controlSig[2] => Mux20.IN4
controlSig[2] => Mux21.IN4
controlSig[2] => Mux22.IN4
controlSig[2] => Mux23.IN4
controlSig[2] => Mux24.IN4
controlSig[2] => Mux25.IN4
controlSig[2] => Mux26.IN4
controlSig[2] => Mux27.IN4
controlSig[2] => Mux28.IN4
controlSig[2] => Mux29.IN4
controlSig[2] => Mux30.IN4
controlSig[2] => Mux31.IN4
controlSig[2] => Mux32.IN6
controlSig[2] => Mux33.IN6
controlSig[2] => Mux34.IN6
controlSig[2] => Mux35.IN6
controlSig[2] => Mux36.IN6
controlSig[2] => Mux37.IN6
controlSig[2] => Mux38.IN6
controlSig[2] => Mux39.IN6
controlSig[2] => Decoder0.IN0
modeDisp[0] => Mux7.IN9
modeDisp[1] => Mux6.IN9
modeDisp[2] => Mux5.IN9
modeDisp[3] => Mux4.IN9
modeDisp[4] => Mux3.IN9
modeDisp[5] => Mux2.IN9
modeDisp[6] => Mux1.IN9
modeDisp[7] => Mux0.IN9
Scram0[0] => Mux7.IN10
Scram0[1] => Mux6.IN10
Scram0[2] => Mux5.IN10
Scram0[3] => Mux4.IN10
Scram0[4] => Mux3.IN10
Scram0[5] => Mux2.IN10
Scram0[6] => Mux1.IN10
Scram0[7] => Mux0.IN10
Scram1[0] => Mux15.IN9
Scram1[1] => Mux14.IN9
Scram1[2] => Mux13.IN9
Scram1[3] => Mux12.IN9
Scram1[4] => Mux11.IN9
Scram1[5] => Mux10.IN9
Scram1[6] => Mux9.IN9
Scram1[7] => Mux8.IN9
Scram2[0] => Mux23.IN7
Scram2[1] => Mux22.IN7
Scram2[2] => Mux21.IN7
Scram2[3] => Mux20.IN7
Scram2[4] => Mux19.IN7
Scram2[5] => Mux18.IN7
Scram2[6] => Mux17.IN7
Scram2[7] => Mux16.IN7
Scram3[0] => Mux31.IN7
Scram3[1] => Mux30.IN7
Scram3[2] => Mux29.IN7
Scram3[3] => Mux28.IN7
Scram3[4] => Mux27.IN7
Scram3[5] => Mux26.IN7
Scram3[6] => Mux25.IN7
Scram3[7] => Mux24.IN7
Scram4[0] => Mux39.IN9
Scram4[1] => Mux38.IN9
Scram4[2] => Mux37.IN9
Scram4[3] => Mux36.IN9
Scram4[4] => Mux35.IN9
Scram4[5] => Mux34.IN9
Scram4[6] => Mux33.IN9
Scram4[7] => Mux32.IN9
Scram5[0] => Disp5.DATAB
Scram5[1] => Disp5.DATAB
Scram5[2] => Disp5.DATAB
Scram5[3] => Disp5.DATAB
Scram5[4] => Disp5.DATAB
Scram5[5] => Disp5.DATAB
Scram5[6] => Disp5.DATAB
Scram5[7] => Disp5.DATAB
Score0[0] => Mux23.IN8
Score0[0] => Mux23.IN9
Score0[1] => Mux22.IN8
Score0[1] => Mux22.IN9
Score0[2] => Mux21.IN8
Score0[2] => Mux21.IN9
Score0[3] => Mux20.IN8
Score0[3] => Mux20.IN9
Score0[4] => Mux19.IN8
Score0[4] => Mux19.IN9
Score0[5] => Mux18.IN8
Score0[5] => Mux18.IN9
Score0[6] => Mux17.IN8
Score0[6] => Mux17.IN9
Score0[7] => Mux16.IN8
Score0[7] => Mux16.IN9
Score1[0] => Mux31.IN8
Score1[0] => Mux31.IN9
Score1[1] => Mux30.IN8
Score1[1] => Mux30.IN9
Score1[2] => Mux29.IN8
Score1[2] => Mux29.IN9
Score1[3] => Mux28.IN8
Score1[3] => Mux28.IN9
Score1[4] => Mux27.IN8
Score1[4] => Mux27.IN9
Score1[5] => Mux26.IN8
Score1[5] => Mux26.IN9
Score1[6] => Mux25.IN8
Score1[6] => Mux25.IN9
Score1[7] => Mux24.IN8
Score1[7] => Mux24.IN9
Score2[0] => Mux15.IN10
Score2[1] => Mux14.IN10
Score2[2] => Mux13.IN10
Score2[3] => Mux12.IN10
Score2[4] => Mux11.IN10
Score2[5] => Mux10.IN10
Score2[6] => Mux9.IN10
Score2[7] => Mux8.IN10
Score3[0] => Mux23.IN10
Score3[1] => Mux22.IN10
Score3[2] => Mux21.IN10
Score3[3] => Mux20.IN10
Score3[4] => Mux19.IN10
Score3[5] => Mux18.IN10
Score3[6] => Mux17.IN10
Score3[7] => Mux16.IN10
Score4[0] => Mux31.IN10
Score4[1] => Mux30.IN10
Score4[2] => Mux29.IN10
Score4[3] => Mux28.IN10
Score4[4] => Mux27.IN10
Score4[5] => Mux26.IN10
Score4[6] => Mux25.IN10
Score4[7] => Mux24.IN10
Score5[0] => Mux39.IN10
Score5[1] => Mux38.IN10
Score5[2] => Mux37.IN10
Score5[3] => Mux36.IN10
Score5[4] => Mux35.IN10
Score5[5] => Mux34.IN10
Score5[6] => Mux33.IN10
Score5[7] => Mux32.IN10
Disp0[0] <= Disp0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp0[1] <= Disp0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp0[2] <= Disp0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp0[3] <= Disp0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp0[4] <= Disp0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp0[5] <= Disp0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp0[6] <= Disp0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp0[7] <= Disp0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp1[0] <= Disp1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp1[1] <= Disp1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp1[2] <= Disp1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp1[3] <= Disp1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp1[4] <= Disp1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp1[5] <= Disp1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp1[6] <= Disp1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp1[7] <= Disp1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp2[0] <= Disp2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp2[1] <= Disp2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp2[2] <= Disp2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp2[3] <= Disp2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp2[4] <= Disp2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp2[5] <= Disp2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp2[6] <= Disp2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp2[7] <= Disp2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp3[0] <= Disp3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp3[1] <= Disp3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp3[2] <= Disp3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp3[3] <= Disp3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp3[4] <= Disp3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp3[5] <= Disp3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp3[6] <= Disp3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp3[7] <= Disp3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp4[0] <= Disp4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp4[1] <= Disp4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp4[2] <= Disp4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp4[3] <= Disp4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp4[4] <= Disp4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp4[5] <= Disp4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp4[6] <= Disp4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp4[7] <= Disp4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp5[0] <= Disp5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp5[1] <= Disp5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp5[2] <= Disp5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp5[3] <= Disp5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp5[4] <= Disp5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp5[5] <= Disp5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp5[6] <= Disp5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Disp5[7] <= Disp5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => Disp5[0]~reg0.CLK
clk => Disp5[1]~reg0.CLK
clk => Disp5[2]~reg0.CLK
clk => Disp5[3]~reg0.CLK
clk => Disp5[4]~reg0.CLK
clk => Disp5[5]~reg0.CLK
clk => Disp5[6]~reg0.CLK
clk => Disp5[7]~reg0.CLK
clk => Disp4[0]~reg0.CLK
clk => Disp4[1]~reg0.CLK
clk => Disp4[2]~reg0.CLK
clk => Disp4[3]~reg0.CLK
clk => Disp4[4]~reg0.CLK
clk => Disp4[5]~reg0.CLK
clk => Disp4[6]~reg0.CLK
clk => Disp4[7]~reg0.CLK
clk => Disp3[0]~reg0.CLK
clk => Disp3[1]~reg0.CLK
clk => Disp3[2]~reg0.CLK
clk => Disp3[3]~reg0.CLK
clk => Disp3[4]~reg0.CLK
clk => Disp3[5]~reg0.CLK
clk => Disp3[6]~reg0.CLK
clk => Disp3[7]~reg0.CLK
clk => Disp2[0]~reg0.CLK
clk => Disp2[1]~reg0.CLK
clk => Disp2[2]~reg0.CLK
clk => Disp2[3]~reg0.CLK
clk => Disp2[4]~reg0.CLK
clk => Disp2[5]~reg0.CLK
clk => Disp2[6]~reg0.CLK
clk => Disp2[7]~reg0.CLK
clk => Disp1[0]~reg0.CLK
clk => Disp1[1]~reg0.CLK
clk => Disp1[2]~reg0.CLK
clk => Disp1[3]~reg0.CLK
clk => Disp1[4]~reg0.CLK
clk => Disp1[5]~reg0.CLK
clk => Disp1[6]~reg0.CLK
clk => Disp1[7]~reg0.CLK
clk => Disp0[0]~reg0.CLK
clk => Disp0[1]~reg0.CLK
clk => Disp0[2]~reg0.CLK
clk => Disp0[3]~reg0.CLK
clk => Disp0[4]~reg0.CLK
clk => Disp0[5]~reg0.CLK
clk => Disp0[6]~reg0.CLK
clk => Disp0[7]~reg0.CLK
rst => Disp5[2]~reg0.ENA
rst => Disp5[1]~reg0.ENA
rst => Disp5[0]~reg0.ENA
rst => Disp5[3]~reg0.ENA
rst => Disp5[4]~reg0.ENA
rst => Disp5[5]~reg0.ENA
rst => Disp5[6]~reg0.ENA
rst => Disp5[7]~reg0.ENA
rst => Disp4[0]~reg0.ENA
rst => Disp4[1]~reg0.ENA
rst => Disp4[2]~reg0.ENA
rst => Disp4[3]~reg0.ENA
rst => Disp4[4]~reg0.ENA
rst => Disp4[5]~reg0.ENA
rst => Disp4[6]~reg0.ENA
rst => Disp4[7]~reg0.ENA
rst => Disp3[0]~reg0.ENA
rst => Disp3[1]~reg0.ENA
rst => Disp3[2]~reg0.ENA
rst => Disp3[3]~reg0.ENA
rst => Disp3[4]~reg0.ENA
rst => Disp3[5]~reg0.ENA
rst => Disp3[6]~reg0.ENA
rst => Disp3[7]~reg0.ENA
rst => Disp2[0]~reg0.ENA
rst => Disp2[1]~reg0.ENA
rst => Disp2[2]~reg0.ENA
rst => Disp2[3]~reg0.ENA
rst => Disp2[4]~reg0.ENA
rst => Disp2[5]~reg0.ENA
rst => Disp2[6]~reg0.ENA
rst => Disp2[7]~reg0.ENA
rst => Disp1[0]~reg0.ENA
rst => Disp1[1]~reg0.ENA
rst => Disp1[2]~reg0.ENA
rst => Disp1[3]~reg0.ENA
rst => Disp1[4]~reg0.ENA
rst => Disp1[5]~reg0.ENA
rst => Disp1[6]~reg0.ENA
rst => Disp1[7]~reg0.ENA
rst => Disp0[0]~reg0.ENA
rst => Disp0[1]~reg0.ENA
rst => Disp0[2]~reg0.ENA
rst => Disp0[3]~reg0.ENA
rst => Disp0[4]~reg0.ENA
rst => Disp0[5]~reg0.ENA
rst => Disp0[6]~reg0.ENA
rst => Disp0[7]~reg0.ENA


