<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Referência ao ficheiro RP2350.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('RP2350_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Componentes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerações</a>  </div>
  <div class="headertitle"><div class="title">Referência ao ficheiro RP2350.h</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="core__cm33_8h_source.html">core_cm33.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="system__RP2350_8h_source.html">system_RP2350.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Diagrama de dependências de inclusão para RP2350.h:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="RP2350_8h__incl.svg" width="315" height="256"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div><div class="textblock"><div class="dynheader">
Este grafo mostra quais são os ficheiros que incluem directamente ou indirectamente este ficheiro:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="RP2350_8h__dep__incl.svg" width="275" height="110"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="RP2350_8h_source.html">Ir para o código fonte deste ficheiro.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Componentes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structACCESSCTRL__Type.html">ACCESSCTRL_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hardware access control registers (ACCESSCTRL)  <a href="structACCESSCTRL__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structADC__Type.html">ADC_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control and data interface to SAR ADC (ADC)  <a href="structADC__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structBOOTRAM__Type.html">BOOTRAM_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Additional registers mapped adjacent to the bootram, for use by the bootrom.  <a href="structBOOTRAM__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structBUSCTRL__Type.html">BUSCTRL_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register block for busfabric control signals and performance counters (BUSCTRL)  <a href="structBUSCTRL__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCLOCKS__Type.html">CLOCKS_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLOCKS (CLOCKS)  <a href="structCLOCKS__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCORESIGHT__TRACE__Type.html">CORESIGHT_TRACE_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coresight block - RP specific registers (CORESIGHT_TRACE)  <a href="structCORESIGHT__TRACE__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDMA__Type.html">DMA_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA with separate read and write masters (DMA)  <a href="structDMA__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structEPPB__Type.html">EPPB_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cortex-M33 EPPB vendor register block for RP2350 (EPPB)  <a href="structEPPB__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGLITCH__DETECTOR__Type.html">GLITCH_DETECTOR_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Glitch detector controls (GLITCH_DETECTOR)  <a href="structGLITCH__DETECTOR__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHSTX__CTRL__Type.html">HSTX_CTRL_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control interface to HSTX.  <a href="structHSTX__CTRL__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structHSTX__FIFO__Type.html">HSTX_FIFO_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO status and write access for HSTX (HSTX_FIFO)  <a href="structHSTX__FIFO__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structI2C0__Type.html">I2C0_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DW_apb_i2c address block.  <a href="structI2C0__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structIO__BANK0__Type.html">IO_BANK0_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">IO_BANK0 (IO_BANK0)  <a href="structIO__BANK0__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structIO__QSPI__Type.html">IO_QSPI_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">IO_QSPI (IO_QSPI)  <a href="structIO__QSPI__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structOTP__DATA__RAW__Type.html">OTP_DATA_RAW_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Predefined OTP data layout for RP2350 (OTP_DATA_RAW)  <a href="structOTP__DATA__RAW__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structOTP__DATA__Type.html">OTP_DATA_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Predefined OTP data layout for RP2350 (OTP_DATA)  <a href="structOTP__DATA__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structOTP__Type.html">OTP_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SNPS OTP control IF (SBPI and RPi wrapper control) (OTP)  <a href="structOTP__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPADS__BANK0__Type.html">PADS_BANK0_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PADS_BANK0 (PADS_BANK0)  <a href="structPADS__BANK0__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPADS__QSPI__Type.html">PADS_QSPI_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PADS_QSPI (PADS_QSPI)  <a href="structPADS__QSPI__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPIO0__Type.html">PIO0_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable IO block (PIO0)  <a href="structPIO0__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPLL__SYS__Type.html">PLL_SYS_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL_SYS (PLL_SYS)  <a href="structPLL__SYS__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPOWMAN__Type.html">POWMAN_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controls vreg, bor, lposc, chip resets &amp; xosc startup, powman and provides scratch register for general use and for bootcode use (POWMAN)  <a href="structPOWMAN__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPPB__Type.html">PPB_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PPB (PPB)  <a href="structPPB__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPSM__Type.html">PSM_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PSM (PSM)  <a href="structPSM__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPWM__Type.html">PWM_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Simple PWM (PWM)  <a href="structPWM__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structQMI__Type.html">QMI_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPI Memory Interface.  <a href="structQMI__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structRESETS__Type.html">RESETS_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RESETS (RESETS)  <a href="structRESETS__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structROSC__Type.html">ROSC_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">ROSC (ROSC)  <a href="structROSC__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSHA256__Type.html">SHA256_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SHA-256 hash function implementation (SHA256)  <a href="structSHA256__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSIO__Type.html">SIO_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single-cycle IO block Provides core-local and inter-core hardware for the two processors, with single-cycle access.  <a href="structSIO__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPI0__Type.html">SPI0_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI0 (SPI0)  <a href="structSPI0__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSYSCFG__Type.html">SYSCFG_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register block for various chip control signals (SYSCFG)  <a href="structSYSCFG__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSYSINFO__Type.html">SYSINFO_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSINFO (SYSINFO)  <a href="structSYSINFO__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTBMAN__Type.html">TBMAN_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Testbench manager.  <a href="structTBMAN__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTICKS__Type.html">TICKS_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">TICKS (TICKS)  <a href="structTICKS__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTIMER0__Type.html">TIMER0_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controls time and alarms.  <a href="structTIMER0__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structTRNG__Type.html">TRNG_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM TrustZone RNG register block (TRNG)  <a href="structTRNG__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUART0__Type.html">UART0_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 (UART0)  <a href="structUART0__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSB__DPRAM__Type.html">USB_DPRAM_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPRAM layout for USB device.  <a href="structUSB__DPRAM__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structUSB__Type.html">USB_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB FS/LS controller device registers (USB)  <a href="structUSB__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structWATCHDOG__Type.html">WATCHDOG_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">WATCHDOG (WATCHDOG)  <a href="structWATCHDOG__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structXIP__AUX__Type.html">XIP_AUX_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auxiliary DMA access to XIP FIFOs, via fast AHB bus access (XIP_AUX)  <a href="structXIP__AUX__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structXIP__CTRL__Type.html">XIP_CTRL_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPI flash execute-in-place block (XIP_CTRL)  <a href="structXIP__CTRL__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structXOSC__Type.html">XOSC_Type</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controls the crystal oscillator (XOSC)  <a href="structXOSC__Type.html#details">Mais...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga178e7a57b608f3e20d1c0cf18a2c2ac3" id="r_ga178e7a57b608f3e20d1c0cf18a2c2ac3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Configuration__of__CMSIS.html#ga178e7a57b608f3e20d1c0cf18a2c2ac3">__CM33_REV</a>&#160;&#160;&#160;0x0100U</td></tr>
<tr class="memdesc:ga178e7a57b608f3e20d1c0cf18a2c2ac3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CM33 Core Revision <br  />
  <br /></td></tr>
<tr class="separator:ga178e7a57b608f3e20d1c0cf18a2c2ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga165f052f5641898a02bb07096dc177b6" id="r_ga165f052f5641898a02bb07096dc177b6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Configuration__of__CMSIS.html#ga165f052f5641898a02bb07096dc177b6">__DSP_PRESENT</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga165f052f5641898a02bb07096dc177b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSP extension present <br  />
  <br /></td></tr>
<tr class="separator:ga165f052f5641898a02bb07096dc177b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a528de57b6217f9fc9d4487d0db6328" id="r_ga2a528de57b6217f9fc9d4487d0db6328"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Configuration__of__CMSIS.html#ga2a528de57b6217f9fc9d4487d0db6328">__FPU_DP</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga2a528de57b6217f9fc9d4487d0db6328"><td class="mdescLeft">&#160;</td><td class="mdescRight">Double Precision FPU <br  />
  <br /></td></tr>
<tr class="separator:ga2a528de57b6217f9fc9d4487d0db6328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1ba8a48ca926bddc88be9bfd7d42641" id="r_gac1ba8a48ca926bddc88be9bfd7d42641"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Configuration__of__CMSIS.html#gac1ba8a48ca926bddc88be9bfd7d42641">__FPU_PRESENT</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gac1ba8a48ca926bddc88be9bfd7d42641"><td class="mdescLeft">&#160;</td><td class="mdescRight">FPU present <br  />
  <br /></td></tr>
<tr class="separator:gac1ba8a48ca926bddc88be9bfd7d42641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cc1649793116d7c2d8afce7a4ffce43" id="r_ga4cc1649793116d7c2d8afce7a4ffce43"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RP2350.html#ga4cc1649793116d7c2d8afce7a4ffce43">__IM</a>&#160;&#160;&#160;<a class="el" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></td></tr>
<tr class="memdesc:ga4cc1649793116d7c2d8afce7a4ffce43"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; ARM Cortex-M33 processor and core peripherals <br  />
  <br /></td></tr>
<tr class="separator:ga4cc1649793116d7c2d8afce7a4ffce43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6caba5853a60a17e8e04499b52bf691" id="r_gab6caba5853a60a17e8e04499b52bf691"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RP2350.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a>&#160;&#160;&#160;<a class="el" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></td></tr>
<tr class="separator:gab6caba5853a60a17e8e04499b52bf691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4127d1b31aaf336fab3d7329d117f448" id="r_ga4127d1b31aaf336fab3d7329d117f448"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Configuration__of__CMSIS.html#ga4127d1b31aaf336fab3d7329d117f448">__MPU_PRESENT</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga4127d1b31aaf336fab3d7329d117f448"><td class="mdescLeft">&#160;</td><td class="mdescRight">MPU present <br  />
  <br /></td></tr>
<tr class="separator:ga4127d1b31aaf336fab3d7329d117f448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3fe3587d5100c787e02102ce3944460" id="r_gae3fe3587d5100c787e02102ce3944460"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Configuration__of__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gae3fe3587d5100c787e02102ce3944460"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of Bits used for Priority Levels <br  />
  <br /></td></tr>
<tr class="separator:gae3fe3587d5100c787e02102ce3944460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ea2009ed8fd9ef35b48708280fdb758" id="r_ga0ea2009ed8fd9ef35b48708280fdb758"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RP2350.html#ga0ea2009ed8fd9ef35b48708280fdb758">__OM</a>&#160;&#160;&#160;<a class="el" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a></td></tr>
<tr class="memdesc:ga0ea2009ed8fd9ef35b48708280fdb758"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fallback for older CMSIS versions <br  />
  <br /></td></tr>
<tr class="separator:ga0ea2009ed8fd9ef35b48708280fdb758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadae9d54c744e525135b097c618bae3c4" id="r_gadae9d54c744e525135b097c618bae3c4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Configuration__of__CMSIS.html#gadae9d54c744e525135b097c618bae3c4">__SAUREGION_PRESENT</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gadae9d54c744e525135b097c618bae3c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SAU region present <br  />
  <br /></td></tr>
<tr class="separator:gadae9d54c744e525135b097c618bae3c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab58771b4ec03f9bdddc84770f7c95c68" id="r_gab58771b4ec03f9bdddc84770f7c95c68"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Configuration__of__CMSIS.html#gab58771b4ec03f9bdddc84770f7c95c68">__Vendor_SysTickConfig</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gab58771b4ec03f9bdddc84770f7c95c68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set to 1 if different SysTick Config is used <br  />
  <br /></td></tr>
<tr class="separator:gab58771b4ec03f9bdddc84770f7c95c68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddbae1a1b57539f398eb5546a17de8f6" id="r_gaddbae1a1b57539f398eb5546a17de8f6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Configuration__of__CMSIS.html#gaddbae1a1b57539f398eb5546a17de8f6">__VTOR_PRESENT</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gaddbae1a1b57539f398eb5546a17de8f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set to 1 if CPU supports Vector Table Offset Register <br  />
  <br /></td></tr>
<tr class="separator:gaddbae1a1b57539f398eb5546a17de8f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4daa7452ddd1009255bd80f70ea1e883" id="r_ga4daa7452ddd1009255bd80f70ea1e883"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#ga4daa7452ddd1009255bd80f70ea1e883">ACCESSCTRL</a>&#160;&#160;&#160;((<a class="el" href="structACCESSCTRL__Type.html">ACCESSCTRL_Type</a>*)        <a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#a76cee5c3f04dfd39e97adcb1a5e9fa15">ACCESSCTRL_BASE</a>)</td></tr>
<tr class="separator:ga4daa7452ddd1009255bd80f70ea1e883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76cee5c3f04dfd39e97adcb1a5e9fa15" id="r_ga76cee5c3f04dfd39e97adcb1a5e9fa15"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#ga76cee5c3f04dfd39e97adcb1a5e9fa15">ACCESSCTRL_BASE</a>&#160;&#160;&#160;0x40060000UL</td></tr>
<tr class="separator:ga76cee5c3f04dfd39e97adcb1a5e9fa15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54d148b91f3d356713f7e367a2243bea" id="r_ga54d148b91f3d356713f7e367a2243bea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#ga54d148b91f3d356713f7e367a2243bea">ADC</a>&#160;&#160;&#160;((<a class="el" href="structADC__Type.html">ADC_Type</a>*)               <a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#ad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</a>)</td></tr>
<tr class="separator:ga54d148b91f3d356713f7e367a2243bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad06cb9e5985bd216a376f26f22303cd6" id="r_gad06cb9e5985bd216a376f26f22303cd6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#gad06cb9e5985bd216a376f26f22303cd6">ADC_BASE</a>&#160;&#160;&#160;0x400A0000UL</td></tr>
<tr class="separator:gad06cb9e5985bd216a376f26f22303cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa09b5483af5168a9f30d1f654c556e16" id="r_gaa09b5483af5168a9f30d1f654c556e16"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#gaa09b5483af5168a9f30d1f654c556e16">BOOTRAM</a>&#160;&#160;&#160;((<a class="el" href="structBOOTRAM__Type.html">BOOTRAM_Type</a>*)           <a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#ad513c28c35fc1310aae5bb6c74cf0a4c">BOOTRAM_BASE</a>)</td></tr>
<tr class="separator:gaa09b5483af5168a9f30d1f654c556e16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad513c28c35fc1310aae5bb6c74cf0a4c" id="r_gad513c28c35fc1310aae5bb6c74cf0a4c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#gad513c28c35fc1310aae5bb6c74cf0a4c">BOOTRAM_BASE</a>&#160;&#160;&#160;0x400E0000UL</td></tr>
<tr class="separator:gad513c28c35fc1310aae5bb6c74cf0a4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91665e5cf88b81b917257232a2ce9f65" id="r_ga91665e5cf88b81b917257232a2ce9f65"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#ga91665e5cf88b81b917257232a2ce9f65">BUSCTRL</a>&#160;&#160;&#160;((<a class="el" href="structBUSCTRL__Type.html">BUSCTRL_Type</a>*)           <a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#a4f0d93ec2f51aa8d59ef8f07e5ec86a9">BUSCTRL_BASE</a>)</td></tr>
<tr class="separator:ga91665e5cf88b81b917257232a2ce9f65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f0d93ec2f51aa8d59ef8f07e5ec86a9" id="r_ga4f0d93ec2f51aa8d59ef8f07e5ec86a9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#ga4f0d93ec2f51aa8d59ef8f07e5ec86a9">BUSCTRL_BASE</a>&#160;&#160;&#160;0x40068000UL</td></tr>
<tr class="separator:ga4f0d93ec2f51aa8d59ef8f07e5ec86a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad11b05e7ba0d197530fff42fac7587d1" id="r_gad11b05e7ba0d197530fff42fac7587d1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#gad11b05e7ba0d197530fff42fac7587d1">CLOCKS</a>&#160;&#160;&#160;((<a class="el" href="structCLOCKS__Type.html">CLOCKS_Type</a>*)            <a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#ac3864814342259f4a2de721263ac47f0">CLOCKS_BASE</a>)</td></tr>
<tr class="separator:gad11b05e7ba0d197530fff42fac7587d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3864814342259f4a2de721263ac47f0" id="r_gac3864814342259f4a2de721263ac47f0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#gac3864814342259f4a2de721263ac47f0">CLOCKS_BASE</a>&#160;&#160;&#160;0x40010000UL</td></tr>
<tr class="separator:gac3864814342259f4a2de721263ac47f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63bd0ac497df61c24aaf86a834fb8628" id="r_ga63bd0ac497df61c24aaf86a834fb8628"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#ga63bd0ac497df61c24aaf86a834fb8628">CORESIGHT_TRACE</a>&#160;&#160;&#160;((<a class="el" href="structCORESIGHT__TRACE__Type.html">CORESIGHT_TRACE_Type</a>*)   <a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#a7bc644fda40c417a2b1a6aee413908da">CORESIGHT_TRACE_BASE</a>)</td></tr>
<tr class="separator:ga63bd0ac497df61c24aaf86a834fb8628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bc644fda40c417a2b1a6aee413908da" id="r_ga7bc644fda40c417a2b1a6aee413908da"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#ga7bc644fda40c417a2b1a6aee413908da">CORESIGHT_TRACE_BASE</a>&#160;&#160;&#160;0x50700000UL</td></tr>
<tr class="separator:ga7bc644fda40c417a2b1a6aee413908da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga137c9e7c0bc9e12f455df0a6e41c0287" id="r_ga137c9e7c0bc9e12f455df0a6e41c0287"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#ga137c9e7c0bc9e12f455df0a6e41c0287">DMA</a>&#160;&#160;&#160;((<a class="el" href="structDMA__Type.html">DMA_Type</a>*)               <a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#ab04dd812f37907dc8bd6ed82e346b563">DMA_BASE</a>)</td></tr>
<tr class="separator:ga137c9e7c0bc9e12f455df0a6e41c0287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab04dd812f37907dc8bd6ed82e346b563" id="r_gab04dd812f37907dc8bd6ed82e346b563"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#gab04dd812f37907dc8bd6ed82e346b563">DMA_BASE</a>&#160;&#160;&#160;0x50000000UL</td></tr>
<tr class="separator:gab04dd812f37907dc8bd6ed82e346b563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac28f58ef9f682471334ec4578fab07fe" id="r_gac28f58ef9f682471334ec4578fab07fe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#gac28f58ef9f682471334ec4578fab07fe">EPPB</a>&#160;&#160;&#160;((<a class="el" href="structEPPB__Type.html">EPPB_Type</a>*)              <a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#ac73be3926afa7c869780119fb65b7021">EPPB_BASE</a>)</td></tr>
<tr class="separator:gac28f58ef9f682471334ec4578fab07fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac73be3926afa7c869780119fb65b7021" id="r_gac73be3926afa7c869780119fb65b7021"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#gac73be3926afa7c869780119fb65b7021">EPPB_BASE</a>&#160;&#160;&#160;0xE0080000UL</td></tr>
<tr class="separator:gac73be3926afa7c869780119fb65b7021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4a9ff781d56eea5b69b220f5032a51e" id="r_gae4a9ff781d56eea5b69b220f5032a51e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#gae4a9ff781d56eea5b69b220f5032a51e">GLITCH_DETECTOR</a>&#160;&#160;&#160;((<a class="el" href="structGLITCH__DETECTOR__Type.html">GLITCH_DETECTOR_Type</a>*)   <a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#a2849eae4c42be1815fa54fe7f46b4824">GLITCH_DETECTOR_BASE</a>)</td></tr>
<tr class="separator:gae4a9ff781d56eea5b69b220f5032a51e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2849eae4c42be1815fa54fe7f46b4824" id="r_ga2849eae4c42be1815fa54fe7f46b4824"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#ga2849eae4c42be1815fa54fe7f46b4824">GLITCH_DETECTOR_BASE</a>&#160;&#160;&#160;0x40158000UL</td></tr>
<tr class="separator:ga2849eae4c42be1815fa54fe7f46b4824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0d404541154451dd41eba3f666a4b50" id="r_gac0d404541154451dd41eba3f666a4b50"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#gac0d404541154451dd41eba3f666a4b50">HSTX_CTRL</a>&#160;&#160;&#160;((<a class="el" href="structHSTX__CTRL__Type.html">HSTX_CTRL_Type</a>*)         <a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#ad60857774ea70b25f61fb130de1fb7e9">HSTX_CTRL_BASE</a>)</td></tr>
<tr class="separator:gac0d404541154451dd41eba3f666a4b50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad60857774ea70b25f61fb130de1fb7e9" id="r_gad60857774ea70b25f61fb130de1fb7e9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#gad60857774ea70b25f61fb130de1fb7e9">HSTX_CTRL_BASE</a>&#160;&#160;&#160;0x400C0000UL</td></tr>
<tr class="separator:gad60857774ea70b25f61fb130de1fb7e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf994eb1d03d0b148b16a3230ec203c35" id="r_gaf994eb1d03d0b148b16a3230ec203c35"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#gaf994eb1d03d0b148b16a3230ec203c35">HSTX_FIFO</a>&#160;&#160;&#160;((<a class="el" href="structHSTX__FIFO__Type.html">HSTX_FIFO_Type</a>*)         <a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#a185c6267840be680c6e7325a72bc2611">HSTX_FIFO_BASE</a>)</td></tr>
<tr class="separator:gaf994eb1d03d0b148b16a3230ec203c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga185c6267840be680c6e7325a72bc2611" id="r_ga185c6267840be680c6e7325a72bc2611"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#ga185c6267840be680c6e7325a72bc2611">HSTX_FIFO_BASE</a>&#160;&#160;&#160;0x50600000UL</td></tr>
<tr class="separator:ga185c6267840be680c6e7325a72bc2611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86abb2e8858d177c04e60c41e9242045" id="r_ga86abb2e8858d177c04e60c41e9242045"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#ga86abb2e8858d177c04e60c41e9242045">I2C0</a>&#160;&#160;&#160;((<a class="el" href="structI2C0__Type.html">I2C0_Type</a>*)              <a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#abf0928baf4e4350633ca9050b65d1939">I2C0_BASE</a>)</td></tr>
<tr class="separator:ga86abb2e8858d177c04e60c41e9242045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf0928baf4e4350633ca9050b65d1939" id="r_gabf0928baf4e4350633ca9050b65d1939"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#gabf0928baf4e4350633ca9050b65d1939">I2C0_BASE</a>&#160;&#160;&#160;0x40090000UL</td></tr>
<tr class="separator:gabf0928baf4e4350633ca9050b65d1939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab45d257574da6fe1f091cc45b7eda6cc" id="r_gab45d257574da6fe1f091cc45b7eda6cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#gab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>&#160;&#160;&#160;((<a class="el" href="structI2C0__Type.html">I2C0_Type</a>*)              <a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#acd72dbffb1738ca87c838545c4eb85a3">I2C1_BASE</a>)</td></tr>
<tr class="separator:gab45d257574da6fe1f091cc45b7eda6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd72dbffb1738ca87c838545c4eb85a3" id="r_gacd72dbffb1738ca87c838545c4eb85a3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#gacd72dbffb1738ca87c838545c4eb85a3">I2C1_BASE</a>&#160;&#160;&#160;0x40098000UL</td></tr>
<tr class="separator:gacd72dbffb1738ca87c838545c4eb85a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08acd11a718a765def59ce01794f8ce5" id="r_ga08acd11a718a765def59ce01794f8ce5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#ga08acd11a718a765def59ce01794f8ce5">IO_BANK0</a>&#160;&#160;&#160;((<a class="el" href="structIO__BANK0__Type.html">IO_BANK0_Type</a>*)          <a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#a5e9a57b169eded8e67fb283a48b59c13">IO_BANK0_BASE</a>)</td></tr>
<tr class="separator:ga08acd11a718a765def59ce01794f8ce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e9a57b169eded8e67fb283a48b59c13" id="r_ga5e9a57b169eded8e67fb283a48b59c13"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#ga5e9a57b169eded8e67fb283a48b59c13">IO_BANK0_BASE</a>&#160;&#160;&#160;0x40028000UL</td></tr>
<tr class="separator:ga5e9a57b169eded8e67fb283a48b59c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a48d3005d46f7bb062c9a4ba7ff1840" id="r_ga1a48d3005d46f7bb062c9a4ba7ff1840"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#ga1a48d3005d46f7bb062c9a4ba7ff1840">IO_QSPI</a>&#160;&#160;&#160;((<a class="el" href="structIO__QSPI__Type.html">IO_QSPI_Type</a>*)           <a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#aa43054556acbdd8f374ee6d2a2a22133">IO_QSPI_BASE</a>)</td></tr>
<tr class="separator:ga1a48d3005d46f7bb062c9a4ba7ff1840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa43054556acbdd8f374ee6d2a2a22133" id="r_gaa43054556acbdd8f374ee6d2a2a22133"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#gaa43054556acbdd8f374ee6d2a2a22133">IO_QSPI_BASE</a>&#160;&#160;&#160;0x40030000UL</td></tr>
<tr class="separator:gaa43054556acbdd8f374ee6d2a2a22133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7efea3b1fe1b8ff2c2b875d6d4d2412" id="r_gaa7efea3b1fe1b8ff2c2b875d6d4d2412"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#gaa7efea3b1fe1b8ff2c2b875d6d4d2412">OTP</a>&#160;&#160;&#160;((<a class="el" href="structOTP__Type.html">OTP_Type</a>*)               <a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#aabb8c7806bf828f76b2f6219bac0926e">OTP_BASE</a>)</td></tr>
<tr class="separator:gaa7efea3b1fe1b8ff2c2b875d6d4d2412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabb8c7806bf828f76b2f6219bac0926e" id="r_gaabb8c7806bf828f76b2f6219bac0926e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#gaabb8c7806bf828f76b2f6219bac0926e">OTP_BASE</a>&#160;&#160;&#160;0x40120000UL</td></tr>
<tr class="separator:gaabb8c7806bf828f76b2f6219bac0926e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f8d6789ddff99f525c6154faea48144" id="r_ga7f8d6789ddff99f525c6154faea48144"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#ga7f8d6789ddff99f525c6154faea48144">OTP_DATA</a>&#160;&#160;&#160;((<a class="el" href="structOTP__DATA__Type.html">OTP_DATA_Type</a>*)          <a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#ab3bc15f6be9c49832ea1fb0096c83e32">OTP_DATA_BASE</a>)</td></tr>
<tr class="separator:ga7f8d6789ddff99f525c6154faea48144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3bc15f6be9c49832ea1fb0096c83e32" id="r_gab3bc15f6be9c49832ea1fb0096c83e32"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#gab3bc15f6be9c49832ea1fb0096c83e32">OTP_DATA_BASE</a>&#160;&#160;&#160;0x40130000UL</td></tr>
<tr class="separator:gab3bc15f6be9c49832ea1fb0096c83e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab23dcf91dd37b9bf91651bfe14a8b2f3" id="r_gab23dcf91dd37b9bf91651bfe14a8b2f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#gab23dcf91dd37b9bf91651bfe14a8b2f3">OTP_DATA_RAW</a>&#160;&#160;&#160;((<a class="el" href="structOTP__DATA__RAW__Type.html">OTP_DATA_RAW_Type</a>*)      <a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#a09dde50b3eb0993ec9cf77b2ffbbd09a">OTP_DATA_RAW_BASE</a>)</td></tr>
<tr class="separator:gab23dcf91dd37b9bf91651bfe14a8b2f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09dde50b3eb0993ec9cf77b2ffbbd09a" id="r_ga09dde50b3eb0993ec9cf77b2ffbbd09a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#ga09dde50b3eb0993ec9cf77b2ffbbd09a">OTP_DATA_RAW_BASE</a>&#160;&#160;&#160;0x40134000UL</td></tr>
<tr class="separator:ga09dde50b3eb0993ec9cf77b2ffbbd09a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11786dcc79a17c068a9260c86cb43109" id="r_ga11786dcc79a17c068a9260c86cb43109"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#ga11786dcc79a17c068a9260c86cb43109">PADS_BANK0</a>&#160;&#160;&#160;((<a class="el" href="structPADS__BANK0__Type.html">PADS_BANK0_Type</a>*)        <a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#abd4db2659a94ffd47f6c391f7bb76261">PADS_BANK0_BASE</a>)</td></tr>
<tr class="separator:ga11786dcc79a17c068a9260c86cb43109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd4db2659a94ffd47f6c391f7bb76261" id="r_gabd4db2659a94ffd47f6c391f7bb76261"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#gabd4db2659a94ffd47f6c391f7bb76261">PADS_BANK0_BASE</a>&#160;&#160;&#160;0x40038000UL</td></tr>
<tr class="separator:gabd4db2659a94ffd47f6c391f7bb76261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cf7b1114d7929532c0c221f130826bd" id="r_ga8cf7b1114d7929532c0c221f130826bd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#ga8cf7b1114d7929532c0c221f130826bd">PADS_QSPI</a>&#160;&#160;&#160;((<a class="el" href="structPADS__QSPI__Type.html">PADS_QSPI_Type</a>*)         <a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#a9650608f17b520cc7de2c04130ee3cc5">PADS_QSPI_BASE</a>)</td></tr>
<tr class="separator:ga8cf7b1114d7929532c0c221f130826bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9650608f17b520cc7de2c04130ee3cc5" id="r_ga9650608f17b520cc7de2c04130ee3cc5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#ga9650608f17b520cc7de2c04130ee3cc5">PADS_QSPI_BASE</a>&#160;&#160;&#160;0x40040000UL</td></tr>
<tr class="separator:ga9650608f17b520cc7de2c04130ee3cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36d00377f9334d0c41dd7fbc6434b382" id="r_ga36d00377f9334d0c41dd7fbc6434b382"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#ga36d00377f9334d0c41dd7fbc6434b382">PIO0</a>&#160;&#160;&#160;((<a class="el" href="structPIO0__Type.html">PIO0_Type</a>*)              <a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#ace7dc5732c36d5aff3a1ff956dad33f0">PIO0_BASE</a>)</td></tr>
<tr class="separator:ga36d00377f9334d0c41dd7fbc6434b382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace7dc5732c36d5aff3a1ff956dad33f0" id="r_gace7dc5732c36d5aff3a1ff956dad33f0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#gace7dc5732c36d5aff3a1ff956dad33f0">PIO0_BASE</a>&#160;&#160;&#160;0x50200000UL</td></tr>
<tr class="separator:gace7dc5732c36d5aff3a1ff956dad33f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf4c9141f9f96dabd6ccf7753d2ea940" id="r_gacf4c9141f9f96dabd6ccf7753d2ea940"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#gacf4c9141f9f96dabd6ccf7753d2ea940">PIO1</a>&#160;&#160;&#160;((<a class="el" href="structPIO0__Type.html">PIO0_Type</a>*)              <a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#aa8a6c33a6ca0e50f9f5e4363aad32327">PIO1_BASE</a>)</td></tr>
<tr class="separator:gacf4c9141f9f96dabd6ccf7753d2ea940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8a6c33a6ca0e50f9f5e4363aad32327" id="r_gaa8a6c33a6ca0e50f9f5e4363aad32327"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#gaa8a6c33a6ca0e50f9f5e4363aad32327">PIO1_BASE</a>&#160;&#160;&#160;0x50300000UL</td></tr>
<tr class="separator:gaa8a6c33a6ca0e50f9f5e4363aad32327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51748a840c42f3194f8bd1f991b9a0ad" id="r_ga51748a840c42f3194f8bd1f991b9a0ad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#ga51748a840c42f3194f8bd1f991b9a0ad">PIO2</a>&#160;&#160;&#160;((<a class="el" href="structPIO0__Type.html">PIO0_Type</a>*)              <a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#a732512e43585e9234b801f2faecbe61d">PIO2_BASE</a>)</td></tr>
<tr class="separator:ga51748a840c42f3194f8bd1f991b9a0ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga732512e43585e9234b801f2faecbe61d" id="r_ga732512e43585e9234b801f2faecbe61d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#ga732512e43585e9234b801f2faecbe61d">PIO2_BASE</a>&#160;&#160;&#160;0x50400000UL</td></tr>
<tr class="separator:ga732512e43585e9234b801f2faecbe61d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71bf1982d123a50a7323a223937a58ec" id="r_ga71bf1982d123a50a7323a223937a58ec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#ga71bf1982d123a50a7323a223937a58ec">PLL_SYS</a>&#160;&#160;&#160;((<a class="el" href="structPLL__SYS__Type.html">PLL_SYS_Type</a>*)           <a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#a3cd7d1ad5122fd8f435cea278ac37a34">PLL_SYS_BASE</a>)</td></tr>
<tr class="separator:ga71bf1982d123a50a7323a223937a58ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cd7d1ad5122fd8f435cea278ac37a34" id="r_ga3cd7d1ad5122fd8f435cea278ac37a34"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#ga3cd7d1ad5122fd8f435cea278ac37a34">PLL_SYS_BASE</a>&#160;&#160;&#160;0x40050000UL</td></tr>
<tr class="separator:ga3cd7d1ad5122fd8f435cea278ac37a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae873514dbd20bed61b31788e78b88169" id="r_gae873514dbd20bed61b31788e78b88169"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#gae873514dbd20bed61b31788e78b88169">PLL_USB</a>&#160;&#160;&#160;((<a class="el" href="structPLL__SYS__Type.html">PLL_SYS_Type</a>*)           <a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#a366bbc070728b372e3d196ad60743707">PLL_USB_BASE</a>)</td></tr>
<tr class="separator:gae873514dbd20bed61b31788e78b88169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga366bbc070728b372e3d196ad60743707" id="r_ga366bbc070728b372e3d196ad60743707"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#ga366bbc070728b372e3d196ad60743707">PLL_USB_BASE</a>&#160;&#160;&#160;0x40058000UL</td></tr>
<tr class="separator:ga366bbc070728b372e3d196ad60743707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae009e6e2ac56243640eb9c9aaa02e05f" id="r_gae009e6e2ac56243640eb9c9aaa02e05f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#gae009e6e2ac56243640eb9c9aaa02e05f">POWMAN</a>&#160;&#160;&#160;((<a class="el" href="structPOWMAN__Type.html">POWMAN_Type</a>*)            <a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#a27173096093e06b5de85b2ea96568543">POWMAN_BASE</a>)</td></tr>
<tr class="separator:gae009e6e2ac56243640eb9c9aaa02e05f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27173096093e06b5de85b2ea96568543" id="r_ga27173096093e06b5de85b2ea96568543"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#ga27173096093e06b5de85b2ea96568543">POWMAN_BASE</a>&#160;&#160;&#160;0x40100000UL</td></tr>
<tr class="separator:ga27173096093e06b5de85b2ea96568543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81bd64d93e9088de1a9e6c14e2d19b5e" id="r_ga81bd64d93e9088de1a9e6c14e2d19b5e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#ga81bd64d93e9088de1a9e6c14e2d19b5e">PPB</a>&#160;&#160;&#160;((<a class="el" href="structPPB__Type.html">PPB_Type</a>*)               <a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#a5b4c870b2ae63f475a0709c13cb0334d">PPB_BASE</a>)</td></tr>
<tr class="separator:ga81bd64d93e9088de1a9e6c14e2d19b5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b4c870b2ae63f475a0709c13cb0334d" id="r_ga5b4c870b2ae63f475a0709c13cb0334d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#ga5b4c870b2ae63f475a0709c13cb0334d">PPB_BASE</a>&#160;&#160;&#160;0xE0000000UL</td></tr>
<tr class="separator:ga5b4c870b2ae63f475a0709c13cb0334d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae879c5ca13bf6381360705a00eed9c3c" id="r_gae879c5ca13bf6381360705a00eed9c3c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#gae879c5ca13bf6381360705a00eed9c3c">PPB_NS</a>&#160;&#160;&#160;((<a class="el" href="structPPB__Type.html">PPB_Type</a>*)               <a class="el" href="group__Device__Peripheral__peripheralAddr.html#ga198e60c483a5794069e9987e1557e8c2">PPB_NS_BASE</a>)</td></tr>
<tr class="separator:gae879c5ca13bf6381360705a00eed9c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga198e60c483a5794069e9987e1557e8c2" id="r_ga198e60c483a5794069e9987e1557e8c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#ga198e60c483a5794069e9987e1557e8c2">PPB_NS_BASE</a>&#160;&#160;&#160;0xE0020000UL</td></tr>
<tr class="separator:ga198e60c483a5794069e9987e1557e8c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32cda190bbab2fbad31be648d4919c72" id="r_ga32cda190bbab2fbad31be648d4919c72"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#ga32cda190bbab2fbad31be648d4919c72">PSM</a>&#160;&#160;&#160;((<a class="el" href="structPSM__Type.html">PSM_Type</a>*)               <a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#a80ae1da038c9a4bc5e4890e2bb7a76ca">PSM_BASE</a>)</td></tr>
<tr class="separator:ga32cda190bbab2fbad31be648d4919c72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80ae1da038c9a4bc5e4890e2bb7a76ca" id="r_ga80ae1da038c9a4bc5e4890e2bb7a76ca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#ga80ae1da038c9a4bc5e4890e2bb7a76ca">PSM_BASE</a>&#160;&#160;&#160;0x40018000UL</td></tr>
<tr class="separator:ga80ae1da038c9a4bc5e4890e2bb7a76ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga538e3ec60828cfabae7e3011d73d2093" id="r_ga538e3ec60828cfabae7e3011d73d2093"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#ga538e3ec60828cfabae7e3011d73d2093">PWM</a>&#160;&#160;&#160;((<a class="el" href="structPWM__Type.html">PWM_Type</a>*)               <a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#a1cf172d973c15b32c647a80557010e0c">PWM_BASE</a>)</td></tr>
<tr class="separator:ga538e3ec60828cfabae7e3011d73d2093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cf172d973c15b32c647a80557010e0c" id="r_ga1cf172d973c15b32c647a80557010e0c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#ga1cf172d973c15b32c647a80557010e0c">PWM_BASE</a>&#160;&#160;&#160;0x400A8000UL</td></tr>
<tr class="separator:ga1cf172d973c15b32c647a80557010e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4065edbb9efb5554f1a2de070301fa7b" id="r_ga4065edbb9efb5554f1a2de070301fa7b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#ga4065edbb9efb5554f1a2de070301fa7b">QMI</a>&#160;&#160;&#160;((<a class="el" href="structQMI__Type.html">QMI_Type</a>*)               <a class="el" href="group__Device__Peripheral__peripheralAddr.html#gadb1213c9cc9315c0f6c924ddf1cb1a26">QMI_BASE</a>)</td></tr>
<tr class="separator:ga4065edbb9efb5554f1a2de070301fa7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb1213c9cc9315c0f6c924ddf1cb1a26" id="r_gadb1213c9cc9315c0f6c924ddf1cb1a26"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#gadb1213c9cc9315c0f6c924ddf1cb1a26">QMI_BASE</a>&#160;&#160;&#160;0x400D0000UL</td></tr>
<tr class="separator:gadb1213c9cc9315c0f6c924ddf1cb1a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8360f36b32c21446ae508abdbdc5935" id="r_gae8360f36b32c21446ae508abdbdc5935"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#gae8360f36b32c21446ae508abdbdc5935">RESETS</a>&#160;&#160;&#160;((<a class="el" href="structRESETS__Type.html">RESETS_Type</a>*)            <a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#a19ef4df614ba1b58ce26cebb9ba72966">RESETS_BASE</a>)</td></tr>
<tr class="separator:gae8360f36b32c21446ae508abdbdc5935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19ef4df614ba1b58ce26cebb9ba72966" id="r_ga19ef4df614ba1b58ce26cebb9ba72966"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#ga19ef4df614ba1b58ce26cebb9ba72966">RESETS_BASE</a>&#160;&#160;&#160;0x40020000UL</td></tr>
<tr class="separator:ga19ef4df614ba1b58ce26cebb9ba72966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eeda10c64c9d58f0478344db50d45d0" id="r_ga0eeda10c64c9d58f0478344db50d45d0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#ga0eeda10c64c9d58f0478344db50d45d0">ROSC</a>&#160;&#160;&#160;((<a class="el" href="structROSC__Type.html">ROSC_Type</a>*)              <a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#a80062ce91aeb3a06da2189bafde5db86">ROSC_BASE</a>)</td></tr>
<tr class="separator:ga0eeda10c64c9d58f0478344db50d45d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80062ce91aeb3a06da2189bafde5db86" id="r_ga80062ce91aeb3a06da2189bafde5db86"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#ga80062ce91aeb3a06da2189bafde5db86">ROSC_BASE</a>&#160;&#160;&#160;0x400E8000UL</td></tr>
<tr class="separator:ga80062ce91aeb3a06da2189bafde5db86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd99fb95a54257a60a23ca3d61d2e4bc" id="r_gabd99fb95a54257a60a23ca3d61d2e4bc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#gabd99fb95a54257a60a23ca3d61d2e4bc">SHA256</a>&#160;&#160;&#160;((<a class="el" href="structSHA256__Type.html">SHA256_Type</a>*)            <a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#a0c8573b901c8963c9051d64eedbeec7c">SHA256_BASE</a>)</td></tr>
<tr class="separator:gabd99fb95a54257a60a23ca3d61d2e4bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c8573b901c8963c9051d64eedbeec7c" id="r_ga0c8573b901c8963c9051d64eedbeec7c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#ga0c8573b901c8963c9051d64eedbeec7c">SHA256_BASE</a>&#160;&#160;&#160;0x400F8000UL</td></tr>
<tr class="separator:ga0c8573b901c8963c9051d64eedbeec7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0955d7818ffe808fefc406b04cda13f" id="r_gae0955d7818ffe808fefc406b04cda13f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#gae0955d7818ffe808fefc406b04cda13f">SIO</a>&#160;&#160;&#160;((<a class="el" href="structSIO__Type.html">SIO_Type</a>*)               <a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#a38bfed932c123c79f3e982d9af23924a">SIO_BASE</a>)</td></tr>
<tr class="separator:gae0955d7818ffe808fefc406b04cda13f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38bfed932c123c79f3e982d9af23924a" id="r_ga38bfed932c123c79f3e982d9af23924a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#ga38bfed932c123c79f3e982d9af23924a">SIO_BASE</a>&#160;&#160;&#160;0xD0000000UL</td></tr>
<tr class="separator:ga38bfed932c123c79f3e982d9af23924a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga692e595cd72d62895705d901752fcc1a" id="r_ga692e595cd72d62895705d901752fcc1a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#ga692e595cd72d62895705d901752fcc1a">SIO_NS</a>&#160;&#160;&#160;((<a class="el" href="structSIO__Type.html">SIO_Type</a>*)               <a class="el" href="group__Device__Peripheral__peripheralAddr.html#ga5c834b574dae5744cf3a89d13340db6c">SIO_NS_BASE</a>)</td></tr>
<tr class="separator:ga692e595cd72d62895705d901752fcc1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c834b574dae5744cf3a89d13340db6c" id="r_ga5c834b574dae5744cf3a89d13340db6c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#ga5c834b574dae5744cf3a89d13340db6c">SIO_NS_BASE</a>&#160;&#160;&#160;0xD0020000UL</td></tr>
<tr class="separator:ga5c834b574dae5744cf3a89d13340db6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf26e39c91b262cc480085abcc450d3d5" id="r_gaf26e39c91b262cc480085abcc450d3d5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>&#160;&#160;&#160;((<a class="el" href="structSPI0__Type.html">SPI0_Type</a>*)              <a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#adeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>)</td></tr>
<tr class="separator:gaf26e39c91b262cc480085abcc450d3d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeaa49ab944c7dcae2a868b0450232c8" id="r_gadeaa49ab944c7dcae2a868b0450232c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>&#160;&#160;&#160;0x40080000UL</td></tr>
<tr class="separator:gadeaa49ab944c7dcae2a868b0450232c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad483be344a28ac800be8f03654a9612f" id="r_gad483be344a28ac800be8f03654a9612f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>&#160;&#160;&#160;((<a class="el" href="structSPI0__Type.html">SPI0_Type</a>*)              <a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#a50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td></tr>
<tr class="separator:gad483be344a28ac800be8f03654a9612f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50cd8b47929f18b05efbd0f41253bf8d" id="r_ga50cd8b47929f18b05efbd0f41253bf8d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>&#160;&#160;&#160;0x40088000UL</td></tr>
<tr class="separator:ga50cd8b47929f18b05efbd0f41253bf8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c833fe1c486cb62250ccbca32899cb8" id="r_ga3c833fe1c486cb62250ccbca32899cb8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#ga3c833fe1c486cb62250ccbca32899cb8">SYSCFG</a>&#160;&#160;&#160;((<a class="el" href="structSYSCFG__Type.html">SYSCFG_Type</a>*)            <a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#a62246020bf3b34b6a4d8d0e84ec79d3d">SYSCFG_BASE</a>)</td></tr>
<tr class="separator:ga3c833fe1c486cb62250ccbca32899cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62246020bf3b34b6a4d8d0e84ec79d3d" id="r_ga62246020bf3b34b6a4d8d0e84ec79d3d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#ga62246020bf3b34b6a4d8d0e84ec79d3d">SYSCFG_BASE</a>&#160;&#160;&#160;0x40008000UL</td></tr>
<tr class="separator:ga62246020bf3b34b6a4d8d0e84ec79d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ddbb01862102b48b1aa61644d27b736" id="r_ga7ddbb01862102b48b1aa61644d27b736"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#ga7ddbb01862102b48b1aa61644d27b736">SYSINFO</a>&#160;&#160;&#160;((<a class="el" href="structSYSINFO__Type.html">SYSINFO_Type</a>*)           <a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#aaa99a4472693d0b3dcf1f4f4874c75f5">SYSINFO_BASE</a>)</td></tr>
<tr class="separator:ga7ddbb01862102b48b1aa61644d27b736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa99a4472693d0b3dcf1f4f4874c75f5" id="r_gaaa99a4472693d0b3dcf1f4f4874c75f5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#gaaa99a4472693d0b3dcf1f4f4874c75f5">SYSINFO_BASE</a>&#160;&#160;&#160;0x40000000UL</td></tr>
<tr class="separator:gaaa99a4472693d0b3dcf1f4f4874c75f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9e9678ebd0ef794231197b4c60f0de7" id="r_gaf9e9678ebd0ef794231197b4c60f0de7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#gaf9e9678ebd0ef794231197b4c60f0de7">TBMAN</a>&#160;&#160;&#160;((<a class="el" href="structTBMAN__Type.html">TBMAN_Type</a>*)             <a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#a282d80f700ae549ad6cd794de08d0478">TBMAN_BASE</a>)</td></tr>
<tr class="separator:gaf9e9678ebd0ef794231197b4c60f0de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga282d80f700ae549ad6cd794de08d0478" id="r_ga282d80f700ae549ad6cd794de08d0478"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#ga282d80f700ae549ad6cd794de08d0478">TBMAN_BASE</a>&#160;&#160;&#160;0x40160000UL</td></tr>
<tr class="separator:ga282d80f700ae549ad6cd794de08d0478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec3306780fb4af22ba80e4da7929e220" id="r_gaec3306780fb4af22ba80e4da7929e220"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#gaec3306780fb4af22ba80e4da7929e220">TICKS</a>&#160;&#160;&#160;((<a class="el" href="structTICKS__Type.html">TICKS_Type</a>*)             <a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#ac696d192621db8a6985f8ae6928d370a">TICKS_BASE</a>)</td></tr>
<tr class="separator:gaec3306780fb4af22ba80e4da7929e220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac696d192621db8a6985f8ae6928d370a" id="r_gac696d192621db8a6985f8ae6928d370a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#gac696d192621db8a6985f8ae6928d370a">TICKS_BASE</a>&#160;&#160;&#160;0x40108000UL</td></tr>
<tr class="separator:gac696d192621db8a6985f8ae6928d370a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1b746ba5ab7d0ab657156ebda0f290c" id="r_gaf1b746ba5ab7d0ab657156ebda0f290c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#gaf1b746ba5ab7d0ab657156ebda0f290c">TIMER0</a>&#160;&#160;&#160;((<a class="el" href="structTIMER0__Type.html">TIMER0_Type</a>*)            <a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#a7a5c55fc79dee34c91502b0503404375">TIMER0_BASE</a>)</td></tr>
<tr class="separator:gaf1b746ba5ab7d0ab657156ebda0f290c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a5c55fc79dee34c91502b0503404375" id="r_ga7a5c55fc79dee34c91502b0503404375"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#ga7a5c55fc79dee34c91502b0503404375">TIMER0_BASE</a>&#160;&#160;&#160;0x400B0000UL</td></tr>
<tr class="separator:ga7a5c55fc79dee34c91502b0503404375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63bf4f24c85f26e838f55701a5e69831" id="r_ga63bf4f24c85f26e838f55701a5e69831"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#ga63bf4f24c85f26e838f55701a5e69831">TIMER1</a>&#160;&#160;&#160;((<a class="el" href="structTIMER0__Type.html">TIMER0_Type</a>*)            <a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#a7a4bd01d91a70285f0bec70f4e9e88bb">TIMER1_BASE</a>)</td></tr>
<tr class="separator:ga63bf4f24c85f26e838f55701a5e69831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a4bd01d91a70285f0bec70f4e9e88bb" id="r_ga7a4bd01d91a70285f0bec70f4e9e88bb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#ga7a4bd01d91a70285f0bec70f4e9e88bb">TIMER1_BASE</a>&#160;&#160;&#160;0x400B8000UL</td></tr>
<tr class="separator:ga7a4bd01d91a70285f0bec70f4e9e88bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cab97ed4b9b87448b2338e4c13c9862" id="r_ga4cab97ed4b9b87448b2338e4c13c9862"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#ga4cab97ed4b9b87448b2338e4c13c9862">TRNG</a>&#160;&#160;&#160;((<a class="el" href="structTRNG__Type.html">TRNG_Type</a>*)              <a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#a8c1248c407a28b1627bffc96e980f4f5">TRNG_BASE</a>)</td></tr>
<tr class="separator:ga4cab97ed4b9b87448b2338e4c13c9862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c1248c407a28b1627bffc96e980f4f5" id="r_ga8c1248c407a28b1627bffc96e980f4f5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#ga8c1248c407a28b1627bffc96e980f4f5">TRNG_BASE</a>&#160;&#160;&#160;0x400F0000UL</td></tr>
<tr class="separator:ga8c1248c407a28b1627bffc96e980f4f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0508661f121639ffdee7de2353a0def2" id="r_ga0508661f121639ffdee7de2353a0def2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#ga0508661f121639ffdee7de2353a0def2">UART0</a>&#160;&#160;&#160;((<a class="el" href="structUART0__Type.html">UART0_Type</a>*)             <a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>)</td></tr>
<tr class="separator:ga0508661f121639ffdee7de2353a0def2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a07348b4332ff6b88abf6092347deba" id="r_ga7a07348b4332ff6b88abf6092347deba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>&#160;&#160;&#160;0x40070000UL</td></tr>
<tr class="separator:ga7a07348b4332ff6b88abf6092347deba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d69bf04d07af4fbbab5a8bd291f65ff" id="r_ga8d69bf04d07af4fbbab5a8bd291f65ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#ga8d69bf04d07af4fbbab5a8bd291f65ff">UART1</a>&#160;&#160;&#160;((<a class="el" href="structUART0__Type.html">UART0_Type</a>*)             <a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>)</td></tr>
<tr class="separator:ga8d69bf04d07af4fbbab5a8bd291f65ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga383bf0c4670c3a7fa72df80f66331a46" id="r_ga383bf0c4670c3a7fa72df80f66331a46"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>&#160;&#160;&#160;0x40078000UL</td></tr>
<tr class="separator:ga383bf0c4670c3a7fa72df80f66331a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga779bf099075a999d1074357fccbd466b" id="r_ga779bf099075a999d1074357fccbd466b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#ga779bf099075a999d1074357fccbd466b">USB</a>&#160;&#160;&#160;((<a class="el" href="structUSB__Type.html">USB_Type</a>*)               <a class="el" href="group__Device__Peripheral__peripheralAddr.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a>)</td></tr>
<tr class="separator:ga779bf099075a999d1074357fccbd466b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6c4cbed4ddbb3ecd77de93fab2a2e04" id="r_gaa6c4cbed4ddbb3ecd77de93fab2a2e04"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a>&#160;&#160;&#160;0x50110000UL</td></tr>
<tr class="separator:gaa6c4cbed4ddbb3ecd77de93fab2a2e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabff343337b9887ea57414514efd92c7" id="r_gaabff343337b9887ea57414514efd92c7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#gaabff343337b9887ea57414514efd92c7">USB_DPRAM</a>&#160;&#160;&#160;((<a class="el" href="structUSB__DPRAM__Type.html">USB_DPRAM_Type</a>*)         <a class="el" href="group__Device__Peripheral__peripheralAddr.html#gab95dd7cce7aa1e71dc0288760e5af5d7">USB_DPRAM_BASE</a>)</td></tr>
<tr class="separator:gaabff343337b9887ea57414514efd92c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab95dd7cce7aa1e71dc0288760e5af5d7" id="r_gab95dd7cce7aa1e71dc0288760e5af5d7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#gab95dd7cce7aa1e71dc0288760e5af5d7">USB_DPRAM_BASE</a>&#160;&#160;&#160;0x50100000UL</td></tr>
<tr class="separator:gab95dd7cce7aa1e71dc0288760e5af5d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafffeeff981466b7c6770802b4508ef88" id="r_gafffeeff981466b7c6770802b4508ef88"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#gafffeeff981466b7c6770802b4508ef88">WATCHDOG</a>&#160;&#160;&#160;((<a class="el" href="structWATCHDOG__Type.html">WATCHDOG_Type</a>*)          <a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#a2b03c881c009285dc481d31c08796df4">WATCHDOG_BASE</a>)</td></tr>
<tr class="separator:gafffeeff981466b7c6770802b4508ef88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b03c881c009285dc481d31c08796df4" id="r_ga2b03c881c009285dc481d31c08796df4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#ga2b03c881c009285dc481d31c08796df4">WATCHDOG_BASE</a>&#160;&#160;&#160;0x400D8000UL</td></tr>
<tr class="separator:ga2b03c881c009285dc481d31c08796df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3002f1d34691cabc2dd147b10bee444d" id="r_ga3002f1d34691cabc2dd147b10bee444d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#ga3002f1d34691cabc2dd147b10bee444d">XIP_AUX</a>&#160;&#160;&#160;((<a class="el" href="structXIP__AUX__Type.html">XIP_AUX_Type</a>*)           <a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#a09fa5a225eb90dc7357370bc830d7bed">XIP_AUX_BASE</a>)</td></tr>
<tr class="separator:ga3002f1d34691cabc2dd147b10bee444d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09fa5a225eb90dc7357370bc830d7bed" id="r_ga09fa5a225eb90dc7357370bc830d7bed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#ga09fa5a225eb90dc7357370bc830d7bed">XIP_AUX_BASE</a>&#160;&#160;&#160;0x50500000UL</td></tr>
<tr class="separator:ga09fa5a225eb90dc7357370bc830d7bed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1ef25bf11e920c2d44906a259b936e5" id="r_gaa1ef25bf11e920c2d44906a259b936e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#gaa1ef25bf11e920c2d44906a259b936e5">XIP_CTRL</a>&#160;&#160;&#160;((<a class="el" href="structXIP__CTRL__Type.html">XIP_CTRL_Type</a>*)          <a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#a6d1f2027693fd743036bac877e37c5ff">XIP_CTRL_BASE</a>)</td></tr>
<tr class="separator:gaa1ef25bf11e920c2d44906a259b936e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d1f2027693fd743036bac877e37c5ff" id="r_ga6d1f2027693fd743036bac877e37c5ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#ga6d1f2027693fd743036bac877e37c5ff">XIP_CTRL_BASE</a>&#160;&#160;&#160;0x400C8000UL</td></tr>
<tr class="separator:ga6d1f2027693fd743036bac877e37c5ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0d4f301ea0e30075927cfcde047eb46" id="r_gaa0d4f301ea0e30075927cfcde047eb46"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__declaration.html#gaa0d4f301ea0e30075927cfcde047eb46">XOSC</a>&#160;&#160;&#160;((<a class="el" href="structXOSC__Type.html">XOSC_Type</a>*)              <a class="el" href="rp2040_2hardware__regs_2include_2hardware_2regs_2addressmap_8h.html#a915c1905ab3b18abfa755960f7bd9b59">XOSC_BASE</a>)</td></tr>
<tr class="separator:gaa0d4f301ea0e30075927cfcde047eb46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga915c1905ab3b18abfa755960f7bd9b59" id="r_ga915c1905ab3b18abfa755960f7bd9b59"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Device__Peripheral__peripheralAddr.html#ga915c1905ab3b18abfa755960f7bd9b59">XOSC_BASE</a>&#160;&#160;&#160;0x40048000UL</td></tr>
<tr class="separator:ga915c1905ab3b18abfa755960f7bd9b59"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerações</h2></td></tr>
<tr class="memitem:ga7e1129cd8a196f4284d41db3e82ad5c8" id="r_ga7e1129cd8a196f4284d41db3e82ad5c8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Configuration__of__CMSIS.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> { <br />
&#160;&#160;<a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8a50ad21f2fd0d54d04b390d5a9145889a">Reset_IRQn</a> = -15
, <a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14
, <a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13
, <a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12
, <br />
&#160;&#160;<a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11
, <a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10
, <a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9cda5594d898247bfa9d16ad966724da">SecureFault_IRQn</a> = -9
, <a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5
, <br />
&#160;&#160;<a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4
, <a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2
, <a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1
, <a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8acc7359c25ac331e445d4651a3b954143">TIMER0_IRQ_0_IRQn</a> = 0
, <br />
&#160;&#160;<a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8a12042117b44981c886737fa5057e208b">TIMER0_IRQ_1_IRQn</a> = 1
, <a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8adde7e4939944d74b11f15d07d0d1066c">TIMER0_IRQ_2_IRQn</a> = 2
, <a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8a424155b346b0e4da634c22aa881e131c">TIMER0_IRQ_3_IRQn</a> = 3
, <a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac9049f1ddded91c7cbcab83378d01dd5">TIMER1_IRQ_0_IRQn</a> = 4
, <br />
&#160;&#160;<a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8aec056d2f05b71d3c09d25f343e4744d9">TIMER1_IRQ_1_IRQn</a> = 5
, <a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad6fcb7fb4929665bdc8451484dbb9635">TIMER1_IRQ_2_IRQn</a> = 6
, <a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4126116193d24a85e0f95ef565fd71a5">TIMER1_IRQ_3_IRQn</a> = 7
, <a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8a36df8ee7dd1689b36251b5af7e9d4d20">PWM_IRQ_WRAP_0_IRQn</a> = 8
, <br />
&#160;&#160;<a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8d51b976f42f6534219fd30003c6c949">PWM_IRQ_WRAP_1_IRQn</a> = 9
, <a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0a8e4a76a021cc72ddda76766917014f">DMA_IRQ_0_IRQn</a> = 10
, <a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8a48c05980237b0f18e5d5f4165bbf89ae">DMA_IRQ_1_IRQn</a> = 11
, <a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8a77efcf82b12f67099bf8871fdaf9a137">DMA_IRQ_2_IRQn</a> = 12
, <br />
&#160;&#160;<a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2cd725b3bee3b1185017170377da8448">DMA_IRQ_3_IRQn</a> = 13
, <a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8abc952b7651a2a66d42bdf31b15a53ec1">USBCTRL_IRQ_IRQn</a> = 14
, <a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e7bbd607ebe1b4757a4faaa19c1ecb7">PIO0_IRQ_0_IRQn</a> = 15
, <a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8a05401109ca4a32e8dba349e3f17479fc">PIO0_IRQ_1_IRQn</a> = 16
, <br />
&#160;&#160;<a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8aae94eda3185f2f4ede165e0e6724c373">PIO1_IRQ_0_IRQn</a> = 17
, <a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0c061ffac9cc1b0d4db279f927cd3698">PIO1_IRQ_1_IRQn</a> = 18
, <a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae8f0cc88d51ea432f1bd890767046794">PIO2_IRQ_0_IRQn</a> = 19
, <a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8a17b13cffbc7cd6feb69cd4f7825c05b2">PIO2_IRQ_1_IRQn</a> = 20
, <br />
&#160;&#160;<a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8af95c3e85c06f0797b90efb85ee9c1baa">IO_IRQ_BANK0_IRQn</a> = 21
, <a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac9d09fb0709da0ce3c24070d6353be39">IO_IRQ_BANK0_NS_IRQn</a> = 22
, <a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8ace084fb8667f162f179914bf31a37145">IO_IRQ_QSPI_IRQn</a> = 23
, <a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0136d9af2fab92cc78ad7ef5411df47c">IO_IRQ_QSPI_NS_IRQn</a> = 24
, <br />
&#160;&#160;<a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8acad66af8f81628365da43eefca868b3d">SIO_IRQ_FIFO_IRQn</a> = 25
, <a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8a23aa2cd72c2b3432f058217b27b9c1b9">SIO_IRQ_BELL_IRQn</a> = 26
, <a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3227deb1a56c73bf3c449055015b4bdd">SIO_IRQ_FIFO_NS_IRQn</a> = 27
, <a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1fd33598064027e12bfd680e4dc5152">SIO_IRQ_BELL_NS_IRQn</a> = 28
, <br />
&#160;&#160;<a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4437896f9e85f756d89d7c657287d3ad">SIO_IRQ_MTIMECMP_IRQn</a> = 29
, <a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac95ab9d7a61a03461f01419a41c36cad">CLOCKS_IRQ_IRQn</a> = 30
, <a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8a917590285d775029c19afa7de2a08b6e">SPI0_IRQ_IRQn</a> = 31
, <a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8a276b026bd34e1b24694535aae44a0e5b">SPI1_IRQ_IRQn</a> = 32
, <br />
&#160;&#160;<a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8837f35effb716030fd1b2a58820048b">UART0_IRQ_IRQn</a> = 33
, <a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9cd1ff9d83e88d9b95cf7cd2bb99b168">UART1_IRQ_IRQn</a> = 34
, <a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1ee626c525b7161d7e8e13c18960def7">ADC_IRQ_FIFO_IRQn</a> = 35
, <a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f6a0847904cb229e63ce6b269aa6a4e">I2C0_IRQ_IRQn</a> = 36
, <br />
&#160;&#160;<a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8aba41ae72dd05f2802b7decd5c561ce75">I2C1_IRQ_IRQn</a> = 37
, <a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8a745b78539d7dd3faeb7707740d6a23dd">OTP_IRQ_IRQn</a> = 38
, <a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7136e180a651723eb5372891493ed353">TRNG_IRQ_IRQn</a> = 39
, <a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad9861a1baab00f4da7a68fab1585db4a">PLL_SYS_IRQ_IRQn</a> = 42
, <br />
&#160;&#160;<a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac71cd6eaf3446d5fded43da296e1c04f">PLL_USB_IRQ_IRQn</a> = 43
, <a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8a73fe5ace49b2b056cb0b4d5c00a88b50">POWMAN_IRQ_POW_IRQn</a> = 44
, <a class="el" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8a484a8ec22673edf15fca41ee097e0d86">POWMAN_IRQ_TIMER_IRQn</a> = 45
<br />
 }</td></tr>
<tr class="separator:ga7e1129cd8a196f4284d41db3e82ad5c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_436b3088c157a85dc167e6ddffc5dacd.html">rp2_common</a></li><li class="navelem"><a class="el" href="dir_0e8989fea8ccf099f0fc16208c8507bd.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_16c3c216facd2c52f74cd3e97b828a25.html">stub</a></li><li class="navelem"><a class="el" href="dir_2f19d458558785900f66b853aadf1e7a.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_f04c90c3e8b4f4ec447643646a4cdfb5.html">Device</a></li><li class="navelem"><a class="el" href="dir_0363f0f8d11a668ac70bb7c8444a5f48.html">RP2350</a></li><li class="navelem"><a class="el" href="dir_cfc3bdddcea0e193edafde19a5c4f645.html">Include</a></li><li class="navelem"><a class="el" href="RP2350_8h.html">RP2350.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
