#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Feb 22 09:11:05 2019
# Process ID: 2559
# Current directory: /home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/eight/microblaze/microblaze.runs/microblaze_ublaze_0_synth_1
# Command line: vivado -log microblaze_ublaze_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source microblaze_ublaze_0.tcl
# Log file: /home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/eight/microblaze/microblaze.runs/microblaze_ublaze_0_synth_1/microblaze_ublaze_0.vds
# Journal file: /home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/eight/microblaze/microblaze.runs/microblaze_ublaze_0_synth_1/vivado.jou
#-----------------------------------------------------------
source microblaze_ublaze_0.tcl -notrace
Command: synth_design -top microblaze_ublaze_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2602 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1260.328 ; gain = 85.992 ; free physical = 121290 ; free virtual = 500858
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'microblaze_ublaze_0' [/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/eight/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ublaze_0/synth/microblaze_ublaze_0.vhd:107]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 50000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: microblaze_ublaze_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 1 - type: integer 
	Parameter C_USE_HW_MUL bound to: 1 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 0 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 0 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 0 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at '/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/eight/microblaze/microblaze.srcs/sources_1/bd/microblaze/ipshared/4f30/hdl/microblaze_v10_0_vh_rfs.vhd:157134' bound to instance 'U0' of component 'MicroBlaze' [/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/eight/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ublaze_0/synth/microblaze_ublaze_0.vhd:786]
INFO: [Synth 8-256] done synthesizing module 'microblaze_ublaze_0' (63#1) [/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/eight/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ublaze_0/synth/microblaze_ublaze_0.vhd:107]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port IF4_PipeRun
WARNING: [Synth 8-3331] design MMU_ff has unconnected port OF_PipeRun
WARNING: [Synth 8-3331] design MMU_ff has unconnected port WB_exception
WARNING: [Synth 8-3331] design MMU_ff has unconnected port IF1_InstrBus_First_Cycle
WARNING: [Synth 8-3331] design MMU_ff has unconnected port EX_DataBus_Access
WARNING: [Synth 8-3331] design MMU_ff has unconnected port EX_DataBus_Read
WARNING: [Synth 8-3331] design MMU_ff has unconnected port EX_DataBus_Write
WARNING: [Synth 8-3331] design MMU_ff has unconnected port EX_vMode
WARNING: [Synth 8-3331] design MMU_ff has unconnected port EX_Unmask_EA
WARNING: [Synth 8-3331] design MMU_ff has unconnected port M0_Write_DCache_Req
WARNING: [Synth 8-3331] design MMU_ff has unconnected port M0_DataBus_Access
WARNING: [Synth 8-3331] design MMU_ff has unconnected port M0_DataBus_Write
WARNING: [Synth 8-3331] design MMU_ff has unconnected port M0_vMode
WARNING: [Synth 8-3331] design MMU_ff has unconnected port M0_uMode
WARNING: [Synth 8-3331] design MMU_ff has unconnected port EX_MTS_PID
WARNING: [Synth 8-3331] design MMU_ff has unconnected port EX_MTS_ZPR
WARNING: [Synth 8-3331] design MMU_ff has unconnected port EX_MTS_TLBLO
WARNING: [Synth 8-3331] design MMU_ff has unconnected port EX_MTS_TLBHI
WARNING: [Synth 8-3331] design MMU_ff has unconnected port EX_Op1[0]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port EX_Op1[1]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port EX_Op1[2]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port EX_Op1[3]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port EX_Op1[4]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port EX_Op1[5]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port EX_Op1[6]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port EX_Op1[7]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port EX_Op1[8]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port EX_Op1[9]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port EX_Op1[10]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port EX_Op1[11]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port EX_Op1[12]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port EX_Op1[13]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port EX_Op1[14]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port EX_Op1[15]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port EX_Op1[16]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port EX_Op1[17]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port EX_Op1[18]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port EX_Op1[19]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port EX_Op1[20]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port EX_Op1[21]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port EX_Op1[22]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port EX_Op1[23]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port EX_Op1[24]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port EX_Op1[25]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port EX_Op1[26]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port EX_Op1[27]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port EX_Op1[28]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port EX_Op1[29]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port EX_Op1[30]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port EX_Op1[31]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port M0_First_Cycle
WARNING: [Synth 8-3331] design MMU_ff has unconnected port M0_MTS_PID
WARNING: [Synth 8-3331] design MMU_ff has unconnected port M0_MTS_ZPR
WARNING: [Synth 8-3331] design MMU_ff has unconnected port M0_MTS_TLBX
WARNING: [Synth 8-3331] design MMU_ff has unconnected port M0_MTS_TLBLO
WARNING: [Synth 8-3331] design MMU_ff has unconnected port M0_MTS_TLBHI
WARNING: [Synth 8-3331] design MMU_ff has unconnected port M0_MTS_TLBSX
WARNING: [Synth 8-3331] design MMU_ff has unconnected port M0_MTS_EA
WARNING: [Synth 8-3331] design MMU_ff has unconnected port M0_Sel_SPR_TLBLO
WARNING: [Synth 8-3331] design MMU_ff has unconnected port M0_Sel_SPR_TLBHI
WARNING: [Synth 8-3331] design MMU_ff has unconnected port M0_Sel_SPR_EA
WARNING: [Synth 8-3331] design MMU_ff has unconnected port M0_Potential_Exception
WARNING: [Synth 8-3331] design MMU_ff has unconnected port M1_Sel_SPR_PID
WARNING: [Synth 8-3331] design MMU_ff has unconnected port M1_Sel_SPR_ZPR
WARNING: [Synth 8-3331] design MMU_ff has unconnected port M1_Sel_SPR_TLBX
WARNING: [Synth 8-3331] design MMU_ff has unconnected port M1_Sel_SPR_TLBLO
WARNING: [Synth 8-3331] design MMU_ff has unconnected port M1_Sel_SPR_TLBHI
WARNING: [Synth 8-3331] design MMU_ff has unconnected port M1_Sel_SPR_EA
WARNING: [Synth 8-3331] design MMU_ff has unconnected port Snoop_Req_TLB_Done
WARNING: [Synth 8-3331] design MMU_ff has unconnected port Snoop_TLB_Invalidate
WARNING: [Synth 8-3331] design MMU_ff has unconnected port Snoop_TLB_Addr[0]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port Snoop_TLB_Addr[1]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port Snoop_TLB_Addr[2]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port Snoop_TLB_Addr[3]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port Snoop_TLB_Addr[4]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port Snoop_TLB_Addr[5]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port Snoop_TLB_Addr[6]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port Snoop_TLB_Addr[7]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port Snoop_TLB_Addr[8]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port Snoop_TLB_Addr[9]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port Snoop_TLB_Addr[10]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port Snoop_TLB_Addr[11]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port Snoop_TLB_Addr[12]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port Snoop_TLB_Addr[13]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port Snoop_TLB_Addr[14]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port Snoop_TLB_Addr[15]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port Snoop_TLB_Addr[16]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port Snoop_TLB_Addr[17]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port Snoop_TLB_Addr[18]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port Snoop_TLB_Addr[19]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port Snoop_TLB_Addr[20]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port Snoop_TLB_Addr[21]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port Snoop_TLB_Addr[22]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port Snoop_TLB_Addr[23]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port Snoop_TLB_Addr[24]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port Snoop_TLB_Addr[25]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port Snoop_TLB_Addr[26]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port Snoop_TLB_Addr[27]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port Snoop_TLB_Addr[28]
WARNING: [Synth 8-3331] design MMU_ff has unconnected port Snoop_TLB_Addr[29]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 1562.594 ; gain = 388.258 ; free physical = 121132 ; free virtual = 500701
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1562.594 ; gain = 388.258 ; free physical = 121149 ; free virtual = 500718
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 579 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/eight/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ublaze_0/microblaze_ublaze_0_ooc_debug.xdc] for cell 'U0'
Finished Parsing XDC File [/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/eight/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ublaze_0/microblaze_ublaze_0_ooc_debug.xdc] for cell 'U0'
Parsing XDC File [/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/eight/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ublaze_0/microblaze_ublaze_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/eight/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ublaze_0/microblaze_ublaze_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/eight/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ublaze_0/microblaze_ublaze_0.xdc] for cell 'U0'
Finished Parsing XDC File [/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/eight/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ublaze_0/microblaze_ublaze_0.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/eight/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ublaze_0/microblaze_ublaze_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/microblaze_ublaze_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/microblaze_ublaze_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/eight/microblaze/microblaze.runs/microblaze_ublaze_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/eight/microblaze/microblaze.runs/microblaze_ublaze_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 479 instances were transformed.
  FDR => FDRE: 130 instances
  FDS => FDSE: 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  MULT_AND => LUT2: 1 instances
  MUXCY_L => MUXCY: 300 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1837.340 ; gain = 0.000 ; free physical = 120828 ; free virtual = 500397
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:01:57 . Memory (MB): peak = 1837.340 ; gain = 663.004 ; free physical = 120961 ; free virtual = 500531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:01:57 . Memory (MB): peak = 1837.340 ; gain = 663.004 ; free physical = 120961 ; free virtual = 500531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/eight/microblaze/microblaze.runs/microblaze_ublaze_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:01:57 . Memory (MB): peak = 1837.340 ; gain = 663.004 ; free physical = 120961 ; free virtual = 500531
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "ex_move_to_MSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "EX_Pattern_Cmp_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dbg_stop_instr_fetch" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:02:00 . Memory (MB): peak = 1837.340 ; gain = 663.004 ; free physical = 121043 ; free virtual = 500612
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 141   
+---Registers : 
	             4096 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 70    
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	               13 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 13    
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 331   
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 16    
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   7 Input      7 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 6     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 332   
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module two_piperun_fd 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module OneHot_Buffer 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
Module OneHot_Buffer__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module OneHot_Buffer__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module PC_Module_ff 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module comparator 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module decode_conflict_ff 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
Module decode_conflict_ff__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
Module decode_conflict_ff__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
Module Jump_Logic_ff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module Decode_ff 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 246   
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 77    
	   4 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
Module Operand_Select_ff 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Shift_Logic_Module_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module Byte_Doublet_Handle_ff 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
Module mul_unit_ff 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module MSR_Reg_ff 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 16    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
Module exception_registers_ff 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 12    
	               13 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Data_Flow_Logic_ff 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Div_Unit_ff 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 49    
Module DLMB_Interface_ff 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module DAXI_interface_ff 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 13    
Module ILMB_Interface_ff 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module MMU_ff 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MicroBlaze_FF 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "EX_Pattern_Cmp_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_bt_hit_hold_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_instr_reg[26]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/EX_Shift_Op_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_instr_reg[25]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/EX_Shift_Op_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/EX_Arith_Shift_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_instr_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/EX_Left_Shift_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_instr_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_instr_reg[8]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_which_branch_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_instr_reg[5]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_opcode_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/EX_Logic_Op_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_opcode_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_instr_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_opcode_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/EX_Logic_Op_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_opcode_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_instr_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_opcode_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_instr_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_opcode_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_instr_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_opcode_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_instr_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_opcode_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_jump_hit_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_exception_raw_kind_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_exception_raw_kind_reg[29]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_exception_raw_kind_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_exception_raw_kind_reg[27] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_exception_raw_kind_reg[31]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_exception_raw_kind_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_exception_raw_kind_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_Mul_Instr.ex_not_mul_hi_i_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_byte_enable_i_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WSTRB_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_byte_enable_i_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WSTRB_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_byte_enable_i_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WSTRB_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_byte_enable_i_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WSTRB_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[31]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[30]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[29]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[28]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[27]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[26]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[25]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[24]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[23]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[22]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[21]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[20]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[19]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[18]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[17]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[16]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[15]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[14]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[13]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[12]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[11]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[10]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[9]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[8]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[7]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[6]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[5]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m2_databus_write_data_i_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_WDATA_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[31]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[30]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[29]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[28]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[27]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[26]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[25]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[24]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[23]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[22]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[21]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[20]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[19]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[18]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[17]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[16]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[15]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[14]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[13]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[12]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[11]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[10]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[9]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[8]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[7]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[6]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[5]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m2_databus_addr_i_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARADDR_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_is_fpu_instr_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_stream_put_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_stream_test_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_stream_get_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_stream_test_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_which_branch_reg[9]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_instr_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/DECODE_I1/of_set_msr_ie_hold_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_which_branch_reg[8]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_gpr_write_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m0_databus_addr_i_reg[31]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m0_addr_2lsb_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m0_databus_addr_i_reg[30]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m0_addr_2lsb_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_is_fpu_cmp_instr_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_databus_exclusive_i_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m3_lwx_swx_carry_of_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_stream_test_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_write_icache_req_i_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_instr_reg[9]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_gpr_write_addr_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if0_inhibit_bt_mispredict_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_which_branch_reg[10]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_gpr_write_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_gpr_write_addr_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_instr_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_gpr_write_addr_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_instr_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_gpr_write_addr_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_instr_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_databus_exclusive_i_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m2_store_instr_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m2_databus_write_i_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/m1_new_EAR_reg[31]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[31]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Byte_Doublet_Handle_I1/m1_unaligned_addr_2lsb_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/exception_registers_I1/m1_new_EAR_reg[30]' (FDRE) to 'U0/MicroBlaze_Core_I/Frequency.Core/MMU_I1/m1_databus_addr_i_reg[30]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m3_stack_violation_exception_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_unalignment_exception_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_stream_ctrl_error_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/DECODE_I1/fpu_floating_stall_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_MSR_set_decode_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/trace_mb_halted_i_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/trace_pid_reg_i_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/trace_pid_reg_i_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/trace_pid_reg_i_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/trace_pid_reg_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/trace_pid_reg_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/trace_pid_reg_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/trace_pid_reg_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/trace_pid_reg_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/trace_msr_reg_i_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/trace_msr_reg_i_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/trace_msr_reg_i_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/trace_msr_reg_i_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/trace_msr_reg_i_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/trace_msr_reg_i_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/trace_msr_reg_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/trace_msr_reg_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/trace_msr_reg_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/trace_msr_reg_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/trace_msr_reg_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Frequency.Core/DAXI_interface_I1/Use_DAXI.M_AXI_DP_ARLOCK_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4095] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4094] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4093] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4092] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4091] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4090] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4089] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4088] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4087] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4086] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4085] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4084] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4083] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4082] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4081] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4080] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4079] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4078] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4077] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4076] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4075] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4074] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4073] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4072] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4071] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4070] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4069] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4068] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4067] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4066] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4065] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4064] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4063] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4062] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4061] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4060] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4059] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4058] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4057] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4056] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4055] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4054] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4053] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4052] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4051] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4050] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4049] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4048] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4047] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4046] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4045] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4044] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4043] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4042] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4041] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4040] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4039] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4038] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4037] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4036] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4035] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4034] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4033] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/EX_GPR_Dbg_Write_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/M0_GPR_Dbg_Write_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/M1_GPR_Dbg_Write_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/M2_GPR_Dbg_Write_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/M3_GPR_Dbg_Write_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/OF_Load_Exclusive_Hold_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/EX_Load_Exclusive_Hold_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/M0_Load_Exclusive_Hold_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/M1_Load_Exclusive_Hold_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/M2_Load_Exclusive_Hold_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/WB_GPR_Dbg_Write_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/M1_Cache_Decode_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/M2_Cache_Decode/Using_0.TWO_PIPE_ZERO_DFF_DFF/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/M3_Cache_Decode/Using_0.TWO_PIPE_ZERO_DFF_DFF/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/M0_Exception_From_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/M1_Exception_From_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/M2_Exception_From_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/M3_Exception_From_DFF/Using_0.TWO_PIPE_ZERO_DFF_DFF/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_MSR_set_decode_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if1_insert_write_cache_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if2_insert_write_cache_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if3_insert_write_cache_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if4_insert_write_cache_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m3_stack_violation_exception_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/wb_exception_from_m3_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/of_dead_valid_hold_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_unalignment_exception_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_stream_ctrl_error_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_dead_valid_hold_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_dead_valid_hold_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m1_dead_valid_hold_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m2_dead_valid_hold_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m3_dead_valid_hold_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if0_inhibit_bt_mispredict_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_write_icache_req_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Dbg_Clean_Stop_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_exception_raw_kind_reg[27]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_exception_raw_kind_reg[30]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m3_exception_raw_kind_reg[27]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m3_exception_raw_kind_reg[28]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m3_exception_raw_kind_reg[29]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m3_exception_raw_kind_reg[30]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m3_exception_raw_kind_reg[31]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/wb_exception_raw_kind_reg[27]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/wb_exception_raw_kind_reg[28]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/wb_exception_raw_kind_reg[29]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/wb_exception_raw_kind_reg[30]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/wb_exception_raw_kind_reg[31]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_read_imm_reg_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_read_imm_reg_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m1_read_imm_reg_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m2_read_imm_reg_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m3_read_imm_reg_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/wb_read_imm_reg_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/WB_Read_Imm_Reg_1_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/WB_PC_Valid_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_stream_test_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/WB_Load_BTR_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/stream_break_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if0_ibus_access_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if1_ibus_first_cycle_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if3_ibus_first_cycle_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if4_ibus_first_cycle_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/EX_Sign_Extend_Sel_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/EX_Pattern_Cmp_Sel_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/EX_SWAP_BYTE_Instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/EX_Logic_Sel_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/EX_Bit_Insert_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/EX_Bit_Extract_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/Using_Mul_Instr.ex_not_mul_hi_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_not_mul_hi_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m1_not_mul_hi_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/EX_FPU_Op_reg[22]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/EX_FPU_Op_reg[23]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/EX_FPU_Op_reg[24]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/EX_FPU_Cond_reg[25]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/EX_FPU_Cond_reg[26]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/EX_FPU_Cond_reg[27]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/ex_is_fpu_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m3_no_cache_stall_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m2_no_cache_or_fsr_stall_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m3_move_to_FSR_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m3_is_fpu_cmp_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/wb_is_fpu_cmp_instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m0_first_cycle_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m1_databus_exclusive_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m2_databus_exclusive_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/m3_databus_exclusive_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/WB_DataBus_Exclusive_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/IF2_Write_ICache_Ext_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if1_write_cache_addr_i_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if1_write_cache_addr_i_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if1_write_cache_addr_i_reg[2]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if1_write_cache_addr_i_reg[3]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if1_write_cache_addr_i_reg[4]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if1_write_cache_addr_i_reg[5]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if1_write_cache_addr_i_reg[6]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if1_write_cache_addr_i_reg[7]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if1_write_cache_addr_i_reg[8]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Frequency.Core/DECODE_I1/if1_write_cache_addr_i_reg[9]) is unused and will be removed from module MicroBlaze.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:02:17 . Memory (MB): peak = 1837.340 ; gain = 663.004 ; free physical = 121014 ; free virtual = 500583
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:02:28 . Memory (MB): peak = 1837.340 ; gain = 663.004 ; free physical = 120859 ; free virtual = 500429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:02:36 . Memory (MB): peak = 1871.223 ; gain = 696.887 ; free physical = 120818 ; free virtual = 500388
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:02:38 . Memory (MB): peak = 1871.223 ; gain = 696.887 ; free physical = 120817 ; free virtual = 500387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin MicroBlaze_Core_I/Frequency.Core/DCache_I1/c2_first_cycle_cmb_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin MicroBlaze_Core_I/Frequency.Core/ICache_I1/c2_first_cycle_cmb_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:20 ; elapsed = 00:02:39 . Memory (MB): peak = 1871.223 ; gain = 696.887 ; free physical = 120796 ; free virtual = 500365
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:20 ; elapsed = 00:02:39 . Memory (MB): peak = 1871.223 ; gain = 696.887 ; free physical = 120796 ; free virtual = 500365
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'i_0' in module 'MicroBlaze_FF' to reference 'Cache_ff' which has no pins
WARNING: [Synth 8-115] binding instance 'i_0' in module 'MicroBlaze_FF' to reference 'Cache_ff__parameterized1' which has no pins
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:21 ; elapsed = 00:02:40 . Memory (MB): peak = 1871.223 ; gain = 696.887 ; free physical = 120815 ; free virtual = 500384
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:21 ; elapsed = 00:02:40 . Memory (MB): peak = 1871.223 ; gain = 696.887 ; free physical = 120815 ; free virtual = 500384
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:21 ; elapsed = 00:02:40 . Memory (MB): peak = 1871.223 ; gain = 696.887 ; free physical = 120815 ; free virtual = 500384
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:21 ; elapsed = 00:02:40 . Memory (MB): peak = 1871.223 ; gain = 696.887 ; free physical = 120815 ; free virtual = 500384
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|MicroBlaze  | MicroBlaze_Core_I/Frequency.Core/DATA_FLOW_I1/Using_Div_Unit.Div_Unit_I1/cnt_shifts_reg[0] | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
+------------+--------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+--------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name           | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+--------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | data_buffer_reg[3] | 4      | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__1     | data_buffer_reg[3] | 4      | 11         | 11     | 0       | 0      | 0      | 0      | 
|dsrl__2     | data_buffer_reg[3] | 4      | 32         | 32     | 0       | 0      | 0      | 0      | 
+------------+--------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |AND2B1L   |    13|
|2     |CARRY4    |    17|
|3     |DSP48E1   |     1|
|4     |DSP48E1_1 |     1|
|5     |DSP48E1_2 |     1|
|6     |LUT1      |    14|
|7     |LUT2      |   171|
|8     |LUT3      |   259|
|9     |LUT4      |   240|
|10    |LUT5      |   132|
|11    |LUT6      |   492|
|12    |LUT6_2    |    31|
|13    |MULT_AND  |     1|
|14    |MUXCY_L   |   282|
|15    |MUXF7     |     1|
|16    |RAM32M    |    16|
|17    |SRL16E    |    75|
|18    |SRLC32E   |     1|
|19    |XORCY     |    96|
|20    |FDR       |    57|
|21    |FDRE      |  2432|
|22    |FDS       |     1|
|23    |FDSE      |     6|
+------+----------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------+------+
|      |Instance                                                                                                            |Module                             |Cells |
+------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------+------+
|1     |top                                                                                                                 |                                   |  4340|
|2     |  U0                                                                                                                |MicroBlaze                         |  4340|
|3     |    MicroBlaze_Core_I                                                                                               |MicroBlaze_Core                    |  3978|
|4     |      \Frequency.Core                                                                                               |MicroBlaze_FF                      |  3966|
|5     |        DATA_FLOW_I1                                                                                                |Data_Flow_ff                       |  1420|
|6     |          ALU_I1                                                                                                    |ALU                                |   101|
|7     |            \Use_Carry_Decoding.CarryIn_MUXCY                                                                       |MB_MUXCY_695                       |     1|
|8     |            \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                                      |ALU_Bit__parameterized2            |     6|
|9     |              \Last_Bit.I_ALU_LUT_2                                                                                 |MB_LUT4                            |     1|
|10    |              \Last_Bit.I_ALU_LUT_V5                                                                                |MB_LUT6__parameterized8            |     1|
|11    |              \Last_Bit.MULT_AND_I                                                                                  |MB_MULT_AND                        |     1|
|12    |              \Last_Bit.MUXCY_XOR_I                                                                                 |MB_MUXCY_XORCY_787                 |     2|
|13    |              \Last_Bit.Pre_MUXCY_I                                                                                 |MB_MUXCY_788                       |     1|
|14    |            \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                                     |ALU_Bit                            |     3|
|15    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_785                      |     1|
|16    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_786                 |     2|
|17    |            \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                                     |ALU_Bit_696                        |     3|
|18    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_783                      |     1|
|19    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_784                 |     2|
|20    |            \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                                     |ALU_Bit_697                        |     3|
|21    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_781                      |     1|
|22    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_782                 |     2|
|23    |            \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                                     |ALU_Bit_698                        |     3|
|24    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_779                      |     1|
|25    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_780                 |     2|
|26    |            \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                                     |ALU_Bit_699                        |     3|
|27    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_777                      |     1|
|28    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_778                 |     2|
|29    |            \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                                     |ALU_Bit_700                        |     3|
|30    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_775                      |     1|
|31    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_776                 |     2|
|32    |            \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                                     |ALU_Bit_701                        |     3|
|33    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_773                      |     1|
|34    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_774                 |     2|
|35    |            \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                                     |ALU_Bit_702                        |     3|
|36    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_771                      |     1|
|37    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_772                 |     2|
|38    |            \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                                     |ALU_Bit_703                        |     3|
|39    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_769                      |     1|
|40    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_770                 |     2|
|41    |            \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                                     |ALU_Bit_704                        |     3|
|42    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_767                      |     1|
|43    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_768                 |     2|
|44    |            \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                                      |ALU_Bit_705                        |     3|
|45    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_765                      |     1|
|46    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_766                 |     2|
|47    |            \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                                     |ALU_Bit_706                        |     3|
|48    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_763                      |     1|
|49    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_764                 |     2|
|50    |            \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                                     |ALU_Bit_707                        |     3|
|51    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_761                      |     1|
|52    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_762                 |     2|
|53    |            \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                                     |ALU_Bit_708                        |     3|
|54    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_759                      |     1|
|55    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_760                 |     2|
|56    |            \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                                     |ALU_Bit_709                        |     3|
|57    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_757                      |     1|
|58    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_758                 |     2|
|59    |            \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                                     |ALU_Bit_710                        |     3|
|60    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_755                      |     1|
|61    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_756                 |     2|
|62    |            \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                                     |ALU_Bit_711                        |     3|
|63    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_753                      |     1|
|64    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_754                 |     2|
|65    |            \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                                     |ALU_Bit_712                        |     3|
|66    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_751                      |     1|
|67    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_752                 |     2|
|68    |            \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                                     |ALU_Bit_713                        |     3|
|69    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_749                      |     1|
|70    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_750                 |     2|
|71    |            \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                                     |ALU_Bit_714                        |     3|
|72    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_747                      |     1|
|73    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_748                 |     2|
|74    |            \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                                     |ALU_Bit_715                        |     3|
|75    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_745                      |     1|
|76    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_746                 |     2|
|77    |            \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                                      |ALU_Bit_716                        |     3|
|78    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_743                      |     1|
|79    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_744                 |     2|
|80    |            \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                                     |ALU_Bit_717                        |     3|
|81    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_741                      |     1|
|82    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_742                 |     2|
|83    |            \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                                     |ALU_Bit_718                        |     3|
|84    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_739                      |     1|
|85    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_740                 |     2|
|86    |            \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                                      |ALU_Bit_719                        |     3|
|87    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_737                      |     1|
|88    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_738                 |     2|
|89    |            \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                                      |ALU_Bit_720                        |     3|
|90    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_735                      |     1|
|91    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_736                 |     2|
|92    |            \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                                      |ALU_Bit_721                        |     3|
|93    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_733                      |     1|
|94    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_734                 |     2|
|95    |            \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                                      |ALU_Bit_722                        |     3|
|96    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_731                      |     1|
|97    |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_732                 |     2|
|98    |            \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                                      |ALU_Bit_723                        |     3|
|99    |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_729                      |     1|
|100   |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_730                 |     2|
|101   |            \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                                      |ALU_Bit_724                        |     3|
|102   |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2_727                      |     1|
|103   |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_728                 |     2|
|104   |            \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                                      |ALU_Bit_725                        |     3|
|105   |              \Not_Last_Bit.I_ALU_LUT_V5                                                                            |MB_LUT6_2                          |     1|
|106   |              \Not_Last_Bit.MUXCY_XOR_I                                                                             |MB_MUXCY_XORCY_726                 |     2|
|107   |          Byte_Doublet_Handle_I1                                                                                    |Byte_Doublet_Handle_ff             |   171|
|108   |          Data_Flow_Logic_I1                                                                                        |Data_Flow_Logic_ff                 |   466|
|109   |            \Using_DAXI_ALU_Carry.Override_Ex_MUXCY_I                                                               |MB_MUXCY_693                       |     1|
|110   |            \Using_DAXI_ALU_Carry.Override_M3_MUXCY_I                                                               |MB_MUXCY_694                       |     1|
|111   |          MSR_I1                                                                                                    |MSR_Reg_ff                         |    68|
|112   |            \Gen_Ex_Bit_DFF[17].Using_Low.ex_msr_FF                                                                 |MB_FDR_658                         |     1|
|113   |            \Gen_Ex_Bit_DFF[18].Using_Low.ex_msr_FF                                                                 |MB_FDR_659                         |     1|
|114   |            \Gen_Ex_Bit_DFF[19].Using_Low.ex_msr_FF                                                                 |MB_FDR_660                         |     1|
|115   |            \Gen_Ex_Bit_DFF[20].Using_Low.ex_msr_FF                                                                 |MB_FDR_661                         |     1|
|116   |            \Gen_Ex_Bit_DFF[21].Using_Low.ex_msr_FF                                                                 |MB_FDR_662                         |     1|
|117   |            \Gen_Ex_Bit_DFF[22].Using_Low.ex_msr_FF                                                                 |MB_FDR_663                         |     1|
|118   |            \Gen_Ex_Bit_DFF[23].Using_Low.ex_msr_FF                                                                 |MB_FDR_664                         |     1|
|119   |            \Gen_Ex_Bit_DFF[24].Using_Low.ex_msr_FF                                                                 |MB_FDR_665                         |     1|
|120   |            \Gen_Ex_Bit_DFF[25].Using_Low.ex_msr_FF                                                                 |MB_FDR_666                         |     1|
|121   |            \Gen_Ex_Bit_DFF[26].Using_Low.ex_msr_FF                                                                 |MB_FDR_667                         |     1|
|122   |            \Gen_Ex_Bit_DFF[27].Using_Low.ex_msr_FF                                                                 |MB_FDR_668                         |     1|
|123   |            \Gen_Ex_Bit_DFF[28].Using_Low.ex_msr_FF                                                                 |MB_FDR_669                         |     2|
|124   |            \Gen_Ex_Bit_DFF[29].Using_Low.ex_msr_FF                                                                 |MB_FDR_670                         |     2|
|125   |            \Gen_Ex_Bit_DFF[30].Using_Low.ex_msr_FF                                                                 |MB_FDR_671                         |     2|
|126   |            \Gen_Ex_Bit_DFF[31].Using_Low.ex_msr_FF                                                                 |MB_FDR_672                         |     1|
|127   |            \Gen_M0_Bit_DFF[25].Using_Low.m0_msr_FF                                                                 |MB_FDR_673                         |     1|
|128   |            \Gen_M0_Bit_DFF[28].Using_Low.m0_msr_FF                                                                 |MB_FDR_674                         |     2|
|129   |            \Gen_M0_Bit_DFF[29].Using_Low.m0_msr_FF                                                                 |MB_FDR_675                         |     2|
|130   |            \Gen_M0_Bit_DFF[30].Using_Low.m0_msr_FF                                                                 |MB_FDR_676                         |     2|
|131   |            \Gen_M1_Bit_DFF[25].Using_Low.m1_msr_FF                                                                 |MB_FDR_677                         |     1|
|132   |            \Gen_M1_Bit_DFF[28].Using_Low.m1_msr_FF                                                                 |MB_FDR_678                         |     2|
|133   |            \Gen_M1_Bit_DFF[29].Using_Low.m1_msr_FF                                                                 |MB_FDR_679                         |     2|
|134   |            \Gen_M1_Bit_DFF[30].Using_Low.m1_msr_FF                                                                 |MB_FDR_680                         |     2|
|135   |            \Gen_M2_Bit_DFF[25].Using_Low.m2_msr_FF                                                                 |MB_FDR_681                         |     1|
|136   |            \Gen_M2_Bit_DFF[28].Using_Low.m2_msr_FF                                                                 |MB_FDR_682                         |     2|
|137   |            \Gen_M2_Bit_DFF[29].Using_Low.m2_msr_FF                                                                 |MB_FDR_683                         |     2|
|138   |            \Gen_M2_Bit_DFF[30].Using_Low.m2_msr_FF                                                                 |MB_FDR_684                         |     2|
|139   |            \Gen_M3_Bit_DFF[25].Using_Low.m3_msr_FF                                                                 |MB_FDR_685                         |     1|
|140   |            \Gen_M3_Bit_DFF[28].Using_Low.m3_msr_FF                                                                 |MB_FDR_686                         |     2|
|141   |            \Gen_M3_Bit_DFF[29].Using_Low.m3_msr_FF                                                                 |MB_FDR_687                         |     1|
|142   |            \Gen_M3_Bit_DFF[30].Using_Low.m3_msr_FF                                                                 |MB_FDR_688                         |     1|
|143   |            \Gen_WB_Bit_DFF[25].Using_Low.wb_msr_FF                                                                 |MB_FDR_689                         |     1|
|144   |            \Gen_WB_Bit_DFF[28].Using_Low.wb_msr_FF                                                                 |MB_FDR_690                         |     1|
|145   |            \Gen_WB_Bit_DFF[29].Using_Low.wb_msr_FF                                                                 |MB_FDR_691                         |     1|
|146   |            \Gen_WB_Bit_DFF[30].Using_Low.wb_msr_FF                                                                 |MB_FDR_692                         |     1|
|147   |          MUL_Unit_I1                                                                                               |mul_unit_ff                        |    20|
|148   |            \Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2                                            |dsp_module__parameterized1         |     1|
|149   |              \Using_DSP48E1.DSP48E1_I1                                                                             |MB_DSP48E1__parameterized1         |     1|
|150   |            \Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3                                            |dsp_module__parameterized3         |     1|
|151   |              \Using_DSP48E1.DSP48E1_I1                                                                             |MB_DSP48E1__parameterized3         |     1|
|152   |            \Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                                                     |dsp_module                         |     1|
|153   |              \Using_DSP48E1.DSP48E1_I1                                                                             |MB_DSP48E1                         |     1|
|154   |          Operand_Select_I1                                                                                         |Operand_Select_ff                  |   201|
|155   |          Register_File_I1                                                                                          |Register_File_gti                  |    16|
|156   |            \Using_LUT6.All_RAM32M[0].ram32m_i                                                                      |MB_RAM32M                          |     1|
|157   |            \Using_LUT6.All_RAM32M[10].ram32m_i                                                                     |MB_RAM32M_643                      |     1|
|158   |            \Using_LUT6.All_RAM32M[11].ram32m_i                                                                     |MB_RAM32M_644                      |     1|
|159   |            \Using_LUT6.All_RAM32M[12].ram32m_i                                                                     |MB_RAM32M_645                      |     1|
|160   |            \Using_LUT6.All_RAM32M[13].ram32m_i                                                                     |MB_RAM32M_646                      |     1|
|161   |            \Using_LUT6.All_RAM32M[14].ram32m_i                                                                     |MB_RAM32M_647                      |     1|
|162   |            \Using_LUT6.All_RAM32M[15].ram32m_i                                                                     |MB_RAM32M_648                      |     1|
|163   |            \Using_LUT6.All_RAM32M[1].ram32m_i                                                                      |MB_RAM32M_649                      |     1|
|164   |            \Using_LUT6.All_RAM32M[2].ram32m_i                                                                      |MB_RAM32M_650                      |     1|
|165   |            \Using_LUT6.All_RAM32M[3].ram32m_i                                                                      |MB_RAM32M_651                      |     1|
|166   |            \Using_LUT6.All_RAM32M[4].ram32m_i                                                                      |MB_RAM32M_652                      |     1|
|167   |            \Using_LUT6.All_RAM32M[5].ram32m_i                                                                      |MB_RAM32M_653                      |     1|
|168   |            \Using_LUT6.All_RAM32M[6].ram32m_i                                                                      |MB_RAM32M_654                      |     1|
|169   |            \Using_LUT6.All_RAM32M[7].ram32m_i                                                                      |MB_RAM32M_655                      |     1|
|170   |            \Using_LUT6.All_RAM32M[8].ram32m_i                                                                      |MB_RAM32M_656                      |     1|
|171   |            \Using_LUT6.All_RAM32M[9].ram32m_i                                                                      |MB_RAM32M_657                      |     1|
|172   |          Shift_Logic_Module_I1                                                                                     |Shift_Logic_Module_gti             |     0|
|173   |          \Using_Div_Unit.Div_Unit_I1                                                                               |Div_Unit_ff                        |   332|
|174   |            \Using_FPGA.D_Handle[0].MUXCY_XOR_I                                                                     |MB_MUXCY_XORCY                     |     1|
|175   |            \Using_FPGA.D_Handle[10].MUXCY_XOR_I                                                                    |MB_MUXCY_XORCY_549                 |     2|
|176   |            \Using_FPGA.D_Handle[11].MUXCY_XOR_I                                                                    |MB_MUXCY_XORCY_550                 |     2|
|177   |            \Using_FPGA.D_Handle[12].MUXCY_XOR_I                                                                    |MB_MUXCY_XORCY_551                 |     2|
|178   |            \Using_FPGA.D_Handle[13].MUXCY_XOR_I                                                                    |MB_MUXCY_XORCY_552                 |     2|
|179   |            \Using_FPGA.D_Handle[14].MUXCY_XOR_I                                                                    |MB_MUXCY_XORCY_553                 |     2|
|180   |            \Using_FPGA.D_Handle[15].MUXCY_XOR_I                                                                    |MB_MUXCY_XORCY_554                 |     2|
|181   |            \Using_FPGA.D_Handle[16].MUXCY_XOR_I                                                                    |MB_MUXCY_XORCY_555                 |     2|
|182   |            \Using_FPGA.D_Handle[17].MUXCY_XOR_I                                                                    |MB_MUXCY_XORCY_556                 |     2|
|183   |            \Using_FPGA.D_Handle[18].MUXCY_XOR_I                                                                    |MB_MUXCY_XORCY_557                 |     2|
|184   |            \Using_FPGA.D_Handle[19].MUXCY_XOR_I                                                                    |MB_MUXCY_XORCY_558                 |     2|
|185   |            \Using_FPGA.D_Handle[1].MUXCY_XOR_I                                                                     |MB_MUXCY_XORCY_559                 |     2|
|186   |            \Using_FPGA.D_Handle[20].MUXCY_XOR_I                                                                    |MB_MUXCY_XORCY_560                 |     2|
|187   |            \Using_FPGA.D_Handle[21].MUXCY_XOR_I                                                                    |MB_MUXCY_XORCY_561                 |     2|
|188   |            \Using_FPGA.D_Handle[22].MUXCY_XOR_I                                                                    |MB_MUXCY_XORCY_562                 |     2|
|189   |            \Using_FPGA.D_Handle[23].MUXCY_XOR_I                                                                    |MB_MUXCY_XORCY_563                 |     2|
|190   |            \Using_FPGA.D_Handle[24].MUXCY_XOR_I                                                                    |MB_MUXCY_XORCY_564                 |     2|
|191   |            \Using_FPGA.D_Handle[25].MUXCY_XOR_I                                                                    |MB_MUXCY_XORCY_565                 |     2|
|192   |            \Using_FPGA.D_Handle[26].MUXCY_XOR_I                                                                    |MB_MUXCY_XORCY_566                 |     2|
|193   |            \Using_FPGA.D_Handle[27].MUXCY_XOR_I                                                                    |MB_MUXCY_XORCY_567                 |     2|
|194   |            \Using_FPGA.D_Handle[28].MUXCY_XOR_I                                                                    |MB_MUXCY_XORCY_568                 |     2|
|195   |            \Using_FPGA.D_Handle[29].MUXCY_XOR_I                                                                    |MB_MUXCY_XORCY_569                 |     2|
|196   |            \Using_FPGA.D_Handle[2].MUXCY_XOR_I                                                                     |MB_MUXCY_XORCY_570                 |     2|
|197   |            \Using_FPGA.D_Handle[30].MUXCY_XOR_I                                                                    |MB_MUXCY_XORCY_571                 |     2|
|198   |            \Using_FPGA.D_Handle[31].MUXCY_XOR_I                                                                    |MB_MUXCY_XORCY_572                 |     2|
|199   |            \Using_FPGA.D_Handle[3].MUXCY_XOR_I                                                                     |MB_MUXCY_XORCY_573                 |     2|
|200   |            \Using_FPGA.D_Handle[4].MUXCY_XOR_I                                                                     |MB_MUXCY_XORCY_574                 |     2|
|201   |            \Using_FPGA.D_Handle[5].MUXCY_XOR_I                                                                     |MB_MUXCY_XORCY_575                 |     2|
|202   |            \Using_FPGA.D_Handle[6].MUXCY_XOR_I                                                                     |MB_MUXCY_XORCY_576                 |     2|
|203   |            \Using_FPGA.D_Handle[7].MUXCY_XOR_I                                                                     |MB_MUXCY_XORCY_577                 |     2|
|204   |            \Using_FPGA.D_Handle[8].MUXCY_XOR_I                                                                     |MB_MUXCY_XORCY_578                 |     2|
|205   |            \Using_FPGA.D_Handle[9].MUXCY_XOR_I                                                                     |MB_MUXCY_XORCY_579                 |     2|
|206   |            \Using_FPGA.New_Q_Handle[0].New_Q_LUT4                                                                  |MB_LUT4__parameterized1            |     1|
|207   |            \Using_FPGA.New_Q_Handle[0].New_Q_MUXCY_XORCY                                                           |MB_MUXCY_XORCY_580                 |     3|
|208   |            \Using_FPGA.New_Q_Handle[10].New_Q_LUT4                                                                 |MB_LUT4__parameterized1_581        |     1|
|209   |            \Using_FPGA.New_Q_Handle[10].New_Q_MUXCY_XORCY                                                          |MB_MUXCY_XORCY_582                 |     2|
|210   |            \Using_FPGA.New_Q_Handle[11].New_Q_LUT4                                                                 |MB_LUT4__parameterized1_583        |     1|
|211   |            \Using_FPGA.New_Q_Handle[11].New_Q_MUXCY_XORCY                                                          |MB_MUXCY_XORCY_584                 |     2|
|212   |            \Using_FPGA.New_Q_Handle[12].New_Q_LUT4                                                                 |MB_LUT4__parameterized1_585        |     1|
|213   |            \Using_FPGA.New_Q_Handle[12].New_Q_MUXCY_XORCY                                                          |MB_MUXCY_XORCY_586                 |     2|
|214   |            \Using_FPGA.New_Q_Handle[13].New_Q_LUT4                                                                 |MB_LUT4__parameterized1_587        |     1|
|215   |            \Using_FPGA.New_Q_Handle[13].New_Q_MUXCY_XORCY                                                          |MB_MUXCY_XORCY_588                 |     2|
|216   |            \Using_FPGA.New_Q_Handle[14].New_Q_LUT4                                                                 |MB_LUT4__parameterized1_589        |     1|
|217   |            \Using_FPGA.New_Q_Handle[14].New_Q_MUXCY_XORCY                                                          |MB_MUXCY_XORCY_590                 |     2|
|218   |            \Using_FPGA.New_Q_Handle[15].New_Q_LUT4                                                                 |MB_LUT4__parameterized1_591        |     1|
|219   |            \Using_FPGA.New_Q_Handle[15].New_Q_MUXCY_XORCY                                                          |MB_MUXCY_XORCY_592                 |     2|
|220   |            \Using_FPGA.New_Q_Handle[16].New_Q_LUT4                                                                 |MB_LUT4__parameterized1_593        |     1|
|221   |            \Using_FPGA.New_Q_Handle[16].New_Q_MUXCY_XORCY                                                          |MB_MUXCY_XORCY_594                 |     2|
|222   |            \Using_FPGA.New_Q_Handle[17].New_Q_LUT4                                                                 |MB_LUT4__parameterized1_595        |     1|
|223   |            \Using_FPGA.New_Q_Handle[17].New_Q_MUXCY_XORCY                                                          |MB_MUXCY_XORCY_596                 |     2|
|224   |            \Using_FPGA.New_Q_Handle[18].New_Q_LUT4                                                                 |MB_LUT4__parameterized1_597        |     1|
|225   |            \Using_FPGA.New_Q_Handle[18].New_Q_MUXCY_XORCY                                                          |MB_MUXCY_XORCY_598                 |     2|
|226   |            \Using_FPGA.New_Q_Handle[19].New_Q_LUT4                                                                 |MB_LUT4__parameterized1_599        |     1|
|227   |            \Using_FPGA.New_Q_Handle[19].New_Q_MUXCY_XORCY                                                          |MB_MUXCY_XORCY_600                 |     2|
|228   |            \Using_FPGA.New_Q_Handle[1].New_Q_LUT4                                                                  |MB_LUT4__parameterized1_601        |     1|
|229   |            \Using_FPGA.New_Q_Handle[1].New_Q_MUXCY_XORCY                                                           |MB_MUXCY_XORCY_602                 |     2|
|230   |            \Using_FPGA.New_Q_Handle[20].New_Q_LUT4                                                                 |MB_LUT4__parameterized1_603        |     1|
|231   |            \Using_FPGA.New_Q_Handle[20].New_Q_MUXCY_XORCY                                                          |MB_MUXCY_XORCY_604                 |     2|
|232   |            \Using_FPGA.New_Q_Handle[21].New_Q_LUT4                                                                 |MB_LUT4__parameterized1_605        |     1|
|233   |            \Using_FPGA.New_Q_Handle[21].New_Q_MUXCY_XORCY                                                          |MB_MUXCY_XORCY_606                 |     2|
|234   |            \Using_FPGA.New_Q_Handle[22].New_Q_LUT4                                                                 |MB_LUT4__parameterized1_607        |     1|
|235   |            \Using_FPGA.New_Q_Handle[22].New_Q_MUXCY_XORCY                                                          |MB_MUXCY_XORCY_608                 |     2|
|236   |            \Using_FPGA.New_Q_Handle[23].New_Q_LUT4                                                                 |MB_LUT4__parameterized1_609        |     1|
|237   |            \Using_FPGA.New_Q_Handle[23].New_Q_MUXCY_XORCY                                                          |MB_MUXCY_XORCY_610                 |     2|
|238   |            \Using_FPGA.New_Q_Handle[24].New_Q_LUT4                                                                 |MB_LUT4__parameterized1_611        |     1|
|239   |            \Using_FPGA.New_Q_Handle[24].New_Q_MUXCY_XORCY                                                          |MB_MUXCY_XORCY_612                 |     2|
|240   |            \Using_FPGA.New_Q_Handle[25].New_Q_LUT4                                                                 |MB_LUT4__parameterized1_613        |     1|
|241   |            \Using_FPGA.New_Q_Handle[25].New_Q_MUXCY_XORCY                                                          |MB_MUXCY_XORCY_614                 |     2|
|242   |            \Using_FPGA.New_Q_Handle[26].New_Q_LUT4                                                                 |MB_LUT4__parameterized1_615        |     1|
|243   |            \Using_FPGA.New_Q_Handle[26].New_Q_MUXCY_XORCY                                                          |MB_MUXCY_XORCY_616                 |     2|
|244   |            \Using_FPGA.New_Q_Handle[27].New_Q_LUT4                                                                 |MB_LUT4__parameterized1_617        |     1|
|245   |            \Using_FPGA.New_Q_Handle[27].New_Q_MUXCY_XORCY                                                          |MB_MUXCY_XORCY_618                 |     2|
|246   |            \Using_FPGA.New_Q_Handle[28].New_Q_LUT4                                                                 |MB_LUT4__parameterized1_619        |     1|
|247   |            \Using_FPGA.New_Q_Handle[28].New_Q_MUXCY_XORCY                                                          |MB_MUXCY_XORCY_620                 |     2|
|248   |            \Using_FPGA.New_Q_Handle[29].New_Q_LUT4                                                                 |MB_LUT4__parameterized1_621        |     1|
|249   |            \Using_FPGA.New_Q_Handle[29].New_Q_MUXCY_XORCY                                                          |MB_MUXCY_XORCY_622                 |     2|
|250   |            \Using_FPGA.New_Q_Handle[2].New_Q_LUT4                                                                  |MB_LUT4__parameterized1_623        |     1|
|251   |            \Using_FPGA.New_Q_Handle[2].New_Q_MUXCY_XORCY                                                           |MB_MUXCY_XORCY_624                 |     2|
|252   |            \Using_FPGA.New_Q_Handle[30].New_Q_LUT4                                                                 |MB_LUT4__parameterized1_625        |     1|
|253   |            \Using_FPGA.New_Q_Handle[30].New_Q_MUXCY_XORCY                                                          |MB_MUXCY_XORCY_626                 |     2|
|254   |            \Using_FPGA.New_Q_Handle[31].New_Q_LUT4                                                                 |MB_LUT4__parameterized1_627        |     1|
|255   |            \Using_FPGA.New_Q_Handle[31].New_Q_MUXCY_XORCY                                                          |MB_MUXCY_XORCY_628                 |     3|
|256   |            \Using_FPGA.New_Q_Handle[3].New_Q_LUT4                                                                  |MB_LUT4__parameterized1_629        |     1|
|257   |            \Using_FPGA.New_Q_Handle[3].New_Q_MUXCY_XORCY                                                           |MB_MUXCY_XORCY_630                 |     2|
|258   |            \Using_FPGA.New_Q_Handle[4].New_Q_LUT4                                                                  |MB_LUT4__parameterized1_631        |     1|
|259   |            \Using_FPGA.New_Q_Handle[4].New_Q_MUXCY_XORCY                                                           |MB_MUXCY_XORCY_632                 |     2|
|260   |            \Using_FPGA.New_Q_Handle[5].New_Q_LUT4                                                                  |MB_LUT4__parameterized1_633        |     1|
|261   |            \Using_FPGA.New_Q_Handle[5].New_Q_MUXCY_XORCY                                                           |MB_MUXCY_XORCY_634                 |     2|
|262   |            \Using_FPGA.New_Q_Handle[6].New_Q_LUT4                                                                  |MB_LUT4__parameterized1_635        |     1|
|263   |            \Using_FPGA.New_Q_Handle[6].New_Q_MUXCY_XORCY                                                           |MB_MUXCY_XORCY_636                 |     2|
|264   |            \Using_FPGA.New_Q_Handle[7].New_Q_LUT4                                                                  |MB_LUT4__parameterized1_637        |     1|
|265   |            \Using_FPGA.New_Q_Handle[7].New_Q_MUXCY_XORCY                                                           |MB_MUXCY_XORCY_638                 |     2|
|266   |            \Using_FPGA.New_Q_Handle[8].New_Q_LUT4                                                                  |MB_LUT4__parameterized1_639        |     1|
|267   |            \Using_FPGA.New_Q_Handle[8].New_Q_MUXCY_XORCY                                                           |MB_MUXCY_XORCY_640                 |     2|
|268   |            \Using_FPGA.New_Q_Handle[9].New_Q_LUT4                                                                  |MB_LUT4__parameterized1_641        |     1|
|269   |            \Using_FPGA.New_Q_Handle[9].New_Q_MUXCY_XORCY                                                           |MB_MUXCY_XORCY_642                 |     2|
|270   |          Zero_Detect_I                                                                                             |Zero_Detect_gti                    |    13|
|271   |            Part_Of_Zero_Carry_Start                                                                                |MB_MUXCY_542                       |     1|
|272   |            \Zero_Detecting[0].I_Part_Of_Zero_Detect                                                                |MB_MUXCY_543                       |     1|
|273   |            \Zero_Detecting[1].I_Part_Of_Zero_Detect                                                                |MB_MUXCY_544                       |     1|
|274   |            \Zero_Detecting[2].I_Part_Of_Zero_Detect                                                                |MB_MUXCY_545                       |     1|
|275   |            \Zero_Detecting[3].I_Part_Of_Zero_Detect                                                                |MB_MUXCY_546                       |     1|
|276   |            \Zero_Detecting[4].I_Part_Of_Zero_Detect                                                                |MB_MUXCY_547                       |     1|
|277   |            \Zero_Detecting[5].I_Part_Of_Zero_Detect                                                                |MB_MUXCY_548                       |     2|
|278   |          exception_registers_I1                                                                                    |exception_registers_ff             |    32|
|279   |        DAXI_interface_I1                                                                                           |DAXI_interface_ff                  |   119|
|280   |        DCache_I1                                                                                                   |Cache_ff                           |     1|
|281   |        DECODE_I1                                                                                                   |Decode_ff                          |  1686|
|282   |          EX_Div_Exception_Hold_DFF                                                                                 |two_piperun_fd                     |     2|
|283   |            \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_541                         |     2|
|284   |          EX_GPR_Write_DFF                                                                                          |two_piperun_fd_15                  |     6|
|285   |            \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_540                         |     6|
|286   |          EX_Jump_handling                                                                                          |two_piperun_fd_16                  |     8|
|287   |            \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_539                         |     8|
|288   |          Jump_Logic_I1                                                                                             |Jump_Logic_ff                      |    30|
|289   |            EX_Jump_Delay_DFF                                                                                       |MB_FDR_531                         |     3|
|290   |            MUXCY_JUMP_CARRY                                                                                        |MB_MUXCY_532                       |     3|
|291   |            MUXCY_JUMP_CARRY2                                                                                       |MB_MUXCY_533                       |     3|
|292   |            MUXCY_JUMP_CARRY3                                                                                       |MB_MUXCY_534                       |     1|
|293   |            MUXCY_JUMP_CARRY4                                                                                       |MB_MUXCY_535                       |     2|
|294   |            MUXCY_JUMP_CARRY5                                                                                       |MB_MUXCY_536                       |     1|
|295   |            MUXCY_JUMP_CARRY8                                                                                       |MB_MUXCY_537                       |     1|
|296   |            MUXCY_JUMP_CARRY9                                                                                       |MB_MUXCY_538                       |     7|
|297   |          Kill_Fetch_Carry                                                                                          |carry_or_bb_17                     |     7|
|298   |            carry_or_i1                                                                                             |carry_or_529                       |     7|
|299   |              MUXCY_I                                                                                               |MB_MUXCY_530                       |     7|
|300   |          Kill_Fetch_MMU_Carry                                                                                      |carry_or_bb_18                     |     3|
|301   |            carry_or_i1                                                                                             |carry_or_527                       |     3|
|302   |              MUXCY_I                                                                                               |MB_MUXCY_528                       |     3|
|303   |          M0_DIV_DFF                                                                                                |two_piperun_fd_19                  |     3|
|304   |            \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_526                         |     3|
|305   |          M0_Div_Exception_Hold_DFF                                                                                 |two_piperun_fd_20                  |     2|
|306   |            \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_525                         |     2|
|307   |          M0_GPR_Write_DFF                                                                                          |two_piperun_fd_21                  |     6|
|308   |            \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_524                         |     6|
|309   |          M0_Load_Store_Access_DFF                                                                                  |two_piperun_fd_22                  |     3|
|310   |            \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_523                         |     3|
|311   |          M1_DIV_DFF                                                                                                |two_piperun_fd_23                  |     2|
|312   |            \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_522                         |     2|
|313   |          M1_Div_Exception_Hold_DFF                                                                                 |two_piperun_fd_24                  |     2|
|314   |            \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_521                         |     2|
|315   |          M1_GPR_Write_DFF                                                                                          |two_piperun_fd_25                  |     6|
|316   |            \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_520                         |     6|
|317   |          M2_DIV_DFF                                                                                                |two_piperun_fd_26                  |     7|
|318   |            \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_519                         |     7|
|319   |          M2_Div_Exception_Hold_DFF                                                                                 |two_piperun_fd_27                  |     2|
|320   |            \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_518                         |     2|
|321   |          M2_GPR_Write_DFF                                                                                          |two_piperun_fd_28                  |     6|
|322   |            \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_517                         |     6|
|323   |          M3_GPR_Write_DFF                                                                                          |two_piperun_fd_29                  |     5|
|324   |            \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_516                         |     5|
|325   |          OF_Div_Exception_Hold_DFF                                                                                 |two_piperun_fd_30                  |     3|
|326   |            \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR_515                         |     3|
|327   |          Op1_Conflict_Stall                                                                                        |decode_conflict_ff                 |    31|
|328   |            \EX_Simple_Carry.OF_EX_Use                                                                              |carry_and_bb_442                   |     1|
|329   |              carry_and_i1                                                                                          |carry_and_513                      |     1|
|330   |                MUXCY_I                                                                                             |MB_MUXCY_514                       |     1|
|331   |            \M0_Simple_Carry.OF_M0_Use                                                                              |carry_and_bb_443                   |     1|
|332   |              carry_and_i1                                                                                          |carry_and_511                      |     1|
|333   |                MUXCY_I                                                                                             |MB_MUXCY_512                       |     1|
|334   |            \M1_Simple_Carry.OF_M1_Use                                                                              |carry_and_bb_444                   |     1|
|335   |              carry_and_i1                                                                                          |carry_and_509                      |     1|
|336   |                MUXCY_I                                                                                             |MB_MUXCY_510                       |     1|
|337   |            \M2_Simple_Carry.OF_M2_Use                                                                              |carry_and_bb_445                   |     1|
|338   |              carry_and_i1                                                                                          |carry_and_507                      |     1|
|339   |                MUXCY_I                                                                                             |MB_MUXCY_508                       |     1|
|340   |            \M3_Simple_Carry.OF_M3_Use                                                                              |carry_and_bb_446                   |     1|
|341   |              carry_and_i1                                                                                          |carry_and_505                      |     1|
|342   |                MUXCY_I                                                                                             |MB_MUXCY_506                       |     1|
|343   |            OF_EX_Cmp                                                                                               |comparator_bool_447                |     2|
|344   |              comparator_i1                                                                                         |comparator_502                     |     2|
|345   |                \Comp_Carry_Chain[0].MUXCY_I                                                                        |MB_MUXCY_503                       |     1|
|346   |                \Comp_Carry_Chain[1].MUXCY_I                                                                        |MB_MUXCY_504                       |     1|
|347   |            OF_EX_Conflict                                                                                          |carry_and_bb_448                   |     1|
|348   |              carry_and_i1                                                                                          |carry_and_500                      |     1|
|349   |                MUXCY_I                                                                                             |MB_MUXCY_501                       |     1|
|350   |            OF_EX_Mask_No_Stall                                                                                     |carry_latch_and_n_bb_449           |     2|
|351   |              carry_and_i1                                                                                          |MB_AND2B1L_499                     |     2|
|352   |            OF_EX_Mask_Stall                                                                                        |carry_and_bb_450                   |     2|
|353   |              carry_and_i1                                                                                          |carry_and_497                      |     2|
|354   |                MUXCY_I                                                                                             |MB_MUXCY_498                       |     2|
|355   |            OF_M0_Cmp                                                                                               |comparator_bool_451                |     2|
|356   |              comparator_i1                                                                                         |comparator_494                     |     2|
|357   |                \Comp_Carry_Chain[0].MUXCY_I                                                                        |MB_MUXCY_495                       |     1|
|358   |                \Comp_Carry_Chain[1].MUXCY_I                                                                        |MB_MUXCY_496                       |     1|
|359   |            OF_M0_Conflict                                                                                          |carry_and_bb_452                   |     1|
|360   |              carry_and_i1                                                                                          |carry_and_492                      |     1|
|361   |                MUXCY_I                                                                                             |MB_MUXCY_493                       |     1|
|362   |            OF_M0_Mask_No_Stall                                                                                     |carry_latch_and_n_bb_453           |     1|
|363   |              carry_and_i1                                                                                          |MB_AND2B1L_491                     |     1|
|364   |            OF_M0_Mask_Stall                                                                                        |carry_and_bb_454                   |     1|
|365   |              carry_and_i1                                                                                          |carry_and_489                      |     1|
|366   |                MUXCY_I                                                                                             |MB_MUXCY_490                       |     1|
|367   |            OF_M1_Cmp                                                                                               |comparator_bool_455                |     2|
|368   |              comparator_i1                                                                                         |comparator_486                     |     2|
|369   |                \Comp_Carry_Chain[0].MUXCY_I                                                                        |MB_MUXCY_487                       |     1|
|370   |                \Comp_Carry_Chain[1].MUXCY_I                                                                        |MB_MUXCY_488                       |     1|
|371   |            OF_M1_Conflict                                                                                          |carry_and_bb_456                   |     1|
|372   |              carry_and_i1                                                                                          |carry_and_484                      |     1|
|373   |                MUXCY_I                                                                                             |MB_MUXCY_485                       |     1|
|374   |            OF_M1_Mask_No_Stall                                                                                     |carry_latch_and_n_bb_457           |     1|
|375   |              carry_and_i1                                                                                          |MB_AND2B1L_483                     |     1|
|376   |            OF_M1_Mask_Stall                                                                                        |carry_and_bb_458                   |     1|
|377   |              carry_and_i1                                                                                          |carry_and_481                      |     1|
|378   |                MUXCY_I                                                                                             |MB_MUXCY_482                       |     1|
|379   |            OF_M2_Cmp                                                                                               |comparator_bool_459                |     2|
|380   |              comparator_i1                                                                                         |comparator_478                     |     2|
|381   |                \Comp_Carry_Chain[0].MUXCY_I                                                                        |MB_MUXCY_479                       |     1|
|382   |                \Comp_Carry_Chain[1].MUXCY_I                                                                        |MB_MUXCY_480                       |     1|
|383   |            OF_M2_Conflict                                                                                          |carry_and_bb_460                   |     1|
|384   |              carry_and_i1                                                                                          |carry_and_476                      |     1|
|385   |                MUXCY_I                                                                                             |MB_MUXCY_477                       |     1|
|386   |            OF_M2_Mask_No_Stall                                                                                     |carry_latch_and_n_bb_461           |     1|
|387   |              carry_and_i1                                                                                          |MB_AND2B1L_475                     |     1|
|388   |            OF_M2_Mask_Stall                                                                                        |carry_and_bb_462                   |     1|
|389   |              carry_and_i1                                                                                          |carry_and_473                      |     1|
|390   |                MUXCY_I                                                                                             |MB_MUXCY_474                       |     1|
|391   |            OF_M3_Cmp                                                                                               |comparator_bool_463                |     2|
|392   |              comparator_i1                                                                                         |comparator_470                     |     2|
|393   |                \Comp_Carry_Chain[0].MUXCY_I                                                                        |MB_MUXCY_471                       |     1|
|394   |                \Comp_Carry_Chain[1].MUXCY_I                                                                        |MB_MUXCY_472                       |     1|
|395   |            OF_M3_Conflict                                                                                          |carry_and_bb_464                   |     1|
|396   |              carry_and_i1                                                                                          |carry_and_468                      |     1|
|397   |                MUXCY_I                                                                                             |MB_MUXCY_469                       |     1|
|398   |            OF_M3_Mask_Stall                                                                                        |carry_and_bb_465                   |     1|
|399   |              carry_and_i1                                                                                          |carry_and_466                      |     1|
|400   |                MUXCY_I                                                                                             |MB_MUXCY_467                       |     1|
|401   |          Op2_Conflict_Stall                                                                                        |decode_conflict_ff__parameterized1 |    41|
|402   |            \EX_Advanced_Carry.OF_EX_Use1                                                                           |carry_and_bb_339                   |     1|
|403   |              carry_and_i1                                                                                          |carry_and_440                      |     1|
|404   |                MUXCY_I                                                                                             |MB_MUXCY_441                       |     1|
|405   |            \EX_Advanced_Carry.OF_EX_Use2                                                                           |carry_or_n_bb_340                  |     1|
|406   |              carry_or_i1                                                                                           |carry_or_438                       |     1|
|407   |                MUXCY_I                                                                                             |MB_MUXCY_439                       |     1|
|408   |            \EX_Advanced_Carry.OF_EX_Use3                                                                           |carry_and_n_bb_341                 |     1|
|409   |              carry_and_i1                                                                                          |carry_and_436                      |     1|
|410   |                MUXCY_I                                                                                             |MB_MUXCY_437                       |     1|
|411   |            \M0_Advanced_Carry.OF_M0_Use1                                                                           |carry_and_bb_342                   |     1|
|412   |              carry_and_i1                                                                                          |carry_and_434                      |     1|
|413   |                MUXCY_I                                                                                             |MB_MUXCY_435                       |     1|
|414   |            \M0_Advanced_Carry.OF_M0_Use2                                                                           |carry_or_n_bb_343                  |     1|
|415   |              carry_or_i1                                                                                           |carry_or_432                       |     1|
|416   |                MUXCY_I                                                                                             |MB_MUXCY_433                       |     1|
|417   |            \M0_Advanced_Carry.OF_M0_Use3                                                                           |carry_and_n_bb_344                 |     1|
|418   |              carry_and_i1                                                                                          |carry_and_430                      |     1|
|419   |                MUXCY_I                                                                                             |MB_MUXCY_431                       |     1|
|420   |            \M1_Advanced_Carry.OF_M1_Use1                                                                           |carry_and_bb_345                   |     1|
|421   |              carry_and_i1                                                                                          |carry_and_428                      |     1|
|422   |                MUXCY_I                                                                                             |MB_MUXCY_429                       |     1|
|423   |            \M1_Advanced_Carry.OF_M1_Use2                                                                           |carry_or_n_bb_346                  |     1|
|424   |              carry_or_i1                                                                                           |carry_or_426                       |     1|
|425   |                MUXCY_I                                                                                             |MB_MUXCY_427                       |     1|
|426   |            \M1_Advanced_Carry.OF_M1_Use3                                                                           |carry_and_n_bb_347                 |     1|
|427   |              carry_and_i1                                                                                          |carry_and_424                      |     1|
|428   |                MUXCY_I                                                                                             |MB_MUXCY_425                       |     1|
|429   |            \M2_Advanced_Carry.OF_M2_Use1                                                                           |carry_and_bb_348                   |     1|
|430   |              carry_and_i1                                                                                          |carry_and_422                      |     1|
|431   |                MUXCY_I                                                                                             |MB_MUXCY_423                       |     1|
|432   |            \M2_Advanced_Carry.OF_M2_Use2                                                                           |carry_or_n_bb_349                  |     1|
|433   |              carry_or_i1                                                                                           |carry_or_420                       |     1|
|434   |                MUXCY_I                                                                                             |MB_MUXCY_421                       |     1|
|435   |            \M2_Advanced_Carry.OF_M2_Use3                                                                           |carry_and_n_bb_350                 |     1|
|436   |              carry_and_i1                                                                                          |carry_and_418                      |     1|
|437   |                MUXCY_I                                                                                             |MB_MUXCY_419                       |     1|
|438   |            \M3_Advanced_Carry.OF_M3_Use1                                                                           |carry_and_bb_351                   |     1|
|439   |              carry_and_i1                                                                                          |carry_and_416                      |     1|
|440   |                MUXCY_I                                                                                             |MB_MUXCY_417                       |     1|
|441   |            \M3_Advanced_Carry.OF_M3_Use2                                                                           |carry_or_n_bb_352                  |     1|
|442   |              carry_or_i1                                                                                           |carry_or_414                       |     1|
|443   |                MUXCY_I                                                                                             |MB_MUXCY_415                       |     1|
|444   |            \M3_Advanced_Carry.OF_M3_Use3                                                                           |carry_and_n_bb_353                 |     1|
|445   |              carry_and_i1                                                                                          |carry_and_412                      |     1|
|446   |                MUXCY_I                                                                                             |MB_MUXCY_413                       |     1|
|447   |            OF_EX_Cmp                                                                                               |comparator_bool_354                |     2|
|448   |              comparator_i1                                                                                         |comparator_409                     |     2|
|449   |                \Comp_Carry_Chain[0].MUXCY_I                                                                        |MB_MUXCY_410                       |     1|
|450   |                \Comp_Carry_Chain[1].MUXCY_I                                                                        |MB_MUXCY_411                       |     1|
|451   |            OF_EX_Conflict                                                                                          |carry_and_bb_355                   |     1|
|452   |              carry_and_i1                                                                                          |carry_and_407                      |     1|
|453   |                MUXCY_I                                                                                             |MB_MUXCY_408                       |     1|
|454   |            OF_EX_Mask_No_Stall                                                                                     |carry_latch_and_n_bb_356           |     2|
|455   |              carry_and_i1                                                                                          |MB_AND2B1L_406                     |     2|
|456   |            OF_EX_Mask_Stall                                                                                        |carry_and_bb_357                   |     2|
|457   |              carry_and_i1                                                                                          |carry_and_404                      |     2|
|458   |                MUXCY_I                                                                                             |MB_MUXCY_405                       |     2|
|459   |            OF_M0_Cmp                                                                                               |comparator_bool_358                |     2|
|460   |              comparator_i1                                                                                         |comparator_401                     |     2|
|461   |                \Comp_Carry_Chain[0].MUXCY_I                                                                        |MB_MUXCY_402                       |     1|
|462   |                \Comp_Carry_Chain[1].MUXCY_I                                                                        |MB_MUXCY_403                       |     1|
|463   |            OF_M0_Conflict                                                                                          |carry_and_bb_359                   |     1|
|464   |              carry_and_i1                                                                                          |carry_and_399                      |     1|
|465   |                MUXCY_I                                                                                             |MB_MUXCY_400                       |     1|
|466   |            OF_M0_Mask_No_Stall                                                                                     |carry_latch_and_n_bb_360           |     1|
|467   |              carry_and_i1                                                                                          |MB_AND2B1L_398                     |     1|
|468   |            OF_M0_Mask_Stall                                                                                        |carry_and_bb_361                   |     1|
|469   |              carry_and_i1                                                                                          |carry_and_396                      |     1|
|470   |                MUXCY_I                                                                                             |MB_MUXCY_397                       |     1|
|471   |            OF_M1_Cmp                                                                                               |comparator_bool_362                |     2|
|472   |              comparator_i1                                                                                         |comparator_393                     |     2|
|473   |                \Comp_Carry_Chain[0].MUXCY_I                                                                        |MB_MUXCY_394                       |     1|
|474   |                \Comp_Carry_Chain[1].MUXCY_I                                                                        |MB_MUXCY_395                       |     1|
|475   |            OF_M1_Conflict                                                                                          |carry_and_bb_363                   |     1|
|476   |              carry_and_i1                                                                                          |carry_and_391                      |     1|
|477   |                MUXCY_I                                                                                             |MB_MUXCY_392                       |     1|
|478   |            OF_M1_Mask_No_Stall                                                                                     |carry_latch_and_n_bb_364           |     1|
|479   |              carry_and_i1                                                                                          |MB_AND2B1L_390                     |     1|
|480   |            OF_M1_Mask_Stall                                                                                        |carry_and_bb_365                   |     1|
|481   |              carry_and_i1                                                                                          |carry_and_388                      |     1|
|482   |                MUXCY_I                                                                                             |MB_MUXCY_389                       |     1|
|483   |            OF_M2_Cmp                                                                                               |comparator_bool_366                |     2|
|484   |              comparator_i1                                                                                         |comparator_385                     |     2|
|485   |                \Comp_Carry_Chain[0].MUXCY_I                                                                        |MB_MUXCY_386                       |     1|
|486   |                \Comp_Carry_Chain[1].MUXCY_I                                                                        |MB_MUXCY_387                       |     1|
|487   |            OF_M2_Conflict                                                                                          |carry_and_bb_367                   |     1|
|488   |              carry_and_i1                                                                                          |carry_and_383                      |     1|
|489   |                MUXCY_I                                                                                             |MB_MUXCY_384                       |     1|
|490   |            OF_M2_Mask_No_Stall                                                                                     |carry_latch_and_n_bb_368           |     1|
|491   |              carry_and_i1                                                                                          |MB_AND2B1L_382                     |     1|
|492   |            OF_M2_Mask_Stall                                                                                        |carry_and_bb_369                   |     1|
|493   |              carry_and_i1                                                                                          |carry_and_380                      |     1|
|494   |                MUXCY_I                                                                                             |MB_MUXCY_381                       |     1|
|495   |            OF_M3_Cmp                                                                                               |comparator_bool_370                |     2|
|496   |              comparator_i1                                                                                         |comparator_377                     |     2|
|497   |                \Comp_Carry_Chain[0].MUXCY_I                                                                        |MB_MUXCY_378                       |     1|
|498   |                \Comp_Carry_Chain[1].MUXCY_I                                                                        |MB_MUXCY_379                       |     1|
|499   |            OF_M3_Conflict                                                                                          |carry_and_bb_371                   |     1|
|500   |              carry_and_i1                                                                                          |carry_and_375                      |     1|
|501   |                MUXCY_I                                                                                             |MB_MUXCY_376                       |     1|
|502   |            OF_M3_Mask_Stall                                                                                        |carry_and_bb_372                   |     1|
|503   |              carry_and_i1                                                                                          |carry_and_373                      |     1|
|504   |                MUXCY_I                                                                                             |MB_MUXCY_374                       |     1|
|505   |          Op3_Conflict_Stall                                                                                        |decode_conflict_ff__parameterized3 |    41|
|506   |            \EX_Big_Carry.OF_EX_Use1                                                                                |carry_and_bb_239                   |     1|
|507   |              carry_and_i1                                                                                          |carry_and_337                      |     1|
|508   |                MUXCY_I                                                                                             |MB_MUXCY_338                       |     1|
|509   |            \EX_Big_Carry.OF_EX_Use2                                                                                |carry_and_bb_240                   |     1|
|510   |              carry_and_i1                                                                                          |carry_and_335                      |     1|
|511   |                MUXCY_I                                                                                             |MB_MUXCY_336                       |     1|
|512   |            \EX_Big_Carry.OF_EX_Use3                                                                                |carry_or_bb_241                    |     1|
|513   |              carry_or_i1                                                                                           |carry_or_333                       |     1|
|514   |                MUXCY_I                                                                                             |MB_MUXCY_334                       |     1|
|515   |            \M0_Big_Carry.OF_M0_Use1                                                                                |carry_and_bb_242                   |     1|
|516   |              carry_and_i1                                                                                          |carry_and_331                      |     1|
|517   |                MUXCY_I                                                                                             |MB_MUXCY_332                       |     1|
|518   |            \M0_Big_Carry.OF_M0_Use2                                                                                |carry_and_bb_243                   |     1|
|519   |              carry_and_i1                                                                                          |carry_and_329                      |     1|
|520   |                MUXCY_I                                                                                             |MB_MUXCY_330                       |     1|
|521   |            \M0_Big_Carry.OF_M0_Use3                                                                                |carry_or_bb_244                    |     1|
|522   |              carry_or_i1                                                                                           |carry_or_327                       |     1|
|523   |                MUXCY_I                                                                                             |MB_MUXCY_328                       |     1|
|524   |            \M1_Big_Carry.OF_M1_Use1                                                                                |carry_and_bb_245                   |     1|
|525   |              carry_and_i1                                                                                          |carry_and_325                      |     1|
|526   |                MUXCY_I                                                                                             |MB_MUXCY_326                       |     1|
|527   |            \M1_Big_Carry.OF_M1_Use2                                                                                |carry_and_bb_246                   |     1|
|528   |              carry_and_i1                                                                                          |carry_and_323                      |     1|
|529   |                MUXCY_I                                                                                             |MB_MUXCY_324                       |     1|
|530   |            \M1_Big_Carry.OF_M1_Use3                                                                                |carry_or_bb_247                    |     1|
|531   |              carry_or_i1                                                                                           |carry_or_321                       |     1|
|532   |                MUXCY_I                                                                                             |MB_MUXCY_322                       |     1|
|533   |            \M2_Big_Carry.OF_M2_Use1                                                                                |carry_and_bb_248                   |     1|
|534   |              carry_and_i1                                                                                          |carry_and_319                      |     1|
|535   |                MUXCY_I                                                                                             |MB_MUXCY_320                       |     1|
|536   |            \M2_Big_Carry.OF_M2_Use2                                                                                |carry_and_bb_249                   |     1|
|537   |              carry_and_i1                                                                                          |carry_and_317                      |     1|
|538   |                MUXCY_I                                                                                             |MB_MUXCY_318                       |     1|
|539   |            \M2_Big_Carry.OF_M2_Use3                                                                                |carry_or_bb_250                    |     1|
|540   |              carry_or_i1                                                                                           |carry_or_315                       |     1|
|541   |                MUXCY_I                                                                                             |MB_MUXCY_316                       |     1|
|542   |            \M3_Big_Carry.OF_M3_Use1                                                                                |carry_and_bb_251                   |     1|
|543   |              carry_and_i1                                                                                          |carry_and_313                      |     1|
|544   |                MUXCY_I                                                                                             |MB_MUXCY_314                       |     1|
|545   |            \M3_Big_Carry.OF_M3_Use2                                                                                |carry_and_bb_252                   |     1|
|546   |              carry_and_i1                                                                                          |carry_and_311                      |     1|
|547   |                MUXCY_I                                                                                             |MB_MUXCY_312                       |     1|
|548   |            \M3_Big_Carry.OF_M3_Use3                                                                                |carry_or_bb_253                    |     1|
|549   |              carry_or_i1                                                                                           |carry_or_309                       |     1|
|550   |                MUXCY_I                                                                                             |MB_MUXCY_310                       |     1|
|551   |            OF_EX_Cmp                                                                                               |comparator_bool                    |     2|
|552   |              comparator_i1                                                                                         |comparator_306                     |     2|
|553   |                \Comp_Carry_Chain[0].MUXCY_I                                                                        |MB_MUXCY_307                       |     1|
|554   |                \Comp_Carry_Chain[1].MUXCY_I                                                                        |MB_MUXCY_308                       |     1|
|555   |            OF_EX_Conflict                                                                                          |carry_and_bb_254                   |     1|
|556   |              carry_and_i1                                                                                          |carry_and_304                      |     1|
|557   |                MUXCY_I                                                                                             |MB_MUXCY_305                       |     1|
|558   |            OF_EX_Mask_No_Stall                                                                                     |carry_latch_and_n_bb               |     2|
|559   |              carry_and_i1                                                                                          |MB_AND2B1L_303                     |     2|
|560   |            OF_EX_Mask_Stall                                                                                        |carry_and_bb_255                   |     2|
|561   |              carry_and_i1                                                                                          |carry_and_301                      |     2|
|562   |                MUXCY_I                                                                                             |MB_MUXCY_302                       |     2|
|563   |            OF_M0_Cmp                                                                                               |comparator_bool_256                |     2|
|564   |              comparator_i1                                                                                         |comparator_298                     |     2|
|565   |                \Comp_Carry_Chain[0].MUXCY_I                                                                        |MB_MUXCY_299                       |     1|
|566   |                \Comp_Carry_Chain[1].MUXCY_I                                                                        |MB_MUXCY_300                       |     1|
|567   |            OF_M0_Conflict                                                                                          |carry_and_bb_257                   |     1|
|568   |              carry_and_i1                                                                                          |carry_and_296                      |     1|
|569   |                MUXCY_I                                                                                             |MB_MUXCY_297                       |     1|
|570   |            OF_M0_Mask_No_Stall                                                                                     |carry_latch_and_n_bb_258           |     1|
|571   |              carry_and_i1                                                                                          |MB_AND2B1L_295                     |     1|
|572   |            OF_M0_Mask_Stall                                                                                        |carry_and_bb_259                   |     1|
|573   |              carry_and_i1                                                                                          |carry_and_293                      |     1|
|574   |                MUXCY_I                                                                                             |MB_MUXCY_294                       |     1|
|575   |            OF_M1_Cmp                                                                                               |comparator_bool_260                |     2|
|576   |              comparator_i1                                                                                         |comparator_290                     |     2|
|577   |                \Comp_Carry_Chain[0].MUXCY_I                                                                        |MB_MUXCY_291                       |     1|
|578   |                \Comp_Carry_Chain[1].MUXCY_I                                                                        |MB_MUXCY_292                       |     1|
|579   |            OF_M1_Conflict                                                                                          |carry_and_bb_261                   |     1|
|580   |              carry_and_i1                                                                                          |carry_and_288                      |     1|
|581   |                MUXCY_I                                                                                             |MB_MUXCY_289                       |     1|
|582   |            OF_M1_Mask_No_Stall                                                                                     |carry_latch_and_n_bb_262           |     1|
|583   |              carry_and_i1                                                                                          |MB_AND2B1L_287                     |     1|
|584   |            OF_M1_Mask_Stall                                                                                        |carry_and_bb_263                   |     1|
|585   |              carry_and_i1                                                                                          |carry_and_285                      |     1|
|586   |                MUXCY_I                                                                                             |MB_MUXCY_286                       |     1|
|587   |            OF_M2_Cmp                                                                                               |comparator_bool_264                |     2|
|588   |              comparator_i1                                                                                         |comparator_282                     |     2|
|589   |                \Comp_Carry_Chain[0].MUXCY_I                                                                        |MB_MUXCY_283                       |     1|
|590   |                \Comp_Carry_Chain[1].MUXCY_I                                                                        |MB_MUXCY_284                       |     1|
|591   |            OF_M2_Conflict                                                                                          |carry_and_bb_265                   |     1|
|592   |              carry_and_i1                                                                                          |carry_and_280                      |     1|
|593   |                MUXCY_I                                                                                             |MB_MUXCY_281                       |     1|
|594   |            OF_M2_Mask_No_Stall                                                                                     |carry_latch_and_n_bb_266           |     1|
|595   |              carry_and_i1                                                                                          |MB_AND2B1L_279                     |     1|
|596   |            OF_M2_Mask_Stall                                                                                        |carry_and_bb_267                   |     1|
|597   |              carry_and_i1                                                                                          |carry_and_277                      |     1|
|598   |                MUXCY_I                                                                                             |MB_MUXCY_278                       |     1|
|599   |            OF_M3_Cmp                                                                                               |comparator_bool_268                |     2|
|600   |              comparator_i1                                                                                         |comparator                         |     2|
|601   |                \Comp_Carry_Chain[0].MUXCY_I                                                                        |MB_MUXCY_275                       |     1|
|602   |                \Comp_Carry_Chain[1].MUXCY_I                                                                        |MB_MUXCY_276                       |     1|
|603   |            OF_M3_Conflict                                                                                          |carry_and_bb_269                   |     1|
|604   |              carry_and_i1                                                                                          |carry_and_273                      |     1|
|605   |                MUXCY_I                                                                                             |MB_MUXCY_274                       |     1|
|606   |            OF_M3_Mask_Stall                                                                                        |carry_and_bb_270                   |     1|
|607   |              carry_and_i1                                                                                          |carry_and_271                      |     1|
|608   |                MUXCY_I                                                                                             |MB_MUXCY_272                       |     1|
|609   |          PC_MODULE_I1                                                                                              |PC_Module_ff                       |   384|
|610   |            PC_BUFFER_I1                                                                                            |OneHot_Buffer__parameterized3      |    64|
|611   |          PREFETCH_BUFFER_I1                                                                                        |PreFetch_Buffer_ff                 |   447|
|612   |            INSTR_BUFFER_I1                                                                                         |OneHot_Buffer                      |   333|
|613   |              \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                               |MB_FDR_231                         |     2|
|614   |              \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                           |MB_LUT6                            |     1|
|615   |              \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                               |MB_FDR_232                         |     2|
|616   |              \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                           |MB_LUT6_233                        |     1|
|617   |              \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                               |MB_FDR_234                         |     1|
|618   |              \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                           |MB_LUT6_235                        |     1|
|619   |              \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                               |MB_FDR_236                         |    76|
|620   |              \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                           |MB_LUT6_237                        |     1|
|621   |              \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6  |MB_LUT6__parameterized2            |     1|
|622   |              \Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7              |MB_MUXF7                           |     1|
|623   |              \Generating_Control_Logic.Using_FPGA.Last_Sel_DFF                                                     |MB_FDS                             |     2|
|624   |              \Generating_Control_Logic.Using_FPGA.Mux_Select_Empty_LUT6                                            |MB_LUT6__parameterized4            |     1|
|625   |              \Generating_Control_Logic.Using_FPGA.Mux_Select_OF_Valid_LUT6                                         |MB_LUT6__parameterized6            |     1|
|626   |              \Generating_Control_Logic.Using_FPGA.OF_Valid_DFF                                                     |MB_FDR_238                         |     7|
|627   |            PREDECODE_BUFFER_I1                                                                                     |OneHot_Buffer__parameterized1      |   114|
|628   |          \Using_BP0_FPGA.PR_BP0_And1                                                                               |carry_and_n_bb_31                  |     4|
|629   |            carry_and_i1                                                                                            |carry_and_229                      |     4|
|630   |              MUXCY_I                                                                                               |MB_MUXCY_230                       |     4|
|631   |          \Using_BP0_FPGA.PR_BP0_Or1                                                                                |carry_or_n_bb                      |     1|
|632   |            carry_or_i1                                                                                             |carry_or_227                       |     1|
|633   |              MUXCY_I                                                                                               |MB_MUXCY_228                       |     1|
|634   |          \Using_BP1_FPGA.PR_BP1_And1                                                                               |carry_and_n_bb_32                  |     3|
|635   |            carry_and_i1                                                                                            |carry_and_225                      |     3|
|636   |              MUXCY_I                                                                                               |MB_MUXCY_226                       |     3|
|637   |          \Using_BP1_FPGA.PR_BP1_Or1                                                                                |carry_or_n_bb_33                   |     1|
|638   |            carry_or_i1                                                                                             |carry_or_223                       |     1|
|639   |              MUXCY_I                                                                                               |MB_MUXCY_224                       |     1|
|640   |          \Using_EX_FPGA.PR_EX_And1                                                                                 |carry_and_n_bb_34                  |     1|
|641   |            carry_and_i1                                                                                            |carry_and_221                      |     1|
|642   |              MUXCY_I                                                                                               |MB_MUXCY_222                       |     1|
|643   |          \Using_EX_FPGA.PR_EX_And2                                                                                 |carry_and_n_bb_35                  |     1|
|644   |            carry_and_i1                                                                                            |carry_and_219                      |     1|
|645   |              MUXCY_I                                                                                               |MB_MUXCY_220                       |     1|
|646   |          \Using_EX_FPGA.PR_EX_And3                                                                                 |carry_and_n_bb_36                  |     1|
|647   |            carry_and_i1                                                                                            |carry_and_217                      |     1|
|648   |              MUXCY_I                                                                                               |MB_MUXCY_218                       |     1|
|649   |          \Using_EX_FPGA.PR_EX_And4                                                                                 |carry_and_n_bb_37                  |     1|
|650   |            carry_and_i1                                                                                            |carry_and_215                      |     1|
|651   |              MUXCY_I                                                                                               |MB_MUXCY_216                       |     1|
|652   |          \Using_EX_FPGA.PR_EX_And5                                                                                 |carry_and_n_bb_38                  |     1|
|653   |            carry_and_i1                                                                                            |carry_and_213                      |     1|
|654   |              MUXCY_I                                                                                               |MB_MUXCY_214                       |     1|
|655   |          \Using_EX_FPGA.PR_EX_And6                                                                                 |carry_and_n_bb_39                  |     1|
|656   |            carry_and_i1                                                                                            |carry_and_211                      |     1|
|657   |              MUXCY_I                                                                                               |MB_MUXCY_212                       |     1|
|658   |          \Using_EX_FPGA.PR_EX_And7                                                                                 |carry_and_bb                       |    20|
|659   |            carry_and_i1                                                                                            |carry_and_209                      |    20|
|660   |              MUXCY_I                                                                                               |MB_MUXCY_210                       |    20|
|661   |          \Using_EX_FPGA.PR_EX_Or1                                                                                  |carry_or_n_bb_40                   |     1|
|662   |            carry_or_i1                                                                                             |carry_or_207                       |     1|
|663   |              MUXCY_I                                                                                               |MB_MUXCY_208                       |     1|
|664   |          \Using_IF0_FPGA.PR_IF0_And1                                                                               |carry_and_n_bb_41                  |     2|
|665   |            carry_and_i1                                                                                            |carry_and_205                      |     2|
|666   |              MUXCY_I                                                                                               |MB_MUXCY_206                       |     2|
|667   |          \Using_IF0_FPGA.PR_IF0_Or1                                                                                |carry_or_n_bb_42                   |     1|
|668   |            carry_or_i1                                                                                             |carry_or_203                       |     1|
|669   |              MUXCY_I                                                                                               |MB_MUXCY_204                       |     1|
|670   |          \Using_IF1_FPGA.PR_IF1_And1                                                                               |carry_and_n_bb_43                  |     1|
|671   |            carry_and_i1                                                                                            |carry_and_201                      |     1|
|672   |              MUXCY_I                                                                                               |MB_MUXCY_202                       |     1|
|673   |          \Using_IF1_FPGA.PR_IF1_And2                                                                               |carry_and_n_bb_44                  |     1|
|674   |            carry_and_i1                                                                                            |carry_and_199                      |     1|
|675   |              MUXCY_I                                                                                               |MB_MUXCY_200                       |     1|
|676   |          \Using_IF1_FPGA.PR_IF1_Or1                                                                                |carry_or_n_bb_45                   |     1|
|677   |            carry_or_i1                                                                                             |carry_or_197                       |     1|
|678   |              MUXCY_I                                                                                               |MB_MUXCY_198                       |     1|
|679   |          \Using_IF1_Insert_FPGA.PR_IF1_Ins_And1                                                                    |carry_and_n_bb_46                  |     3|
|680   |            carry_and_i1                                                                                            |carry_and_195                      |     3|
|681   |              MUXCY_I                                                                                               |MB_MUXCY_196                       |     3|
|682   |          \Using_IF1_Insert_FPGA.PR_IF1_Ins_Or1                                                                     |carry_or_n_bb_47                   |     1|
|683   |            carry_or_i1                                                                                             |carry_or_193                       |     1|
|684   |              MUXCY_I                                                                                               |MB_MUXCY_194                       |     1|
|685   |          \Using_IF2_FPGA.PR_IF2_And1                                                                               |carry_and_n_bb_48                  |     1|
|686   |            carry_and_i1                                                                                            |carry_and_191                      |     1|
|687   |              MUXCY_I                                                                                               |MB_MUXCY_192                       |     1|
|688   |          \Using_IF2_FPGA.PR_IF2_And2                                                                               |carry_and_n_bb_49                  |     6|
|689   |            carry_and_i1                                                                                            |carry_and_189                      |     6|
|690   |              MUXCY_I                                                                                               |MB_MUXCY_190                       |     6|
|691   |          \Using_IF2_FPGA.PR_IF2_Or1                                                                                |carry_or_n_bb_50                   |     1|
|692   |            carry_or_i1                                                                                             |carry_or_187                       |     1|
|693   |              MUXCY_I                                                                                               |MB_MUXCY_188                       |     1|
|694   |          \Using_IF3_FPGA.PR_IF3_And1                                                                               |carry_and_n_bb_51                  |     1|
|695   |            carry_and_i1                                                                                            |carry_and_185                      |     1|
|696   |              MUXCY_I                                                                                               |MB_MUXCY_186                       |     1|
|697   |          \Using_IF3_FPGA.PR_IF3_And2                                                                               |carry_and_n_bb_52                  |     1|
|698   |            carry_and_i1                                                                                            |carry_and_183                      |     1|
|699   |              MUXCY_I                                                                                               |MB_MUXCY_184                       |     1|
|700   |          \Using_IF3_FPGA.PR_IF3_And3                                                                               |carry_and_n_bb_53                  |     5|
|701   |            carry_and_i1                                                                                            |carry_and_181                      |     5|
|702   |              MUXCY_I                                                                                               |MB_MUXCY_182                       |     5|
|703   |          \Using_IF3_FPGA.PR_IF3_Or1                                                                                |carry_or_n_bb_54                   |     1|
|704   |            carry_or_i1                                                                                             |carry_or_179                       |     1|
|705   |              MUXCY_I                                                                                               |MB_MUXCY_180                       |     1|
|706   |          \Using_IF4_FPGA.PR_IF4_And1                                                                               |carry_and_bb_55                    |     1|
|707   |            carry_and_i1                                                                                            |carry_and_177                      |     1|
|708   |              MUXCY_I                                                                                               |MB_MUXCY_178                       |     1|
|709   |          \Using_IF4_FPGA.PR_IF4_And2                                                                               |carry_and_n_bb_56                  |     1|
|710   |            carry_and_i1                                                                                            |carry_and_175                      |     1|
|711   |              MUXCY_I                                                                                               |MB_MUXCY_176                       |     1|
|712   |          \Using_IF4_FPGA.PR_IF4_Or1                                                                                |carry_or_bb_57                     |     1|
|713   |            carry_or_i1                                                                                             |carry_or_173                       |     1|
|714   |              MUXCY_I                                                                                               |MB_MUXCY_174                       |     1|
|715   |          \Using_IF4_FPGA.PR_IF4_Or2                                                                                |carry_or_bb_58                     |     1|
|716   |            carry_or_i1                                                                                             |carry_or_171                       |     1|
|717   |              MUXCY_I                                                                                               |MB_MUXCY_172                       |     1|
|718   |          \Using_IF4_FPGA.PR_IF4_Or3                                                                                |carry_or_bb_59                     |     2|
|719   |            carry_or_i1                                                                                             |carry_or_169                       |     2|
|720   |              MUXCY_I                                                                                               |MB_MUXCY_170                       |     2|
|721   |          \Using_IF4_Push_FPGA.Push_PipeRun                                                                         |carry_latch_and_bb                 |     1|
|722   |            carry_and_i1                                                                                            |MB_AND2B1L                         |     1|
|723   |          \Using_M0_FPGA.PR_M0_And1                                                                                 |carry_and_bb_60                    |     1|
|724   |            carry_and_i1                                                                                            |carry_and_167                      |     1|
|725   |              MUXCY_I                                                                                               |MB_MUXCY_168                       |     1|
|726   |          \Using_M0_FPGA.PR_M0_And2                                                                                 |carry_and_n_bb_61                  |     1|
|727   |            carry_and_i1                                                                                            |carry_and_165                      |     1|
|728   |              MUXCY_I                                                                                               |MB_MUXCY_166                       |     1|
|729   |          \Using_M0_FPGA.PR_M0_And3                                                                                 |carry_and_n_bb_62                  |     1|
|730   |            carry_and_i1                                                                                            |carry_and_163                      |     1|
|731   |              MUXCY_I                                                                                               |MB_MUXCY_164                       |     1|
|732   |          \Using_M0_FPGA.PR_M0_And4                                                                                 |carry_and_n_bb_63                  |     1|
|733   |            carry_and_i1                                                                                            |carry_and_161                      |     1|
|734   |              MUXCY_I                                                                                               |MB_MUXCY_162                       |     1|
|735   |          \Using_M0_FPGA.PR_M0_And5                                                                                 |carry_and_n_bb_64                  |     2|
|736   |            carry_and_i1                                                                                            |carry_and_159                      |     2|
|737   |              MUXCY_I                                                                                               |MB_MUXCY_160                       |     2|
|738   |          \Using_M0_FPGA.PR_M0_Or1                                                                                  |carry_or_n_bb_65                   |     1|
|739   |            carry_or_i1                                                                                             |carry_or_157                       |     1|
|740   |              MUXCY_I                                                                                               |MB_MUXCY_158                       |     1|
|741   |          \Using_M1_FPGA.PR_M1_And1                                                                                 |carry_and_n_bb_66                  |     1|
|742   |            carry_and_i1                                                                                            |carry_and_155                      |     1|
|743   |              MUXCY_I                                                                                               |MB_MUXCY_156                       |     1|
|744   |          \Using_M1_FPGA.PR_M1_And2                                                                                 |carry_and_n_bb_67                  |     1|
|745   |            carry_and_i1                                                                                            |carry_and_153                      |     1|
|746   |              MUXCY_I                                                                                               |MB_MUXCY_154                       |     1|
|747   |          \Using_M1_FPGA.PR_M1_And3                                                                                 |carry_and_bb_68                    |     9|
|748   |            carry_and_i1                                                                                            |carry_and_151                      |     9|
|749   |              MUXCY_I                                                                                               |MB_MUXCY_152                       |     9|
|750   |          \Using_M1_FPGA.PR_M1_Or1                                                                                  |carry_or_n_bb_69                   |     1|
|751   |            carry_or_i1                                                                                             |carry_or_149                       |     1|
|752   |              MUXCY_I                                                                                               |MB_MUXCY_150                       |     1|
|753   |          \Using_M2_FPGA.PR_M2_And1                                                                                 |carry_and_n_bb_70                  |     1|
|754   |            carry_and_i1                                                                                            |carry_and_147                      |     1|
|755   |              MUXCY_I                                                                                               |MB_MUXCY_148                       |     1|
|756   |          \Using_M2_FPGA.PR_M2_And2                                                                                 |carry_and_n_bb_71                  |     1|
|757   |            carry_and_i1                                                                                            |carry_and_145                      |     1|
|758   |              MUXCY_I                                                                                               |MB_MUXCY_146                       |     1|
|759   |          \Using_M2_FPGA.PR_M2_And3                                                                                 |carry_and_n_bb_72                  |     1|
|760   |            carry_and_i1                                                                                            |carry_and_143                      |     1|
|761   |              MUXCY_I                                                                                               |MB_MUXCY_144                       |     1|
|762   |          \Using_M2_FPGA.PR_M2_And4                                                                                 |carry_and_n_bb_73                  |     1|
|763   |            carry_and_i1                                                                                            |carry_and_141                      |     1|
|764   |              MUXCY_I                                                                                               |MB_MUXCY_142                       |     1|
|765   |          \Using_M2_FPGA.PR_M2_And5                                                                                 |carry_and_n_bb_74                  |     1|
|766   |            carry_and_i1                                                                                            |carry_and_139                      |     1|
|767   |              MUXCY_I                                                                                               |MB_MUXCY_140                       |     1|
|768   |          \Using_M2_FPGA.PR_M2_And6                                                                                 |carry_and_bb_75                    |     7|
|769   |            carry_and_i1                                                                                            |carry_and_137                      |     7|
|770   |              MUXCY_I                                                                                               |MB_MUXCY_138                       |     7|
|771   |          \Using_M2_FPGA.PR_M2_Or1                                                                                  |carry_or_n_bb_76                   |     1|
|772   |            carry_or_i1                                                                                             |carry_or_135                       |     1|
|773   |              MUXCY_I                                                                                               |MB_MUXCY_136                       |     1|
|774   |          \Using_M3_FPGA.PR_M3_And1                                                                                 |carry_or_n_bb_77                   |     2|
|775   |            carry_or_i1                                                                                             |carry_or_133                       |     2|
|776   |              MUXCY_I                                                                                               |MB_MUXCY_134                       |     2|
|777   |          \Using_M3_FPGA.PR_M3_And2                                                                                 |carry_and_n_bb_78                  |     1|
|778   |            carry_and_i1                                                                                            |carry_and_131                      |     1|
|779   |              MUXCY_I                                                                                               |MB_MUXCY_132                       |     1|
|780   |          \Using_M3_FPGA.PR_M3_And3                                                                                 |carry_and_n_bb_79                  |     1|
|781   |            carry_and_i1                                                                                            |carry_and_129                      |     1|
|782   |              MUXCY_I                                                                                               |MB_MUXCY_130                       |     1|
|783   |          \Using_M3_FPGA.PR_M3_And4                                                                                 |carry_and_n_bb_80                  |     1|
|784   |            carry_and_i1                                                                                            |carry_and_127                      |     1|
|785   |              MUXCY_I                                                                                               |MB_MUXCY_128                       |     1|
|786   |          \Using_M3_FPGA.PR_M3_And5                                                                                 |carry_and_bb_81                    |     4|
|787   |            carry_and_i1                                                                                            |carry_and_125                      |     4|
|788   |              MUXCY_I                                                                                               |MB_MUXCY_126                       |     4|
|789   |          \Using_M3_FPGA.PR_M3_Or1                                                                                  |carry_or_n_bb_82                   |     2|
|790   |            carry_or_i1                                                                                             |carry_or_123                       |     2|
|791   |              MUXCY_I                                                                                               |MB_MUXCY_124                       |     2|
|792   |          \Using_OF_FPGA.PR_OF_And1                                                                                 |carry_and_n_bb_83                  |     1|
|793   |            carry_and_i1                                                                                            |carry_and_121                      |     1|
|794   |              MUXCY_I                                                                                               |MB_MUXCY_122                       |     1|
|795   |          \Using_OF_FPGA.PR_OF_And10                                                                                |carry_and_n_bb_84                  |     1|
|796   |            carry_and_i1                                                                                            |carry_and_119                      |     1|
|797   |              MUXCY_I                                                                                               |MB_MUXCY_120                       |     1|
|798   |          \Using_OF_FPGA.PR_OF_And11                                                                                |carry_and_bb_85                    |     2|
|799   |            carry_and_i1                                                                                            |carry_and_117                      |     2|
|800   |              MUXCY_I                                                                                               |MB_MUXCY_118                       |     2|
|801   |          \Using_OF_FPGA.PR_OF_And2                                                                                 |carry_and_n_bb_86                  |     1|
|802   |            carry_and_i1                                                                                            |carry_and_115                      |     1|
|803   |              MUXCY_I                                                                                               |MB_MUXCY_116                       |     1|
|804   |          \Using_OF_FPGA.PR_OF_And3                                                                                 |carry_and_n_bb_87                  |     1|
|805   |            carry_and_i1                                                                                            |carry_and_113                      |     1|
|806   |              MUXCY_I                                                                                               |MB_MUXCY_114                       |     1|
|807   |          \Using_OF_FPGA.PR_OF_And4                                                                                 |carry_and_n_bb_88                  |     1|
|808   |            carry_and_i1                                                                                            |carry_and_111                      |     1|
|809   |              MUXCY_I                                                                                               |MB_MUXCY_112                       |     1|
|810   |          \Using_OF_FPGA.PR_OF_And5                                                                                 |carry_and_n_bb_89                  |     1|
|811   |            carry_and_i1                                                                                            |carry_and_109                      |     1|
|812   |              MUXCY_I                                                                                               |MB_MUXCY_110                       |     1|
|813   |          \Using_OF_FPGA.PR_OF_And6                                                                                 |carry_and_n_bb_90                  |     1|
|814   |            carry_and_i1                                                                                            |carry_and_107                      |     1|
|815   |              MUXCY_I                                                                                               |MB_MUXCY_108                       |     1|
|816   |          \Using_OF_FPGA.PR_OF_And7                                                                                 |carry_and_n_bb_91                  |     1|
|817   |            carry_and_i1                                                                                            |carry_and_105                      |     1|
|818   |              MUXCY_I                                                                                               |MB_MUXCY_106                       |     1|
|819   |          \Using_OF_FPGA.PR_OF_And8                                                                                 |carry_and_n_bb_92                  |     1|
|820   |            carry_and_i1                                                                                            |carry_and_103                      |     1|
|821   |              MUXCY_I                                                                                               |MB_MUXCY_104                       |     1|
|822   |          \Using_OF_FPGA.PR_OF_And9                                                                                 |carry_and_n_bb_93                  |     2|
|823   |            carry_and_i1                                                                                            |carry_and_101                      |     2|
|824   |              MUXCY_I                                                                                               |MB_MUXCY_102                       |     2|
|825   |          \Using_OF_FPGA.PR_OF_Or1                                                                                  |carry_or_n_bb_94                   |     1|
|826   |            carry_or_i1                                                                                             |carry_or_99                        |     1|
|827   |              MUXCY_I                                                                                               |MB_MUXCY_100                       |     1|
|828   |          WB_GPR_Write_DFF                                                                                          |two_piperun_fd_95                  |     3|
|829   |            \Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                          |MB_FDR                             |     3|
|830   |          if0_dead_fetch_Carry                                                                                      |carry_or_bb_96                     |     4|
|831   |            carry_or_i1                                                                                             |carry_or_97                        |     4|
|832   |              MUXCY_I                                                                                               |MB_MUXCY_98                        |     4|
|833   |        DLMB_Interface_I1                                                                                           |DLMB_Interface_ff                  |   179|
|834   |        DSide_Logic_I1                                                                                              |DSide_Logic_ff                     |     2|
|835   |          \Using_Ready_FPGA.Rdy_Or1                                                                                 |carry_or_bb_9                      |     1|
|836   |            carry_or_i1                                                                                             |carry_or_13                        |     1|
|837   |              MUXCY_I                                                                                               |MB_MUXCY_14                        |     1|
|838   |          \Using_Ready_FPGA.Rdy_Or2                                                                                 |carry_or_bb_10                     |     1|
|839   |            carry_or_i1                                                                                             |carry_or_11                        |     1|
|840   |              MUXCY_I                                                                                               |MB_MUXCY_12                        |     1|
|841   |        ICache_I1                                                                                                   |Cache_ff__parameterized1           |     1|
|842   |        ILMB_Interface_I1                                                                                           |ILMB_Interface_ff                  |   111|
|843   |        ISide_Logic_I1                                                                                              |ISide_Logic_ff                     |     4|
|844   |          \Using_Ready_FPGA.Rdy_And1                                                                                |carry_and_n_bb                     |     1|
|845   |            carry_and_i1                                                                                            |carry_and                          |     1|
|846   |              MUXCY_I                                                                                               |MB_MUXCY_8                         |     1|
|847   |          \Using_Ready_FPGA.Rdy_Or1                                                                                 |carry_or_bb                        |     1|
|848   |            carry_or_i1                                                                                             |carry_or_6                         |     1|
|849   |              MUXCY_I                                                                                               |MB_MUXCY_7                         |     1|
|850   |          \Using_Ready_FPGA.Rdy_Or2                                                                                 |carry_or_bb_2                      |     1|
|851   |            carry_or_i1                                                                                             |carry_or_4                         |     1|
|852   |              MUXCY_I                                                                                               |MB_MUXCY_5                         |     1|
|853   |          \Using_Ready_FPGA.Rdy_Or3                                                                                 |carry_or_bb_3                      |     1|
|854   |            carry_or_i1                                                                                             |carry_or                           |     1|
|855   |              MUXCY_I                                                                                               |MB_MUXCY                           |     1|
|856   |        MMU_I1                                                                                                      |MMU_ff                             |   252|
|857   |      Reset_DFF                                                                                                     |mb_sync_bit                        |     3|
|858   |      \Using_Async_Wakeup_0.Wakeup_DFF                                                                              |mb_sync_bit_0                      |     2|
|859   |      \Using_Async_Wakeup_1.Wakeup_DFF                                                                              |mb_sync_bit_1                      |     3|
+------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:21 ; elapsed = 00:02:40 . Memory (MB): peak = 1871.223 ; gain = 696.887 ; free physical = 120815 ; free virtual = 500384
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27645 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:04 ; elapsed = 00:01:23 . Memory (MB): peak = 1871.223 ; gain = 422.141 ; free physical = 120881 ; free virtual = 500451
Synthesis Optimization Complete : Time (s): cpu = 00:01:21 ; elapsed = 00:02:40 . Memory (MB): peak = 1871.230 ; gain = 696.887 ; free physical = 120881 ; free virtual = 500451
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 505 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 185 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 79 instances
  FDR => FDRE: 57 instances
  FDS => FDSE: 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  MULT_AND => LUT2: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
327 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:25 ; elapsed = 00:02:43 . Memory (MB): peak = 1903.238 ; gain = 742.281 ; free physical = 120918 ; free virtual = 500488
INFO: [Common 17-1381] The checkpoint '/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/eight/microblaze/microblaze.runs/microblaze_ublaze_0_synth_1/microblaze_ublaze_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/eight/microblaze/microblaze.srcs/sources_1/bd/microblaze/ip/microblaze_ublaze_0/microblaze_ublaze_0.xci
INFO: [Coretcl 2-1174] Renamed 858 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/iavendano/RISC-V-On-PYNQ/riscvonpynq/microblaze/eight/microblaze/microblaze.runs/microblaze_ublaze_0_synth_1/microblaze_ublaze_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file microblaze_ublaze_0_utilization_synth.rpt -pb microblaze_ublaze_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1927.250 ; gain = 0.000 ; free physical = 120901 ; free virtual = 500482
INFO: [Common 17-206] Exiting Vivado at Fri Feb 22 09:14:09 2019...
