
Cadence Innovus(TM) Implementation System.
Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v23.10-p003_1, built Thu Feb 1 13:54:57 PST 2024
Options:	
Date:		Sat May 31 15:50:43 2025
Host:		linrack7.bioeelocal (x86_64 w/Linux 3.10.0-1160.21.1.el7.x86_64) (8cores*32cpus*Intel(R) Xeon(R) CPU E5-2667 v3 @ 3.20GHz 20480KB)
OS:		Red Hat Enterprise Linux

License:
		[15:50:43.494481] Configured Lic search path (23.02-s003): 5280@bioeelincad.ee.columbia.edu

		invs	Innovus Implementation System	23.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPSYT-1507):	The display is invalid and will start in no window mode
Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS 23.10 fill procedures
**WARN: Tk package not loaded. The PVS fill DRC monitor is disabled.
<CMD> set_message -id IMPLF-200 -suppress
<CMD> set_message -id IMPLF-201 -suppress
<CMD> set_message -id IMPFP-3961 -suppress
<CMD> set_message -id IMPSP-9025 -suppress
<CMD> set init_gnd_net gnd
<CMD> set init_lef_file {/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/lef/5.8/gf22nspslogl24edl116f.lef}
<CMD> set init_design_settop 0
<CMD> set init_verilog ../../dc/TOP/TOP.v
<CMD> set init_mmmc_file ../scripts/mmmc_setup.tcl
<CMD> set init_pwr_net vdd
<CMD> init_design -setup view_slow_mission -hold view_fast_mission
#% Begin Load MMMC data ... (date=05/31 15:53:58, mem=1481.4M)
#% End Load MMMC data ... (date=05/31 15:53:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1482.4M, current mem=1482.4M)
rc_fast rc_slow
INFO: New setup and hold views overwrite old settings during design initialization

Loading LEF file /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef ...

Loading LEF file /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef ...

Loading LEF file /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/lef/5.8/gf22nspslogl24edl116f.lef ...
Set DBUPerIGU to M1 pitch 116.
[15:53:58.290704] Periodic Lic check successful
[15:53:58.815024] Feature usage summary:
[15:53:58.815025] Innovus_Impl_System
[15:53:58.815027] Innovus_20nm_Opt

This command "init_design -setup view_slow_mission -hold view_fast_mission" required an extra checkout of license invs_20nm.
Additional license(s) checked out: 1 'Innovus_20nm_Opt' license(s)

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from ../scripts/mmmc_setup.tcl
Reading lib_slow timing library '/tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_TIEDIN_1'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT9'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT8'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT7'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT6'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT5'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT4'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT3'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT20'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT2'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT19'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT18'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT17'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT16'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT15'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT14'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT13'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT12'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT11'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT10'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 1371 cells in library 'gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C' 
Reading lib_fast timing library '/tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_FFG_0P88V_0P00V_0P00V_0P00V_M40C.lib' ...
Read 1371 cells in library 'gf22nspslogl24edl116f_FFG_0P88V_0P00V_0P00V_0P00V_M40C' 
*** End library_loading (cpu=1.48min, real=1.48min, mem=305.1M, fe_cpu=1.83min, fe_real=4.75min, fe_mem=1894.4M) ***
#% Begin Load netlist data ... (date=05/31 15:55:28, mem=1710.0M)
*** Begin netlist parsing (mem=1894.4M) ***
Created 1371 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../../dc/TOP/TOP.v'

*** Memory Usage v#2 (Current mem = 1894.441M, initial mem = 812.656M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1894.4M) ***
#% End Load netlist data ... (date=05/31 15:55:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=1762.2M, current mem=1762.2M)
Top level cell is TOP.
Hooked 2742 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell TOP ...
***** UseNewTieNetMode *****.
*** Netlist is unique.
** info: there are 2743 modules.
** info: there are 1382 stdCell insts.
** info: there are 0 insts with no signal pins.

*** Memory Usage v#2 (Current mem = 2075.867M, initial mem = 812.656M) ***

Honor LEF defined pitches for advanced node
Start create_tracks
Extraction setup Started for TopCell TOP 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
Generating auto layer map file.

/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
Generating auto layer map file.

Completed (cpu: 0:00:08.0 real: 0:00:10.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: view_slow_mission
    RC-Corner Name        : rc_slow
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile'
 
 Analysis View: view_fast_mission
    RC-Corner Name        : rc_fast
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile'
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '../../dc/TOP/report/con.sdc' ...
Current (total cpu=0:02:01, real=0:04:58, peak res=3147.3M, current mem=2519.8M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2532.4M, current mem=2532.4M)
Current (total cpu=0:02:01, real=0:04:58, peak res=3147.3M, current mem=2532.4M)
Total number of combinational cells: 890
Total number of sequential cells: 456
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 25
List of usable buffers: UDB116SVT24_BUF_1 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_24 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_3 UDB116SVT24_BUF_32 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_S_32 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_S_8
Total number of usable buffers: 48
List of unusable buffers: UDB116SVT24_BUF_20 UDB116SVT24_BUF_ECOCT_1 UDB116SVT24_BUF_ECOCT_2 UDB116SVT24_BUF_ECOCT_4
Total number of unusable buffers: 4
List of usable inverters: UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32 UDB116SVT24_INV_4 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_S_10 UDB116SVT24_INV_S_12 UDB116SVT24_INV_S_16 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_20 UDB116SVT24_INV_S_24 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_S_32 UDB116SVT24_INV_S_4 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_S_7 UDB116SVT24_INV_S_8 UDB116SVT24_INV_S_9
Total number of usable inverters: 37
List of unusable inverters: UDB116SVT24_INV_ECOCT_2 UDB116SVT24_INV_ECOCT_1 UDB116SVT24_INV_ECOCT_4
Total number of unusable inverters: 3
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: UDB116SVT24_DEL_L10D250_2 UDB116SVT24_DEL_L10D250_1 UDB116SVT24_DEL_L10D250_4 UDB116SVT24_DEL_L10D250_8 UDB116SVT24_DEL_L10D300_2 UDB116SVT24_DEL_L10D300_1 UDB116SVT24_DEL_L10D300_4 UDB116SVT24_DEL_L10D300_8 UDB116SVT24_DEL_L14D500_2 UDB116SVT24_DEL_L14D500_1 UDB116SVT24_DEL_L14D500_4 UDB116SVT24_DEL_L14D500_8 UDB116SVT24_DEL_L22D1000_2 UDB116SVT24_DEL_L22D1000_1 UDB116SVT24_DEL_L22D1000_4 UDB116SVT24_DEL_L22D1000_8 UDB116SVT24_DEL_L4D50_2 UDB116SVT24_DEL_L4D50_1 UDB116SVT24_DEL_L4D50_4 UDB116SVT24_DEL_L4D50_8 UDB116SVT24_DEL_L4D75_2 UDB116SVT24_DEL_L4D75_1 UDB116SVT24_DEL_L4D75_4 UDB116SVT24_DEL_L4D75_8 UDB116SVT24_DEL_L6D100_2 UDB116SVT24_DEL_L6D100_1 UDB116SVT24_DEL_L6D100_4 UDB116SVT24_DEL_L6D100_8 UDB116SVT24_DEL_L6D125_2 UDB116SVT24_DEL_L6D125_1 UDB116SVT24_DEL_L6D125_4 UDB116SVT24_DEL_L6D125_8 UDB116SVT24_DEL_L6D150_2 UDB116SVT24_DEL_L6D150_1 UDB116SVT24_DEL_L6D150_4 UDB116SVT24_DEL_L6D150_8 UDB116SVT24_DEL_L8D175_2 UDB116SVT24_DEL_L8D175_1 UDB116SVT24_DEL_L8D175_4 UDB116SVT24_DEL_L8D175_8 UDB116SVT24_DEL_L8D200_2 UDB116SVT24_DEL_L8D200_1 UDB116SVT24_DEL_L8D200_4 UDB116SVT24_DEL_L8D200_8
Total number of identified unusable delay cells: 44
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   TECHLIB-302         42  No function defined for cell '%s'. The c...
*** Message Summary: 42 warning(s), 0 error(s)

<CMD> setDesignMode -process 22
##  Process: 22            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 22nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
<CMD> setDesignMode -bottomRoutingLayer C1
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site GF22_DST -s 60 60 4 4 4 4
The core width changes from 60.000000 to 59.972000 when snapping to grid "PlacementGrid".
**WARN: (IMPFP-4026):	Adjusting core to 'Left' to 3.944000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Right' to 3.944000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.

Honor LEF defined pitches for advanced node
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit

Honor LEF defined pitches for advanced node
Start create_tracks
TRACKS Y 5200 DO 18 STEP 3600 LAYER  LB ;  
TRACKS X 3658 DO 18 STEP 3600 LAYER  LB ;  
TRACKS X 1544 DO 28 STEP 2400 LAYER  QB ;  
TRACKS Y 1600 DO 28 STEP 2400 LAYER  QB ;  
TRACKS Y 1600 DO 28 STEP 2400 LAYER  QA ;  
TRACKS X 1544 DO 28 STEP 2400 LAYER  QA ;  
TRACKS X 74 DO 754 STEP 90 LAYER  JA ;  
TRACKS Y 1300 DO 75 STEP 900 LAYER  JA ;  
TRACKS Y 130 DO 755 STEP 90 LAYER  C5 ;  
TRACKS X 74 DO 754 STEP 90 LAYER  C5 ;  
TRACKS X 74 DO 754 STEP 90 LAYER  C4 ;  
TRACKS Y 130 DO 755 STEP 90 LAYER  C4 ;  
TRACKS Y 130 DO 755 STEP 90 LAYER  C3 ;  
TRACKS X 74 DO 754 STEP 90 LAYER  C3 ;  
TRACKS X 74 DO 754 STEP 90 LAYER  C2 ;  
TRACKS Y 130 DO 755 STEP 90 LAYER  C2 ;  
TRACKS Y 130 DO 755 STEP 90 LAYER  C1 ;  
TRACKS X 74 DO 754 STEP 90 LAYER  C1 ;  
TRACKS X 104 DO 847 STEP 80 LAYER  M2 ;  
TRACKS Y 80 DO 849 STEP 80 LAYER  M2 ;  
TRACKS Y 80 DO 849 STEP 80 LAYER  M1 ;  
TRACKS X 58 DO 585 STEP 116 LAYER  M1 ;  
M1 pitch=116 (min=80) [80 130]  80  116  0  58 
M2 pitch=80 (min=80) [80 140]  80  80  80  80 
M3 pitch=90 (min=90) [90 151]  90  90  0  0 
M4 pitch=90 (min=90) [90 193]  90  90  0  0 
M5 pitch=90 (min=90) [90 153]  90  90  0  0 
M6 pitch=90 (min=90) [90 153]  90  90  0  0 
M7 pitch=90 (min=90) [90 293]  90  90  0  0 
M8 pitch=900 (min=900) [900 1875]  900  -  0  0 
M9 pitch=2400 (min=2400) [2400 3000]  2400  2400  0  0 
M10 pitch=2400 (min=2400) [2400 3600]  2400  2400  0  0 
M11 pitch=3600 (min=3600) [3600 4500]  3600  3600  -  - 
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd -type pgpin -pin VDD -inst * -verbose
1382 new pwr-pin connections were made to global net 'vdd'.
<CMD> globalNetConnect gnd -type pgpin -pin VSS -inst * -verbose
1382 new gnd-pin connections were made to global net 'gnd'.
<CMD> applyGlobalNets
*** Checked 2 GNC rules.
*** Applying global-net connections...
1382 new pwr-pin connections were made to global net 'vdd'.
1382 new gnd-pin connections were made to global net 'gnd'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> addRing -nets {vdd gnd} -layer {top M1 bottom M1 left M2 right M2} -width 1.0 -spacing 0.4 -offset 0.4
#% Begin addRing (date=05/31 15:55:41, mem=2565.2M)


viaInitial starts at Sat May 31 15:55:41 2025
viaInitial ends at Sat May 31 15:55:41 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2509.6M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        4       |       NA       |
|   V1   |        8       |        0       |
|   M2   |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=05/31 15:55:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=2567.4M, current mem=2567.4M)
<CMD> sroute -nets {vdd gnd}
#% Begin sroute (date=05/31 15:55:41, mem=2567.4M)
*** Begin SPECIAL ROUTE on Sat May 31 15:55:41 2025 ***
SPECIAL ROUTE ran on directory: /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir7
SPECIAL ROUTE ran on machine: linrack7.bioeelocal (Linux 3.10.0-1160.21.1.el7.x86_64 Xeon 2.77Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "vdd gnd"
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 706.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 23 layers, 11 routing layers, 1 overlap layer
Read in 1371 macros, 58 used
Read in 56 components
  56 core components: 56 unplaced, 0 placed, 0 fixed
Read in 12 logical pins
Read in 12 nets
Read in 2 special nets, 2 routed
Read in 112 terminals
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (EMS-27):	Message (IMPSR-4305) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the gnd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the gnd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for vdd FollowPin 0 seconds
CPU time for gnd FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 224
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 112
End power routing: cpu: 0:00:00, real: 0:00:01, peak: 764.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 336 wires.
ViaGen created 224 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       336      |       NA       |
|   V1   |       224      |        0       |
+--------+----------------+----------------+
#% End sroute (date=05/31 15:55:43, total cpu=0:00:01.3, real=0:00:02.0, peak res=2604.5M, current mem=2604.5M)
<CMD> saveDesign floorplan.inn
#% Begin save design ... (date=05/31 15:55:43, mem=2607.8M)
% Begin Save ccopt configuration ... (date=05/31 15:55:43, mem=2607.9M)
% End Save ccopt configuration ... (date=05/31 15:55:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=2607.9M, current mem=2605.3M)
% Begin Save netlist data ... (date=05/31 15:55:43, mem=2605.3M)
Writing Binary DB to floorplan.inn.dat/TOP.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/31 15:55:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=2605.4M, current mem=2605.4M)
Saving symbol-table file ...
Saving congestion map file floorplan.inn.dat/TOP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/31 15:55:43, mem=2605.6M)
Saving AAE Data ...
% End Save AAE data ... (date=05/31 15:55:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=2605.6M, current mem=2604.5M)
Saving preference file floorplan.inn.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/31 15:55:44, mem=2611.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/31 15:55:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=2611.1M, current mem=2611.1M)
Saving PG file floorplan.inn.dat/TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Sat May 31 15:55:44 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2543.4M) ***
*info - save blackBox cells to lef file floorplan.inn.dat/TOP.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/31 15:55:44, mem=2611.2M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=05/31 15:55:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=2611.3M, current mem=2611.3M)
% Begin Save routing data ... (date=05/31 15:55:44, mem=2611.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2543.4M) ***
% End Save routing data ... (date=05/31 15:55:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=2611.4M, current mem=2611.4M)
Saving property file floorplan.inn.dat/TOP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2546.4M) ***
Saving preRoute extracted patterns in file 'floorplan.inn.dat/TOP.techData.gz' ...
Saving preRoute extraction data in directory 'floorplan.inn.dat/extraction/' ...
% Begin Save power constraints data ... (date=05/31 15:55:44, mem=2614.4M)
% End Save power constraints data ... (date=05/31 15:55:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=2614.5M, current mem=2614.5M)
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
Generated self-contained design floorplan.inn.dat
lib_fast lib_slow
rc_fast rc_slow
mode_mission
../../dc/TOP/report/con.sdc
#% End save design ... (date=05/31 15:55:45, total cpu=0:00:00.8, real=0:00:02.0, peak res=2643.6M, current mem=2615.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> checkDesign -all
Creating directory checkDesign.
Estimated cell power/ground rail width = 0.075 um

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (EMS-27) Message (NRDB-2135) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
**Info: (IMPSP-2051): cell: "UDB116SVT24_AO2222_0P75" has been colorized, but may have problem!

**Info: (IMPSP-2051): cell: "UDB116SVT24_EN3_1" has been colorized, but may have problem!

**Info: (IMPSP-2051): cell: "UDB116SVT24_EN3_2" has been colorized, but may have problem!

**Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPQ_V3_1" has been colorized, but may have problem!

**Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPQ_V3_2" has been colorized, but may have problem!

**Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPRBQ_F4_6" has been colorized, but may have problem!

**Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPRBQM2SS_DICEY4_4" has been colorized, but may have problem!

Begin checking placement ... (start mem=2597.7M, init mem=2859.7M)
*info: Recommended don't use cell = 0           
*info: Placed = 0             
*info: Unplaced = 1382        
Placement Density:15.41%(553/3594)
Placement Density (including fixed std cells):15.41%(553/3594)
Finished checkPlace (total: cpu=0:00:03.9, real=0:00:04.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2859.7M)
Design: TOP

------ Design Summary:
Total Standard Cell Number   (cells) : 1382
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 0
Total Standard Cell Area     ( um^2) : 553.99
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 0.00

------ Design Statistics:

Number of Instances            : 1382
Number of Non-uniquified Insts : 1369
Number of Nets                 : 1405
Average number of Pins per Net : 3.42
Maximum number of Pins in Net  : 225

------ I/O Port summary

Number of Primary I/O Ports    : 12
Number of Input Ports          : 8
Number of Output Ports         : 4
Number of Bidirectional Ports  : 0
Number of Power/Ground Ports   : 0
Number of Floating Ports                     *: 0
Number of Ports Connected to Multiple Pads   *: 0
Number of Ports Connected to Core Instances   : 12
**WARN: (IMPREPO-202):	There are 12 Ports connected to core instances.

------ Design Rule Checking:

Number of Output Pins connect to Power/Ground *: 0
Number of Insts with Input Pins tied together ?: 14
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
Number of Input/InOut Floating Pins            : 0
Number of Output Floating Pins                 : 0
Number of Output Term Marked TieHi/Lo         *: 0

**WARN: (IMPREPO-216):	There are 14 Instances with input pins tied together.
Number of nets with tri-state drivers          : 0
Number of nets with parallel drivers           : 0
Number of nets with multiple drivers           : 0
Number of nets with no driver (No FanIn)       : 0
Number of Output Floating nets (No FanOut)     : 0
Number of High Fanout nets (>50)               : 1
**WARN: (IMPREPO-227):	There are 1 High Fanout nets (>50).
**WARN: (IMPREPO-213):	There are 12 I/O Pins connected to Non-IO Insts.
Checking for any assigns in the netlist...
  No assigns found.
Checking routing tracks.....
Checking other grids.....
Checking FINFET Grid is on Manufacture Grid.....

Checking core/die box is on Grid.....

Checking snap rule ......

Checking Row is on grid......

Checking AreaIO row.....
Checking routing blockage.....
Checking components.....
Checking constraints (guide/region/fence).....
Checking groups.....
Checking Ptn Core Box.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 
 Design check done.
Report saved in file checkDesign/TOP.main.htm.ascii

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
WARNING   NRDB-2135          350  Color conflict in cell %s, layer %s      
WARNING   NRIF-95              4  Option setNanoRouteMode -routeTopRouting...
*** Message Summary: 358 warning(s), 0 error(s)

<CMD> check_timing
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=2892.08 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3182.45)
Total number of fetched objects 1403
End delay calculation. (MEM=2679.61 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2626.97 CPU=0:00:01.2 REAL=0:00:01.0)
     +------------------------------------------+ 
     |           TIMING CHECK SUMMARY           | 
     |------------------------------------------| 
     |  Warning |      Warning       |  Number  | 
     |          |    Description     |    of    | 
     |          |                    | Warnings | 
     |----------+--------------------+----------| 
     | no_drive | No drive assertion |        8 | 
     +------------------------------------------+ 
<CMD> timeDesign -preplace -prefix preplace_setup -outDir timingReports
Info: The option -ignoreNetLoad is different with the value of internal variable, sync the option -ignoreNetLoad to true based on the value of internal variable.
*** timeDesign #1 [begin] () : totSession cpu/real = 0:02:09.7/0:05:07.4 (0.4), mem = 2963.9M
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
INFO: setAnalysisMode clkSrcPath true -> false
INFO: setAnalysisMode clockPropagation sdcControl -> forcedIdeal

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=2901.82 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3181.16)
Total number of fetched objects 1403
End delay calculation. (MEM=3291.88 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2628.52 CPU=0:00:00.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:02:11 mem=2997.4M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.752  | 49.752  | 49.770  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 15.411%
------------------------------------------------------------------
Resetting back High Fanout Nets as non-ideal
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir timingReports
Total CPU time: 2.14 sec
Total Real time: 3.0 sec
Total Memory Usage: 2915.863281 Mbytes
*** timeDesign #1 [finish] () : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:02:11.7/0:05:09.5 (0.4), mem = 2915.9M
<CMD> timeDesign -preplace -hold -prefix preplace_hold -outDir timingReports
*** timeDesign #2 [begin] () : totSession cpu/real = 0:02:11.8/0:05:09.5 (0.4), mem = 2915.9M
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
INFO: setAnalysisMode checkType setup -> hold

OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3190.22)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 1403
End delay calculation. (MEM=3220.94 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3220.94 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:02:13 mem=3007.7M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.108  | -0.070  | -0.108  |
|           TNS (ns):| -23.456 | -11.623 | -13.132 |
|    Violating Paths:|   450   |   221   |   256   |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 15.411%
------------------------------------------------------------------
Resetting back High Fanout Nets as non-ideal
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir timingReports
Total CPU time: 1.19 sec
Total Real time: 1.0 sec
Total Memory Usage: 2922.144531 Mbytes
*** timeDesign #2 [finish] () : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:02:12.9/0:05:10.8 (0.4), mem = 2922.1M
<CMD> setPlaceMode -place_global_cong_effort high
<CMD> setPlaceMode -place_global_clock_power_driven true
<CMD> setPlaceMode -place_global_clock_power_driven_effort high
<CMD> setPlaceMode -placeIOPins true -checkRoute true
<CMD> place_opt_design
#% Begin place_opt_design (date=05/31 15:55:55, mem=3173.6M)
**INFO: User settings:
setDesignMode -bottomRoutingLayer                     C1
setDesignMode -process                                22
setExtractRCMode -coupling_c_th                       0.1
setExtractRCMode -relative_c_th                       1
setExtractRCMode -total_c_th                          0
setDelayCalMode -enable_high_fanout                   true
setDelayCalMode -engine                               aae
setDelayCalMode -ignoreNetLoad                        true
setDelayCalMode -socv_accuracy_mode                   low
setPlaceMode -place_detail_check_route                true
setPlaceMode -place_detail_dpt_flow                   true
setPlaceMode -place_global_clock_power_driven         true
setPlaceMode -place_global_clock_power_driven_effort  high
setPlaceMode -place_global_cong_effort                high
setPlaceMode -place_global_place_io_pins              true
setAnalysisMode -analysisType                         bcwc
setAnalysisMode -checkType                            setup
setAnalysisMode -clkSrcPath                           false
setAnalysisMode -clockPropagation                     forcedIdeal

*** place_opt_design #1 [begin] () : totSession cpu/real = 0:02:13.0/0:05:10.9 (0.4), mem = 2922.1M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
Starting place_opt_design V2 flow

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:13.3/0:05:11.1 (0.4), mem = 2922.1M
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 279 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.2) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 469 (41.0%) nets
3		: 337 (29.5%) nets
4     -	14	: 323 (28.3%) nets
15    -	39	: 12 (1.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 2 (0.2%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Scan chains were not defined.
#std cell=1122 (0 fixed + 1122 movable) #buf cell=0 #inv cell=189 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=1143 #term=4281 #term/net=3.75, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=12
stdCell: 1122 single + 0 double + 0 multi
Total standard cell length = 0.9536 (mm), area = 0.0005 (mm^2)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Average module density = 0.143.
Density for the design = 0.143.
       = stdcell_area 8221 sites (515 um^2) / alloc_area 57387 sites (3595 um^2).
Pin Density = 0.07460.
            = total # of pins 4281 / total area 57387.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 8.316e-11 (3.84e-11 4.48e-11)
              Est.  stn bbox = 8.866e-11 (4.09e-11 4.78e-11)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2952.8M
Iteration  2: Total net bbox = 8.316e-11 (3.84e-11 4.48e-11)
              Est.  stn bbox = 8.866e-11 (4.09e-11 4.78e-11)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2952.8M
*** Distribution of endpoint levels
  [0-9]: 296 / 450 = 65.78%
  [10-19]: 87 / 450 = 19.33%
  [20-29]: 33 / 450 = 7.33%
  [30-39]: 7 / 450 = 1.56%
  [40-49]: 5 / 450 = 1.11%
  [50-59]: 8 / 450 = 1.78%
  [60-69]: 0 / 450 = 0.00%
  [70-79]: 0 / 450 = 0.00%
  [80-89]: 0 / 450 = 0.00%
  [90+]: 14 / 450 = 3.11%
Max Level = 219, on sh_sync_inst/avg_interval_reg[0]/D
*** Finished SKP initialization (cpu=0:00:09.2, real=0:00:09.0)***
SKP will use view:
  view_slow_mission
Iteration  3: Total net bbox = 5.352e+01 (2.31e+01 3.04e+01)
              Est.  stn bbox = 6.171e+01 (2.65e+01 3.52e+01)
              cpu = 0:00:09.3 real = 0:00:09.0 mem = 3418.8M
Iteration  4: Total net bbox = 1.103e+03 (6.90e+02 4.13e+02)
              Est.  stn bbox = 1.424e+03 (9.08e+02 5.16e+02)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 3421.4M
Iteration  5: Total net bbox = 1.103e+03 (6.90e+02 4.13e+02)
              Est.  stn bbox = 1.424e+03 (9.08e+02 5.16e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3421.4M
Iteration  6: Total net bbox = 3.168e+03 (1.52e+03 1.65e+03)
              Est.  stn bbox = 3.859e+03 (1.88e+03 1.98e+03)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 3419.4M
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.32 MB )
Iteration  7: Total net bbox = 3.760e+03 (2.08e+03 1.68e+03)
              Est.  stn bbox = 4.521e+03 (2.51e+03 2.01e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 3419.8M
Iteration  8: Total net bbox = 3.760e+03 (2.08e+03 1.68e+03)
              Est.  stn bbox = 4.521e+03 (2.51e+03 2.01e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3419.8M
Iteration  9: Total net bbox = 4.292e+03 (2.18e+03 2.11e+03)
              Est.  stn bbox = 5.042e+03 (2.58e+03 2.46e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 3435.8M
Iteration 10: Total net bbox = 4.124e+03 (2.05e+03 2.08e+03)
              Est.  stn bbox = 4.857e+03 (2.44e+03 2.42e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 3451.8M
Iteration 11: Total net bbox = 4.468e+03 (2.37e+03 2.10e+03)
              Est.  stn bbox = 5.250e+03 (2.81e+03 2.44e+03)
              cpu = 0:00:00.7 real = 0:00:00.0 mem = 3419.8M
Iteration 12: Total net bbox = 4.468e+03 (2.37e+03 2.10e+03)
              Est.  stn bbox = 5.250e+03 (2.81e+03 2.44e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3419.8M
Iteration 13: Total net bbox = 4.468e+03 (2.37e+03 2.10e+03)
              Est.  stn bbox = 5.250e+03 (2.81e+03 2.44e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3419.8M
Finished Global Placement (cpu=0:00:10.6, real=0:00:11.0, mem=3419.8M)
Keep Tdgp Graph and DB for later use
Info: 0 clock gating cells identified, 0 (on average) moved 0/3
Begin: Reorder Scan Chains
End: Reorder Scan Chains

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:02:25 mem=3419.8M) ***
Total net bbox length = 4.470e+03 (2.370e+03 2.100e+03) (ext = 1.741e+02)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 1122 insts, mean move: 0.26 um, max move: 6.32 um 
	Max move on inst (SPI_slave_inst/SS_sync_0_reg): (17.59, 33.17) --> (12.88, 34.78)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3387.8MB
Summary Report:
Instances move: 1122 (out of 1122 movable)
Instances flipped: 0
Mean displacement: 0.26 um
Max displacement: 6.32 um (Instance: SPI_slave_inst/SS_sync_0_reg) (17.592, 33.173) -> (12.876, 34.78)
	Length: 19 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_FDPRBQ_V2_1
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 4.139e+03 (2.059e+03 2.080e+03) (ext = 1.666e+02)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3387.8MB
*** Finished refinePlace (0:02:25 mem=3387.8M) ***
*** Finished Initial Placement (cpu=0:00:11.3, real=0:00:12.0, mem=3364.8M) ***

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
Active views:
  view_slow_mission
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 674
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 1143 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1143
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1143 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.018760e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C1 ( 3)        95( 2.50%)        16( 0.42%)   ( 2.92%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        95( 0.34%)        16( 0.06%)   ( 0.40%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 3.26 MB )
Early Global Route congestion estimation runtime: 0.05 seconds, mem = 3386.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 369um, number of vias: 692
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1V)             0   1455 
[NR-eGR]  M2  (2H)             0   4035 
[NR-eGR]  C1  (3V)          1989   5450 
[NR-eGR]  C2  (4H)          2566   1203 
[NR-eGR]  C3  (5V)           961     21 
[NR-eGR]  C4  (6H)            45      2 
[NR-eGR]  C5  (7V)             0      0 
[NR-eGR]  JA  (8H)             0      0 
[NR-eGR]  QA  (9V)             0      0 
[NR-eGR]  QB  (10H)            0      0 
[NR-eGR]  LB  (11V)            0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total         5562  12166 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4135um
[NR-eGR] Total length: 5562um, number of vias: 12166
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Early Global Route wiring runtime: 0.03 seconds, mem = 3402.8M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.1, real=0:00:00.0)***
Tdgp not enabled or already been cleared! skip clearing
**placeDesign ... cpu = 0: 0:12, real = 0: 0:13, mem = 3381.8M **
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:12.0/0:00:13.2 (0.9), totSession cpu/real = 0:02:25.3/0:05:24.4 (0.4), mem = 3381.8M
Enable CTE adjustment.
Enable Layer aware incrSKP.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3548.7M, totSessionCpu=0:02:25 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:25.3/0:05:24.4 (0.4), mem = 3379.8M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
Info: Using SynthesisEngine executable '/tools/cad/cds/DDI_23.10.000/INNOVUS231/bin/innovus_'.
      SynthesisEngine workers will not check out additional licenses.
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:04, real = 0:00:24, mem = 3551.4M, totSessionCpu=0:02:29 **
#optDebug: { P: 22 W: 9195 FE: standard PE: none LDR: 1}
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0

	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[NR-eGR] Started Early Global Route ( Curr Mem: 3.32 MB )
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.32 MB )
[NR-eGR] Read rows... (mem=3.3M)
[NR-eGR] Done Read rows (cpu=0.000s, mem=3.3M)

[NR-eGR] Read module constraints... (mem=3.3M)
[NR-eGR] Done Read module constraints (cpu=0.000s, mem=3.3M)

[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 674
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 1143 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1143
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1143 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.082480e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C1 ( 3)        95( 2.50%)        14( 0.37%)   ( 2.87%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        95( 0.34%)        14( 0.05%)   ( 0.39%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 388um, number of vias: 693
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1V)             0   1455 
[NR-eGR]  M2  (2H)             0   4035 
[NR-eGR]  C1  (3V)          2005   5425 
[NR-eGR]  C2  (4H)          2607   1219 
[NR-eGR]  C3  (5V)           967     27 
[NR-eGR]  C4  (6H)            46      2 
[NR-eGR]  C5  (7V)             0      0 
[NR-eGR]  JA  (8H)             0      0 
[NR-eGR]  QA  (9V)             0      0 
[NR-eGR]  QB  (10H)            0      0 
[NR-eGR]  LB  (11V)            0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total         5625  12163 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4135um
[NR-eGR] Total length: 5625um, number of vias: 12163
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.15 sec, Curr Mem: 3.32 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.09 sec, Real: 0.15 sec, Curr Mem: 3.32 MB )
Extraction called for design 'TOP' of instances=1122 and nets=1145 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3471.109M)

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3683.78)
Total number of fetched objects 1143
End delay calculation. (MEM=3695.41 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3695.41 CPU=0:00:00.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:05.0 totSessionCpu=0:02:34 mem=3530.4M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 49.718  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   450   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.275   |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     98 (98)      |    -220    |     99 (99)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.326%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:37, mem = 3682.3M, totSessionCpu=0:02:34 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:08.8/0:00:36.5 (0.2), totSession cpu/real = 0:02:34.1/0:06:00.8 (0.4), mem = 3477.5M
** INFO : this run is activating medium effort placeOptDesign flow

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting optimizing excluded clock nets MEM= 3477.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3477.5M) ***
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:34.8/0:06:02.4 (0.4), mem = 3477.5M
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!

Footprint cell information for calculating maxBufDist
*info: There are 20 candidate Buffer cells
*info: There are 20 candidate Inverter cells

	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.8/0:00:07.7 (0.5), totSession cpu/real = 0:02:38.6/0:06:10.1 (0.4), mem = 3494.3M
Running new flow changes for HFN
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:38.7/0:06:10.4 (0.4), mem = 3494.3M
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.2/0:00:02.4 (0.5), totSession cpu/real = 0:02:39.9/0:06:12.7 (0.4), mem = 3493.4M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:40.1/0:06:13.4 (0.4), mem = 3493.4M
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     3|     3|    -0.28|    98|    98|     0|     0|    49.72|     0.00|       0|       0|       0| 14.33%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|    49.16|     0.00|       6|       0|       0| 14.37%| 0:00:00.0|  3595.2M|
|     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|    49.16|     0.00|       0|       0|       0| 14.37%| 0:00:00.0|  3595.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=3595.2M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:03.5/0:00:07.0 (0.5), totSession cpu/real = 0:02:43.6/0:06:20.3 (0.4), mem = 3508.2M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:18, real = 0:00:56, mem = 3689.6M, totSessionCpu=0:02:44 **

Active setup views:
 view_slow_mission
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:43.9/0:06:21.0 (0.4), mem = 3566.4M


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*info: 1 clock net excluded
*info: 1 ideal net excluded from IPO operation.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+-----------------+---------+-----------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View    |Pathgroup|                End Point                |
+--------+--------+---------+------------+--------+-----------------+---------+-----------------------------------------+
|   0.000|   0.000|   14.37%|   0:00:00.0| 3566.4M|view_slow_mission|       NA| NA                                      |
+--------+--------+---------+------------+--------+-----------------+---------+-----------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3566.4M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3566.4M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.3/0:00:08.7 (0.5), totSession cpu/real = 0:02:48.2/0:06:29.6 (0.4), mem = 3506.4M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:49.0/0:06:31.2 (0.4), mem = 3564.5M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 14.37
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   14.37%|        -|   0.000|   0.000|   0:00:00.0| 3566.5M|
|   14.37%|        0|   0.000|   0.000|   0:00:01.0| 3566.5M|
|   14.37%|        0|   0.000|   0.000|   0:00:00.0| 3566.5M|
|   14.37%|        0|   0.000|   0.000|   0:00:00.0| 3566.5M|
|   14.37%|        2|   0.000|   0.000|   0:00:00.0| 3590.1M|
|   14.37%|        0|   0.000|   0.000|   0:00:00.0| 3590.1M|
|   14.37%|        0|   0.000|   0.000|   0:00:00.0| 3590.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 14.37
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:02.5) (real = 0:00:05.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.5/0:00:05.0 (0.5), totSession cpu/real = 0:02:51.5/0:06:36.1 (0.4), mem = 3590.1M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:05, mem=3509.13M, totSessionCpu=0:02:52).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:51.6/0:06:36.5 (0.4), mem = 3509.1M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
Active views:
  view_slow_mission
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.37 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 676
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 1149 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1149
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1149 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.028480e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C1 ( 3)        99( 2.60%)        16( 0.42%)   ( 3.02%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        99( 0.36%)        16( 0.06%)   ( 0.41%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.10 sec, Curr Mem: 3.37 MB )
Early Global Route congestion estimation runtime: 0.10 seconds, mem = 3511.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   incrNP_iter_start

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:01.0)***
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.36 MB )
SKP will use view:
  view_slow_mission
Iteration  6: Total net bbox = 2.880e+03 (1.58e+03 1.29e+03)
              Est.  stn bbox = 3.591e+03 (1.99e+03 1.60e+03)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 3497.6M
Iteration  7: Total net bbox = 3.411e+03 (1.82e+03 1.59e+03)
              Est.  stn bbox = 4.180e+03 (2.24e+03 1.94e+03)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 3481.6M
Iteration  8: Total net bbox = 3.779e+03 (2.02e+03 1.76e+03)
              Est.  stn bbox = 4.556e+03 (2.44e+03 2.11e+03)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 3481.6M
Iteration  9: Total net bbox = 4.076e+03 (2.16e+03 1.91e+03)
              Est.  stn bbox = 4.861e+03 (2.59e+03 2.27e+03)
              cpu = 0:00:02.4 real = 0:00:05.0 mem = 3481.6M
Iteration 10: Total net bbox = 3.872e+03 (2.01e+03 1.86e+03)
              Est.  stn bbox = 4.639e+03 (2.42e+03 2.22e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 3497.6M
Move report: Timing Driven Placement moves 1128 insts, mean move: 3.40 um, max move: 12.54 um 
	Max move on inst (U1831): (48.02, 45.58) --> (39.80, 41.26)

Finished Incremental Placement (cpu=0:00:04.6, real=0:00:09.0, mem=3481.6M)
Begin: Reorder Scan Chains
End: Reorder Scan Chains

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:02:57 mem=3481.6M) ***
Total net bbox length = 4.160e+03 (2.272e+03 1.888e+03) (ext = 1.433e+02)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 1126 insts, mean move: 0.15 um, max move: 3.27 um 
	Max move on inst (U1231): (6.37, 29.91) --> (9.63, 29.92)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 3452.7MB
Summary Report:
Instances move: 1126 (out of 1128 movable)
Instances flipped: 1
Mean displacement: 0.15 um
Max displacement: 3.27 um (Instance: U1231) (6.368, 29.905) -> (9.628, 29.92)
	Length: 2 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_INV_0P75
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 3.855e+03 (1.964e+03 1.891e+03) (ext = 1.409e+02)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 3452.7MB
*** Finished refinePlace (0:02:57 mem=3452.7M) ***
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 676
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 1149 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1149
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1149 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.553280e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C1 ( 3)        73( 1.93%)        13( 0.34%)         1( 0.03%)   ( 2.30%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total        73( 0.26%)        13( 0.05%)         1( 0.00%)   ( 0.31%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.09 sec, Curr Mem: 3.32 MB )
Early Global Route congestion estimation runtime: 0.10 seconds, mem = 3457.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 363um, number of vias: 656
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1V)             0   1455 
[NR-eGR]  M2  (2H)             0   4047 
[NR-eGR]  C1  (3V)          1759   5389 
[NR-eGR]  C2  (4H)          2414   1262 
[NR-eGR]  C3  (5V)           977     11 
[NR-eGR]  C4  (6H)            42      0 
[NR-eGR]  C5  (7V)             0      0 
[NR-eGR]  JA  (8H)             0      0 
[NR-eGR]  QA  (9V)             0      0 
[NR-eGR]  QB  (10H)            0      0 
[NR-eGR]  LB  (11V)            0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total         5192  12164 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3855um
[NR-eGR] Total length: 5192um, number of vias: 12164
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Early Global Route wiring runtime: 0.04 seconds, mem = 3473.7M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:05.3, real=0:00:11.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3473.7M)
Extraction called for design 'TOP' of instances=1128 and nets=1151 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3473.664M)
**optDesign ... cpu = 0:00:32, real = 0:01:25, mem = 3662.4M, totSessionCpu=0:02:57 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3703.12)
Total number of fetched objects 1149
End delay calculation. (MEM=3709.05 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3709.05 CPU=0:00:00.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:03.0 totSessionCpu=0:02:58 mem=3517.9M)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:06.4/0:00:16.6 (0.4), totSession cpu/real = 0:02:58.0/0:06:53.1 (0.4), mem = 3459.9M
Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:58.6/0:06:54.2 (0.4), mem = 3534.1M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 14.37
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   14.37%|        -|   0.000|   0.000|   0:00:00.0| 3550.1M|
|   14.37%|        0|   0.000|   0.000|   0:00:00.0| 3550.1M|
|   14.37%|        0|   0.000|   0.000|   0:00:00.0| 3550.1M|
|   14.37%|        0|   0.000|   0.000|   0:00:00.0| 3550.1M|
|   14.37%|        0|   0.000|   0.000|   0:00:00.0| 3550.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 14.37
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.4) (real = 0:00:01.0) **
*** Finished re-routing un-routed nets (3550.1M) ***


*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=3550.1M) ***
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.6/0:00:01.2 (0.5), totSession cpu/real = 0:02:59.2/0:06:55.4 (0.4), mem = 3550.1M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=3484.07M, totSessionCpu=0:02:59).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:59.4/0:06:55.8 (0.4), mem = 3484.1M
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|    49.14|     0.00|       0|       0|       0| 14.37%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|    49.14|     0.00|       0|       0|       0| 14.37%| 0:00:00.0|  3542.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3542.2M) ***

*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:01.2/0:00:02.4 (0.5), totSession cpu/real = 0:03:00.6/0:06:58.2 (0.4), mem = 3484.2M
End: GigaOpt postEco DRV Optimization
**WARN: (IMPOPT-7329):	Skipping refinePlace due to user configuration.
Register exp ratio and priority group on 0 nets on 1149 nets : 

Active setup views:
 view_slow_mission
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'TOP' of instances=1128 and nets=1151 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Grid density data update skipped
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3466.867M)
Skewing Data Summary (End_of_FINAL)

Skew summary for view view_slow_mission:
* Accumulated skew : count = 0

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3698.27)
Total number of fetched objects 1149
End delay calculation. (MEM=3708.39 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3708.39 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:03.0 totSessionCpu=0:03:02 mem=3514.6M)
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:36, real = 0:01:39, mem = 3693.3M, totSessionCpu=0:03:02 **


------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.145  | 49.724  | 49.145  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -69     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.366%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Begin: Collecting metrics
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   49.718 |           |        0 |       14.33 |            |              | 0:00:05  |        3484 |    0 |   2 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:08  |        3494 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:03  |        3493 |      |     |
| drv_fixing_2            |     0.000 |   49.162 |         0 |        0 |       14.37 |            |              | 0:00:07  |        3508 |    0 |   0 |
| global_opt              |           |   49.162 |           |        0 |       14.37 |            |              | 0:00:09  |        3506 |      |     |
| area_reclaiming         |     0.000 |   49.162 |         0 |        0 |       14.37 |            |              | 0:00:06  |        3509 |      |     |
| incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:17  |        3511 |      |     |
| area_reclaiming_2       |    49.724 |   49.145 |         0 |        0 |       14.37 |            |              | 0:00:03  |        3484 |      |     |
| drv_eco_fixing          |    49.724 |   49.145 |         0 |        0 |       14.37 |            |              | 0:00:02  |        3484 |    0 |   0 |
| final_summary           |    49.724 |   49.145 |           |        0 |       14.37 |            |              | 0:00:10  |        3469 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:00:37, real = 0:01:49, mem = 3695.3M, totSessionCpu=0:03:02 **
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_prects
Info: final physical memory for 2 CRR processes is 1754.64MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Disable CTE adjustment.
Disable Layer aware incrSKP.
**place_opt_design ... cpu = 0:00:52, real = 0:02:41, mem = 3373.8M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPOPT-7329          1  Skipping refinePlace due to user configu...
WARNING   NRIF-95              6  Option setNanoRouteMode -routeTopRouting...
*** Message Summary: 7 warning(s), 0 error(s)

*** place_opt_design #1 [finish] () : cpu/real = 0:00:52.3/0:02:41.1 (0.3), totSession cpu/real = 0:03:05.3/0:07:51.9 (0.4), mem = 3373.8M
#% End place_opt_design (date=05/31 15:58:36, total cpu=0:00:52.3, real=0:02:41, peak res=3713.4M, current mem=3586.9M)
<CMD> reportCongestion -overflow
Usage: (2.4%H 2.7%V) = (2.656e+03um 3.965e+03um) = (2459 3671)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  5:	3969	100.00%	3969	100.00%
<CMD> timeDesign -preCTS -prefix preCTS_setup -outDir timingReports
*** timeDesign #3 [begin] () : totSession cpu/real = 0:03:05.3/0:07:52.0 (0.4), mem = 3373.8M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3373.8M)


------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.145  | 49.724  | 49.145  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -69     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.366%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.61 sec
Total Real time: 2.0 sec
Total Memory Usage: 3373.949219 Mbytes
*** timeDesign #3 [finish] () : cpu/real = 0:00:00.6/0:00:01.8 (0.3), totSession cpu/real = 0:03:05.9/0:07:53.7 (0.4), mem = 3373.9M
<CMD> timeDesign -preCTS -hold -prefix preCTS_hold -outDir timingReports
*** timeDesign #4 [begin] () : totSession cpu/real = 0:03:05.9/0:07:53.7 (0.4), mem = 3373.9M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3356.4M)

OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3588.69)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 1149
End delay calculation. (MEM=3596.54 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3596.54 CPU=0:00:00.3 REAL=0:00:01.0)
Turning on fast DC mode.
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:03:07 mem=3420.7M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.098  | -0.068  | -0.098  |
|           TNS (ns):| -11.072 | -10.460 | -1.473  |
|    Violating Paths:|   281   |   221   |   87    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 14.366%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.31 sec
Total Real time: 1.0 sec
Total Memory Usage: 3341.164062 Mbytes
*** timeDesign #4 [finish] () : cpu/real = 0:00:01.3/0:00:01.4 (1.0), totSession cpu/real = 0:03:07.2/0:07:55.1 (0.4), mem = 3341.2M
<CMD> setDesignMode -powerEffort high
<CMD> setOptMode -leakageToDynamicRatio 0.5
<CMD> optPower -preCTS
*** optPower #1 [begin] () : totSession cpu/real = 0:03:07.2/0:07:55.1 (0.4), mem = 3341.2M
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3802):	The optPower command does not support the distributed mode: running the simple multithreaded mode.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3588.53)
*** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
Total number of fetched objects 1149
End delay calculation. (MEM=3599.24 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3599.24 CPU=0:00:00.4 REAL=0:00:01.0)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
**INFO: No dynamic/leakage power view specified, setting up the setup view "view_slow_mission" as power view
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.

clk(10MHz) 
Starting Levelizing
2025-May-31 15:58:40 (2025-May-31 19:58:40 GMT)
2025-May-31 15:58:40 (2025-May-31 19:58:40 GMT): 10%
2025-May-31 15:58:40 (2025-May-31 19:58:40 GMT): 20%
2025-May-31 15:58:40 (2025-May-31 19:58:40 GMT): 30%
2025-May-31 15:58:40 (2025-May-31 19:58:40 GMT): 40%
2025-May-31 15:58:40 (2025-May-31 19:58:40 GMT): 50%
2025-May-31 15:58:40 (2025-May-31 19:58:40 GMT): 60%
2025-May-31 15:58:40 (2025-May-31 19:58:40 GMT): 70%
2025-May-31 15:58:40 (2025-May-31 19:58:40 GMT): 80%
2025-May-31 15:58:40 (2025-May-31 19:58:40 GMT): 90%

Finished Levelizing
2025-May-31 15:58:40 (2025-May-31 19:58:40 GMT)

Starting Activity Propagation
2025-May-31 15:58:40 (2025-May-31 19:58:40 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-May-31 15:58:40 (2025-May-31 19:58:40 GMT): 10%
2025-May-31 15:58:40 (2025-May-31 19:58:40 GMT): 20%

Finished Activity Propagation
2025-May-31 15:58:40 (2025-May-31 19:58:40 GMT)
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3773.7M, totSessionCpu=0:10:52 **


------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 49.145  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   450   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -69     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.366%
------------------------------------------------------------------
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.

 Design has 1141 nets in selected transition density range, driven by 162 HVT insts, 0 MVT insts and 979 LVT insts

Begin: Power Optimization
env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir7

Power Net Detected:
        Voltage	    Name
             0V	    gnd
          0.72V	    vdd
Using Power View: view_slow_mission.

Begin Power Analysis

             0V	    gnd
          0.72V	    vdd

Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3774.61MB/6106.20MB/3774.62MB)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3774.62MB/6106.20MB/3774.63MB)

Begin Processing Timing Window Data for Power Calculation

clk(10MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3774.63MB/6106.20MB/3774.63MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3774.65MB/6106.20MB/3774.65MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-May-31 16:06:25 (2025-May-31 20:06:25 GMT)
2025-May-31 16:06:25 (2025-May-31 20:06:25 GMT): 10%
2025-May-31 16:06:25 (2025-May-31 20:06:25 GMT): 20%

Finished Activity Propagation
2025-May-31 16:06:25 (2025-May-31 20:06:25 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3774.67MB/6106.20MB/3774.67MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-May-31 16:06:25 (2025-May-31 20:06:25 GMT)
 ... Calculating switching power
2025-May-31 16:06:25 (2025-May-31 20:06:25 GMT): 10%
2025-May-31 16:06:25 (2025-May-31 20:06:25 GMT): 20%
2025-May-31 16:06:25 (2025-May-31 20:06:25 GMT): 30%
2025-May-31 16:06:25 (2025-May-31 20:06:25 GMT): 40%
2025-May-31 16:06:25 (2025-May-31 20:06:25 GMT): 50%
 ... Calculating internal and leakage power
** WARN:  (VOLTUS_POWR-2047): The power pin of the following cells is unable to make a connection with the external/physical rail for the cell instance in the design. Check that the PG pin name given in the .lib file is consistent with the PG pin name in the LEF file, and that the connections of the PG pin in .lib to the external rail have been specified. The power will be assigned to the default rail instead of the actual rail.

POWER LEVEL         CELL                              INSTANCE
VNW_P               UDB116SVT24_BUF_1P5               FE_OFC5_RX
VNW_P               UDB116SVT24_BUF_2                 FE_OFC4_rst
VNW_P               UDB116SVT24_INV_0P75              FE_DBTC18_n711
VNW_P               UDB116SVT24_FDPCBQ_1              \fsm_sync_inst/sh_en_prev_reg 
VNW_P               UDB116SVT24_FDNQ_V2_1             \fsm_sync_inst/state_neg_reg 
VNW_P               UDB116SVT24_FDPRBQ_V2_1           \sh_sync_inst/interval_sum_reg[28] 
VNW_P               UDB116SVT24_FDPSBQ_1              \sh_sync_inst/sh_en_done_reg 
2025-May-31 16:06:25 (2025-May-31 20:06:25 GMT): 60%
VNW_P               UDB116SVT24_ADDF_V1_1             \intadd_0/U2 
VNW_P               UDB116SVT24_FDPQ_V2_4             \fsm_sync_inst/state_pos_reg 
VNW_P               UDB116SVT24_OR2_0P75              U890
2025-May-31 16:06:25 (2025-May-31 20:06:25 GMT): 70%
2025-May-31 16:06:25 (2025-May-31 20:06:25 GMT): 80%
2025-May-31 16:06:26 (2025-May-31 20:06:26 GMT): 90%

Finished Calculating power
2025-May-31 16:06:26 (2025-May-31 20:06:26 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3775.10MB/6106.20MB/3775.10MB)

Begin Processing User Attributes

Begin Processing set_power
Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3775.10MB/6106.20MB/3775.17MB)
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3775.17MB/6106.20MB/3775.17MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3775.17MB/6106.20MB/3775.18MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3775.25MB/6106.20MB/3775.25MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 23.10-p003_1 (64bit) 02/01/2024 13:54 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-May-31 16:06:26 (2025-May-31 20:06:26 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: TOP
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.00498802 	    8.8509%
Total Switching Power:       0.00170645 	    3.0280%
Total Leakage Power:         0.04966147 	   88.1211%
Total Power:                 0.05635594
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                      0.004007   0.0002577     0.02792     0.03219       57.11
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                   0.000981    0.001449     0.02174     0.02417       42.89
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                           0.004988    0.001706     0.04966     0.05636         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
vdd                      0.72   0.004988    0.001706     0.04966     0.05636         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: fsm_sync_inst/state_pos_reg (UDB116SVT24_FDPQ_V2_4):        0.0002066
*              Highest Leakage Power: fsm_sync_inst/state_pos_reg (UDB116SVT24_FDPQ_V2_4):        0.0001781
*                Total Cap:      1.96446e-12 F
*                Total instances in design:  1128
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3775.55MB/6106.20MB/3775.61MB)



**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
OptDebug: Start of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.145|0.000|
|reg2reg   |49.724|0.000|
|HEPG      |49.724|0.000|
|All Paths |49.145|0.000|
+----------+------+-----+

Begin: Core Power Optimization
*** PowerOpt #1 [begin] (optPower #1) : totSession cpu/real = 0:10:56.9/0:15:44.9 (0.7), mem = 3547.3M
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
(I,S,L,T): view_slow_mission: 0.00510859, 0.00232778, 0.049345, 0.0567814
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 14.37
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   14.37%|        -|   0.000|   0.000|   0:00:00.0| 3727.0M|
|   14.37%|       27|   0.000|   0.000|   0:00:01.0| 3735.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 14.37
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of insts committed for which the initial cell was dont use = 0

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
Info : Out of 456 seq cells, 0 cells are internal dont use, and 67 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:03.4) (real = 0:00:03.0) **
(I,S,L,T): view_slow_mission: 0.00510721, 0.00232475, 0.0492902, 0.0567221
*** PowerOpt #1 [finish] (optPower #1) : cpu/real = 0:00:03.4/0:00:03.4 (1.0), totSession cpu/real = 0:11:00.3/0:15:48.3 (0.7), mem = 3735.0M
Checking setup slack degradation ...
env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir7
Using Power View: view_slow_mission.

Begin Power Analysis

             0V	    gnd
          0.72V	    vdd
Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3903.44MB/6328.97MB/3903.44MB)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3903.44MB/6328.97MB/3903.44MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3903.44MB/6328.97MB/3903.44MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3903.44MB/6328.97MB/3903.44MB)

Begin Processing Signal Activity


Starting Levelizing
2025-May-31 16:06:32 (2025-May-31 20:06:32 GMT)
2025-May-31 16:06:32 (2025-May-31 20:06:32 GMT): 10%
2025-May-31 16:06:32 (2025-May-31 20:06:32 GMT): 20%
2025-May-31 16:06:32 (2025-May-31 20:06:32 GMT): 30%
2025-May-31 16:06:32 (2025-May-31 20:06:32 GMT): 40%
2025-May-31 16:06:32 (2025-May-31 20:06:32 GMT): 50%
2025-May-31 16:06:32 (2025-May-31 20:06:32 GMT): 60%
2025-May-31 16:06:32 (2025-May-31 20:06:32 GMT): 70%
2025-May-31 16:06:32 (2025-May-31 20:06:32 GMT): 80%
2025-May-31 16:06:32 (2025-May-31 20:06:32 GMT): 90%

Finished Levelizing
2025-May-31 16:06:32 (2025-May-31 20:06:32 GMT)

Starting Activity Propagation
2025-May-31 16:06:32 (2025-May-31 20:06:32 GMT)
2025-May-31 16:06:32 (2025-May-31 20:06:32 GMT): 10%
2025-May-31 16:06:32 (2025-May-31 20:06:32 GMT): 20%

Finished Activity Propagation
2025-May-31 16:06:32 (2025-May-31 20:06:32 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3903.44MB/6328.97MB/3903.44MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-May-31 16:06:32 (2025-May-31 20:06:32 GMT)
 ... Calculating switching power
2025-May-31 16:06:32 (2025-May-31 20:06:32 GMT): 10%
2025-May-31 16:06:32 (2025-May-31 20:06:32 GMT): 20%
2025-May-31 16:06:32 (2025-May-31 20:06:32 GMT): 30%
2025-May-31 16:06:32 (2025-May-31 20:06:32 GMT): 40%
2025-May-31 16:06:32 (2025-May-31 20:06:32 GMT): 50%
 ... Calculating internal and leakage power
2025-May-31 16:06:32 (2025-May-31 20:06:32 GMT): 60%
2025-May-31 16:06:33 (2025-May-31 20:06:33 GMT): 70%
2025-May-31 16:06:33 (2025-May-31 20:06:33 GMT): 80%
2025-May-31 16:06:33 (2025-May-31 20:06:33 GMT): 90%

Finished Calculating power
2025-May-31 16:06:33 (2025-May-31 20:06:33 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3903.45MB/6328.97MB/3903.45MB)

Begin Processing User Attributes

Begin Processing set_power
Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3903.45MB/6328.97MB/3903.45MB)
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3903.45MB/6328.97MB/3903.45MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3903.45MB/6328.97MB/3903.45MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3903.45MB/6328.97MB/3903.45MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 23.10-p003_1 (64bit) 02/01/2024 13:54 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-May-31 16:06:33 (2025-May-31 20:06:33 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: TOP
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.00498577 	    8.8563%
Total Switching Power:       0.00170342 	    3.0258%
Total Leakage Power:         0.04960730 	   88.1179%
Total Power:                 0.05629649
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                      0.004007   0.0002573     0.02791     0.03218       57.16
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                  0.0009788    0.001446      0.0217     0.02412       42.84
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                           0.004986    0.001703     0.04961      0.0563         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
vdd                      0.72   0.004986    0.001703     0.04961      0.0563         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: fsm_sync_inst/state_pos_reg (UDB116SVT24_FDPQ_V2_3):         0.000197
*              Highest Leakage Power: fsm_sync_inst/state_pos_reg (UDB116SVT24_FDPQ_V2_3):        0.0001687
*                Total Cap:      1.9613e-12 F
*                Total instances in design:  1128
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3903.69MB/6328.97MB/3903.69MB)

OptDebug: End of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.145|0.000|
|reg2reg   |49.724|0.000|
|HEPG      |49.724|0.000|
|All Paths |49.145|0.000|
+----------+------+-----+

End: Power Optimization (cpu=0:00:04, real=0:00:04, mem=3582.98M, totSessionCpu=0:11:01).


------------------------------------------------------------------
         After Power Reclaim
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.145  | 49.724  | 49.145  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -69     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.366%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 3889.1M, totSessionCpu=0:11:01 **
OPTC: user 20.0
** Finished Power Reclaim Optimization (cpu = 0:07:54) (real = 0:07:54) **
*** optPower #1 [finish] () : cpu/real = 0:07:54.3/0:07:54.4 (1.0), totSession cpu/real = 0:11:01.5/0:15:49.5 (0.7), mem = 3583.1M
<CMD> saveDesign preCTS.inn
#% Begin save design ... (date=05/31 16:06:34, mem=3798.0M)
% Begin Save ccopt configuration ... (date=05/31 16:06:34, mem=3798.0M)
% End Save ccopt configuration ... (date=05/31 16:06:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=3798.3M, current mem=3798.3M)
% Begin Save netlist data ... (date=05/31 16:06:34, mem=3798.3M)
Writing Binary DB to preCTS.inn.dat/TOP.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/31 16:06:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=3798.3M, current mem=3798.3M)
Saving symbol-table file ...
Saving congestion map file preCTS.inn.dat/TOP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/31 16:06:34, mem=3798.5M)
Saving AAE Data ...
% End Save AAE data ... (date=05/31 16:06:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=3798.5M, current mem=3797.8M)
Saving preference file preCTS.inn.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/31 16:06:35, mem=3798.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/31 16:06:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=3798.2M, current mem=3798.2M)
Saving PG file preCTS.inn.dat/TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Sat May 31 16:06:35 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3560.7M) ***
*info - save blackBox cells to lef file preCTS.inn.dat/TOP.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/31 16:06:35, mem=3798.2M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=05/31 16:06:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=3798.2M, current mem=3798.2M)
% Begin Save routing data ... (date=05/31 16:06:35, mem=3798.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3560.7M) ***
% End Save routing data ... (date=05/31 16:06:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=3798.3M, current mem=3798.3M)
Saving property file preCTS.inn.dat/TOP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3563.7M) ***
Saving rc congestion map preCTS.inn.dat/TOP.congmap.gz ...
Saving preRoute extracted patterns in file 'preCTS.inn.dat/TOP.techData.gz' ...
Saving preRoute extraction data in directory 'preCTS.inn.dat/extraction/' ...
% Begin Save power constraints data ... (date=05/31 16:06:36, mem=3799.8M)
% End Save power constraints data ... (date=05/31 16:06:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=3799.8M, current mem=3799.8M)
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
Generated self-contained design preCTS.inn.dat
lib_fast lib_slow
rc_fast rc_slow
mode_mission
../../dc/TOP/report/con.sdc
#% End save design ... (date=05/31 16:06:36, total cpu=0:00:01.0, real=0:00:02.0, peak res=3800.1M, current mem=3800.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setOptMode -holdTargetSlack 0.050
<CMD> clock_opt_design
*** clock_opt_design #1 [begin] () : totSession cpu/real = 0:11:02.5/0:15:52.1 (0.7), mem = 3590.8M
**INFO: User's settings:
setOptMode -opt_view_pruning_hold_views_active_list            { view_fast_mission }
setOptMode -opt_view_pruning_setup_views_active_list           { view_slow_mission }
setOptMode -opt_view_pruning_setup_views_persistent_list       { view_slow_mission}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { view_slow_mission}
setOptMode -opt_drv_margin                                     0
setOptMode -opt_exp_pre_route_auto_flow_update                 true
setOptMode -opt_drv                                            true
setOptMode -opt_hold_target_slack                              0.05
setOptMode -opt_leakage_to_dynamic_ratio                       0.5
setOptMode -opt_resize_flip_flops                              true
setOptMode -opt_setup_target_slack                             0

Hard fence disabled

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:11:03 mem=3590.8M) ***

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer

Starting Small incrNP...
Density distribution unevenness ratio = 67.550%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3590.8M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3598.8MB
Summary Report:
Instances move: 0 (out of 1128 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3598.8MB
*** Finished refinePlace (0:11:03 mem=3598.8M) ***
ccopt_args: 
Turning off fast DC mode.
Runtime...
(clock_opt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(clock_opt_design): Checking analysis view for power/activity...
(clock_opt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): mode_mission
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 224 sinks and 0 clock gates.
Extracting original clock gating for clk done.
The skew group clk/mode_mission was created. It contains 224 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
Updating ideal nets and annotations...
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
Updating ideal nets and annotations done. (took cpu=0:00:00.2 real=0:00:00.2)
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin checking placement ... (start mem=3601.9M, init mem=3601.9M)
*info: Placed = 1128          
*info: Unplaced = 0           
Placement Density:14.36%(516/3594)
Placement Density (including fixed std cells):14.36%(516/3594)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3601.9M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * There are 2 clocks in propagated mode.

Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
No differences between SDC and CTS ideal net status found.
No differences between SDC and CTS transition time annotations found.
No differences between SDC and CTS delay annotations found.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Found 1 ideal nets, 1 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.3 real=0:00:00.3)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.3 real=0:00:00.3)

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
             0V	    gnd
          0.72V	    vdd

Starting Activity Propagation
2025-May-31 16:06:38 (2025-May-31 20:06:38 GMT)
2025-May-31 16:06:38 (2025-May-31 20:06:38 GMT): 10%
2025-May-31 16:06:38 (2025-May-31 20:06:38 GMT): 20%

Finished Activity Propagation
2025-May-31 16:06:38 (2025-May-31 20:06:38 GMT)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:11:04.5/0:15:54.2 (0.7), mem = 3619.1M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing activity data...
Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 224 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 224 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 676
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 1149 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1149
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1149 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.553280e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C1 ( 3)        73( 1.93%)        13( 0.34%)         1( 0.03%)   ( 2.30%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total        73( 0.26%)        13( 0.05%)         1( 0.00%)   ( 0.31%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 364um, number of vias: 658
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1V)             0   1455 
[NR-eGR]  M2  (2H)             0   4047 
[NR-eGR]  C1  (3V)          1760   5388 
[NR-eGR]  C2  (4H)          2414   1264 
[NR-eGR]  C3  (5V)           978     11 
[NR-eGR]  C4  (6H)            42      0 
[NR-eGR]  C5  (7V)             0      0 
[NR-eGR]  JA  (8H)             0      0 
[NR-eGR]  QA  (9V)             0      0 
[NR-eGR]  QB  (10H)            0      0 
[NR-eGR]  LB  (11V)            0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total         5193  12165 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3855um
[NR-eGR] Total length: 5193um, number of vias: 12165
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 3.48 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3.48 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[PSP]    Load db... (mem=3.5M)
[PSP]    Read data from FE... (mem=3.5M)
[PSP]    Read rows... (mem=3.5M)
[PSP]    Done Read rows (cpu=0.000s, mem=3.5M)

[PSP]    Done Read data from FE (cpu=0.000s, mem=3.5M)

[PSP]    Done Load db (cpu=0.000s, mem=3.5M)

[PSP]    Constructing placeable region... (mem=3.5M)
[PSP]    Compute region effective width... (mem=3.5M)
[PSP]    Done Compute region effective width (cpu=0.000s, mem=3.5M)

[PSP]    Done Constructing placeable region (cpu=0.000s, mem=3.5M)

Legalization setup done. (took cpu=0:00:00.6 real=0:00:00.6)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
    source_max_capacitance is set for at least one object
    target_max_trans_sdc is set for at least one object
  Private non-default CCOpt properties:
    cloning_copy_activity: 1 (default: false)
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
Route type trimming info:
  No route type modifications were made.
Library trimming buffers in power domain auto-default and half-corner dc_slow:setup.late removed 21 of 39 cells
Original list had 39 cells:
UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_12 UDB116SVT24_BUF_10 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_3 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_2 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 
New trimmed list has 18 cells:
UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12 UDB116SVT24_BUF_10 UDB116SVT24_BUF_9 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_4 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1 
Library trimming inverters in power domain auto-default and half-corner dc_slow:setup.late removed 1 of 18 cells
Original list had 18 cells:
UDB116SVT24_INV_32 UDB116SVT24_INV_24 UDB116SVT24_INV_20 UDB116SVT24_INV_18 UDB116SVT24_INV_16 UDB116SVT24_INV_15 UDB116SVT24_INV_12 UDB116SVT24_INV_10 UDB116SVT24_INV_9 UDB116SVT24_INV_8 UDB116SVT24_INV_6 UDB116SVT24_INV_5 UDB116SVT24_INV_4 UDB116SVT24_INV_3 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 
New trimmed list has 17 cells:
UDB116SVT24_INV_32 UDB116SVT24_INV_24 UDB116SVT24_INV_20 UDB116SVT24_INV_18 UDB116SVT24_INV_16 UDB116SVT24_INV_15 UDB116SVT24_INV_12 UDB116SVT24_INV_10 UDB116SVT24_INV_9 UDB116SVT24_INV_8 UDB116SVT24_INV_6 UDB116SVT24_INV_5 UDB116SVT24_INV_4 UDB116SVT24_INV_3 UDB116SVT24_INV_2 UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 
**WARN: (IMPCCOPT-2431):	Found 225 pin(s) with annotated transitions for the delay corner 'dc_slow' that are connected to non-ideal or non-dont_touch nets. These pins will be excluded from transition time design rule violation checking in this delay corner.
Type 'man IMPCCOPT-2431' for more detail.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    source_max_capacitance: 0.005 (default: auto)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12 UDB116SVT24_BUF_10 UDB116SVT24_BUF_9 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_4 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1
  Inverters:   UDB116SVT24_INV_32 UDB116SVT24_INV_24 UDB116SVT24_INV_20 UDB116SVT24_INV_18 UDB116SVT24_INV_16 UDB116SVT24_INV_15 UDB116SVT24_INV_12 UDB116SVT24_INV_10 UDB116SVT24_INV_9 UDB116SVT24_INV_8 UDB116SVT24_INV_6 UDB116SVT24_INV_5 UDB116SVT24_INV_4 UDB116SVT24_INV_3 UDB116SVT24_INV_2 UDB116SVT24_INV_1 UDB116SVT24_INV_0P75
  Clock gates: UDB116SVT24_CKGTPLT_V7_24 UDB116SVT24_CKGTPLT_V7_16 UDB116SVT24_CKGTPLT_V5_16 UDB116SVT24_CKGTPLT_V5_13 UDB116SVT24_CKGTPLT_V7_12 UDB116SVT24_CKGTPLT_V5_12 UDB116SVT24_CKGTPLT_V5_11 UDB116SVT24_CKGTPLT_V5_9 UDB116SVT24_CKGTPLT_V7_8 UDB116SVT24_CKGTPLT_V5_8 UDB116SVT24_CKGTPLT_V8_8 UDB116SVT24_CKGTPLT_V5_7 UDB116SVT24_CKGTPLT_V7_6 UDB116SVT24_CKGTPLT_V5_6 UDB116SVT24_CKGTPLT_V5_5 UDB116SVT24_CKGTPLT_V7_4 UDB116SVT24_CKGTPLT_V5_4 UDB116SVT24_CKGTPLT_V8_4 UDB116SVT24_CKGTPLT_V5_3P5 UDB116SVT24_CKGTPLT_V7_3 UDB116SVT24_CKGTPLT_V5_3 UDB116SVT24_CKGTPLT_V5_2P5 UDB116SVT24_CKGTPLT_V5_2 UDB116SVT24_CKGTPLT_V7_2 UDB116SVT24_CKGTPLT_V8_2 UDB116SVT24_CKGTPLT_V5_1P75 UDB116SVT24_CKGTPLT_V5_1P5 UDB116SVT24_CKGTPLT_V7_1 UDB116SVT24_CKGTPLT_V5_1 UDB116SVT24_CKGTPLT_V8_1 UDB116SVT24_CKGTPLT_V5_0P75
  Unblocked area available for placement of any clock cells in power_domain auto-default: 3594.413um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: C2/C1; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: C2/C1; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: C2/C1; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner dc_slow:setup, late and power domain auto-default:
  Slew time target (leaf):    0.060ns
  Slew time target (trunk):   0.060ns
  Slew time target (top):     0.060ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.030ns
  Buffer max distance: 253.914um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:UDB116SVT24_BUF_24, fastest_considered_half_corner=dc_slow:setup.late, optimalDrivingDistance=239.728um, saturatedSlew=0.052ns, speed=4506.165um per ns, cellArea=9.668um^2 per 1000um}
  Inverter  : {lib_cell:UDB116SVT24_INV_20, fastest_considered_half_corner=dc_slow:setup.late, optimalDrivingDistance=160.919um, saturatedSlew=0.038ns, speed=5149.408um per ns, cellArea=8.175um^2 per 1000um}
  Clock gate: {lib_cell:UDB116SVT24_CKGTPLT_V7_16, fastest_considered_half_corner=dc_slow:setup.late, optimalDrivingDistance=226.134um, saturatedSlew=0.052ns, speed=3595.135um per ns, cellArea=12.742um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/mode_mission:
 Created from constraint modes: {[]}
  Sources:                     pin clk
  Total number of sinks:       224
  Delay constrained sinks:     224
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner dc_slow:setup.late:
  Skew target:                 0.030ns
Primary reporting skew groups are:
skew_group clk/mode_mission with 224 clock sinks


Constraint summary
==================

Transition constraints are active in the following delay corners:

dc_slow:setup.late

Cap constraints are active in the following delay corners:

dc_slow:setup.late

Transition constraint summary:

------------------------------------------------------------------------------------------
Delay corner                    Target (ns)    Num pins    Target source     Clock tree(s)
------------------------------------------------------------------------------------------
dc_slow:setup.late (primary)         -            -              -                 -
             -                     0.060         226       auto extracted    all
------------------------------------------------------------------------------------------

Capacitance constraint summary:

----------------------------------------------------------------------------------------------------------
Delay corner                    Limit (pF)    Num nets    Target source                      Clock tree(s)
----------------------------------------------------------------------------------------------------------
dc_slow:setup.late (primary)        -            -                       -                         -
             -                    0.005          1        source_max_capacitance_property    all
----------------------------------------------------------------------------------------------------------


Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
  misc counts      : r=1, pp=0, mci=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState
**WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
Type 'man IMPCCOPT-2314' for more detail.

Ideal and dont_touch net fanout counts:

-----------------------------------------------------------
Min fanout    Max fanout    Number of ideal/dont_touch nets
-----------------------------------------------------------
      1            10                      0
     11           100                      0
    101          1000                      1
   1001         10000                      0
  10001           +                        0
-----------------------------------------------------------

Top ideal and dont_touch nets by fanout:

---------------------
Net name    Fanout ()
---------------------
clk            224
---------------------


No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:05.1 real=0:00:05.1)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
Adding driver cells for primary IOs done.
Adding driver cells for primary IOs...
Adding driver cells for primary IOs done.

----------------------------------------------------------------------------------------------
CCOpt reported the following when adding drivers below input ports and above output ports     
----------------------------------------------------------------------------------------------
  (empty table)
----------------------------------------------------------------------------------------------


Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:05.7 real=0:00:05.8)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before merging
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.4 real=0:00:00.4)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before clustering
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   after bottom-up phase
    Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.1)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:11:11 mem=3619.8M) ***
Total net bbox length = 3.855e+03 (1.964e+03 1.891e+03) (ext = 1.410e+02)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3587.8MB
Summary Report:
Instances move: 0 (out of 1128 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 3.855e+03 (1.964e+03 1.891e+03) (ext = 1.410e+02)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3587.8MB
*** Finished refinePlace (0:11:11 mem=3587.8M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 224).

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.7 real=0:00:00.7)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clock tree timing engine global stage delay update for dc_slow:setup.late...
    Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:01.0 real=0:00:01.0)
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Clustering':
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Clustering':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Clustering':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:01.2 real=0:00:01.2)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1150 (unrouted=2, trialRouted=1148, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 676
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute 1 out of 1149 routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 1149 nets ( ignored 1148 )
[NR-eGR] Connected 0 must-join pins/ports (pre-process)
[NR-eGR] #via pillars        : 0
[NR-eGR] #must join all port : 0
[NR-eGR] #multiple ports     : 0
[NR-eGR] #has must join      : 0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.121200e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C1 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 375um, number of vias: 573
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1V)             0     0 
[NR-eGR]  M2  (2H)             0   224 
[NR-eGR]  C1  (3V)           184   349 
[NR-eGR]  C2  (4H)           191     0 
[NR-eGR]  C3  (5V)             0     0 
[NR-eGR]  C4  (6H)             0     0 
[NR-eGR]  C5  (7V)             0     0 
[NR-eGR]  JA  (8H)             0     0 
[NR-eGR]  QA  (9V)             0     0 
[NR-eGR]  QB  (10H)            0     0 
[NR-eGR]  LB  (11V)            0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total          375   573 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 68um
[NR-eGR] Total length: 375um, number of vias: 573
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 375um, number of vias: 573
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1V)             0   1455 
[NR-eGR]  M2  (2H)             0   4047 
[NR-eGR]  C1  (3V)          1807   5402 
[NR-eGR]  C2  (4H)          2435   1165 
[NR-eGR]  C3  (5V)           920     11 
[NR-eGR]  C4  (6H)            42      0 
[NR-eGR]  C5  (7V)             0      0 
[NR-eGR]  JA  (8H)             0      0 
[NR-eGR]  QA  (9V)             0      0 
[NR-eGR]  QB  (10H)            0      0 
[NR-eGR]  LB  (11V)            0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total         5204  12080 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3855um
[NR-eGR] Total length: 5204um, number of vias: 12080
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 3.46 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3.46 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.2)
    Routing using eGR only done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1150 (unrouted=2, trialRouted=1148, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / clock_opt_design #1) : totSession cpu/real = 0:11:12.0/0:16:01.7 (0.7), mem = 3592.9M
Info: Enable timing driven in postCTS congRepair.

*** Start incrementalPlace ***
Effort level <high> specified for tdgp_reg2reg_default path_group
No Views given, use default active views for adaptive view pruning
Active views:
  view_slow_mission
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.49 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 676
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 680
[NR-eGR] Read 1149 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1148
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1148 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.250880e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C1 ( 3)        74( 1.96%)        10( 0.26%)         1( 0.03%)   ( 2.25%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total        74( 0.27%)        10( 0.04%)         1( 0.00%)   ( 0.31%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.49 MB )
Early Global Route congestion estimation runtime: 0.05 seconds, mem = 3601.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   incrNP_iter_start

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'TOP' of instances=1128 and nets=1151 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 3614.973M)
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3910.05)
Total number of fetched objects 1149
End delay calculation. (MEM=3917.7 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3917.7 CPU=0:00:00.3 REAL=0:00:00.0)
*** Finished SKP initialization (cpu=0:00:00.9, real=0:00:01.0)***
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.53 MB )
SKP will use view:
  view_slow_mission
Iteration  8: Total net bbox = 3.748e+03 (1.97e+03 1.77e+03)
              Est.  stn bbox = 4.510e+03 (2.38e+03 2.13e+03)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 3640.7M
Iteration  9: Total net bbox = 4.066e+03 (2.14e+03 1.92e+03)
              Est.  stn bbox = 4.839e+03 (2.56e+03 2.28e+03)
              cpu = 0:00:02.2 real = 0:00:02.0 mem = 3631.7M
Iteration 10: Total net bbox = 3.858e+03 (1.99e+03 1.87e+03)
              Est.  stn bbox = 4.608e+03 (2.39e+03 2.22e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 3647.7M
Move report: Timing Driven Placement moves 1128 insts, mean move: 0.96 um, max move: 4.63 um 
	Max move on inst (U1261): (16.94, 19.66) --> (14.99, 22.34)

Finished Incremental Placement (cpu=0:00:04.4, real=0:00:04.0, mem=3631.7M)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:11:17 mem=3631.7M) ***
Total net bbox length = 4.136e+03 (2.239e+03 1.897e+03) (ext = 1.447e+02)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 1126 insts, mean move: 0.12 um, max move: 1.53 um 
	Max move on inst (U1921): (42.09, 35.67) --> (43.27, 35.32)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3599.7MB
Summary Report:
Instances move: 1126 (out of 1128 movable)
Instances flipped: 1
Mean displacement: 0.12 um
Max displacement: 1.53 um (Instance: U1921) (42.087, 35.672) -> (43.268, 35.32)
	Length: 7 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_AOI32_1
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 3.938e+03 (2.044e+03 1.893e+03) (ext = 1.438e+02)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3599.7MB
*** Finished refinePlace (0:11:17 mem=3599.7M) ***
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 676
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 680
[NR-eGR] Read 1149 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1148
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1148 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.336200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)               (7)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C1 ( 3)        71( 1.87%)        14( 0.37%)         0( 0.00%)         1( 0.03%)   ( 2.26%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total        71( 0.26%)        14( 0.05%)         0( 0.00%)         1( 0.00%)   ( 0.31%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3.48 MB )
Early Global Route congestion estimation runtime: 0.05 seconds, mem = 3604.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1V)             0   1455 
[NR-eGR]  M2  (2H)             0   4047 
[NR-eGR]  C1  (3V)          1792   5395 
[NR-eGR]  C2  (4H)          2507   1107 
[NR-eGR]  C3  (5V)           891     11 
[NR-eGR]  C4  (6H)            20      2 
[NR-eGR]  C5  (7V)             0      0 
[NR-eGR]  JA  (8H)             0      0 
[NR-eGR]  QA  (9V)             0      0 
[NR-eGR]  QB  (10H)            0      0 
[NR-eGR]  LB  (11V)            0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total         5209  12017 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3938um
[NR-eGR] Total length: 5209um, number of vias: 12017
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Early Global Route wiring runtime: 0.03 seconds, mem = 3620.7M

*** Finished incrementalPlace (cpu=0:00:05.0, real=0:00:05.0)***
*** IncrReplace #1 [finish] (CTS #1 / clock_opt_design #1) : cpu/real = 0:00:05.1/0:00:05.2 (1.0), totSession cpu/real = 0:11:17.0/0:16:06.9 (0.7), mem = 3620.7M
Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
    Congestion Repair done. (took cpu=0:00:05.2 real=0:00:05.2)
  CCOpt: Starting congestion repair using flow wrapper done.

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:05.6 real=0:00:05.6)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'TOP' of instances=1128 and nets=1151 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3620.684M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for dc_slow:setup.late...
  Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after clustering cong repair call:
    Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary after clustering cong repair call:
    skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  CongRepair After Initial Clustering done. (took cpu=0:00:05.7 real=0:00:05.8)
  Stage::Clustering done. (took cpu=0:00:06.9 real=0:00:06.9)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unnecessary root buffering':
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unconstrained drivers':
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing insertion delay 1':
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing longest path buffering':
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing delay of long paths...
    Clock DAG stats after 'Reducing delay of long paths':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing delay of long paths':
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after 'Reducing delay of long paths':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Reducing delay of long paths':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing delay of long paths':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing delay of long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction done. (took cpu=0:00:06.9 real=0:00:07.0)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock tree routing':
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates: 
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 1':
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 2':
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing...
  Improving subtree skew...
    Clock DAG stats after 'Improving subtree skew':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving subtree skew':
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after 'Improving subtree skew':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Improving subtree skew':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving subtree skew':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving subtree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Offloading subtrees by buffering...
    Clock DAG stats after 'Offloading subtrees by buffering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Offloading subtrees by buffering':
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after 'Offloading subtrees by buffering':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Offloading subtrees by buffering':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Offloading subtrees by buffering':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Offloading subtrees by buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  AdjustingMinPinPIDs for balancing...
    Approximately balancing fragments step...
      Resolve constraints - Approximately balancing fragments...
      Resolving skew group constraints...
        Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 11 variables and 23 constraints; tolerance 1
      Resolving skew group constraints done.
      Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      Estimate delay to be added in balancing - Approximately balancing fragments...
      Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
      Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments...
        Moving gates to improve sub-tree skew...
          Tried: 2 Succeeded: 0
          Topology Tried: 0 Succeeded: 0
          0 Succeeded with SS ratio
          0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
          Total reducing skew: 0 Average reducing skew for 0 nets : 0
          Clock DAG stats after 'Moving gates to improve sub-tree skew':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'Moving gates to improve sub-tree skew':
            Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
          Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
            Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
        Approximately balancing fragments bottom up...
          Clock DAG stats after 'Approximately balancing fragments bottom up':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'Approximately balancing fragments bottom up':
            Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
          Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
            Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
        Approximately balancing fragments, wire and cell delays...
        Approximately balancing fragments, wire and cell delays, iteration 1...
          Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
            Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
          Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
            Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
        Approximately balancing fragments, wire and cell delays, iteration 1 done.
        Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments done.
      Clock DAG stats after 'Approximately balancing fragments step':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'Approximately balancing fragments step':
        Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
      Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
        Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after Approximately balancing fragments:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after Approximately balancing fragments:
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after Approximately balancing fragments:
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Skew group summary after Approximately balancing fragments:
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Improving fragments clock skew...
      Clock DAG stats after 'Improving fragments clock skew':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'Improving fragments clock skew':
        Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
      Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
        Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
      Primary reporting skew groups after 'Improving fragments clock skew':
        skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
      Skew group summary after 'Improving fragments clock skew':
        skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  AdjustingMinPinPIDs for balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 11 variables and 23 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
          misc counts      : r=1, pp=0, mci=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
          Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing step':
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing paths':
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for dc_slow:setup.late...
  Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats before polishing:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations before polishing:
    Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
  Clock DAG primary half-corner transition distribution before polishing:
    Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
  Primary reporting skew groups before polishing:
    skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
  Skew group summary before polishing:
    skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
  Merging balancing drivers for power...
    Tried: 2 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Merging balancing drivers for power':
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock skew':
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving clock skew':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates: 
        ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
    Iteration 1 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance':
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.000pF fall=0.000pF).
    Resizing gates: 
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving insertion delay':
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'Wire Reduction extra effort':
        Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Orientation Wirelength Optimization: Attempted = 0 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 0 , Illegal = 0 , Other = 0
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Wire Opt OverFix':
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPCCOPT-1484):	No activity file is loaded; therefore the CTS activity driven optimization will not be triggered.
Type 'man IMPCCOPT-1484' for more detail.
  Total capacitance is (rise=0.000pF fall=0.000pF), of which (rise=0.000pF fall=0.000pF) is wire, and (rise=0.000pF fall=0.000pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 0 clock instances.
  Performing clock and sink only refine place with checks partially disabled for sinks.

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:11:18 mem=3616.9M) ***
Total net bbox length = 3.938e+03 (2.044e+03 1.893e+03) (ext = 1.438e+02)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3592.9MB
Summary Report:
Instances move: 0 (out of 1128 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 3.938e+03 (2.044e+03 1.893e+03) (ext = 1.438e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3592.9MB
*** Finished refinePlace (0:11:18 mem=3592.9M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 224).
  Restoring pStatusCts on 0 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::Updating netlist done. (took cpu=0:00:00.5 real=0:00:00.5)
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.6 real=0:00:00.6)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1150 (unrouted=2, trialRouted=1148, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 676
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute 1 out of 1149 routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 1149 nets ( ignored 1148 )
[NR-eGR] Connected 0 must-join pins/ports (pre-process)
[NR-eGR] #via pillars        : 0
[NR-eGR] #must join all port : 0
[NR-eGR] #multiple ports     : 0
[NR-eGR] #has must join      : 0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.797200e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C1 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 333um, number of vias: 525
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1V)             0     0 
[NR-eGR]  M2  (2H)             0   224 
[NR-eGR]  C1  (3V)           186   301 
[NR-eGR]  C2  (4H)           146     0 
[NR-eGR]  C3  (5V)             0     0 
[NR-eGR]  C4  (6H)             0     0 
[NR-eGR]  C5  (7V)             0     0 
[NR-eGR]  JA  (8H)             0     0 
[NR-eGR]  QA  (9V)             0     0 
[NR-eGR]  QB  (10H)            0     0 
[NR-eGR]  LB  (11V)            0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total          333   525 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 67um
[NR-eGR] Total length: 333um, number of vias: 525
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 333um, number of vias: 525
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1V)             0   1455 
[NR-eGR]  M2  (2H)             0   4047 
[NR-eGR]  C1  (3V)          1794   5347 
[NR-eGR]  C2  (4H)          2462   1107 
[NR-eGR]  C3  (5V)           891     11 
[NR-eGR]  C4  (6H)            20      2 
[NR-eGR]  C5  (7V)             0      0 
[NR-eGR]  JA  (8H)             0      0 
[NR-eGR]  QA  (9V)             0      0 
[NR-eGR]  QB  (10H)            0      0 
[NR-eGR]  LB  (11V)            0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total         5166  11969 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3938um
[NR-eGR] Total length: 5166um, number of vias: 11969
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 3.47 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3.47 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.2)
      Routing using eGR only done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1150 (unrouted=2, trialRouted=1148, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.2)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'TOP' of instances=1128 and nets=1151 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3600.859M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - Initializing placement interface...

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Loading clock net RC data...
        Preprocessing clock nets...
        Nets initialized for optimization: Seen: 1 Attempted: 1 Successful: 1 Unsuccessful: 0 Invalid: 0
        Preprocessing clock nets done. (took cpu=0:00:00.0 real=0:00:00.0)
        Loading clock net RC data done. (took cpu=0:00:00.0 real=0:00:00.0)
        ProEngine running disconnected to DB
        Disconnecting...
        Disconnecting Clock Trees
        Disconnecting done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for dc_slow:setup.late...
        Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
          misc counts      : r=1, pp=0, mci=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations eGRPC initial state:
          Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        Skew group summary eGRPC initial state:
          skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Modifying slew-target multiplier from 1 to 0.9
          Artificially removing short and long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Prefiltering Summary : numPassedPreFiltering = 1, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
          Downsizing Pass 0...
          Resizing gates: ...20% ...40% ...60% ...80% ...100% 
          Downsizing Pass 0 done. (took cpu=0:00:00.0 real=0:00:00.0)
          Downsizing Pass Summary 0, attempted = 1, resized = 0, running total = 0
          DoDownSizing Summary : numSized = 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
          misc counts      : r=1, pp=0, mci=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations before routing clock trees:
          Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
        Primary reporting skew groups before routing clock trees:
          skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        Skew group summary before routing clock trees:
          skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 0 clock instances.
  Performing Single Pass Refine Place.

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:11:19 mem=3601.0M) ***
Total net bbox length = 3.938e+03 (2.044e+03 1.893e+03) (ext = 1.438e+02)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3593.0MB
Summary Report:
Instances move: 0 (out of 1128 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 3.938e+03 (2.044e+03 1.893e+03) (ext = 1.438e+02)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3593.0MB
*** Finished refinePlace (0:11:19 mem=3593.0M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 224).
  Restoring pStatusCts on 0 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.4 real=0:00:00.4)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:01.0 real=0:00:01.0)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1150 (unrouted=2, trialRouted=1148, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 676
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute 1 out of 1149 routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 1149 nets ( ignored 1148 )
[NR-eGR] Connected 0 must-join pins/ports (pre-process)
[NR-eGR] #via pillars        : 0
[NR-eGR] #must join all port : 0
[NR-eGR] #multiple ports     : 0
[NR-eGR] #has must join      : 0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.797200e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C1 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 333um, number of vias: 525
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1V)             0     0 
[NR-eGR]  M2  (2H)             0   224 
[NR-eGR]  C1  (3V)           186   301 
[NR-eGR]  C2  (4H)           146     0 
[NR-eGR]  C3  (5V)             0     0 
[NR-eGR]  C4  (6H)             0     0 
[NR-eGR]  C5  (7V)             0     0 
[NR-eGR]  JA  (8H)             0     0 
[NR-eGR]  QA  (9V)             0     0 
[NR-eGR]  QB  (10H)            0     0 
[NR-eGR]  LB  (11V)            0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total          333   525 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 67um
[NR-eGR] Total length: 333um, number of vias: 525
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 333um, number of vias: 525
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1V)             0   1455 
[NR-eGR]  M2  (2H)             0   4047 
[NR-eGR]  C1  (3V)          1794   5347 
[NR-eGR]  C2  (4H)          2462   1107 
[NR-eGR]  C3  (5V)           891     11 
[NR-eGR]  C4  (6H)            20      2 
[NR-eGR]  C5  (7V)             0      0 
[NR-eGR]  JA  (8H)             0      0 
[NR-eGR]  QA  (9V)             0      0 
[NR-eGR]  QB  (10H)            0      0 
[NR-eGR]  LB  (11V)            0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total         5166  11969 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3938um
[NR-eGR] Total length: 5166um, number of vias: 11969
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 3.47 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 3.47 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.1 real=0:00:00.2)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 1 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
      Clock detailed routing...
        NanoRoute...
#% Begin globalDetailRoute (date=05/31 16:06:53, mem=3872.6M)

globalDetailRoute

#Start globalDetailRoute on Sat May 31 16:06:53 2025
#
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC5_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC5_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC15_tx_state_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC15_tx_state_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Wire/Via statistics before line assignment ...
#Total wire length = 333 um.
#Total half perimeter of net bounding box = 67 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 186 um.
#Total wire length on LAYER C2 = 146 um.
#Total wire length on LAYER C3 = 0 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 525
#Up-Via Summary (total 525):
#           
#-----------------------
# M2                224
# C1                301
#-----------------------
#                   525 
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Sat May 31 16:06:54 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3855.17 (MB), peak = 3931.30 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:49, elapsed time = 00:00:49, memory = 3878.75 (MB), peak = 3931.30 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start instance access analysis using 1 thread...
#Set layer M1 to be advanced pin access layer.
#Set instance access analysis scope -2.16000, 19.79000, 47.32400, 46.53000
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
#
#Distribution of nets:
#  
# #pin range           #net       % 
#------------------------------------
#          2             472 ( 41.0%)
#          3             337 ( 29.3%)
#          4             178 ( 15.5%)
#          5              59 (  5.1%)
#          6              34 (  3.0%)
#          7              17 (  1.5%)
#          8              17 (  1.5%)
#          9               7 (  0.6%)
#  10  -  19              18 (  1.6%)
#  20  -  29               5 (  0.4%)
#  40  -  49               1 (  0.1%)
#  50  -  59               1 (  0.1%)
#  60  -  69               1 (  0.1%)
#  70  -  79               1 (  0.1%)
#  200 - 299               1 (  0.1%)
#     >=2000               0 (  0.0%)
#
#Total: 1151 nets, 1149 non-trivial nets
#                                    #net       % 
#-------------------------------------------------
#  Fully global routed                  1 ( 0.1%)
#  Clock                                1
#  Prefer layer range                1149
#
#Nets in 2 layer ranges:
#  Bottom Pref.Layer    Top Pref.Layer       #net       % 
#---------------------------------------------------------
#              -----             7 C5*       1148 ( 99.9%)
#          *    4 C2             7 C5*          1 (  0.1%)
#
#1 net selected.
#
#
#..
#
#Iteration 1.1: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.8 GB
#Iteration 1.2: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.8 GB
#Iteration 1.3: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.8 GB
#Iteration 1.4: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.8 GB
#Iteration 2.1: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.8 GB
#Iteration 2.2: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.8 GB
#Iteration 2.3: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.8 GB
#Iteration 2.4: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.8 GB
#Iteration 3.1: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.8 GB
#Iteration 3.2: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.8 GB
#Iteration 3.3: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.8 GB
#Iteration 3.4: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.8 GB
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.62 (MB)
#Total memory = 3884.21 (MB)
#Peak memory = 3931.30 (MB)
#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.8 GB
#
#Wire/Via statistics after line assignment ...
#Total wire length = 352 um.
#Total half perimeter of net bounding box = 67 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 191 um.
#Total wire length on LAYER C2 = 161 um.
#Total wire length on LAYER C3 = 0 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 711
#Up-Via Summary (total 711):
#           
#-----------------------
# M2                224
# C1                487
#-----------------------
#                   711 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:49
#Elapsed time = 00:00:49
#Increased memory = 36.10 (MB)
#Total memory = 3882.38 (MB)
#Peak memory = 3931.30 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 136
#
#  By Layer and Type:
#
#---------+-------+-------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| EOLSpc| Notch| MinStp| C2MCon| Enc| Others| Totals|
#---------+-------+-------+------+-------+-------+----+-------+-------+
#  M1     |      0|      0|     0|      0|      0|   0|      0|      0|
#  M2     |     33|      0|     2|      3|     11|   5|      2|     56|
#  C1     |     39|     37|     0|      2|      0|   0|      2|     80|
#  Totals |     72|     37|     2|      5|     11|   5|      4|    136|
#---------+-------+-------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3894.21 (MB), peak = 3952.10 (MB)
#start 1st optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+-------+-------+-------+
#  -      | MetSpc| EOLSpc| Totals|
#---------+-------+-------+-------+
#  M1     |      0|      0|      0|
#  M2     |      0|      0|      0|
#  C1     |      1|      1|      2|
#  Totals |      1|      1|      2|
#---------+-------+-------+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3898.38 (MB), peak = 3952.10 (MB)
#start 2nd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3898.40 (MB), peak = 3952.10 (MB)
#Complete Detail Routing.
#Total wire length = 360 um.
#Total half perimeter of net bounding box = 67 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 189 um.
#Total wire length on LAYER C2 = 165 um.
#Total wire length on LAYER C3 = 5 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 389
#Up-Via Summary (total 389):
#           
#-----------------------
# M2                224
# C1                155
# C2                 10
#-----------------------
#                   389 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 15.99 (MB)
#Total memory = 3898.41 (MB)
#Peak memory = 3952.10 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 16.05 (MB)
#Total memory = 3898.43 (MB)
#Peak memory = 3952.10 (MB)
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#
#globalDetailRoute statistics:
#Cpu time = 00:00:53
#Elapsed time = 00:00:53
#Increased memory = 26.98 (MB)
#Total memory = 3899.64 (MB)
#Peak memory = 3952.10 (MB)
#Number of warnings = 36
#Total number of warnings = 69
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat May 31 16:07:46 2025
#
#
#  Scalability Statistics
#
#-------------------------+---------+-------------+------------+
#  globalDetailRoute      | cpu time| elapsed time| scalability|
#-------------------------+---------+-------------+------------+
#  Pre Callback           | 00:00:00|     00:00:00|         1.0|
#  Post Callback          | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
#  DB Import              | 00:00:01|     00:00:01|         1.0|
#  DB Export              | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access        | 00:00:46|     00:00:46|         1.0|
#  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
#  Data Preparation       | 00:00:03|     00:00:03|         1.0|
#  Line Assignment        | 00:00:00|     00:00:00|         1.0|
#  Detail Routing         | 00:00:02|     00:00:02|         1.0|
#  Entire Command         | 00:00:53|     00:00:53|         1.0|
#-------------------------+---------+-------------+------------+
#
#% End globalDetailRoute (date=05/31 16:07:46, total cpu=0:00:52.8, real=0:00:53.0, peak res=3952.1M, current mem=3898.9M)
        NanoRoute done. (took cpu=0:00:52.8 real=0:00:52.8)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 1 net(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route ( Curr Mem: 3.49 MB )
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.49 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 676
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 418
[NR-eGR] Read 1149 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1148
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1148 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.336200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C1 ( 3)        72( 1.89%)        15( 0.39%)         1( 0.03%)   ( 2.32%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total        72( 0.26%)        15( 0.05%)         1( 0.00%)   ( 0.32%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1V)             0   1455 
[NR-eGR]  M2  (2H)             0   4047 
[NR-eGR]  C1  (3V)          1792   5179 
[NR-eGR]  C2  (4H)          2479   1118 
[NR-eGR]  C3  (5V)           902      9 
[NR-eGR]  C4  (6H)            19      2 
[NR-eGR]  C5  (7V)             0      0 
[NR-eGR]  JA  (8H)             0      0 
[NR-eGR]  QA  (9V)             0      0 
[NR-eGR]  QB  (10H)            0      0 
[NR-eGR]  LB  (11V)            0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total         5193  11810 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3940um
[NR-eGR] Total length: 5193um, number of vias: 11810
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 3.49 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 3.49 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1150 (unrouted=2, trialRouted=1148, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:53.1 real=0:00:53.2)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'TOP' of instances=1128 and nets=1151 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3611.555M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for dc_slow:setup.late...
  Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after routing clock trees:
    Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
  Primary reporting skew groups after routing clock trees:
    skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary after routing clock trees:
    skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  CCOpt::Phase::Routing done. (took cpu=0:00:53.2 real=0:00:53.3)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    ProEngine running partially connected to DB
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 11 variables and 23 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PostConditioning done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1150 (unrouted=2, trialRouted=1148, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for dc_slow:setup.late...
  Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after post-conditioning:
    Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
  Primary reporting skew groups after post-conditioning:
    skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary after post-conditioning:
    skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.4 real=0:00:00.4)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------
  Cell type                 Count    Area     Capacitance
  -------------------------------------------------------
  Buffers                     0      0.000       0.000
  Inverters                   0      0.000       0.000
  Integrated Clock Gates      0      0.000       0.000
  Discrete Clock Gates        0      0.000       0.000
  Clock Logic                 0      0.000       0.000
  All                         0      0.000       0.000
  -------------------------------------------------------
  
  Clock DAG miscellaneous counts at end of CTS:
  =============================================
  
  ------------------------------
  Type                     Count
  ------------------------------
  Roots                      1
  Preserved Ports            0
  Multiple Clock Inputs      0
  ------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular              224
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total                224
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top         0.000
  Trunk       0.000
  Leaf        0.000
  Total       0.000
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top          0.000
  Trunk        0.000
  Leaf         0.000
  Total        0.000
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.000    0.000    0.000
  Leaf     0.000    0.000    0.000
  Total    0.000    0.000    0.000
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  0.000     0.000       0.000      0.000    0.000
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  ----------------------------------------------------------------------------
  Type      Units    Count    Average    Std. Dev.    Sum    Top 10 violations
  ----------------------------------------------------------------------------
  Fanout      -        1        124          0        124    [124]
  ----------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Leaf        0.060       1       0.000       0.000      0.000    0.000    {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner           Skew Group          Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  dc_slow:setup.late    clk/mode_mission    0.000     0.000     0.000       0.030         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner           Skew Group          Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  dc_slow:setup.late    clk/mode_mission    0.000     0.000     0.000       0.030         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * The following are in propagated mode:
   - SDC clock clk in view view_slow_mission
   - SDC clock clk in view view_fast_mission

Setting all clocks to propagated mode.
mode_mission
External - Set all clocks to propagated mode done. (took cpu=0:00:00.1 real=0:00:00.2)
Clock DAG stats after update timingGraph:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
  misc counts      : r=1, pp=0, mci=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
  sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
  wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
Clock DAG net violations after update timingGraph:
  Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
Clock DAG primary half-corner transition distribution after update timingGraph:
  Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
Primary reporting skew groups after update timingGraph:
  skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
Skew group summary after update timingGraph:
  skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
Logging CTS constraint violations...
  Clock tree clk has 1 cts_max_fanout violation.
**WARN: (IMPCCOPT-1157):	Did not meet the max_fanout constraint. Node the root driver for clock_tree clk at (0.000,33.340), in power domain auto-default, has 224 fanout.

Type 'man IMPCCOPT-1157' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.1 real=0:00:00.2)
Runtime done. (took cpu=0:01:10 real=0:01:10)
Runtime Summary
===============
Clock Runtime:  (11%) Core CTS           8.20 (Init 6.50, Construction 0.52, Implementation 0.18, eGRPC 0.38, PostConditioning 0.36, Other 0.26)
Clock Runtime:  (80%) CTS services      55.26 (RefinePlace 1.57, EarlyGlobalClock 0.61, NanoRoute 52.84, ExtractRC 0.23, TimingAnalysis 0.00)
Clock Runtime:   (8%) Other CTS          5.55 (Init 0.13, CongRepair/EGR-DP 5.27, TimingUpdate 0.15, Other 0.00)
Clock Runtime: (100%) Total             69.01

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** CTS #1 [finish] (clock_opt_design #1) : cpu/real = 0:01:08.2/0:01:08.6 (1.0), totSession cpu/real = 0:12:12.7/0:17:02.8 (0.7), mem = 3617.7M
Synthesizing clock trees with CCOpt done.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   cts
Begin: Reorder Scan Chains
End: Reorder Scan Chains
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3920.8M, totSessionCpu=0:12:13 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:12:12.8/0:17:02.9 (0.7), mem = 3617.7M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Info: Using SynthesisEngine executable '/tools/cad/cds/DDI_23.10.000/INNOVUS231/bin/innovus_'.
      SynthesisEngine workers will not check out additional licenses.
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
             0V	    gnd
          0.72V	    vdd

Starting Levelizing
2025-May-31 16:08:08 (2025-May-31 20:08:08 GMT)
2025-May-31 16:08:09 (2025-May-31 20:08:09 GMT): 10%
2025-May-31 16:08:09 (2025-May-31 20:08:09 GMT): 20%
2025-May-31 16:08:09 (2025-May-31 20:08:09 GMT): 30%
2025-May-31 16:08:09 (2025-May-31 20:08:09 GMT): 40%
2025-May-31 16:08:09 (2025-May-31 20:08:09 GMT): 50%
2025-May-31 16:08:09 (2025-May-31 20:08:09 GMT): 60%
2025-May-31 16:08:09 (2025-May-31 20:08:09 GMT): 70%
2025-May-31 16:08:09 (2025-May-31 20:08:09 GMT): 80%
2025-May-31 16:08:09 (2025-May-31 20:08:09 GMT): 90%

Finished Levelizing
2025-May-31 16:08:09 (2025-May-31 20:08:09 GMT)

Starting Activity Propagation
2025-May-31 16:08:09 (2025-May-31 20:08:09 GMT)
2025-May-31 16:08:09 (2025-May-31 20:08:09 GMT): 10%
2025-May-31 16:08:09 (2025-May-31 20:08:09 GMT): 20%

Finished Activity Propagation
2025-May-31 16:08:09 (2025-May-31 20:08:09 GMT)

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:07:52, real = 0:09:05, mem = 3859.9M, totSessionCpu=0:20:05 **
#optDebug: { P: 22 W: 5195 FE: standard PE: high LDR: 0.5}
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.05
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -opt_skew_eco_route false
**INFO: setOptMode -opt_power_effort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.

**WARN: (IMPOPT-7324):	The length of logic cell list for skewClock is 1020, it may lead to skewClock long TAT. It is better to set cell list if nothing has been set.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3559.7M)
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
Compute RC Scale Done ...

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=4008.23)
Total number of fetched objects 1149
End delay calculation. (MEM=4020.01 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4020.01 CPU=0:00:00.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:20:08 mem=3771.2M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.115  | 49.724  | 49.115  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -69     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.366%
------------------------------------------------------------------
**optDesign ... cpu = 0:07:55, real = 0:09:08, mem = 4008.7M, totSessionCpu=0:20:08 **
*** InitOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:07:54.8/0:09:08.3 (0.9), totSession cpu/real = 0:20:07.6/0:26:11.1 (0.8), mem = 3694.2M
** INFO : this run is activating low effort ccoptDesign flow

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
OPTC: m4 20.0 50.0
OPTC: view 50.0

Power view               = view_slow_mission
Number of VT partitions  = 2
Standard cells in design = 1371
Instances in design      = 1128

Instance distribution across the VT partitions:

 LVT : inst = 979 (86.8%), cells = 728 (53.10%)
   Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 979 (86.8%)

 HVT : inst = 149 (13.2%), cells = 613 (44.71%)
   Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 149 (13.2%)

Reporting took 0 sec
-opt_post_cts_congestion_repair false      # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:20:08.1/0:26:11.7 (0.8), mem = 3695.2M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (2.5), totSession cpu/real = 0:20:08.1/0:26:11.7 (0.8), mem = 3695.2M
End: GigaOpt Route Type Constraints Refinement
#InfoCS: Num dontuse cells 196, Num usable cells 1176
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 196, Num usable cells 1176
*** SimplifyNetlist #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:20:08.2/0:26:11.8 (0.8), mem = 3695.2M
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
(I,S,L,T): view_slow_mission: 0.00511215, 0.00170854, 0.0492902, 0.0561109
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
(I,S,L,T): view_slow_mission: 0.00511215, 0.00170854, 0.0492902, 0.0561109
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*** SimplifyNetlist #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:04.1/0:00:04.1 (1.0), totSession cpu/real = 0:20:12.4/0:26:15.9 (0.8), mem = 3711.4M
*** Starting optimizing excluded clock nets MEM= 3711.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3711.4M) ***
*** Starting optimizing excluded clock nets MEM= 3711.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3711.4M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:20:12.5/0:26:16.1 (0.8), mem = 3711.4M
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
(I,S,L,T): view_slow_mission: 0.00511215, 0.00170854, 0.0492902, 0.0561109
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
(I,S,L,T): view_slow_mission: 0.00511215, 0.00170854, 0.0492902, 0.0561109
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*** DrvOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:02.8/0:00:02.8 (1.0), totSession cpu/real = 0:20:15.3/0:26:18.9 (0.8), mem = 3712.6M
End: GigaOpt high fanout net optimization
skipped the cell partition in DRV
Number of setup views: 1
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 196, Num usable cells 1176
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 196, Num usable cells 1176
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:20:15.4/0:26:19.0 (0.8), mem = 3712.6M
(I,S,L,T): view_slow_mission: 0.00511215, 0.00170854, 0.0492902, 0.0561109
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*info: 1 clock net excluded
*info: 1 ideal net excluded from IPO operation.
*info: 1 net with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+-----------------+---------+-----------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View    |Pathgroup|                End Point                |
+--------+--------+---------+------------+--------+-----------------+---------+-----------------------------------------+
|   0.000|   0.000|   14.37%|   0:00:00.0| 3793.8M|view_slow_mission|       NA| NA                                      |
+--------+--------+---------+------------+--------+-----------------+---------+-----------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3793.8M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3793.8M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
(I,S,L,T): view_slow_mission: 0.00511215, 0.00170854, 0.0492902, 0.0561109
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*** GlobalOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:05.9/0:00:05.9 (1.0), totSession cpu/real = 0:20:21.3/0:26:24.9 (0.8), mem = 3733.8M
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing Is met
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 196, Num usable cells 1176
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 196, Num usable cells 1176
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.

Begin: Area Power Optimization


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin: Area Power Reclaim Optimization
*** AreaOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:20:21.8/0:26:25.3 (0.8), mem = 3791.9M
(I,S,L,T): view_slow_mission: 0.00511215, 0.00170854, 0.0492902, 0.0561109
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
Reclaim Optimization WNS Slack 0.018  TNS Slack 0.000 Density 14.37
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   14.37%|        -|   0.018|   0.000|   0:00:00.0| 3793.9M|
|   14.37%|        0|   0.018|   0.000|   0:00:01.0| 3795.4M|
|   14.37%|        0|   0.018|   0.000|   0:00:00.0| 3795.4M|
|   14.37%|        0|   0.018|   0.000|   0:00:00.0| 3795.4M|
|   14.36%|        1|   0.018|   0.000|   0:00:00.0| 3819.0M|
|   14.36%|        0|   0.018|   0.000|   0:00:00.0| 3819.0M|
|   14.36%|        1|   0.018|   0.000|   0:00:02.0| 3827.0M|
|   14.36%|        0|   0.018|   0.000|   0:00:00.0| 3827.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.018  TNS Slack 0.000 Density 14.36
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 1 skipped = 0, called in commitmove = 0, skipped in commitmove = 1
End: Core Area Reclaim Optimization (cpu = 0:00:05.2) (real = 0:00:06.0) **
(I,S,L,T): view_slow_mission: 0.00511587, 0.0017084, 0.0492813, 0.0561055
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*** AreaOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:05.2/0:00:05.2 (1.0), totSession cpu/real = 0:20:27.0/0:26:30.5 (0.8), mem = 3827.0M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:06, mem=3746.03M, totSessionCpu=0:20:27).
skipped the cell partition in DRV
#InfoCS: Num dontuse cells 196, Num usable cells 1176
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 196, Num usable cells 1176
Begin: GigaOpt Optimization in WNS mode
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** WnsOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:20:27.1/0:26:30.7 (0.8), mem = 3746.0M
(I,S,L,T): view_slow_mission: 0.00511587, 0.0017084, 0.0492813, 0.0561055
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*info: 1 clock net excluded
*info: 1 ideal net excluded from IPO operation.
*info: 1 net with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack 0.009 TNS Slack 0.000 Density 14.36
OptDebug: End of Setup Fixing:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.044|0.000|
|reg2reg   |49.724|0.000|
|HEPG      |49.724|0.000|
|All Paths |49.044|0.000|
+----------+------+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3813.2M) ***

(I,S,L,T): view_slow_mission: 0.00511587, 0.0017084, 0.0492813, 0.0561055
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*** WnsOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:04.8/0:00:04.8 (1.0), totSession cpu/real = 0:20:31.9/0:26:35.5 (0.8), mem = 3753.2M
End: GigaOpt Optimization in WNS mode
#InfoCS: Num dontuse cells 196, Num usable cells 1176
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 196, Num usable cells 1176
GigaOpt: target slack met, skip TNS optimization
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.

Begin: Area Power Optimization


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin: Area Power Reclaim Optimization
*** AreaOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:20:32.5/0:26:36.1 (0.8), mem = 3809.3M
(I,S,L,T): view_slow_mission: 0.00511587, 0.0017084, 0.0492813, 0.0561055
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
Reclaim Optimization WNS Slack 0.012  TNS Slack 0.000 Density 14.36
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   14.36%|        -|   0.012|   0.000|   0:00:00.0| 3813.4M|
|   14.36%|        0|   0.012|   0.000|   0:00:00.0| 3816.9M|
|   14.36%|        0|   0.012|   0.000|   0:00:00.0| 3816.9M|
|   14.36%|        0|   0.012|   0.000|   0:00:00.0| 3816.9M|
|   14.36%|        0|   0.012|   0.000|   0:00:00.0| 3816.9M|
|   14.36%|        0|   0.012|   0.000|   0:00:02.0| 3816.9M|
|   14.36%|        0|   0.012|   0.000|   0:00:00.0| 3816.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.012  TNS Slack 0.000 Density 14.36
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:04.9) (real = 0:00:05.0) **

*** Starting refinePlace (0:20:38 mem=3814.9M) ***
Total net bbox length = 3.940e+03 (2.044e+03 1.896e+03) (ext = 1.438e+02)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 2 insts, mean move: 0.29 um, max move: 0.46 um 
	Max move on inst (intadd_0/U7): (43.50, 38.02) --> (43.96, 38.02)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3803.9MB
Summary Report:
Instances move: 2 (out of 1128 movable)
Instances flipped: 0
Mean displacement: 0.29 um
Max displacement: 0.46 um (Instance: intadd_0/U7) (43.5, 38.02) -> (43.964, 38.02)
	Length: 18 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_ADDF_V1_1
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 3.941e+03 (2.045e+03 1.896e+03) (ext = 1.438e+02)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3803.9MB
*** Finished refinePlace (0:20:38 mem=3803.9M) ***
*** maximum move = 0.46 um ***
*** Finished re-routing un-routed nets (3798.9M) ***


*** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=3798.9M) ***
(I,S,L,T): view_slow_mission: 0.00511587, 0.0017084, 0.0492813, 0.0561055
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*** AreaOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:05.4/0:00:05.4 (1.0), totSession cpu/real = 0:20:37.9/0:26:41.5 (0.8), mem = 3814.9M
End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:06, mem=3756.91M, totSessionCpu=0:20:38).
**optDesign ... cpu = 0:08:25, real = 0:09:39, mem = 4046.9M, totSessionCpu=0:20:38 **


------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.044  | 49.724  | 49.044  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -69     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.364%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.


Begin: Power Optimization
env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir7
Using Power View: view_slow_mission.

Begin Power Analysis

             0V	    gnd
          0.72V	    vdd
Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4047.39MB/6425.72MB/4047.39MB)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4047.39MB/6425.72MB/4047.39MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4047.39MB/6425.72MB/4047.39MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4047.39MB/6425.72MB/4047.39MB)

Begin Processing Signal Activity


Starting Levelizing
2025-May-31 16:17:26 (2025-May-31 20:17:26 GMT)
2025-May-31 16:17:26 (2025-May-31 20:17:26 GMT): 10%
2025-May-31 16:17:26 (2025-May-31 20:17:26 GMT): 20%
2025-May-31 16:17:26 (2025-May-31 20:17:26 GMT): 30%
2025-May-31 16:17:26 (2025-May-31 20:17:26 GMT): 40%
2025-May-31 16:17:26 (2025-May-31 20:17:26 GMT): 50%
2025-May-31 16:17:26 (2025-May-31 20:17:26 GMT): 60%
2025-May-31 16:17:26 (2025-May-31 20:17:26 GMT): 70%
2025-May-31 16:17:26 (2025-May-31 20:17:26 GMT): 80%
2025-May-31 16:17:26 (2025-May-31 20:17:26 GMT): 90%

Finished Levelizing
2025-May-31 16:17:26 (2025-May-31 20:17:26 GMT)

Starting Activity Propagation
2025-May-31 16:17:26 (2025-May-31 20:17:26 GMT)
2025-May-31 16:17:26 (2025-May-31 20:17:26 GMT): 10%
2025-May-31 16:17:26 (2025-May-31 20:17:26 GMT): 20%

Finished Activity Propagation
2025-May-31 16:17:26 (2025-May-31 20:17:26 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4047.39MB/6425.72MB/4047.39MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-May-31 16:17:26 (2025-May-31 20:17:26 GMT)
 ... Calculating switching power
2025-May-31 16:17:26 (2025-May-31 20:17:26 GMT): 10%
2025-May-31 16:17:26 (2025-May-31 20:17:26 GMT): 20%
2025-May-31 16:17:26 (2025-May-31 20:17:26 GMT): 30%
2025-May-31 16:17:26 (2025-May-31 20:17:26 GMT): 40%
2025-May-31 16:17:26 (2025-May-31 20:17:26 GMT): 50%
 ... Calculating internal and leakage power
2025-May-31 16:17:26 (2025-May-31 20:17:26 GMT): 60%
2025-May-31 16:17:26 (2025-May-31 20:17:26 GMT): 70%
2025-May-31 16:17:27 (2025-May-31 20:17:27 GMT): 80%
2025-May-31 16:17:27 (2025-May-31 20:17:27 GMT): 90%

Finished Calculating power
2025-May-31 16:17:27 (2025-May-31 20:17:27 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4047.45MB/6425.72MB/4047.45MB)

Begin Processing User Attributes

Begin Processing set_power
Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4047.45MB/6425.72MB/4047.45MB)
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4047.45MB/6425.72MB/4047.45MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4047.45MB/6425.72MB/4047.45MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4047.45MB/6425.72MB/4047.45MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 23.10-p003_1 (64bit) 02/01/2024 13:54 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-May-31 16:17:27 (2025-May-31 20:17:27 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: TOP
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.00499996 	    8.8800%
Total Switching Power:       0.00170840 	    3.0341%
Total Leakage Power:         0.04959755 	   88.0859%
Total Power:                 0.05630591
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                      0.004021   0.0002573     0.02791     0.03219       57.17
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                  0.0009786    0.001451     0.02169     0.02411       42.83
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              0.005    0.001708      0.0496     0.05631         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
vdd                      0.72      0.005    0.001708      0.0496     0.05631         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: fsm_sync_inst/state_pos_reg (UDB116SVT24_FDPQ_V2_3):         0.000197
*              Highest Leakage Power: fsm_sync_inst/state_pos_reg (UDB116SVT24_FDPQ_V2_3):        0.0001687
*                Total Cap:      1.96667e-12 F
*                Total instances in design:  1128
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4047.45MB/6425.72MB/4047.58MB)



**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
OptDebug: Start of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.044|0.000|
|reg2reg   |49.724|0.000|
|HEPG      |49.724|0.000|
|All Paths |49.044|0.000|
+----------+------+-----+

Begin: Core Power Optimization
*** PowerOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:20:39.7/0:26:43.3 (0.8), mem = 3825.1M
(I,S,L,T): view_slow_mission: 0.00511587, 0.0017084, 0.0492813, 0.0561055
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
** INFO: The user may notice some TNS degradation **
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   14.36%|        -|  -0.030|   0.000|   0:00:00.0| 3825.1M|
|   14.36%|       25|  -0.030|   0.000|   0:00:01.0| 3844.2M|
+---------+---------+--------+--------+------------+--------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of insts committed for which the initial cell was dont use = 0

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
Info : Out of 456 seq cells, 0 cells are internal dont use, and 67 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:02.2) (real = 0:00:02.0) **
(I,S,L,T): view_slow_mission: 0.00512151, 0.00170675, 0.0492543, 0.0560825
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*** PowerOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:20:41.8/0:26:45.5 (0.8), mem = 3844.2M
OptDebug: End of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.044|0.000|
|reg2reg   |49.724|0.000|
|HEPG      |49.724|0.000|
|All Paths |49.044|0.000|
+----------+------+-----+

End: Power Optimization (cpu=0:00:02, real=0:00:03, mem=3758.15M, totSessionCpu=0:20:42).
Storing power gain ratio parameter in DB at postCts power optimization stage 0
**optDesign ... cpu = 0:08:29, real = 0:09:43, mem = 4047.0M, totSessionCpu=0:20:42 **
*** LocalWireReclaim #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:20:42.0/0:26:45.6 (0.8), mem = 3758.2M
Starting local wire reclaim

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:20:42 mem=3758.2M) ***

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
*** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
Timing cost in AAE based: 4.5809417436539661
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Call icdpEval cleanup ...
Move report: Detail placement moves 558 insts, mean move: 0.55 um, max move: 5.44 um 
	Max move on inst (FE_DBTC16_n1426): (41.18, 28.30) --> (38.98, 25.06)
	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 3731.2MB
Summary Report:
Instances move: 558 (out of 1128 movable)
Instances flipped: 3
Mean displacement: 0.55 um
Max displacement: 5.44 um (Instance: FE_DBTC16_n1426) (41.18, 28.3) -> (38.976, 25.06)
	Length: 2 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_INV_0P75
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 3731.2MB
*** Finished refinePlace (0:20:44 mem=3731.2M) ***
*** LocalWireReclaim #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:02.3/0:00:02.4 (1.0), totSession cpu/real = 0:20:44.3/0:26:48.0 (0.8), mem = 3726.2M
eGR doReRoute: optGuide
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 676
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 418
[NR-eGR] Read 1149 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1148
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1148 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.375080e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C1 ( 3)        89( 2.33%)        14( 0.37%)         1( 0.03%)   ( 2.72%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total        89( 0.32%)        14( 0.05%)         1( 0.00%)   ( 0.37%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1V)             0   1455 
[NR-eGR]  M2  (2H)             0   4047 
[NR-eGR]  C1  (3V)          1745   5122 
[NR-eGR]  C2  (4H)          2463   1179 
[NR-eGR]  C3  (5V)           931      9 
[NR-eGR]  C4  (6H)            42      0 
[NR-eGR]  C5  (7V)             0      0 
[NR-eGR]  JA  (8H)             0      0 
[NR-eGR]  QA  (9V)             0      0 
[NR-eGR]  QB  (10H)            0      0 
[NR-eGR]  LB  (11V)            0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total         5181  11812 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3924um
[NR-eGR] Total length: 5181um, number of vias: 11812
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3.60 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3.60 MB )
Extraction called for design 'TOP' of instances=1128 and nets=1151 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3703.688M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:20:44.8/0:26:48.4 (0.8), mem = 3719.8M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.2), totSession cpu/real = 0:20:44.8/0:26:48.5 (0.8), mem = 3719.8M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=4053.21)
Total number of fetched objects 1149
End delay calculation. (MEM=4064.11 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4064.11 CPU=0:00:00.3 REAL=0:00:00.0)
OPT: Doing preprocessing before recovery...
OptDebug: Start of preprocessForPowerRecovery:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.047|0.000|
|reg2reg   |49.726|0.000|
|HEPG      |49.726|0.000|
|All Paths |49.047|0.000|
+----------+------+-----+

	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
OptDebug: End of preprocessForPowerRecovery:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.047|0.000|
|reg2reg   |49.726|0.000|
|HEPG      |49.726|0.000|
|All Paths |49.047|0.000|
+----------+------+-----+

Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:20:47.6/0:26:51.4 (0.8), mem = 3796.8M
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
(I,S,L,T): view_slow_mission: 0.00512146, 0.00171403, 0.0492543, 0.0560898
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|    49.05|     0.00|       0|       0|       0| 14.36%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|    49.05|     0.00|       0|       0|       0| 14.36%| 0:00:00.0|  3831.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3831.9M) ***

(I,S,L,T): view_slow_mission: 0.00512146, 0.00171403, 0.0492543, 0.0560898
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*** DrvOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:03.0/0:00:03.0 (1.0), totSession cpu/real = 0:20:50.6/0:26:54.4 (0.8), mem = 3753.9M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:20:51 mem=3753.9M) ***

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer

Starting Small incrNP...
Density distribution unevenness ratio = 67.774%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3753.9M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 54 insts, mean move: 0.14 um, max move: 0.35 um 
	Max move on inst (U1339): (28.77, 31.00) --> (28.42, 31.00)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3721.9MB
Summary Report:
Instances move: 54 (out of 1128 movable)
Instances flipped: 10
Mean displacement: 0.14 um
Max displacement: 0.35 um (Instance: U1339) (28.768, 31) -> (28.42, 31)
	Length: 6 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_AOAI211_0P75
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3721.9MB
*** Finished refinePlace (0:20:51 mem=3721.9M) ***
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: 0.000 -> 0.000
GigaOpt: Skipping post-eco TNS optimization
Adjusting target slack by 0.0 ns for power optimization
**optDesign ... cpu = 0:08:38, real = 0:09:52, mem = 4047.9M, totSessionCpu=0:20:51 **


------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.047  | 49.726  | 49.047  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -69     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.364%
------------------------------------------------------------------
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.


Begin: Power Optimization
             0V	    gnd
          0.72V	    vdd

Starting Levelizing
2025-May-31 16:17:40 (2025-May-31 20:17:40 GMT)
2025-May-31 16:17:40 (2025-May-31 20:17:40 GMT): 10%
2025-May-31 16:17:40 (2025-May-31 20:17:40 GMT): 20%
2025-May-31 16:17:40 (2025-May-31 20:17:40 GMT): 30%
2025-May-31 16:17:40 (2025-May-31 20:17:40 GMT): 40%
2025-May-31 16:17:40 (2025-May-31 20:17:40 GMT): 50%
2025-May-31 16:17:40 (2025-May-31 20:17:40 GMT): 60%
2025-May-31 16:17:40 (2025-May-31 20:17:40 GMT): 70%
2025-May-31 16:17:40 (2025-May-31 20:17:40 GMT): 80%
2025-May-31 16:17:40 (2025-May-31 20:17:40 GMT): 90%

Finished Levelizing
2025-May-31 16:17:40 (2025-May-31 20:17:40 GMT)

Starting Activity Propagation
2025-May-31 16:17:40 (2025-May-31 20:17:40 GMT)
2025-May-31 16:17:40 (2025-May-31 20:17:40 GMT): 10%
2025-May-31 16:17:40 (2025-May-31 20:17:40 GMT): 20%

Finished Activity Propagation
2025-May-31 16:17:40 (2025-May-31 20:17:40 GMT)


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
OptDebug: Start of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.047|0.000|
|reg2reg   |49.726|0.000|
|HEPG      |49.726|0.000|
|All Paths |49.047|0.000|
+----------+------+-----+

Begin: Core Power Optimization
*** PowerOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:20:52.4/0:26:56.2 (0.8), mem = 3822.1M
(I,S,L,T): view_slow_mission: 0.00512146, 0.00171403, 0.0492543, 0.0560898
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 14.36
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   14.36%|        -|   0.000|   0.000|   0:00:00.0| 3822.1M|
|   14.36%|        0|   0.000|   0.000|   0:00:01.0| 3822.1M|
|   14.35%|        6|   0.000|   0.000|   0:00:02.0| 3859.2M|
|   14.35%|       22|   0.000|   0.000|   0:00:02.0| 3859.2M|
|   14.35%|       19|   0.000|   0.000|   0:00:01.0| 3859.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 14.35
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of insts committed for which the initial cell was dont use = 0

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
Info : Out of 456 seq cells, 0 cells are internal dont use, and 67 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:07.1) (real = 0:00:07.0) **
(I,S,L,T): view_slow_mission: 0.00510749, 0.0017111, 0.0491469, 0.0559655
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*** PowerOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:07.1/0:00:07.2 (1.0), totSession cpu/real = 0:20:59.5/0:27:03.3 (0.8), mem = 3859.2M

*** Starting refinePlace (0:21:00 mem=3857.2M) ***
Total net bbox length = 3.939e+03 (2.052e+03 1.887e+03) (ext = 1.446e+02)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 5 insts, mean move: 0.14 um, max move: 0.23 um 
	Max move on inst (U1697): (43.96, 22.36) --> (44.20, 22.36)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3841.2MB
Summary Report:
Instances move: 5 (out of 1124 movable)
Instances flipped: 0
Mean displacement: 0.14 um
Max displacement: 0.23 um (Instance: U1697) (43.964, 22.36) -> (44.196, 22.36)
	Length: 3 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_NR2_0P75
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 3.940e+03 (2.053e+03 1.887e+03) (ext = 1.446e+02)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3841.2MB
*** Finished refinePlace (0:21:00 mem=3841.2M) ***
*** maximum move = 0.23 um ***
*** Finished re-routing un-routed nets (3841.2M) ***


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=3842.2M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=4066.86)
Total number of fetched objects 1145
End delay calculation. (MEM=4071.58 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4071.58 CPU=0:00:00.3 REAL=0:00:00.0)
Checking setup slack degradation ...
OptDebug: End of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.047|0.000|
|reg2reg   |49.727|0.000|
|HEPG      |49.727|0.000|
|All Paths |49.047|0.000|
+----------+------+-----+

End: Power Optimization (cpu=0:00:09, real=0:00:09, mem=3759.63M, totSessionCpu=0:21:01).
Storing power gain ratio parameter in DB at postCts power optimization stage 0.00221493
**optDesign ... cpu = 0:08:49, real = 0:10:02, mem = 4055.4M, totSessionCpu=0:21:01 **
Register exp ratio and priority group on 0 nets on 1145 nets : 

Active setup views:
 view_slow_mission
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'TOP' of instances=1124 and nets=1147 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Grid density data update skipped
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 3732.270M)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=4057.19)
Total number of fetched objects 1145
End delay calculation. (MEM=4067.21 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4067.21 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:21:02 mem=3786.3M)
OPTC: user 20.0
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 0 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 676
[NR-eGR] #PG Blockages       : 0
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 418
[NR-eGR] Read 1145 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1144
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1144 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.393440e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C1 ( 3)        86( 2.25%)        14( 0.37%)         1( 0.03%)   ( 2.65%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total        86( 0.31%)        14( 0.05%)         1( 0.00%)   ( 0.36%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.64 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.63 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:08:50, real = 0:10:04, mem = 4057.1M, totSessionCpu=0:21:03 **

env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir7
Using Power View: view_slow_mission.

Begin Power Analysis

             0V	    gnd
          0.72V	    vdd
Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4057.85MB/6354.99MB/4065.90MB)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4057.85MB/6354.99MB/4065.90MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4057.85MB/6354.99MB/4065.90MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4057.85MB/6354.99MB/4065.90MB)

Begin Processing Signal Activity


Starting Levelizing
2025-May-31 16:17:51 (2025-May-31 20:17:51 GMT)
2025-May-31 16:17:51 (2025-May-31 20:17:51 GMT): 10%
2025-May-31 16:17:51 (2025-May-31 20:17:51 GMT): 20%
2025-May-31 16:17:51 (2025-May-31 20:17:51 GMT): 30%
2025-May-31 16:17:51 (2025-May-31 20:17:51 GMT): 40%
2025-May-31 16:17:51 (2025-May-31 20:17:51 GMT): 50%
2025-May-31 16:17:51 (2025-May-31 20:17:51 GMT): 60%
2025-May-31 16:17:51 (2025-May-31 20:17:51 GMT): 70%
2025-May-31 16:17:51 (2025-May-31 20:17:51 GMT): 80%
2025-May-31 16:17:51 (2025-May-31 20:17:51 GMT): 90%

Finished Levelizing
2025-May-31 16:17:51 (2025-May-31 20:17:51 GMT)

Starting Activity Propagation
2025-May-31 16:17:51 (2025-May-31 20:17:51 GMT)
2025-May-31 16:17:51 (2025-May-31 20:17:51 GMT): 10%
2025-May-31 16:17:51 (2025-May-31 20:17:51 GMT): 20%

Finished Activity Propagation
2025-May-31 16:17:51 (2025-May-31 20:17:51 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4057.86MB/6354.99MB/4065.90MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-May-31 16:17:51 (2025-May-31 20:17:51 GMT)
 ... Calculating switching power
2025-May-31 16:17:51 (2025-May-31 20:17:51 GMT): 10%
2025-May-31 16:17:51 (2025-May-31 20:17:51 GMT): 20%
2025-May-31 16:17:51 (2025-May-31 20:17:51 GMT): 30%
2025-May-31 16:17:51 (2025-May-31 20:17:51 GMT): 40%
2025-May-31 16:17:51 (2025-May-31 20:17:51 GMT): 50%
 ... Calculating internal and leakage power
2025-May-31 16:17:51 (2025-May-31 20:17:51 GMT): 60%
2025-May-31 16:17:51 (2025-May-31 20:17:51 GMT): 70%
2025-May-31 16:17:51 (2025-May-31 20:17:51 GMT): 80%
2025-May-31 16:17:52 (2025-May-31 20:17:52 GMT): 90%

Finished Calculating power
2025-May-31 16:17:52 (2025-May-31 20:17:52 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4057.86MB/6354.99MB/4065.90MB)

Begin Processing User Attributes

Begin Processing set_power
Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4057.86MB/6354.99MB/4065.90MB)
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4057.86MB/6354.99MB/4065.90MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4057.86MB/6354.99MB/4065.90MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4057.86MB/6354.99MB/4065.90MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 23.10-p003_1 (64bit) 02/01/2024 13:54 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-May-31 16:17:52 (2025-May-31 20:17:52 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: TOP

*

*	Power Domain used: 

*              Rail:        vdd      Voltage:       0.72 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/TOP_postCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.00498541 	    8.8795%
Total Switching Power:       0.00171006 	    3.0458%
Total Leakage Power:         0.04944999 	   88.0748%
Total Power:                 0.05614546
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                      0.004023   0.0002574     0.02791     0.03219       57.34
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                  0.0009626    0.001453     0.02154     0.02395       42.66
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                           0.004985     0.00171     0.04945     0.05615         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
vdd                      0.72   0.004985     0.00171     0.04945     0.05615         100
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4057.89MB/6354.99MB/4065.90MB)


Output file is ./timingReports/TOP_postCTS.power.

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.047  | 49.727  | 49.047  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -69     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.346%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Begin: Collecting metrics
 -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Power estimated                                            | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |    49.115 |   49.115 |           |        0 |       14.37 |            |              |                |               |            |              | 0:00:01  |        3694 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              |                |               |            |              | 0:00:00  |        3695 |      |     |
| simplify_netlist        |           |          |           |          |             |       0.06 |         0.05 |           0.00 |          0.01 |            |              | 0:00:04  |        3711 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              |                |               |            |              | 0:00:00  |        3711 |      |     |
| global_opt              |           |   49.115 |           |        0 |       14.37 |       0.06 |         0.05 |           0.00 |          0.01 |            |              | 0:00:06  |        3734 |      |     |
| area_reclaiming         |    49.724 |   49.044 |         0 |        0 |       14.36 |       0.06 |         0.05 |           0.00 |          0.01 |            |              | 0:00:06  |        3746 |      |     |
| wns_fixing              |    49.724 |    0.000 |         0 |        0 |       14.36 |       0.06 |         0.05 |           0.00 |          0.01 |            |              | 0:00:04  |        3813 |      |     |
| area_reclaiming_2       |    49.724 |   49.044 |         0 |        0 |       14.36 |       0.06 |         0.05 |           0.00 |          0.01 |            |              | 0:00:06  |        3757 |      |     |
| power_reclaiming        |    49.724 |   49.044 |         0 |        0 |       14.36 |       0.06 |         0.05 |           0.00 |          0.01 |            |              | 0:00:03  |        3839 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              |                |               |            |              | 0:00:02  |        3726 |      |     |
| global_route            |           |          |           |          |             |            |              |                |               |       0.00 |         0.00 | 0:00:00  |        3720 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              |                |               |            |              | 0:00:00  |        3720 |      |     |
| drv_eco_fixing          |    49.726 |   49.047 |         0 |        0 |       14.36 |       0.06 |         0.05 |           0.00 |          0.01 |            |              | 0:00:03  |        3754 |    0 |   0 |
| power_reclaiming_2      |    49.727 |   49.047 |         0 |        0 |       14.35 |       0.06 |         0.05 |           0.00 |          0.01 |            |              | 0:00:09  |        3826 |      |     |
| final_summary           |    49.727 |   49.047 |           |        0 |       14.35 |            |              |                |               |       0.00 |         0.00 | 0:00:03  |        3752 |    0 |   0 |
 -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:08:51, real = 0:10:06, mem = 4057.2M, totSessionCpu=0:21:04 **
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postcts
Info: final physical memory for 2 CRR processes is 1757.17MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0
(clock_opt_design): dumping clock statistics to metric
Updating ideal nets and annotations...
Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
No differences between SDC and CTS ideal net status found.
Clock tree timing engine global stage delay update for dc_slow:setup.early...
Clock tree timing engine global stage delay update for dc_slow:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for dc_slow:setup.late...
Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for dc_fast:hold.early...
Clock tree timing engine global stage delay update for dc_fast:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for dc_fast:hold.late...
Clock tree timing engine global stage delay update for dc_fast:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
UM: Running design category ...
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:        1084.87           1234          0.000 ns         49.047 ns  clock_opt_design

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPOPT-7324          1  The length of %s cell list for skewClock...
WARNING   IMPCCOPT-1157        1  Did not meet the max_fanout constraint. ...
WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
WARNING   IMPCCOPT-2431        1  Found %u pin(s) with annotated transitio...
WARNING   IMPCCOPT-1484        1  No activity file is loaded; therefore th...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
*** Message Summary: 7 warning(s), 0 error(s)

*** clock_opt_design #1 [finish] () : cpu/real = 0:10:05.0/0:11:55.2 (0.8), totSession cpu/real = 0:21:07.5/0:27:47.3 (0.8), mem = 3752.5M
Ending "clock_opt_design" (total cpu=0:10:05, real=0:11:55, peak res=4074.3M, current mem=3864.9M)
<CMD> timeDesign -postCTS -hold -prefix postCTS_hold -outDir timingReports
*** timeDesign #5 [begin] () : totSession cpu/real = 0:21:07.5/0:27:47.4 (0.8), mem = 3659.5M

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3626.0M)

OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3860.63)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 1145
End delay calculation. (MEM=3867.2 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3867.2 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:21:09 mem=3682.2M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.084  | -0.068  | -0.084  |
|           TNS (ns):| -10.699 | -10.370 | -0.611  |
|    Violating Paths:|   227   |   221   |   23    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 14.346%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.33 sec
Total Real time: 2.0 sec
Total Memory Usage: 3599.699219 Mbytes
*** timeDesign #5 [finish] () : cpu/real = 0:00:01.3/0:00:01.4 (1.0), totSession cpu/real = 0:21:08.9/0:27:48.8 (0.8), mem = 3599.7M
<CMD> optPower -postCTS
*** optPower #2 [begin] () : totSession cpu/real = 0:21:08.9/0:27:48.8 (0.8), mem = 3599.7M
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3802):	The optPower command does not support the distributed mode: running the simple multithreaded mode.
OPTC: m4 20.0 50.0
OPTC: view 50.0
Need call spDPlaceInit before registerPrioInstLoc.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3859.61)
*** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
Total number of fetched objects 1145
End delay calculation. (MEM=3867.71 CPU=0:00:00.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3867.71 CPU=0:00:00.4 REAL=0:00:01.0)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
             0V	    gnd
          0.72V	    vdd

Starting Activity Propagation
2025-May-31 16:18:34 (2025-May-31 20:18:34 GMT)
2025-May-31 16:18:34 (2025-May-31 20:18:34 GMT): 10%
2025-May-31 16:18:34 (2025-May-31 20:18:34 GMT): 20%

Finished Activity Propagation
2025-May-31 16:18:34 (2025-May-31 20:18:34 GMT)
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3997.2M, totSessionCpu=0:28:58 **


------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 49.047  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   450   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -69     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.346%
------------------------------------------------------------------
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.


Begin: Power Optimization
env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir7
Using Power View: view_slow_mission.

Begin Power Analysis

             0V	    gnd
          0.72V	    vdd
Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4004.05MB/6353.39MB/4065.90MB)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4004.05MB/6353.39MB/4065.90MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4004.05MB/6353.39MB/4065.90MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4004.05MB/6353.39MB/4065.90MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-May-31 16:26:23 (2025-May-31 20:26:23 GMT)
2025-May-31 16:26:23 (2025-May-31 20:26:23 GMT): 10%
2025-May-31 16:26:23 (2025-May-31 20:26:23 GMT): 20%

Finished Activity Propagation
2025-May-31 16:26:23 (2025-May-31 20:26:23 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4004.05MB/6353.39MB/4065.90MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-May-31 16:26:23 (2025-May-31 20:26:23 GMT)
 ... Calculating switching power
2025-May-31 16:26:23 (2025-May-31 20:26:23 GMT): 10%
2025-May-31 16:26:23 (2025-May-31 20:26:23 GMT): 20%
2025-May-31 16:26:23 (2025-May-31 20:26:23 GMT): 30%
2025-May-31 16:26:23 (2025-May-31 20:26:23 GMT): 40%
2025-May-31 16:26:23 (2025-May-31 20:26:23 GMT): 50%
 ... Calculating internal and leakage power
2025-May-31 16:26:23 (2025-May-31 20:26:23 GMT): 60%
2025-May-31 16:26:23 (2025-May-31 20:26:23 GMT): 70%
2025-May-31 16:26:24 (2025-May-31 20:26:24 GMT): 80%
2025-May-31 16:26:24 (2025-May-31 20:26:24 GMT): 90%

Finished Calculating power
2025-May-31 16:26:24 (2025-May-31 20:26:24 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4004.05MB/6353.39MB/4065.90MB)

Begin Processing User Attributes

Begin Processing set_power
Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4004.05MB/6353.39MB/4065.90MB)
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4004.05MB/6353.39MB/4065.90MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4004.05MB/6353.39MB/4065.90MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4004.05MB/6353.39MB/4065.90MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 23.10-p003_1 (64bit) 02/01/2024 13:54 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-May-31 16:26:24 (2025-May-31 20:26:24 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: TOP
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.00498541 	    8.8795%
Total Switching Power:       0.00171006 	    3.0458%
Total Leakage Power:         0.04944999 	   88.0748%
Total Power:                 0.05614546
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                      0.004023   0.0002574     0.02791     0.03219       57.34
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                  0.0009626    0.001453     0.02154     0.02395       42.66
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                           0.004985     0.00171     0.04945     0.05615         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
vdd                      0.72   0.004985     0.00171     0.04945     0.05615         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: fsm_sync_inst/state_pos_reg (UDB116SVT24_FDPQ_V2_3):        0.0001971
*              Highest Leakage Power: fsm_sync_inst/state_pos_reg (UDB116SVT24_FDPQ_V2_3):        0.0001687
*                Total Cap:      1.95941e-12 F
*                Total instances in design:  1124
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4004.08MB/6353.39MB/4065.90MB)



**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
OptDebug: Start of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.047|0.000|
|reg2reg   |49.727|0.000|
|HEPG      |49.727|0.000|
|All Paths |49.047|0.000|
+----------+------+-----+

Begin: Core Power Optimization
*** PowerOpt #1 [begin] (optPower #2) : totSession cpu/real = 0:29:03.1/0:35:43.1 (0.8), mem = 3786.8M
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
(I,S,L,T): view_slow_mission: 0.00510678, 0.00171006, 0.0491469, 0.0559638
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 14.35
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   14.35%|        -|   0.000|   0.000|   0:00:00.0| 3982.1M|
|   14.35%|        0|   0.000|   0.000|   0:00:01.0| 3982.1M|
|   14.35%|       18|   0.000|   0.000|   0:00:02.0| 3982.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 14.35
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of insts committed for which the initial cell was dont use = 0

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
Info : Out of 456 seq cells, 0 cells are internal dont use, and 67 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:04.8) (real = 0:00:05.0) **
(I,S,L,T): view_slow_mission: 0.0051231, 0.00170866, 0.0491203, 0.0559521
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*** PowerOpt #1 [finish] (optPower #2) : cpu/real = 0:00:04.8/0:00:04.8 (1.0), totSession cpu/real = 0:29:07.9/0:35:47.9 (0.8), mem = 3982.1M

*** Starting refinePlace (0:29:08 mem=3923.1M) ***
Total net bbox length = 3.940e+03 (2.053e+03 1.887e+03) (ext = 1.446e+02)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3907.1MB
Summary Report:
Instances move: 0 (out of 1124 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 3.940e+03 (2.053e+03 1.887e+03) (ext = 1.446e+02)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3907.1MB
*** Finished refinePlace (0:29:08 mem=3907.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3907.1M) ***


*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=3907.1M) ***
Checking setup slack degradation ...
env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir7
Using Power View: view_slow_mission.

Begin Power Analysis

             0V	    gnd
          0.72V	    vdd
Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4148.47MB/6523.72MB/4148.47MB)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4148.47MB/6523.72MB/4148.47MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4148.47MB/6523.72MB/4148.47MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4148.47MB/6523.72MB/4148.47MB)

Begin Processing Signal Activity


Starting Levelizing
2025-May-31 16:26:33 (2025-May-31 20:26:33 GMT)
2025-May-31 16:26:33 (2025-May-31 20:26:33 GMT): 10%
2025-May-31 16:26:33 (2025-May-31 20:26:33 GMT): 20%
2025-May-31 16:26:33 (2025-May-31 20:26:33 GMT): 30%
2025-May-31 16:26:33 (2025-May-31 20:26:33 GMT): 40%
2025-May-31 16:26:33 (2025-May-31 20:26:33 GMT): 50%
2025-May-31 16:26:33 (2025-May-31 20:26:33 GMT): 60%
2025-May-31 16:26:33 (2025-May-31 20:26:33 GMT): 70%
2025-May-31 16:26:33 (2025-May-31 20:26:33 GMT): 80%
2025-May-31 16:26:33 (2025-May-31 20:26:33 GMT): 90%

Finished Levelizing
2025-May-31 16:26:33 (2025-May-31 20:26:33 GMT)

Starting Activity Propagation
2025-May-31 16:26:33 (2025-May-31 20:26:33 GMT)
2025-May-31 16:26:33 (2025-May-31 20:26:33 GMT): 10%
2025-May-31 16:26:33 (2025-May-31 20:26:33 GMT): 20%

Finished Activity Propagation
2025-May-31 16:26:33 (2025-May-31 20:26:33 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4148.47MB/6523.72MB/4148.47MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-May-31 16:26:33 (2025-May-31 20:26:33 GMT)
 ... Calculating switching power
2025-May-31 16:26:33 (2025-May-31 20:26:33 GMT): 10%
2025-May-31 16:26:33 (2025-May-31 20:26:33 GMT): 20%
2025-May-31 16:26:33 (2025-May-31 20:26:33 GMT): 30%
2025-May-31 16:26:33 (2025-May-31 20:26:33 GMT): 40%
2025-May-31 16:26:33 (2025-May-31 20:26:33 GMT): 50%
 ... Calculating internal and leakage power
2025-May-31 16:26:33 (2025-May-31 20:26:33 GMT): 60%
2025-May-31 16:26:33 (2025-May-31 20:26:33 GMT): 70%
2025-May-31 16:26:33 (2025-May-31 20:26:33 GMT): 80%
2025-May-31 16:26:33 (2025-May-31 20:26:33 GMT): 90%

Finished Calculating power
2025-May-31 16:26:33 (2025-May-31 20:26:33 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4148.48MB/6523.72MB/4148.48MB)

Begin Processing User Attributes

Begin Processing set_power
Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4148.48MB/6523.72MB/4148.48MB)
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4148.48MB/6523.72MB/4148.48MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4148.48MB/6523.72MB/4148.48MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4148.48MB/6523.72MB/4148.48MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 23.10-p003_1 (64bit) 02/01/2024 13:54 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-May-31 16:26:33 (2025-May-31 20:26:33 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: TOP
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.00498944 	    8.8895%
Total Switching Power:       0.00170866 	    3.0443%
Total Leakage Power:         0.04942902 	   88.0662%
Total Power:                 0.05612712
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                      0.004026   0.0002574     0.02791      0.0322       57.36
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                  0.0009635    0.001451     0.02152     0.02393       42.64
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                           0.004989    0.001709     0.04943     0.05613         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
vdd                      0.72   0.004989    0.001709     0.04943     0.05613         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: fsm_sync_inst/state_pos_reg (UDB116SVT24_FDPQ_V2_3):        0.0001971
*              Highest Leakage Power: fsm_sync_inst/state_pos_reg (UDB116SVT24_FDPQ_V2_3):        0.0001687
*                Total Cap:      1.95872e-12 F
*                Total instances in design:  1124
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4148.73MB/6523.72MB/4148.78MB)

OptDebug: End of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |48.774|0.000|
|reg2reg   |49.727|0.000|
|HEPG      |49.727|0.000|
|All Paths |48.774|0.000|
+----------+------+-----+

End: Power Optimization (cpu=0:00:06, real=0:00:06, mem=3840.07M, totSessionCpu=0:29:09).


------------------------------------------------------------------
         After Power Reclaim
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 48.774  | 49.727  | 48.774  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -69     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.346%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 4138.4M, totSessionCpu=0:29:10 **
OPTC: user 20.0
** Finished Power Reclaim Optimization (cpu = 0:08:01) (real = 0:08:01) **
*** optPower #2 [finish] () : cpu/real = 0:08:01.0/0:08:01.1 (1.0), totSession cpu/real = 0:29:09.8/0:35:49.9 (0.8), mem = 3839.2M
<CMD> saveDesign postCTSopt.inn
#% Begin save design ... (date=05/31 16:26:34, mem=4047.2M)
% Begin Save ccopt configuration ... (date=05/31 16:26:34, mem=4047.2M)
% End Save ccopt configuration ... (date=05/31 16:26:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=4047.8M, current mem=4047.8M)
% Begin Save netlist data ... (date=05/31 16:26:34, mem=4047.8M)
Writing Binary DB to postCTSopt.inn.dat/TOP.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/31 16:26:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=4047.8M, current mem=4047.8M)
Saving symbol-table file ...
Saving congestion map file postCTSopt.inn.dat/TOP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/31 16:26:34, mem=4048.3M)
Saving AAE Data ...
% End Save AAE data ... (date=05/31 16:26:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=4048.3M, current mem=4047.6M)
Saving preference file postCTSopt.inn.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/31 16:26:35, mem=4049.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/31 16:26:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=4049.0M, current mem=4049.0M)
Saving PG file postCTSopt.inn.dat/TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Sat May 31 16:26:35 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=3818.8M) ***
*info - save blackBox cells to lef file postCTSopt.inn.dat/TOP.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/31 16:26:36, mem=4049.0M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=05/31 16:26:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=4049.0M, current mem=4049.0M)
% Begin Save routing data ... (date=05/31 16:26:36, mem=4049.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3818.8M) ***
% End Save routing data ... (date=05/31 16:26:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=4049.1M, current mem=4049.1M)
Saving property file postCTSopt.inn.dat/TOP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3821.8M) ***
#Saving pin access data to file postCTSopt.inn.dat/TOP.apa ...
#
Saving rc congestion map postCTSopt.inn.dat/TOP.congmap.gz ...
Saving preRoute extracted patterns in file 'postCTSopt.inn.dat/TOP.techData.gz' ...
Saving preRoute extraction data in directory 'postCTSopt.inn.dat/extraction/' ...
% Begin Save power constraints data ... (date=05/31 16:26:36, mem=4050.6M)
% End Save power constraints data ... (date=05/31 16:26:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=4050.6M, current mem=4050.6M)
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
Generated self-contained design postCTSopt.inn.dat
lib_fast lib_slow
rc_fast rc_slow
mode_mission
../../dc/TOP/report/con.sdc
#% End save design ... (date=05/31 16:26:37, total cpu=0:00:01.1, real=0:00:03.0, peak res=4051.4M, current mem=4051.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -routeWithTimingDriven true
<CMD> setNanoRouteMode -routeWithSiDriven true
<CMD> setNanoRouteMode -drouteFixAntenna true
<CMD> setNanoRouteMode -routeInsertAntennaDiode true
<CMD> setNanoRouteMode -drouteUseMultiCutViaEffort medium
<CMD> setNanoRouteMode -route_detail_end_iteration 50
<CMD> setNanoRouteMode -route_detail_search_and_repair true
<CMD> setNanoRouteMode -route_detail_post_route_spread_wire true
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> routeDesign
#% Begin routeDesign (date=05/31 16:26:37, mem=3984.1M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3984.12 (MB), peak = 4151.24 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort high
**INFO: User settings:
setNanoRouteMode -route_detail_end_iteration                  50
setNanoRouteMode -route_detail_fix_antenna                    true
setNanoRouteMode -route_detail_post_route_spread_wire         true
setNanoRouteMode -route_detail_search_and_repair              true
setNanoRouteMode -route_detail_use_multi_cut_via_effort       medium
setNanoRouteMode -route_route_side                            front
setNanoRouteMode -route_extract_third_party_compatible        false
setNanoRouteMode -route_global_exp_timing_driven_std_delay    6.1
setNanoRouteMode -route_exp_design_mode_bottom_routing_layer  3
setNanoRouteMode -route_antenna_diode_insertion               true
setNanoRouteMode -route_with_si_driven                        true
setNanoRouteMode -route_with_timing_driven                    true
setDesignMode -bottomRoutingLayer                             C1
setDesignMode -powerEffort                                    high
setDesignMode -process                                        22
setDesignMode -propagateActivity                              true
setExtractRCMode -coupling_c_th                               0.1
setExtractRCMode -engine                                      preRoute
setExtractRCMode -relative_c_th                               1
setExtractRCMode -total_c_th                                  0
setDelayCalMode -enable_high_fanout                           true
setDelayCalMode -eng_enablePrePlacedFlow                      false
setDelayCalMode -engine                                       aae
setDelayCalMode -ignoreNetLoad                                false
setDelayCalMode -socv_accuracy_mode                           low
setSIMode -separate_delta_delay_on_data                       true

#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin checking placement ... (start mem=3796.4M, init mem=3796.4M)
*info: Placed = 1124          
*info: Unplaced = 0           
Placement Density:14.34%(515/3594)
Placement Density (including fixed std cells):14.34%(515/3594)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3796.4M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (1) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3796.4M) ***
#Start route 1 clock and analog nets...
% Begin globalDetailRoute (date=05/31 16:26:37, mem=3984.3M)

globalDetailRoute

#Start globalDetailRoute on Sat May 31 16:26:37 2025
#
Grid density data update skipped
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_9_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_9_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_8_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_8_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_7_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_7_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_6_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_6_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_5_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_5_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_4_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_4_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_3_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_3_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_2_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_2_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_1_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_1_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_0_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_0_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of nets with skipped attribute = 1144 (skipped).
#Total number of routable nets = 1.
#Total number of nets in the design = 1147.
#1 routable net do not has any wires.
#1144 skipped nets have only detail routed wires.
#1 net will be global routed.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Sat May 31 16:26:37 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3990.55 (MB), peak = 4151.24 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:49, elapsed time = 00:00:49, memory = 3995.12 (MB), peak = 4151.24 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start instance access analysis using 1 thread...
#Set layer M1 to be advanced pin access layer.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1665 and Instance U1671. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1665 and Instance U1671. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1656 and Instance U1653. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1656 and Instance U1653. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1667 and Instance U1670. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1667 and Instance U1670. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1670 and Instance U1675. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1670 and Instance U1675. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1669 and Instance U1677. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1669 and Instance U1677. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1291 and Instance U1290. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1291 and Instance U1290. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1428 and Instance U1433. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1428 and Instance U1433. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1433 and Instance U1432. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1433 and Instance U1432. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1432 and Instance U1431. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1432 and Instance U1431. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1431 and Instance U1939. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1431 and Instance U1939. Inspect the area near the pin for obstacles.
#WARNING (EMS-27) Message (NRDB-2085) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#651 out of 1125(57.87%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
#123 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.01 (MB)
#Total memory = 3995.12 (MB)
#Peak memory = 4199.07 (MB)
#WARNING (NRGR-8) Clock net clk bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net clk bottom preferred routing layer as 1.
#
#Finished routing data preparation on Sat May 31 16:27:27 2025
#
#Cpu time = 00:00:50
#Elapsed time = 00:00:50
#Increased memory = 9.29 (MB)
#Total memory = 3995.17 (MB)
#Peak memory = 4199.07 (MB)
#
#
#Start global routing on Sat May 31 16:27:27 2025
#
#
#Start global routing initialization on Sat May 31 16:27:27 2025
#
#Number of eco nets is 1
#
#Start global routing data preparation on Sat May 31 16:27:27 2025
#
#Start routing resource analysis on Sat May 31 16:27:27 2025
#
#Routing resource analysis is done on Sat May 31 16:27:27 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  C1             V         681          73        2500     3.16%
#  C2             H         753           1        2500     0.00%
#  C3             V         754           0        2500     0.00%
#  C4             H         753           1        2500     0.00%
#  C5             V         754           0        2500     0.00%
#  JA             H          75           0        2500     0.00%
#  QA             V          28           0        2500    44.00%
#  QB             H          28           0        2500    44.00%
#  LB             V          18           0        2500    64.00%
#  --------------------------------------------------------------
#  Total                   3845       1.08%       22500    17.24%
#
#
#
#
#Global routing data preparation is done on Sat May 31 16:27:27 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3995.97 (MB), peak = 4199.07 (MB)
#
#
#Global routing initialization is done on Sat May 31 16:27:27 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3996.45 (MB), peak = 4199.07 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4000.28 (MB), peak = 4199.07 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3999.93 (MB), peak = 4199.07 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3999.93 (MB), peak = 4199.07 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of nets with skipped attribute = 1144 (skipped).
#Total number of routable nets = 1.
#Total number of nets in the design = 1147.
#
#1 routable net has routed wires.
#1144 skipped nets have only detail routed wires.
#
#Routed net constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               1  
#-----------------------------
#        Total               1  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1145  
#-----------------------------
#        Total            1145  
#-----------------------------
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  C1            8(0.32%)   (0.32%)
#  C2            0(0.00%)   (0.00%)
#  C3            0(0.00%)   (0.00%)
#  C4            0(0.00%)   (0.00%)
#  C5            0(0.00%)   (0.00%)
#  JA            0(0.00%)   (0.00%)
#  QA            0(0.00%)   (0.00%)
#  QB            0(0.00%)   (0.00%)
#  LB            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      8(0.04%)   (0.04%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.04% V
#
#Complete Global Routing.
#Total wire length = 343 um.
#Total half perimeter of net bounding box = 67 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 171 um.
#Total wire length on LAYER C2 = 169 um.
#Total wire length on LAYER C3 = 4 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 360
#Up-Via Summary (total 360):
#           
#-----------------------
# M2                213
# C1                141
# C2                  6
#-----------------------
#                   360 
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Max overcon = 1 tracks.
#Total overcon = 0.04%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.81 (MB)
#Total memory = 3999.98 (MB)
#Peak memory = 4199.07 (MB)
#
#Finished global routing on Sat May 31 16:27:27 2025
#
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3999.43 (MB), peak = 4199.07 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start Track Assignment.
#Done with 9 horizontal wires in 2 hboxes and 13 vertical wires in 2 hboxes.
#Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 343 um.
#Total half perimeter of net bounding box = 67 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 171 um.
#Total wire length on LAYER C2 = 168 um.
#Total wire length on LAYER C3 = 4 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 360
#Up-Via Summary (total 360):
#           
#-----------------------
# M2                213
# C1                141
# C2                  6
#-----------------------
#                   360 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3999.70 (MB), peak = 4199.07 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:50
#Elapsed time = 00:00:50
#Increased memory = 13.88 (MB)
#Total memory = 3999.70 (MB)
#Peak memory = 4199.07 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.00% of the total area was rechecked for DRC, and 37.50% required routing.
#   number of violations = 100
#
#  By Layer and Type:
#
#---------+-------+-------+------+-----+-------+-------+----+-------+
#  -      | MetSpc| EOLSpc| Color| Loop| C2MCon| C2MCvx| Enc| Totals|
#---------+-------+-------+------+-----+-------+-------+----+-------+
#  M1     |      0|      0|     0|    0|      0|      0|   0|      0|
#  M2     |     23|      0|     2|    0|      9|      7|   5|     46|
#  C1     |     27|     24|     0|    2|      0|      1|   0|     54|
#  Totals |     50|     24|     2|    2|      9|      8|   5|    100|
#---------+-------+-------+------+-----+-------+-------+----+-------+
#
#656 out of 1124 instances (58.4%) need to be verified(marked ipoed), dirty area = 10.2%.
#   number of violations = 108
#
#  By Layer and Type:
#
#---------+-------+-------+------+-----+-------+-------+----+-------+
#  -      | MetSpc| EOLSpc| Color| Loop| C2MCon| C2MCvx| Enc| Totals|
#---------+-------+-------+------+-----+-------+-------+----+-------+
#  M1     |      0|      0|     0|    0|      0|      0|   0|      0|
#  M2     |     26|      0|     2|    0|      9|      7|   6|     50|
#  C1     |     29|     26|     0|    2|      0|      1|   0|     58|
#  Totals |     55|     26|     2|    2|      9|      8|   6|    108|
#---------+-------+-------+------+-----+-------+-------+----+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 4003.85 (MB), peak = 4199.07 (MB)
#start 1st optimization iteration ...
#   number of violations = 3
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MetSpc| EOLSpc| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      0|   0|      0|
#  M2     |      0|      0|   1|      1|
#  C1     |      1|      1|   0|      2|
#  Totals |      1|      1|   1|      3|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4003.50 (MB), peak = 4199.07 (MB)
#start 2nd optimization iteration ...
#   number of violations = 3
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MetSpc| EOLSpc| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      0|   0|      0|
#  M2     |      0|      0|   1|      1|
#  C1     |      1|      1|   0|      2|
#  Totals |      1|      1|   1|      3|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4003.20 (MB), peak = 4199.07 (MB)
#start 3rd optimization iteration ...
#   number of violations = 3
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MetSpc| EOLSpc| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      0|   0|      0|
#  M2     |      0|      0|   1|      1|
#  C1     |      1|      1|   0|      2|
#  Totals |      1|      1|   1|      3|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4003.02 (MB), peak = 4199.07 (MB)
#start 4th optimization iteration ...
#   number of violations = 3
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MetSpc| EOLSpc| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      0|   0|      0|
#  M2     |      0|      0|   1|      1|
#  C1     |      1|      1|   0|      2|
#  Totals |      1|      1|   1|      3|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4002.92 (MB), peak = 4199.07 (MB)
#start 5th optimization iteration ...
#   number of violations = 3
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MetSpc| EOLSpc| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      0|   0|      0|
#  M2     |      0|      0|   1|      1|
#  C1     |      1|      1|   0|      2|
#  Totals |      1|      1|   1|      3|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4002.13 (MB), peak = 4199.07 (MB)
#Complete Detail Routing.
#Total wire length = 424 um.
#Total half perimeter of net bounding box = 67 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 207 um.
#Total wire length on LAYER C2 = 209 um.
#Total wire length on LAYER C3 = 8 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 548
#Total number of multi-cut vias = 224 ( 40.9%)
#Total number of single cut vias = 324 ( 59.1%)
#Up-Via Summary (total 548):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M2               142 ( 63.4%)        82 ( 36.6%)        224
# C1               171 ( 55.9%)       135 ( 44.1%)        306
# C2                11 ( 61.1%)         7 ( 38.9%)         18
#-----------------------------------------------------------
#                  324 ( 59.1%)       224 ( 40.9%)        548 
#
#Total number of DRC violations = 3
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 2.43 (MB)
#Total memory = 4002.13 (MB)
#Peak memory = 4199.07 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MetSpc| EOLSpc| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      0|   0|      0|
#  M2     |      0|      0|   1|      1|
#  C1     |      1|      1|   0|      2|
#  Totals |      1|      1|   1|      3|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4002.33 (MB), peak = 4199.07 (MB)
#
#Total wire length = 424 um.
#Total half perimeter of net bounding box = 67 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 207 um.
#Total wire length on LAYER C2 = 209 um.
#Total wire length on LAYER C3 = 8 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 548
#Total number of multi-cut vias = 224 ( 40.9%)
#Total number of single cut vias = 324 ( 59.1%)
#Up-Via Summary (total 548):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M2               142 ( 63.4%)        82 ( 36.6%)        224
# C1               171 ( 55.9%)       135 ( 44.1%)        306
# C2                11 ( 61.1%)         7 ( 38.9%)         18
#-----------------------------------------------------------
#                  324 ( 59.1%)       224 ( 40.9%)        548 
#
#Total number of DRC violations = 3
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 424 um.
#Total half perimeter of net bounding box = 67 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 207 um.
#Total wire length on LAYER C2 = 209 um.
#Total wire length on LAYER C3 = 8 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 548
#Total number of multi-cut vias = 224 ( 40.9%)
#Total number of single cut vias = 324 ( 59.1%)
#Up-Via Summary (total 548):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M2               142 ( 63.4%)        82 ( 36.6%)        224
# C1               171 ( 55.9%)       135 ( 44.1%)        306
# C2                11 ( 61.1%)         7 ( 38.9%)         18
#-----------------------------------------------------------
#                  324 ( 59.1%)       224 ( 40.9%)        548 
#
#Total number of DRC violations = 3
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#36.99% of area are rerouted by ECO routing.
#   number of violations = 3
#
#  By Layer and Type:
#
#---------+-------+-------+----+-------+
#  -      | MetSpc| EOLSpc| Enc| Totals|
#---------+-------+-------+----+-------+
#  M1     |      0|      0|   0|      0|
#  M2     |      0|      0|   1|      1|
#  C1     |      1|      1|   0|      2|
#  Totals |      1|      1|   1|      3|
#---------+-------+-------+----+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4004.75 (MB), peak = 4199.07 (MB)
#CELL_VIEW TOP,init has 3 DRC violations
#Total number of DRC violations = 3
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total wire length = 424 um.
#Total half perimeter of net bounding box = 67 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 207 um.
#Total wire length on LAYER C2 = 209 um.
#Total wire length on LAYER C3 = 8 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 548
#Total number of multi-cut vias = 404 ( 73.7%)
#Total number of single cut vias = 144 ( 26.3%)
#Up-Via Summary (total 548):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M2               138 ( 61.6%)        86 ( 38.4%)        224
# C1                 6 (  2.0%)       300 ( 98.0%)        306
# C2                 0 (  0.0%)        18 (100.0%)         18
#-----------------------------------------------------------
#                  144 ( 26.3%)       404 ( 73.7%)        548 
#
#detailRoute Statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 3.88 (MB)
#Total memory = 4003.57 (MB)
#Peak memory = 4199.07 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:55
#Elapsed time = 00:00:55
#Increased memory = 4.26 (MB)
#Total memory = 3988.61 (MB)
#Peak memory = 4199.07 (MB)
#Number of warnings = 66
#Total number of warnings = 139
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat May 31 16:27:32 2025
#
% End globalDetailRoute (date=05/31 16:27:32, total cpu=0:00:55.1, real=0:00:55.0, peak res=4199.1M, current mem=3987.9M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=05/31 16:27:32, mem=3987.9M)

globalDetailRoute

#Start globalDetailRoute on Sat May 31 16:27:32 2025
#
#Generating timing data, please wait...
#1145 total nets, 1 already routed, 1 will ignore in trialRoute
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3989.54 (MB), peak = 4199.07 (MB)
#Reporting timing...
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 100.000 (ns)
#Stage 1: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3984.35 (MB), peak = 4199.07 (MB)
#Library Standard Delay: 6.10ps
#Slack threshold: 12.20ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3984.39 (MB), peak = 4199.07 (MB)
#Stage 3: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3990.38 (MB), peak = 4199.07 (MB)
#Default setup view is reset to view_slow_mission.
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3990.39 (MB), peak = 4199.07 (MB)
#Current view: view_slow_mission 
#Current enabled view: view_slow_mission 
#Generating timing data took: cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3989.63 (MB), peak = 4199.07 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_9_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_9_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_8_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_8_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_7_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_7_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_6_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_6_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_5_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_5_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_4_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_4_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_3_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_3_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_2_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_2_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_1_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_1_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_0_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_0_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Sat May 31 16:27:37 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3994.16 (MB), peak = 4199.07 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3998.72 (MB), peak = 4199.07 (MB)
#Start instance access analysis using 1 thread...
#Set layer M1 to be advanced pin access layer.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1665 and Instance U1671. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1665 and Instance U1671. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1656 and Instance U1653. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1656 and Instance U1653. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1667 and Instance U1670. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1667 and Instance U1670. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1670 and Instance U1675. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1670 and Instance U1675. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1669 and Instance U1677. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1669 and Instance U1677. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1291 and Instance U1290. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1291 and Instance U1290. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1428 and Instance U1433. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1428 and Instance U1433. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1433 and Instance U1432. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1433 and Instance U1432. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1432 and Instance U1431. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1432 and Instance U1431. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1431 and Instance U1939. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1431 and Instance U1939. Inspect the area near the pin for obstacles.
#WARNING (EMS-27) Message (NRDB-2085) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#651 out of 1125(57.87%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
#123 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.07 (MB)
#Total memory = 3998.79 (MB)
#Peak memory = 4202.69 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration...
#Setup timing driven global route constraints on 0 nets
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
#Skipped timing-driven prevention.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3998.80 (MB), peak = 4202.69 (MB)
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 1145.
#Total number of nets in the design = 1147.
#1144 routable nets do not have any wires.
#1 routable net has routed wires.
#1144 nets will be global routed.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Finished routing data preparation on Sat May 31 16:27:39 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.02 (MB)
#Total memory = 3998.82 (MB)
#Peak memory = 4202.69 (MB)
#
#
#Start global routing on Sat May 31 16:27:39 2025
#
#
#Start global routing initialization on Sat May 31 16:27:39 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sat May 31 16:27:39 2025
#
#Start routing resource analysis on Sat May 31 16:27:39 2025
#
#Routing resource analysis is done on Sat May 31 16:27:39 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  C1             V         673          81        2500     3.16%
#  C2             H         741          13        2500     0.00%
#  C3             V         753           1        2500     0.00%
#  C4             H         753           1        2500     0.00%
#  C5             V         754           0        2500     0.00%
#  JA             H          75           0        2500     0.00%
#  QA             V          28           0        2500    44.00%
#  QB             H          28           0        2500    44.00%
#  LB             V          18           0        2500    64.00%
#  --------------------------------------------------------------
#  Total                   3824       1.39%       22500    17.24%
#
#
#
#
#Global routing data preparation is done on Sat May 31 16:27:39 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3999.39 (MB), peak = 4202.69 (MB)
#
#
#Global routing initialization is done on Sat May 31 16:27:39 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3999.39 (MB), peak = 4202.69 (MB)
#
#Skip 1/2 round for no nets in the round...
#Route nets in 2/2 round...
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4000.62 (MB), peak = 4202.69 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4000.62 (MB), peak = 4202.69 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 1145.
#Total number of nets in the design = 1147.
#
#1145 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1144  
#-----------------------------
#        Total            1144  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1145  
#-----------------------------
#        Total            1145  
#-----------------------------
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)         (7-9)   OverCon
#  --------------------------------------------------------------------------
#  C1          118(4.73%)     53(2.12%)      7(0.28%)      1(0.04%)   (7.17%)
#  C2            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  C3            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  C4            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  C5            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  JA            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  QA            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  QB            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  LB            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    118(0.63%)     53(0.28%)      7(0.04%)      1(0.01%)   (0.96%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 9
#  Overflow after GR: 0.00% H + 0.96% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   C1(V)    |         17.00 |         78.00 |    25.92    25.92    45.36    34.56 |
[hotspot] |   C2(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   C3(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   C4(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   C5(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   JA(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   QA(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   QB(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   LB(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   worst    | (C1)    17.00 | (C1)    78.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] | all layers |          0.00 |          0.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 4691 um.
#Total half perimeter of net bounding box = 4386 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 1202 um.
#Total wire length on LAYER C2 = 2301 um.
#Total wire length on LAYER C3 = 1047 um.
#Total wire length on LAYER C4 = 142 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 8475
#Total number of multi-cut vias = 404 (  4.8%)
#Total number of single cut vias = 8071 ( 95.2%)
#Up-Via Summary (total 8475):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1435 (100.0%)         0 (  0.0%)       1435
# M2              3227 ( 97.4%)        86 (  2.6%)       3313
# C1              2474 ( 89.2%)       300 ( 10.8%)       2774
# C2               896 ( 98.0%)        18 (  2.0%)        914
# C3                39 (100.0%)         0 (  0.0%)         39
#-----------------------------------------------------------
#                 8071 ( 95.2%)       404 (  4.8%)       8475 
#
#Total number of involved regular nets 158
#Maximum src to sink distance  47.3
#Average of max src_to_sink distance  10.4
#Average of ave src_to_sink distance  6.9
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Max overcon = 9 tracks.
#Total overcon = 0.96%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.82 (MB)
#Total memory = 4000.64 (MB)
#Peak memory = 4202.69 (MB)
#
#Finished global routing on Sat May 31 16:27:40 2025
#
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4000.08 (MB), peak = 4202.69 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start Track Assignment.
#Done with 1363 horizontal wires in 2 hboxes and 1296 vertical wires in 2 hboxes.
#Done with 444 horizontal wires in 2 hboxes and 193 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# C1           956.12 	  0.94%  	  0.00% 	  0.93%
# C2          2041.77 	  0.08%  	  0.00% 	  0.00%
# C3          1000.77 	  0.01%  	  0.00% 	  0.00%
# C4           139.70 	  0.00%  	  0.00% 	  0.00%
# C5             0.00 	  0.00%  	  0.00% 	  0.00%
# JA             0.00 	  0.00%  	  0.00% 	  0.00%
# QA             0.00 	  0.00%  	  0.00% 	  0.00%
# QB             0.00 	  0.00%  	  0.00% 	  0.00%
# LB             0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All        4138.36  	  0.26% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 4469 um.
#Total half perimeter of net bounding box = 4386 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 1133 um.
#Total wire length on LAYER C2 = 2206 um.
#Total wire length on LAYER C3 = 992 um.
#Total wire length on LAYER C4 = 139 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 8475
#Total number of multi-cut vias = 404 (  4.8%)
#Total number of single cut vias = 8071 ( 95.2%)
#Up-Via Summary (total 8475):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1435 (100.0%)         0 (  0.0%)       1435
# M2              3227 ( 97.4%)        86 (  2.6%)       3313
# C1              2474 ( 89.2%)       300 ( 10.8%)       2774
# C2               896 ( 98.0%)        18 (  2.0%)        914
# C3                39 (100.0%)         0 (  0.0%)         39
#-----------------------------------------------------------
#                 8071 ( 95.2%)       404 (  4.8%)       8475 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4000.03 (MB), peak = 4202.69 (MB)
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Finish check_net_pin_list step Enter extract_rc_after_routing
#Extract in track assign mode
#Start extraction data preparation
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
#Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
#(i=11, n=11 2000)
#M1 -> M1 (1)
#M2 -> M2 (2)
#C1 -> C1 (3)
#C2 -> C2 (4)
#C3 -> C3 (5)
#C4 -> C4 (6)
#C5 -> C5 (7)
#JA -> JA (8)
#QA -> QA (9)
#QB -> QB (10)
#LB -> LB (11)
#SADV_On
# Corner(s) : 
#rc_fast [25.00] 
#rc_slow [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#total pattern=286 [22, 2124]
#Generating the tQuantus model file automatically.
#num_tile=29070 avg_aspect_ratio=1.984855 
#Vertical num_row 61 per_row= 476 halo= 20000 
#hor_num_col = 179 final aspect_ratio= 0.635300
#Build RC corners: cpu time = 00:00:31, elapsed time = 00:00:31, memory = 4151.23 (MB), peak = 4358.27 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 4159.70 (MB)
#Peak memory = 4358.27 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Start Post Track Assignment Wire Spread.
#Done with 213 horizontal wires in 2 hboxes and 195 vertical wires in 2 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Length limit = 200 pitches
#opt mode = 2
#WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x3 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Start step Extraction
#Extract 4 hboxes with single thread on machine with  Xeon 3.20GHz 20480KB Cache 32CPU...
#Process 0 special clock nets for rc extraction
#Total 1145 nets were built. 1 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    23.87 (MB), total memory =  4178.01 (MB), peak memory =  4358.27 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4157.15 (MB), peak = 4358.27 (MB)
#RC Statistics: 0 Res, 2900 Ground Cap, 3223 XCap (Edge to Edge)
#Register nets and terms for rcdb /tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_JS34E9.rcdb.d
#Finish registering nets and terms for rcdb.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 7181 nodes, 6036 edges, and 6446 xcaps
#1 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_JS34E9.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4059.613M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_JS34E9.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell TOP has rcdb /tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_JS34E9.rcdb.d specified
Cell TOP, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:01.5 real: 0:00:02.0 mem: 4059.613M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:35
#Elapsed time = 00:00:35
#Increased memory = 158.95 (MB)
#Total memory = 4158.99 (MB)
#Peak memory = 4358.27 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
AAE_INFO: switching setDelayCal -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
#Reporting timing...
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 100.000 (ns)
#Stage 1: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 4167.23 (MB), peak = 4358.27 (MB)
#Library Standard Delay: 6.10ps
#Slack threshold: 0.00ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4167.23 (MB), peak = 4358.27 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4168.03 (MB), peak = 4358.27 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
Worst slack reported in the design = 99.630417 (late)
*** writeDesignTiming (0:00:00.1) ***
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4168.32 (MB), peak = 4358.27 (MB)
Un-suppress "**WARN ..." messages.
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 1145
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
Current (total cpu=0:30:52, real=0:37:36, peak res=4358.3M, current mem=4088.6M)
TOP
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4099.5M, current mem=4099.5M)
Current (total cpu=0:30:52, real=0:37:36, peak res=4358.3M, current mem=4099.5M)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4099.48 (MB), peak = 4358.27 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 1145
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 107 horizontal wires in 2 hboxes and 47 vertical wires in 2 hboxes.
#Done with 39 horizontal wires in 2 hboxes and 43 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# C1           952.76 	  0.97%  	  0.00% 	  0.94%
# C2          2040.65 	  0.07%  	  0.00% 	  0.00%
# C3          1000.60 	  0.01%  	  0.00% 	  0.00%
# C4           139.70 	  0.00%  	  0.00% 	  0.00%
# C5             0.00 	  0.00%  	  0.00% 	  0.00%
# JA             0.00 	  0.00%  	  0.00% 	  0.00%
# QA             0.00 	  0.00%  	  0.00% 	  0.00%
# QB             0.00 	  0.00%  	  0.00% 	  0.00%
# LB             0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All        4133.71  	  0.26% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total wire length = 4465 um.
#Total half perimeter of net bounding box = 4386 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 1129 um.
#Total wire length on LAYER C2 = 2206 um.
#Total wire length on LAYER C3 = 991 um.
#Total wire length on LAYER C4 = 139 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 8475
#Total number of multi-cut vias = 404 (  4.8%)
#Total number of single cut vias = 8071 ( 95.2%)
#Up-Via Summary (total 8475):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1435 (100.0%)         0 (  0.0%)       1435
# M2              3227 ( 97.4%)        86 (  2.6%)       3313
# C1              2474 ( 89.2%)       300 ( 10.8%)       2774
# C2               896 ( 98.0%)        18 (  2.0%)        914
# C3                39 (100.0%)         0 (  0.0%)         39
#-----------------------------------------------------------
#                 8071 ( 95.2%)       404 (  4.8%)       8475 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4099.55 (MB), peak = 4358.27 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:41
#Elapsed time = 00:00:42
#Increased memory = 109.32 (MB)
#Total memory = 4099.62 (MB)
#Peak memory = 4358.27 (MB)
#Start reading timing information from file .timing_file_22565.tif.gz ...
#Read in timing information for 12 ports, 1124 instances from timing file .timing_file_22565.tif.gz.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 7527
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-----+-------+-------+
#  -      | MetSpc| Short| MinStp| Color| C2MCon|  Enc| Others| Totals|
#---------+-------+------+-------+------+-------+-----+-------+-------+
#  M1     |      8|     2|     36|     0|   1279|  417|    243|   1985|
#  M2     |    609|   307|    681|   973|    502|  698|   1002|   4772|
#  C1     |    320|   147|     43|     0|      0|    0|    230|    740|
#  C2     |     10|     6|      0|     0|      0|    0|     14|     30|
#  Totals |    947|   462|    760|   973|   1781| 1115|   1489|   7527|
#---------+-------+------+-------+------+-------+-----+-------+-------+
#
#cpu time = 00:00:48, elapsed time = 00:00:48, memory = 4113.65 (MB), peak = 4359.34 (MB)
#start 1st optimization iteration ...
#   number of violations = 1687
#
#  By Layer and Type:
#
#---------+-------+-------+------+------+----+-----+-------+-------+
#  -      | MetSpc| EOLSpc| Short| Color| Mar|  Enc| Others| Totals|
#---------+-------+-------+------+------+----+-----+-------+-------+
#  M1     |      0|      0|     0|     0|   0|  574|     16|    590|
#  M2     |     34|      2|    48|   114|  23|  594|     21|    836|
#  C1     |     73|     40|    56|     0|  18|    0|     51|    238|
#  C2     |     10|      7|     4|     0|   1|    0|      1|     23|
#  Totals |    117|     49|   108|   114|  42| 1168|     89|   1687|
#---------+-------+-------+------+------+----+-----+-------+-------+
#
#cpu time = 00:02:20, elapsed time = 00:02:20, memory = 4159.99 (MB), peak = 4927.49 (MB)
#WARNING (NRDR-30) Detail routing is stopped due to too many DRC violations.
#Complete Detail Routing.
#Total wire length = 5203 um.
#Total half perimeter of net bounding box = 4386 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 1027 um.
#Total wire length on LAYER C2 = 1913 um.
#Total wire length on LAYER C3 = 1601 um.
#Total wire length on LAYER C4 = 651 um.
#Total wire length on LAYER C5 = 11 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 13456
#Total number of multi-cut vias = 767 (  5.7%)
#Total number of single cut vias = 12689 ( 94.3%)
#Up-Via Summary (total 13456):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1426 ( 99.3%)        10 (  0.7%)       1436
# M2              3876 ( 95.1%)       198 (  4.9%)       4074
# C1              3980 ( 90.2%)       430 (  9.8%)       4410
# C2              2745 ( 95.9%)       117 (  4.1%)       2862
# C3               631 ( 98.1%)        12 (  1.9%)        643
# C4                31 (100.0%)         0 (  0.0%)         31
#-----------------------------------------------------------
#                12689 ( 94.3%)       767 (  5.7%)      13456 
#
#Total number of DRC violations = 1687
#Cpu time = 00:03:08
#Elapsed time = 00:03:08
#Increased memory = 60.37 (MB)
#Total memory = 4159.99 (MB)
#Peak memory = 4927.49 (MB)
#
#Start Post Route via swapping...
#38.46% of area are rerouted by ECO routing.
#   number of violations = 1699
#
#  By Layer and Type:
#
#---------+-------+-------+------+------+----+-----+-------+-------+
#  -      | MetSpc| EOLSpc| Short| Color| Mar|  Enc| Others| Totals|
#---------+-------+-------+------+------+----+-----+-------+-------+
#  M1     |      0|      0|     0|     0|   0|  578|     16|    594|
#  M2     |     36|      2|    49|   116|  24|  599|     21|    847|
#  C1     |     78|     40|    59|     0|  18|    0|     41|    236|
#  C2     |     10|      6|     4|     0|   1|    0|      1|     22|
#  Totals |    124|     48|   112|   116|  43| 1177|     79|   1699|
#---------+-------+-------+------+------+----+-----+-------+-------+
#
#cpu time = 00:00:15, elapsed time = 00:00:15, memory = 4161.25 (MB), peak = 4927.49 (MB)
#CELL_VIEW TOP,init has 1699 DRC violations
#Total number of DRC violations = 1699
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total wire length = 5203 um.
#Total half perimeter of net bounding box = 4386 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 1027 um.
#Total wire length on LAYER C2 = 1913 um.
#Total wire length on LAYER C3 = 1601 um.
#Total wire length on LAYER C4 = 651 um.
#Total wire length on LAYER C5 = 11 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 13456
#Total number of multi-cut vias = 7157 ( 53.2%)
#Total number of single cut vias = 6299 ( 46.8%)
#Up-Via Summary (total 13456):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1404 ( 97.8%)        32 (  2.2%)       1436
# M2              2704 ( 66.4%)      1370 ( 33.6%)       4074
# C1              1630 ( 37.0%)      2780 ( 63.0%)       4410
# C2               522 ( 18.2%)      2340 ( 81.8%)       2862
# C3                38 (  5.9%)       605 ( 94.1%)        643
# C4                 1 (  3.2%)        30 ( 96.8%)         31
#-----------------------------------------------------------
#                 6299 ( 46.8%)      7157 ( 53.2%)      13456 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 1710
#
#  By Layer and Type:
#
#---------+-------+-------+------+------+----+-----+-------+-------+
#  -      | MetSpc| EOLSpc| Short| Color| Mar|  Enc| Others| Totals|
#---------+-------+-------+------+------+----+-----+-------+-------+
#  M1     |      0|      0|     0|     0|   0|  582|     16|    598|
#  M2     |     38|      2|    50|   117|  25|  603|     21|    856|
#  C1     |     76|     41|    57|     0|  19|    0|     41|    234|
#  C2     |     10|      6|     4|     0|   1|    0|      1|     22|
#  Totals |    124|     49|   111|   117|  45| 1185|     79|   1710|
#---------+-------+-------+------+------+----+-----+-------+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4163.33 (MB), peak = 4927.49 (MB)
#CELL_VIEW TOP,init has 1710 DRC violations
#Total number of DRC violations = 1710
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat May 31 16:31:45 2025
#
#
#Start Post Route Wire Spread.
#Done with 91 horizontal wires in 3 hboxes and 64 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 5229 um.
#Total half perimeter of net bounding box = 4386 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 1028 um.
#Total wire length on LAYER C2 = 1920 um.
#Total wire length on LAYER C3 = 1612 um.
#Total wire length on LAYER C4 = 659 um.
#Total wire length on LAYER C5 = 11 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 13456
#Total number of multi-cut vias = 7157 ( 53.2%)
#Total number of single cut vias = 6299 ( 46.8%)
#Up-Via Summary (total 13456):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1404 ( 97.8%)        32 (  2.2%)       1436
# M2              2704 ( 66.4%)      1370 ( 33.6%)       4074
# C1              1630 ( 37.0%)      2780 ( 63.0%)       4410
# C2               522 ( 18.2%)      2340 ( 81.8%)       2862
# C3                38 (  5.9%)       605 ( 94.1%)        643
# C4                 1 (  3.2%)        30 ( 96.8%)         31
#-----------------------------------------------------------
#                 6299 ( 46.8%)      7157 ( 53.2%)      13456 
#
#
#Start DRC checking..
#   number of violations = 1710
#
#  By Layer and Type:
#
#---------+-------+-------+------+------+----+-----+-------+-------+
#  -      | MetSpc| EOLSpc| Short| Color| Mar|  Enc| Others| Totals|
#---------+-------+-------+------+------+----+-----+-------+-------+
#  M1     |      0|      0|     0|     0|   0|  582|     16|    598|
#  M2     |     38|      2|    50|   117|  25|  603|     21|    856|
#  C1     |     76|     41|    57|     0|  19|    0|     41|    234|
#  C2     |     10|      6|     4|     0|   1|    0|      1|     22|
#  Totals |    124|     49|   111|   117|  45| 1185|     79|   1710|
#---------+-------+-------+------+------+----+-----+-------+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4163.04 (MB), peak = 4927.49 (MB)
#CELL_VIEW TOP,init has 1710 DRC violations
#Total number of DRC violations = 1710
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 1710
#
#  By Layer and Type:
#
#---------+-------+-------+------+------+----+-----+-------+-------+
#  -      | MetSpc| EOLSpc| Short| Color| Mar|  Enc| Others| Totals|
#---------+-------+-------+------+------+----+-----+-------+-------+
#  M1     |      0|      0|     0|     0|   0|  582|     16|    598|
#  M2     |     38|      2|    50|   117|  25|  603|     21|    856|
#  C1     |     76|     41|    57|     0|  19|    0|     41|    234|
#  C2     |     10|      6|     4|     0|   1|    0|      1|     22|
#  Totals |    124|     49|   111|   117|  45| 1185|     79|   1710|
#---------+-------+-------+------+------+----+-----+-------+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4160.93 (MB), peak = 4927.49 (MB)
#CELL_VIEW TOP,init has 1710 DRC violations
#Total number of DRC violations = 1710
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 5229 um.
#Total half perimeter of net bounding box = 4386 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 1028 um.
#Total wire length on LAYER C2 = 1920 um.
#Total wire length on LAYER C3 = 1612 um.
#Total wire length on LAYER C4 = 659 um.
#Total wire length on LAYER C5 = 11 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 13456
#Total number of multi-cut vias = 7157 ( 53.2%)
#Total number of single cut vias = 6299 ( 46.8%)
#Up-Via Summary (total 13456):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1404 ( 97.8%)        32 (  2.2%)       1436
# M2              2704 ( 66.4%)      1370 ( 33.6%)       4074
# C1              1630 ( 37.0%)      2780 ( 63.0%)       4410
# C2               522 ( 18.2%)      2340 ( 81.8%)       2862
# C3                38 (  5.9%)       605 ( 94.1%)        643
# C4                 1 (  3.2%)        30 ( 96.8%)         31
#-----------------------------------------------------------
#                 6299 ( 46.8%)      7157 ( 53.2%)      13456 
#
#detailRoute Statistics:
#Cpu time = 00:03:28
#Elapsed time = 00:03:28
#Increased memory = 59.32 (MB)
#Total memory = 4158.95 (MB)
#Peak memory = 4927.49 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:04:14
#Elapsed time = 00:04:15
#Increased memory = 141.40 (MB)
#Total memory = 4129.26 (MB)
#Peak memory = 4927.49 (MB)
#Number of warnings = 67
#Total number of warnings = 207
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat May 31 16:31:47 2025
#
% End globalDetailRoute (date=05/31 16:31:47, total cpu=0:04:14, real=0:04:15, peak res=4927.5M, current mem=4125.4M)
#Default setup view is reset to view_slow_mission.
#Default setup view is reset to view_slow_mission.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:05:09, elapsed time = 00:05:11, memory = 4105.50 (MB), peak = 4927.49 (MB)
#
#  Scalability Statistics
#
#----------------------------+---------+-------------+------------+
#  routeDesign               | cpu time| elapsed time| scalability|
#----------------------------+---------+-------------+------------+
#  Pre Callback              | 00:00:00|     00:00:00|         1.0|
#  Post Callback             | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation    | 00:00:43|     00:00:44|         1.0|
#  DB Import                 | 00:00:00|     00:00:00|         1.0|
#  DB Export                 | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access           | 00:00:48|     00:00:48|         1.0|
#  Instance Pin Access       | 00:00:00|     00:00:00|         1.0|
#  Data Preparation          | 00:00:04|     00:00:04|         1.0|
#  Global Routing            | 00:00:01|     00:00:01|         1.0|
#  Track Assignment          | 00:00:00|     00:00:00|         1.0|
#  Detail Routing            | 00:03:13|     00:03:13|         1.0|
#  Antenna Fixing            | 00:00:00|     00:00:00|         1.0|
#  Post Route Via Swapping   | 00:00:15|     00:00:15|         1.0|
#  Post Route Wire Spreading | 00:00:04|     00:00:04|         1.0|
#  Entire Command            | 00:05:09|     00:05:11|         1.0|
#----------------------------+---------+-------------+------------+
#

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   NRAG-44              1  Track pitch is too small compared with l...
WARNING   NRDB-2085          170  The pin access was impeded near Instance...
WARNING   NRDR-30              1  Detail routing is stopped due to too man...
WARNING   NRIG-1303            1  The congestion map does not match the GC...
WARNING   NRIG-34             50  Power/Ground pin %s of instance %s is no...
WARNING   NRIF-38              1  Option %s%s is not a Boolean option.     
WARNING   NRIF-95             52  Option setNanoRouteMode -routeTopRouting...
WARNING   TCLCMD-1403          1  '%s'                                     
*** Message Summary: 277 warning(s), 0 error(s)

#% End routeDesign (date=05/31 16:31:48, total cpu=0:05:09, real=0:05:11, peak res=4927.5M, current mem=4105.5M)
<CMD> setOptMode -fixHoldAllowSetupTnsDegrade false
<CMD> optDesign -postRoute -setup -hold -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4105.5M, totSessionCpu=0:34:21 **
*** optDesign #1 [begin] () : totSession cpu/real = 0:34:20.6/0:41:03.7 (0.8), mem = 3983.9M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:34:20.6/0:41:03.7 (0.8), mem = 3983.9M
**INFO: User settings:
setNanoRouteMode -route_detail_end_iteration                                              50
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_post_route_spread_wire                                     true
setNanoRouteMode -route_detail_search_and_repair                                          true
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_exp_design_mode_bottom_routing_layer                              3
setNanoRouteMode -route_antenna_diode_insertion                                           true
setNanoRouteMode -route_with_si_driven                                                    true
setNanoRouteMode -route_with_timing_driven                                                true
setNanoRouteMode -timingEngine                                                            .timing_file_22565.tif.gz
setDesignMode -bottomRoutingLayer                                                         C1
setDesignMode -powerEffort                                                                high
setDesignMode -process                                                                    22
setDesignMode -propagateActivity                                                          true
setExtractRCMode -coupling_c_th                                                           0.1
setExtractRCMode -engine                                                                  preRoute
setExtractRCMode -relative_c_th                                                           1
setExtractRCMode -total_c_th                                                              0
setUsefulSkewMode -opt_skew_eco_route                                                     false
setDelayCalMode -enable_high_fanout                                                       true
setDelayCalMode -eng_enablePrePlacedFlow                                                  false
setDelayCalMode -engine                                                                   aae
setDelayCalMode -ignoreNetLoad                                                            false
setDelayCalMode -socv_accuracy_mode                                                       low
setOptMode -opt_view_pruning_setup_views_active_list                                      { view_slow_mission }
setOptMode -opt_view_pruning_setup_views_persistent_list                                  { view_slow_mission}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { view_slow_mission}
setOptMode -opt_drv_margin                                                                0
setOptMode -opt_exp_pre_route_auto_flow_update                                            true
setOptMode -opt_drv                                                                       true
setOptMode -opt_hold_allow_setup_tns_degradation                                          false
setOptMode -opt_hold_target_slack                                                         0.05
setOptMode -opt_leakage_to_dynamic_ratio                                                  0.5
setOptMode -opt_resize_flip_flops                                                         true
setOptMode -opt_preserve_all_sequential                                                   false
setOptMode -opt_setup_target_slack                                                        0
setSIMode -separate_delta_delay_on_data                                                   true
setPlaceMode -place_detail_check_route                                                    true
setPlaceMode -place_detail_dpt_flow                                                       true
setPlaceMode -place_global_clock_power_driven                                             true
setPlaceMode -place_global_clock_power_driven_effort                                      high
setPlaceMode -place_global_cong_effort                                                    high
setPlaceMode -place_global_place_io_pins                                                  true
setAnalysisMode -analysisType                                                             onChipVariation
setAnalysisMode -checkType                                                                setup
setAnalysisMode -clkSrcPath                                                               true
setAnalysisMode -clockPropagation                                                         sdcControl
setAnalysisMode -cppr                                                                     both
setAnalysisMode -skew                                                                     true
setAnalysisMode -usefulSkew                                                               true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching setDelayCal -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
**WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################

Starting Levelizing
2025-May-31 16:31:49 (2025-May-31 20:31:49 GMT)
2025-May-31 16:31:49 (2025-May-31 20:31:49 GMT): 10%
2025-May-31 16:31:49 (2025-May-31 20:31:49 GMT): 20%
2025-May-31 16:31:49 (2025-May-31 20:31:49 GMT): 30%
2025-May-31 16:31:49 (2025-May-31 20:31:49 GMT): 40%
2025-May-31 16:31:49 (2025-May-31 20:31:49 GMT): 50%
2025-May-31 16:31:49 (2025-May-31 20:31:49 GMT): 60%
2025-May-31 16:31:49 (2025-May-31 20:31:49 GMT): 70%
2025-May-31 16:31:49 (2025-May-31 20:31:49 GMT): 80%
2025-May-31 16:31:49 (2025-May-31 20:31:49 GMT): 90%

Finished Levelizing
2025-May-31 16:31:49 (2025-May-31 20:31:49 GMT)

Starting Activity Propagation
2025-May-31 16:31:49 (2025-May-31 20:31:49 GMT)
2025-May-31 16:31:49 (2025-May-31 20:31:49 GMT): 10%
2025-May-31 16:31:49 (2025-May-31 20:31:49 GMT): 20%

Finished Activity Propagation
2025-May-31 16:31:49 (2025-May-31 20:31:49 GMT)

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:07:45, real = 0:07:45, mem = 4158.5M, totSessionCpu=0:42:06 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin checking placement ... (start mem=3892.9M, init mem=3892.9M)
*info: Placed = 1124          
*info: Unplaced = 0           
Placement Density:14.34%(515/3594)
Placement Density (including fixed std cells):14.34%(515/3594)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3892.9M)
#optDebug: { P: 22 W: 6195 FE: standard PE: high LDR: 0.5}
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0.05
**INFO: setOptMode -opt_power_effort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.

*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:07:45.5/0:07:45.6 (1.0), totSession cpu/real = 0:42:06.1/0:48:49.4 (0.9), mem = 3892.9M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary

Power view               = view_slow_mission
Number of VT partitions  = 2
Standard cells in design = 1371
Instances in design      = 1124

Instance distribution across the VT partitions:

 LVT : inst = 975 (86.7%), cells = 728 (53.10%)
   Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 975 (86.7%)

 HVT : inst = 149 (13.3%), cells = 613 (44.71%)
   Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 149 (13.3%)

Reporting took 0 sec
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_9_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_9_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_8_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_8_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_7_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_7_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_6_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_6_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_5_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_5_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_4_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_4_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_3_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_3_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_2_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_2_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_1_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_1_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_0_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_0_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Sat May 31 16:39:33 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4159.77 (MB), peak = 4927.49 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Sat May 31 16:39:34 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4168.09 (MB), peak = 4927.49 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
#Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
#(i=11, n=11 2000)
#M1 -> M1 (1)
#M2 -> M2 (2)
#C1 -> C1 (3)
#C2 -> C2 (4)
#C3 -> C3 (5)
#C4 -> C4 (6)
#C5 -> C5 (7)
#JA -> JA (8)
#QA -> QA (9)
#QB -> QB (10)
#LB -> LB (11)
#SADV-On
# Corner(s) : 
#rc_fast [25.00] 
#rc_slow [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#total pattern=286 [22, 2124]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
#CCE Version read = IQuantus/TQuantus 22.1.1-s215
#number model r/c [2,2] [22,2124] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:03, memory = 4186.22 (MB), peak = 4927.49 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 4186.22 (MB)
#Peak memory = 4927.49 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x3 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Start step Extraction
#Extract 4 hboxes with single thread on machine with  Xeon 3.43GHz 20480KB Cache 32CPU...
#Process 0 special clock nets for rc extraction
#Total 1145 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:01, elapsed time = 00:00:01 .
#   Increased memory =    20.15 (MB), total memory =  4206.39 (MB), peak memory =  4927.49 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_XZYIBT.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4199.77 (MB), peak = 4927.49 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#RC Statistics: 5735 Res, 2606 Ground Cap, 1108 XCap (Edge to Edge)
#RC V/H edge ratio: 0.19, Avg V/H Edge Length: 694.17 (2307), Avg L-Edge Length: 2300.70 (3013)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_XZYIBT.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 6887 nodes, 5742 edges, and 2258 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4191.75 (MB), peak = 4927.49 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_XZYIBT.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3937.559M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_XZYIBT.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell TOP has rcdb /tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_XZYIBT.rcdb.d specified
Cell TOP, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:01.4 real: 0:00:02.0 mem: 3937.559M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 23.65 (MB)
#Total memory = 4191.75 (MB)
#Peak memory = 4927.49 (MB)
#
#0 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Design Signature (0)
#Finish Inst Signature in MT(17916854)
#Finish Net Signature in MT(53826954)
#Finish SNet Signature in MT (75770475)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 3.20GHz 20480KB Cache 32CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4180.24 (MB), peak memory =  4927.49 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4180.24 (MB), peak memory =  4927.49 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.01 (MB), total memory =  4180.24 (MB), peak memory =  4927.49 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4180.23 (MB), peak memory =  4927.49 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.01 (MB), total memory =  4180.24 (MB), peak memory =  4927.49 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.73 (MB), total memory =  4180.23 (MB), peak memory =  4927.49 (MB)
Reading RCDB with compressed RC data.
** INFO: Initializing Glitch Interface
AAE DB initialization (MEM=3960.18 CPU=0:00:00.0 REAL=0:00:00.0) 
** INFO: Initializing Glitch Cache
*** BuildHoldData #1 [begin] (optDesign #1) : totSession cpu/real = 0:42:12.9/0:48:56.9 (0.9), mem = 3960.2M
AAE_INFO: switching setDelayCal -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=4219.59)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 1145
End delay calculation. (MEM=4313.07 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3606.42 CPU=0:00:00.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:02.0 totSessionCpu=0:42:15 mem=4042.2M)
Done building cte hold timing graph (HoldAware) cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:42:15 mem=4042.2M ***
Warning: No proper clock gate cell delay was found for clock standard delay computation.
AAE_INFO: switching setDelayCal -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3619.15)
*** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
Total number of fetched objects 1145
AAE_INFO-618: Total number of nets in the design is 1147,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3638.24 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3638.24 CPU=0:00:00.5 REAL=0:00:01.0)
Save waveform /tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/.AAE_zKe87B/.AAE_22565/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4053.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4053.2M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3632.21)
Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 1145. 
Total number of fetched objects 1145
AAE_INFO-618: Total number of nets in the design is 1147,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=3637.67 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3637.67 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
*** Done Building Timing Graph (cpu=0:00:04.5 real=0:00:04.0 totSessionCpu=0:42:19 mem=4051.4M)
** INFO: Initializing Glitch Interface

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 48.702  | 49.719  | 48.702  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -69     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.346%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #1) : cpu/real = 0:00:06.7/0:00:06.8 (1.0), totSession cpu/real = 0:42:19.6/0:49:03.7 (0.9), mem = 4080.5M
**optDesign ... cpu = 0:07:59, real = 0:08:00, mem = 4197.8M, totSessionCpu=0:42:20 **
OPTC: m4 20.0 50.0
OPTC: view 50.0
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #2 OptimizationPass1
*** ClockDrv #1 [begin] (optDesign #1) : totSession cpu/real = 0:42:19.8/0:49:04.0 (0.9), mem = 3995.5M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1146 (unrouted=2, trialRouted=0, noStatus=0, routed=1144, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
-effortLevel medium                        # enums={low medium high signoff}, default=undefined
Clock tree cells fixed by user: 0 out of 0
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[PSP]    Load db... (mem=3.9M)
[PSP]    Read data from FE... (mem=3.9M)
[PSP]    Read rows... (mem=3.9M)
[PSP]    Done Read rows (cpu=0.000s, mem=3.9M)

[PSP]    Done Read data from FE (cpu=0.010s, mem=3.9M)

[PSP]    Done Load db (cpu=0.010s, mem=3.9M)

[PSP]    Constructing placeable region... (mem=3.9M)
[PSP]    Compute region effective width... (mem=3.9M)
[PSP]    Done Compute region effective width (cpu=0.000s, mem=3.9M)

[PSP]    Done Constructing placeable region (cpu=0.000s, mem=3.9M)

  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        primary_delay_corner: dc_slow (default: )
        route_type is set for at least one object
        source_max_capacitance is set for at least one object
        target_insertion_delay is set for at least one object
        target_max_trans_sdc is set for at least one object
        target_skew is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        cloning_copy_activity: 1 (default: false)
        force_design_routing_status: 1 (default: auto)
        last_virtual_delay_scaling_factor is set for at least one object
        pro_enable_post_commit_delay_update: 1 (default: false)
        use_accurate_downstream_capacitance_in_optimization: 1 (default: false)
    Route type trimming info:
      No route type modifications were made.
    Library trimming buffers in power domain auto-default and half-corner dc_slow:setup.late removed 21 of 39 cells
    Original list had 39 cells:
    UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_12 UDB116SVT24_BUF_10 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_3 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_2 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 
    New trimmed list has 18 cells:
    UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12 UDB116SVT24_BUF_10 UDB116SVT24_BUF_9 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_4 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1 
    Library trimming inverters in power domain auto-default and half-corner dc_slow:setup.late removed 1 of 18 cells
    Original list had 18 cells:
    UDB116SVT24_INV_32 UDB116SVT24_INV_24 UDB116SVT24_INV_20 UDB116SVT24_INV_18 UDB116SVT24_INV_16 UDB116SVT24_INV_15 UDB116SVT24_INV_12 UDB116SVT24_INV_10 UDB116SVT24_INV_9 UDB116SVT24_INV_8 UDB116SVT24_INV_6 UDB116SVT24_INV_5 UDB116SVT24_INV_4 UDB116SVT24_INV_3 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 
    New trimmed list has 17 cells:
    UDB116SVT24_INV_32 UDB116SVT24_INV_24 UDB116SVT24_INV_20 UDB116SVT24_INV_18 UDB116SVT24_INV_16 UDB116SVT24_INV_15 UDB116SVT24_INV_12 UDB116SVT24_INV_10 UDB116SVT24_INV_9 UDB116SVT24_INV_8 UDB116SVT24_INV_6 UDB116SVT24_INV_5 UDB116SVT24_INV_4 UDB116SVT24_INV_3 UDB116SVT24_INV_2 UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 
**WARN: (IMPCCOPT-2431):	Found 225 pin(s) with annotated transitions for the delay corner 'dc_slow' that are connected to non-ideal or non-dont_touch nets. These pins will be excluded from transition time design rule violation checking in this delay corner.
Type 'man IMPCCOPT-2431' for more detail.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): default_route_type_leaf (default: default)
        route_type (top): default_route_type_nonleaf (default: default)
        route_type (trunk): default_route_type_nonleaf (default: default)
        source_max_capacitance: 0.005 (default: auto)
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12 UDB116SVT24_BUF_10 UDB116SVT24_BUF_9 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_4 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1
      Inverters:   UDB116SVT24_INV_32 UDB116SVT24_INV_24 UDB116SVT24_INV_20 UDB116SVT24_INV_18 UDB116SVT24_INV_16 UDB116SVT24_INV_15 UDB116SVT24_INV_12 UDB116SVT24_INV_10 UDB116SVT24_INV_9 UDB116SVT24_INV_8 UDB116SVT24_INV_6 UDB116SVT24_INV_5 UDB116SVT24_INV_4 UDB116SVT24_INV_3 UDB116SVT24_INV_2 UDB116SVT24_INV_1 UDB116SVT24_INV_0P75
      Clock gates: UDB116SVT24_CKGTPLT_V7_24 UDB116SVT24_CKGTPLT_V7_16 UDB116SVT24_CKGTPLT_V5_16 UDB116SVT24_CKGTPLT_V5_13 UDB116SVT24_CKGTPLT_V7_12 UDB116SVT24_CKGTPLT_V5_12 UDB116SVT24_CKGTPLT_V5_11 UDB116SVT24_CKGTPLT_V5_9 UDB116SVT24_CKGTPLT_V7_8 UDB116SVT24_CKGTPLT_V5_8 UDB116SVT24_CKGTPLT_V8_8 UDB116SVT24_CKGTPLT_V5_7 UDB116SVT24_CKGTPLT_V7_6 UDB116SVT24_CKGTPLT_V5_6 UDB116SVT24_CKGTPLT_V5_5 UDB116SVT24_CKGTPLT_V7_4 UDB116SVT24_CKGTPLT_V5_4 UDB116SVT24_CKGTPLT_V8_4 UDB116SVT24_CKGTPLT_V5_3P5 UDB116SVT24_CKGTPLT_V7_3 UDB116SVT24_CKGTPLT_V5_3 UDB116SVT24_CKGTPLT_V5_2P5 UDB116SVT24_CKGTPLT_V5_2 UDB116SVT24_CKGTPLT_V7_2 UDB116SVT24_CKGTPLT_V8_2 UDB116SVT24_CKGTPLT_V5_1P75 UDB116SVT24_CKGTPLT_V5_1P5 UDB116SVT24_CKGTPLT_V7_1 UDB116SVT24_CKGTPLT_V5_1 UDB116SVT24_CKGTPLT_V8_1 UDB116SVT24_CKGTPLT_V5_0P75
      Unblocked area available for placement of any clock cells in power_domain auto-default: 3594.413um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: C2/C1; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: C2/C1; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: C2/C1; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner dc_slow:setup, late and power domain auto-default:
      Slew time target (leaf):    0.060ns
      Slew time target (trunk):   0.060ns
      Slew time target (top):     0.060ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.030ns
      Buffer max distance: 253.914um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:UDB116SVT24_BUF_24, fastest_considered_half_corner=dc_slow:setup.late, optimalDrivingDistance=239.728um, saturatedSlew=0.052ns, speed=4506.165um per ns, cellArea=9.668um^2 per 1000um}
      Inverter  : {lib_cell:UDB116SVT24_INV_20, fastest_considered_half_corner=dc_slow:setup.late, optimalDrivingDistance=160.919um, saturatedSlew=0.038ns, speed=5149.408um per ns, cellArea=8.175um^2 per 1000um}
      Clock gate: {lib_cell:UDB116SVT24_CKGTPLT_V7_16, fastest_considered_half_corner=dc_slow:setup.late, optimalDrivingDistance=226.134um, saturatedSlew=0.052ns, speed=3595.135um per ns, cellArea=12.742um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/mode_mission:
     Created from constraint modes: {[mode_mission]}
      Sources:                     pin clk
      Total number of sinks:       224
      Delay constrained sinks:     224
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner dc_slow:setup.late:
      Skew target:                 0.030ns
    Primary reporting skew groups are:
    skew_group clk/mode_mission with 224 clock sinks
    
    
    Constraint summary
    ==================
    
    Transition constraints are active in the following delay corners:
    
    dc_slow:setup.late
    
    Cap constraints are active in the following delay corners:
    
    dc_slow:setup.late
    
    Transition constraint summary:
    
    ------------------------------------------------------------------------------------------
    Delay corner                    Target (ns)    Num pins    Target source     Clock tree(s)
    ------------------------------------------------------------------------------------------
    dc_slow:setup.late (primary)         -            -              -                 -
                 -                     0.060         226       auto extracted    all
    ------------------------------------------------------------------------------------------
    
    Capacitance constraint summary:
    
    ----------------------------------------------------------------------------------------------------------
    Delay corner                    Limit (pF)    Num nets    Target source                      Clock tree(s)
    ----------------------------------------------------------------------------------------------------------
    dc_slow:setup.late (primary)        -            -                       -                         -
                 -                    0.005          1        source_max_capacitance_property    all
    ----------------------------------------------------------------------------------------------------------
    
    
    Clock DAG stats initial state:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState
**WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
Type 'man IMPCCOPT-2314' for more detail.
    
    Ideal and dont_touch net fanout counts:
    
    -----------------------------------------------------------
    Min fanout    Max fanout    Number of ideal/dont_touch nets
    -----------------------------------------------------------
          1            10                      0
         11           100                      0
        101          1000                      1
       1001         10000                      0
      10001           +                        0
    -----------------------------------------------------------
    
    Top ideal and dont_touch nets by fanout:
    
    ---------------------
    Net name    Fanout ()
    ---------------------
    clk            224
    ---------------------
    
    
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:05.3 real=0:00:05.3)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  ProEngine running partially connected to DB
  Clock tree timing engine global stage delay update for dc_slow:setup.late...
  Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO initial state:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations PRO initial state:
    Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
  Clock DAG primary half-corner transition distribution PRO initial state:
    Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
  Primary reporting skew groups PRO initial state:
  Skew group summary PRO initial state:
    skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 11 variables and 23 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    Statistics: Fix DRVs (cell sizing):
    ===================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'PRO Fixing DRVs':
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'PRO Fixing DRVs':
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for dc_slow:setup.late...
  Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations PRO final:
    Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
  Clock DAG primary half-corner transition distribution PRO final:
    Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
  Primary reporting skew groups PRO final:
  Skew group summary PRO final:
    skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
PRO done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1146 (unrouted=2, trialRouted=0, noStatus=0, routed=1144, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:05.6 real=0:00:05.6)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** ClockDrv #1 [finish] (optDesign #1) : cpu/real = 0:00:05.7/0:00:05.7 (1.0), totSession cpu/real = 0:42:25.5/0:49:09.6 (0.9), mem = 3995.9M
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 196, Num usable cells 1176
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 196, Num usable cells 1176
**INFO: Start fixing DRV (Mem = 3991.90M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:42:25.7/0:49:09.8 (0.9), mem = 3991.9M
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
(I,S,L,T): view_slow_mission: 0.00513426, 0.00201935, 0.0491203, 0.0562739
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
** INFO: Initializing Glitch Interface
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|     0|     0|    48.70|     0.00|       0|       0|       0| 14.35%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|     0|     0|    48.70|     0.00|       0|       0|       0| 14.35%| 0:00:00.0|  4191.6M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4191.6M) ***

(I,S,L,T): view_slow_mission: 0.00513426, 0.00201935, 0.0491203, 0.0562739
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:06.8/0:00:06.8 (1.0), totSession cpu/real = 0:42:32.5/0:49:16.6 (0.9), mem = 4098.6M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:08:12, real = 0:08:13, mem = 4306.1M, totSessionCpu=0:42:32 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:07, Mem = 4098.61M).
Leakage Power Opt: resetting the buf/inv selection

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     SI Timing Summary (cpu=0.12min real=0.12min mem=4098.6M)
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 48.702  | 49.719  | 48.702  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -69     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.346%
------------------------------------------------------------------
**optDesign ... cpu = 0:08:12, real = 0:08:13, mem = 4306.1M, totSessionCpu=0:42:33 **
** INFO: Initializing Glitch Interface
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
**INFO: flowCheckPoint #3 OptimizationHold

GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 807, Num usable cells 565
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 807, Num usable cells 565
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:42:36 mem=4156.9M ***
*** BuildHoldData #2 [begin] (optDesign #1) : totSession cpu/real = 0:42:35.5/0:49:19.7 (0.9), mem = 4156.9M
Saving timing graph ...
Done save timing graph
Latch borrow mode reset to max_borrow
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3778.53)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 1145
AAE_INFO-618: Total number of nets in the design is 1147,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3791.82 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3791.82 CPU=0:00:00.5 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/.AAE_zKe87B/.AAE_22565/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4116.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4116.8M)

Executing IPO callback for view pruning ..

Active hold views:
 view_fast_mission
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3748.9)
Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 1145. 
Total number of fetched objects 1145
AAE_INFO-618: Total number of nets in the design is 1147,  41.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3753.51 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3753.51 CPU=0:00:00.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:42:38 mem=4112.6M)
Done building cte hold timing graph (fixHold) cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:42:38 mem=4112.6M ***
Done building hold timer [4428 node(s), 6653 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.6 real=0:00:02.0 totSessionCpu=0:42:38 mem=4147.7M ***
OPTC: m4 20.0 50.0
OPTC: view 50.0
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:03.3 real=0:00:03.0 totSessionCpu=0:42:39 mem=4159.7M ***
OPTC: m4 50.0 50.0
OPTC: view 50.0
Setting latch borrow mode to budget during optimization.

Starting Levelizing
2025-May-31 16:40:07 (2025-May-31 20:40:07 GMT)
2025-May-31 16:40:07 (2025-May-31 20:40:07 GMT): 10%
2025-May-31 16:40:07 (2025-May-31 20:40:07 GMT): 20%
2025-May-31 16:40:07 (2025-May-31 20:40:07 GMT): 30%
2025-May-31 16:40:07 (2025-May-31 20:40:07 GMT): 40%
2025-May-31 16:40:07 (2025-May-31 20:40:07 GMT): 50%
2025-May-31 16:40:07 (2025-May-31 20:40:07 GMT): 60%
2025-May-31 16:40:07 (2025-May-31 20:40:07 GMT): 70%
2025-May-31 16:40:07 (2025-May-31 20:40:07 GMT): 80%
2025-May-31 16:40:07 (2025-May-31 20:40:07 GMT): 90%

Finished Levelizing
2025-May-31 16:40:07 (2025-May-31 20:40:07 GMT)

Starting Activity Propagation
2025-May-31 16:40:07 (2025-May-31 20:40:07 GMT)
2025-May-31 16:40:07 (2025-May-31 20:40:07 GMT): 10%
2025-May-31 16:40:07 (2025-May-31 20:40:07 GMT): 20%

Finished Activity Propagation
2025-May-31 16:40:07 (2025-May-31 20:40:07 GMT)

*Info: minBufDelay = 13.9 ps, libStdDelay = 11.0 ps, minBufSize = 250560 (4.0)
*Info: worst delay setup view: view_slow_mission

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission
Hold views included:
 view_fast_mission

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 48.702  | 49.719  | 48.702  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.086  | -0.069  | -0.086  |
|           TNS (ns):| -10.399 | -10.067 | -0.526  |
|    Violating Paths:|   227   |   221   |   19    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -69     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 14.346%
------------------------------------------------------------------
**optDesign ... cpu = 0:08:21, real = 0:08:22, mem = 4360.3M, totSessionCpu=0:42:42 **
*** BuildHoldData #2 [finish] (optDesign #1) : cpu/real = 0:00:06.5/0:00:06.7 (1.0), totSession cpu/real = 0:42:42.0/0:49:26.3 (0.9), mem = 4126.8M
*** HoldOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:42:42.0/0:49:26.3 (0.9), mem = 4126.8M
(I,S,L,T): view_slow_mission: 0.00513426, 0.00201935, 0.0491203, 0.0562739
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*info: Run optDesign holdfix with 1 thread.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!

*** Starting Core Fixing (fixHold) cpu=0:00:07.3 real=0:00:07.0 totSessionCpu=0:42:43 mem=4184.9M density=14.346% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.086|   -10.40|     227|          0|       0(     0)|   14.35%|   0:00:00.0|  4210.9M|
|   1|  -0.086|   -10.40|     227|          0|       0(     0)|   14.35%|   0:00:00.0|  4210.9M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.086|   -10.40|     227|          0|       0(     0)|   14.35%|   0:00:00.0|  4210.9M|
|   1|  -0.077|    -7.92|     225|        258|       0(     0)|   16.15%|   0:00:04.0|  4243.1M|
|   2|  -0.068|    -5.53|     217|        249|       0(     0)|   17.94%|   0:00:02.0|  4243.1M|
|   3|  -0.058|    -3.30|     192|        239|       0(     0)|   19.63%|   0:00:02.0|  4243.1M|
|   4|  -0.058|    -1.59|     136|        231|       0(     0)|   21.24%|   0:00:02.0|  4243.1M|
|   5|  -0.050|    -0.59|      52|        229|       1(     0)|   22.82%|   0:00:03.0|  4243.1M|
|   6|  -0.050|    -0.24|      20|        216|       1(     0)|   24.37%|   0:00:03.0|  4243.1M|
|   7|  -0.050|    -0.12|       9|        184|       2(     0)|   25.65%|   0:00:02.0|  4251.1M|
|   8|  -0.029|    -0.07|       4|        136|       4(     0)|   26.60%|   0:00:02.0|  4251.1M|
|   9|  -0.017|    -0.03|       4|        104|       2(     0)|   27.37%|   0:00:02.0|  4251.1M|
|  10|  -0.008|    -0.01|       1|         66|       7(     0)|   27.81%|   0:00:01.0|  4251.1M|
|  11|   0.002|     0.00|       0|         46|       5(     0)|   28.15%|   0:00:00.0|  4251.1M|
|  12|   0.011|     0.00|       0|         31|       2(     0)|   28.36%|   0:00:01.0|  4251.1M|
|  13|   0.011|     0.00|       0|         16|       0(     0)|   28.47%|   0:00:00.0|  4251.1M|
|  14|   0.011|     0.00|       0|          7|       3(     0)|   28.55%|   0:00:00.0|  4251.1M|
|  15|   0.011|     0.00|       0|          3|       0(     0)|   28.57%|   0:00:00.0|  4251.1M|
|  16|   0.011|     0.00|       0|          1|       0(     0)|   28.58%|   0:00:00.0|  4251.1M|
|  17|   0.011|     0.00|       0|          0|       1(     0)|   28.58%|   0:00:00.0|  4251.1M|
|  18|   0.011|     0.00|       0|          0|       0(     0)|   28.58%|   0:00:00.0|  4251.1M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 2016 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)
*info:    Total 28 instances resized for Phase I
*info:        in which 0 FF resizing 
*info:        in which 0 ripple resizing (0.000%)

Phase II ......
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|   0.011|     0.00|       0|          0|       0(     0)|   28.58%|   0:00:00.0|  4251.1M|
|   1|   0.011|     0.00|       0|          2|       0(     0)|   28.60%|   0:00:00.0|  4251.1M|
|   2|   0.011|     0.00|       0|          1|       0(     0)|   28.60%|   0:00:00.0|  4251.1M|
|   3|   0.011|     0.00|       0|          1|       0(     0)|   28.61%|   0:00:00.0|  4251.1M|
|   4|   0.011|     0.00|       0|          0|       0(     0)|   28.61%|   0:00:00.0|  4251.1M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 4 cells added for Phase II
*info:        in which 0 is ripple commits (0.000%)
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 33 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:    29 net(s): Could not be fixed because of no legal loc.
*info:     4 net(s): Could not be fixed because of routing congestion.

Resizing failure reasons
------------------------------------------------
*info:    26 net(s): Could not be fixed because of no legal loc.
*info:     1 net(s): Could not be fixed because of hold slack degradation.
*info:     5 net(s): Could not be fixed because of no valid cell for resizing.
*info:     1 net(s): Could not be fixed because all the cells are filtered.


*** Finished Core Fixing (fixHold) cpu=0:00:31.7 real=0:00:32.0 totSessionCpu=0:43:07 mem=4251.1M density=28.611% ***

*info:
*info: Added a total of 2020 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            1 cell  of type 'UDB116SVT24_BUF_10' used
*info:            2 cells of type 'UDB116SVT24_BUF_12' used
*info:            1 cell  of type 'UDB116SVT24_BUF_1P5' used
*info:           11 cells of type 'UDB116SVT24_BUF_1P75' used
*info:          129 cells of type 'UDB116SVT24_BUF_2' used
*info:           19 cells of type 'UDB116SVT24_BUF_3' used
*info:         1855 cells of type 'UDB116SVT24_BUF_L_1' used
*info:            2 cells of type 'UDB116SVT24_BUF_S_16' used
*info:
*info: Total 28 instances resized
*info:       in which 0 FF resizing
*info:

*** Finish Post Route Hold Fixing (cpu=0:00:31.7 real=0:00:32.0 totSessionCpu=0:43:07 mem=4251.1M density=28.611%) ***
(I,S,L,T): view_slow_mission: 0.00688312, 0.0035674, 0.117566, 0.128016
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
**INFO: total 2025 insts, 0 nets marked don't touch
**INFO: total 2025 insts, 0 nets marked don't touch DB property
**INFO: total 2025 insts, 0 nets unmarked don't touch
*** HoldOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:25.4/0:00:25.4 (1.0), totSession cpu/real = 0:43:07.4/0:49:51.7 (0.9), mem = 4119.1M
**INFO: Skipping refine place as no non-legal commits were detected

**INFO: flowCheckPoint #4 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:08:47, real = 0:08:48, mem = 4323.7M, totSessionCpu=0:43:08 **
** INFO: Initializing Glitch Interface
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:03, real=0:00:03, mem=4120.24M, totSessionCpu=0:43:10).
**optDesign ... cpu = 0:08:50, real = 0:08:51, mem = 4329.9M, totSessionCpu=0:43:10 **

** INFO: Initializing Glitch Interface
Skipping pre eco harden opt
Running refinePlace -preserveRouting true -hardFence false

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:43:11 mem=4178.4M) ***

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 4146.4MB
Summary Report:
Instances move: 0 (out of 3144 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 4146.4MB
*** Finished refinePlace (0:43:11 mem=4146.4M) ***
Default Rule : ""
Non Default Rules :
Worst Slack : 49.367 ns

Start Layer Assignment ...
WNS(49.367ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 3167.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

Set Prefer Layer Routing Effort ...
Total Net(3165) IPOed(2464) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : 48.659 ns

Start Layer Assignment ...
WNS(48.659ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 3167.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 48.659  | 49.367  | 48.659  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     98 (98)      |    -69     |     99 (99)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 28.611%
------------------------------------------------------------------
**optDesign ... cpu = 0:08:51, real = 0:08:52, mem = 4330.1M, totSessionCpu=0:43:12 **
**INFO: flowCheckPoint #5 GlobalDetailRoute
** INFO Cleaning up Glitch Interface
-route_with_eco false                     # bool, default=false
-route_selected_net_only false            # bool, default=false
-route_with_timing_driven true            # bool, default=false, user setting
-route_with_si_driven true                # bool, default=false, user setting
Existing Dirty Nets : 2464
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 2464
*** EcoRoute #1 [begin] (optDesign #1) : totSession cpu/real = 0:43:11.6/0:49:56.0 (0.9), mem = 4104.6M

globalDetailRoute

#Start globalDetailRoute on Sat May 31 16:40:40 2025
#
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2040_pkt_reg_inst_n28 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2040_pkt_reg_inst_n28 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2039_pkt_reg_inst_n28 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2039_pkt_reg_inst_n28 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2038_SPI_IN_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2038_SPI_IN_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2037_pkt_reg_inst_n28 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2037_pkt_reg_inst_n28 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2036_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2036_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2035_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2035_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2034_n703 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2034_n703 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2033_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2033_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2032_sh_sync_inst_timeout_counter_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2032_sh_sync_inst_timeout_counter_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2031_n1030 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2031_n1030 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start connecting MustJoinAllPort pins ...
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Sat May 31 16:40:40 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 2028/0 dirty instances, 1516/448 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(2025 insts marked dirty, reset pre-exisiting dirty flag on 2025 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4333.64 (MB), peak = 4927.49 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4349.68 (MB), peak = 4927.49 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start instance access analysis using 1 thread...
#Set layer M1 to be advanced pin access layer.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1665 and Instance U1671. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1665 and Instance U1671. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1656 and Instance U1653. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1656 and Instance U1653. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1667 and Instance U1670. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1667 and Instance U1670. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1670 and Instance U1675. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1670 and Instance U1675. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1669 and Instance U1677. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1669 and Instance U1677. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1291 and Instance U1290. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1291 and Instance U1290. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1428 and Instance U1433. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1428 and Instance U1433. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1433 and Instance U1432. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1433 and Instance U1432. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1432 and Instance U1431. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1432 and Instance U1431. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1431 and Instance U1939. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1431 and Instance U1939. Inspect the area near the pin for obstacles.
#WARNING (EMS-27) Message (NRDB-2085) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#672 out of 3145(21.37%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
#125 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.36 (MB)
#Total memory = 4351.05 (MB)
#Peak memory = 4927.49 (MB)
#start initial via pillar insertion iteration ...
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4369.93 (MB), peak = 4927.49 (MB)
#start 1st via pillar insertion iteration ...
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4369.93 (MB), peak = 4927.49 (MB)
#
#    Via Pillar Insert Failed Statistics
#
#+----------------------------------+---------+------------+-----------------------------------------------------------------------
#| Failed Reason                    | Count   | Pin Name   | Instance name (display       0 records only)                          
#+----------------------------------+---------+------------+-----------------------------------------------------------------------
#|                           Others |       1 |            | 
#+----------------------------------+---------+------------+-----------------------------------------------------------------------
#
#Total connected MustJoinAllPort pin number / total MustJoinAllPort pin number:              0/      1 =     0%
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 3165.
#Total number of nets in the design = 3167.
#2475 routable nets do not have any wires.
#690 routable nets have routed wires.
#2475 nets will be global routed.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Sat May 31 16:40:47 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
#Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4351.96 (MB), peak = 4927.49 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sat May 31 16:40:47 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -18.00 (MB)
#Total memory = 4351.96 (MB)
#Peak memory = 4927.49 (MB)
#
#
#Start global routing on Sat May 31 16:40:47 2025
#
#
#Start global routing initialization on Sat May 31 16:40:47 2025
#
#Number of eco nets is 486
#
#Start global routing data preparation on Sat May 31 16:40:47 2025
#
#Start routing resource analysis on Sat May 31 16:40:47 2025
#
#Routing resource analysis is done on Sat May 31 16:40:47 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  C1             V         624         130        2500     3.16%
#  C2             H         673          81        2500     0.00%
#  C3             V         700          54        2500     0.00%
#  C4             H         740          14        2500     0.00%
#  C5             V         753           1        2500     0.00%
#  JA             H          75           0        2500     0.00%
#  QA             V          28           0        2500    44.00%
#  QB             H          28           0        2500    44.00%
#  LB             V          18           0        2500    64.00%
#  --------------------------------------------------------------
#  Total                   3640       4.10%       22500    17.24%
#
#
#
#
#Global routing data preparation is done on Sat May 31 16:40:47 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4352.53 (MB), peak = 4927.49 (MB)
#
#
#Global routing initialization is done on Sat May 31 16:40:47 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4352.53 (MB), peak = 4927.49 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4362.02 (MB), peak = 4927.49 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4362.03 (MB), peak = 4927.49 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 3165.
#Total number of nets in the design = 3167.
#
#3165 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            2475  
#-----------------------------
#        Total            2475  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            3165  
#-----------------------------
#        Total            3165  
#-----------------------------
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)   OverCon
#  ------------------------------------------------------------
#  C1          211(8.46%)     69(2.77%)      5(0.20%)   (11.4%)
#  C2           52(2.08%)      5(0.20%)      0(0.00%)   (2.28%)
#  C3            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  C4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  C5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  JA            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  QA            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  QB            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  LB            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total    263(1.41%)     74(0.40%)      5(0.03%)   (1.83%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
#  Overflow after GR: 0.30% H + 1.52% V
#
#Complete Global Routing.
#Total wire length = 12808 um.
#Total half perimeter of net bounding box = 12701 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 2267 um.
#Total wire length on LAYER C2 = 3513 um.
#Total wire length on LAYER C3 = 4188 um.
#Total wire length on LAYER C4 = 1784 um.
#Total wire length on LAYER C5 = 1057 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 22199
#Total number of multi-cut vias = 6515 ( 29.3%)
#Total number of single cut vias = 15684 ( 70.7%)
#Up-Via Summary (total 22199):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1451 ( 98.0%)        30 (  2.0%)       1481
# M2              6537 ( 84.9%)      1159 ( 15.1%)       7696
# C1              4372 ( 63.3%)      2531 ( 36.7%)       6903
# C2              2268 ( 51.0%)      2183 ( 49.0%)       4451
# C3               786 ( 57.4%)       583 ( 42.6%)       1369
# C4               270 ( 90.3%)        29 (  9.7%)        299
#-----------------------------------------------------------
#                15684 ( 70.7%)      6515 ( 29.3%)      22199 
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Max overcon = 6 tracks.
#Total overcon = 1.83%.
#Worst layer Gcell overcon rate = 2.28%.
#
#Global routing statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 10.06 (MB)
#Total memory = 4362.03 (MB)
#Peak memory = 4927.49 (MB)
#
#Finished global routing on Sat May 31 16:40:49 2025
#
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4361.96 (MB), peak = 4927.49 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start Track Assignment.
#Done with 1475 horizontal wires in 2 hboxes and 1807 vertical wires in 2 hboxes.
#Done with 442 horizontal wires in 2 hboxes and 418 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 12609 um.
#Total half perimeter of net bounding box = 12701 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 2235 um.
#Total wire length on LAYER C2 = 3418 um.
#Total wire length on LAYER C3 = 4160 um.
#Total wire length on LAYER C4 = 1750 um.
#Total wire length on LAYER C5 = 1046 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 22199
#Total number of multi-cut vias = 6515 ( 29.3%)
#Total number of single cut vias = 15684 ( 70.7%)
#Up-Via Summary (total 22199):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1451 ( 98.0%)        30 (  2.0%)       1481
# M2              6537 ( 84.9%)      1159 ( 15.1%)       7696
# C1              4372 ( 63.3%)      2531 ( 36.7%)       6903
# C2              2268 ( 51.0%)      2183 ( 49.0%)       4451
# C3               786 ( 57.4%)       583 ( 42.6%)       1369
# C4               270 ( 90.3%)        29 (  9.7%)        299
#-----------------------------------------------------------
#                15684 ( 70.7%)      6515 ( 29.3%)      22199 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4361.98 (MB), peak = 4927.49 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 32.57 (MB)
#Total memory = 4361.98 (MB)
#Peak memory = 4927.49 (MB)
#WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.00% of the total area was rechecked for DRC, and 50.00% required routing.
#   number of violations = 5567
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-----+-------+-------+
#  -      | MetSpc| Short| MinStp| Color| C2MCon|  Enc| Others| Totals|
#---------+-------+------+-------+------+-------+-----+-------+-------+
#  M1     |      2|     0|      4|     4|    564|  548|    103|   1225|
#  M2     |    239|   129|    246|   606|    498|  751|    487|   2956|
#  C1     |    443|   348|    194|     0|      0|    6|    328|   1319|
#  C2     |     17|    17|      0|     0|      0|    2|     26|     62|
#  C3     |      1|     0|      0|     0|      0|    3|      1|      5|
#  Totals |    702|   494|    444|   610|   1062| 1310|    945|   5567|
#---------+-------+------+-------+------+-------+-----+-------+-------+
#
#1 out of 3144 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.00% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 5568
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-----+-------+-------+
#  -      | MetSpc| Short| MinStp| Color| C2MCon|  Enc| Others| Totals|
#---------+-------+------+-------+------+-------+-----+-------+-------+
#  M1     |      2|     0|      4|     4|    564|  548|    103|   1225|
#  M2     |    239|   129|    246|   606|    498|  751|    488|   2957|
#  C1     |    443|   348|    194|     0|      0|    6|    328|   1319|
#  C2     |     17|    17|      0|     0|      0|    2|     26|     62|
#  C3     |      1|     0|      0|     0|      0|    3|      1|      5|
#  Totals |    702|   494|    444|   610|   1062| 1310|    946|   5568|
#---------+-------+------+-------+------+-------+-----+-------+-------+
#
#cpu time = 00:00:34, elapsed time = 00:00:34, memory = 4397.41 (MB), peak = 4927.49 (MB)
#start 1st optimization iteration ...
#   number of violations = 1907
#
#  By Layer and Type:
#
#---------+-------+-------+------+------+----+-----+-------+-------+
#  -      | MetSpc| EOLSpc| Short| Color| Mar|  Enc| Others| Totals|
#---------+-------+-------+------+------+----+-----+-------+-------+
#  M1     |      0|      0|     0|     0|   0|  535|     31|    566|
#  M2     |     58|      5|    57|   135|  57|  560|     40|    912|
#  C1     |    124|     48|   121|     0|  39|    0|     56|    388|
#  C2     |     18|      9|     6|     0|   0|    0|      8|     41|
#  Totals |    200|     62|   184|   135|  96| 1095|    135|   1907|
#---------+-------+-------+------+------+----+-----+-------+-------+
#
#cpu time = 00:03:01, elapsed time = 00:03:01, memory = 4462.43 (MB), peak = 5190.60 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1778
#
#  By Layer and Type:
#
#---------+-------+-------+------+------+----+-----+-------+-------+
#  -      | MetSpc| EOLSpc| Short| Color| Mar|  Enc| Others| Totals|
#---------+-------+-------+------+------+----+-----+-------+-------+
#  M1     |      0|      0|     0|     0|   0|  495|     36|    531|
#  M2     |     45|      3|    49|   169|  48|  513|     33|    860|
#  C1     |    117|     43|   119|     0|  43|    0|     39|    361|
#  C2     |     13|      7|     4|     0|   1|    0|      1|     26|
#  Totals |    175|     53|   172|   169|  92| 1008|    109|   1778|
#---------+-------+-------+------+------+----+-----+-------+-------+
#
#cpu time = 00:02:11, elapsed time = 00:02:11, memory = 4469.54 (MB), peak = 5202.46 (MB)
#WARNING (NRDR-30) Detail routing is stopped due to too many DRC violations.
#Complete Detail Routing.
#Total wire length = 13200 um.
#Total half perimeter of net bounding box = 12701 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 2233 um.
#Total wire length on LAYER C2 = 3044 um.
#Total wire length on LAYER C3 = 3935 um.
#Total wire length on LAYER C4 = 2162 um.
#Total wire length on LAYER C5 = 1827 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 26199
#Total number of multi-cut vias = 4145 ( 15.8%)
#Total number of single cut vias = 22054 ( 84.2%)
#Up-Via Summary (total 26199):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1463 ( 98.8%)        18 (  1.2%)       1481
# M2              6752 ( 83.0%)      1386 ( 17.0%)       8138
# C1              6560 ( 83.8%)      1266 ( 16.2%)       7826
# C2              4784 ( 84.3%)       888 ( 15.7%)       5672
# C3              1860 ( 81.3%)       428 ( 18.7%)       2288
# C4               635 ( 80.0%)       159 ( 20.0%)        794
#-----------------------------------------------------------
#                22054 ( 84.2%)      4145 ( 15.8%)      26199 
#
#Total number of DRC violations = 1778
#Cpu time = 00:05:46
#Elapsed time = 00:05:46
#Increased memory = 107.56 (MB)
#Total memory = 4469.54 (MB)
#Peak memory = 5202.46 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat May 31 16:46:36 2025
#
#
#Start Post Route Wire Spread.
#Done with 273 horizontal wires in 3 hboxes and 445 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 13318 um.
#Total half perimeter of net bounding box = 12701 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 2235 um.
#Total wire length on LAYER C2 = 3050 um.
#Total wire length on LAYER C3 = 3972 um.
#Total wire length on LAYER C4 = 2202 um.
#Total wire length on LAYER C5 = 1860 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 26199
#Total number of multi-cut vias = 4145 ( 15.8%)
#Total number of single cut vias = 22054 ( 84.2%)
#Up-Via Summary (total 26199):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1463 ( 98.8%)        18 (  1.2%)       1481
# M2              6752 ( 83.0%)      1386 ( 17.0%)       8138
# C1              6560 ( 83.8%)      1266 ( 16.2%)       7826
# C2              4784 ( 84.3%)       888 ( 15.7%)       5672
# C3              1860 ( 81.3%)       428 ( 18.7%)       2288
# C4               635 ( 80.0%)       159 ( 20.0%)        794
#-----------------------------------------------------------
#                22054 ( 84.2%)      4145 ( 15.8%)      26199 
#
#   number of violations = 1779
#
#  By Layer and Type:
#
#---------+-------+-------+------+------+----+-----+-------+-------+
#  -      | MetSpc| EOLSpc| Short| Color| Mar|  Enc| Others| Totals|
#---------+-------+-------+------+------+----+-----+-------+-------+
#  M1     |      0|      0|     0|     0|   0|  495|     36|    531|
#  M2     |     45|      3|    49|   169|  48|  513|     34|    861|
#  C1     |    117|     43|   119|     0|  43|    0|     39|    361|
#  C2     |     13|      7|     4|     0|   1|    0|      1|     26|
#  Totals |    175|     53|   172|   169|  92| 1008|    110|   1779|
#---------+-------+-------+------+------+----+-----+-------+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4466.98 (MB), peak = 5202.46 (MB)
#CELL_VIEW TOP,init has 1779 DRC violations
#Total number of DRC violations = 1779
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 13318 um.
#Total half perimeter of net bounding box = 12701 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 2235 um.
#Total wire length on LAYER C2 = 3050 um.
#Total wire length on LAYER C3 = 3972 um.
#Total wire length on LAYER C4 = 2202 um.
#Total wire length on LAYER C5 = 1860 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 26199
#Total number of multi-cut vias = 4145 ( 15.8%)
#Total number of single cut vias = 22054 ( 84.2%)
#Up-Via Summary (total 26199):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1463 ( 98.8%)        18 (  1.2%)       1481
# M2              6752 ( 83.0%)      1386 ( 17.0%)       8138
# C1              6560 ( 83.8%)      1266 ( 16.2%)       7826
# C2              4784 ( 84.3%)       888 ( 15.7%)       5672
# C3              1860 ( 81.3%)       428 ( 18.7%)       2288
# C4               635 ( 80.0%)       159 ( 20.0%)        794
#-----------------------------------------------------------
#                22054 ( 84.2%)      4145 ( 15.8%)      26199 
#
#detailRoute Statistics:
#Cpu time = 00:05:47
#Elapsed time = 00:05:47
#Increased memory = 105.00 (MB)
#Total memory = 4466.98 (MB)
#Peak memory = 5202.46 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:05:57
#Elapsed time = 00:05:57
#Increased memory = 60.05 (MB)
#Total memory = 4390.13 (MB)
#Peak memory = 5202.46 (MB)
#Number of warnings = 65
#Total number of warnings = 307
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat May 31 16:46:37 2025
#
#
#  Scalability Statistics
#
#----------------------------+---------+-------------+------------+
#  globalDetailRoute         | cpu time| elapsed time| scalability|
#----------------------------+---------+-------------+------------+
#  Pre Callback              | 00:00:00|     00:00:00|         1.0|
#  Post Callback             | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
#  DB Import                 | 00:00:00|     00:00:00|         1.0|
#  DB Export                 | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access           | 00:00:05|     00:00:05|         1.0|
#  Instance Pin Access       | 00:00:00|     00:00:00|         1.0|
#  Data Preparation          | 00:00:02|     00:00:02|         1.0|
#  Global Routing            | 00:00:02|     00:00:02|         1.0|
#  Track Assignment          | 00:00:00|     00:00:00|         1.0|
#  Detail Routing            | 00:05:46|     00:05:46|         1.0|
#  Post Route Wire Spreading | 00:00:01|     00:00:01|         1.0|
#  Entire Command            | 00:05:57|     00:05:57|         1.0|
#----------------------------+---------+-------------+------------+
#
*** EcoRoute #1 [finish] (optDesign #1) : cpu/real = 0:05:56.8/0:05:56.9 (1.0), totSession cpu/real = 0:49:08.5/0:55:52.9 (0.9), mem = 4182.6M
**optDesign ... cpu = 0:14:48, real = 0:14:49, mem = 4297.4M, totSessionCpu=0:49:08 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #6 PostEcoSummary
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2040_pkt_reg_inst_n28 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2040_pkt_reg_inst_n28 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2039_pkt_reg_inst_n28 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2039_pkt_reg_inst_n28 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2038_SPI_IN_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2038_SPI_IN_5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2037_pkt_reg_inst_n28 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2037_pkt_reg_inst_n28 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2036_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2036_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2035_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2035_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2034_n703 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2034_n703 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2033_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2033_SCK is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2032_sh_sync_inst_timeout_counter_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2032_sh_sync_inst_timeout_counter_6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2031_n1030 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2031_n1030 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Sat May 31 16:46:37 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4299.32 (MB), peak = 5202.46 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Sat May 31 16:46:37 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4307.70 (MB), peak = 5202.46 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
#Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
#(i=11, n=11 2000)
#M1 -> M1 (1)
#M2 -> M2 (2)
#C1 -> C1 (3)
#C2 -> C2 (4)
#C3 -> C3 (5)
#C4 -> C4 (6)
#C5 -> C5 (7)
#JA -> JA (8)
#QA -> QA (9)
#QB -> QB (10)
#LB -> LB (11)
#SADV-On
# Corner(s) : 
#rc_fast [25.00] 
#rc_slow [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#total pattern=286 [22, 2124]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
#CCE Version read = IQuantus/TQuantus 22.1.1-s215
#number model r/c [2,2] [22,2124] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:03, memory = 4338.58 (MB), peak = 5202.46 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 4338.58 (MB)
#Peak memory = 5202.46 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x3 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Start step Extraction
#Extract 4 hboxes with single thread on machine with  Xeon 3.20GHz 20480KB Cache 32CPU...
#Process 0 special clock nets for rc extraction
#Total 3165 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:02, elapsed time = 00:00:02 .
#   Increased memory =    43.08 (MB), total memory =  4381.67 (MB), peak memory =  5202.46 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_CDmY05.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4371.82 (MB), peak = 5202.46 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#RC Statistics: 9417 Res, 4265 Ground Cap, 2316 XCap (Edge to Edge)
#RC V/H edge ratio: 0.15, Avg V/H Edge Length: 836.57 (3450), Avg L-Edge Length: 3395.84 (4760)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_CDmY05.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 12586 nodes, 9421 edges, and 4704 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4361.25 (MB), peak = 5202.46 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_CDmY05.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4132.270M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_CDmY05.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell TOP has rcdb /tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_CDmY05.rcdb.d specified
Cell TOP, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:01.4 real: 0:00:01.0 mem: 4132.270M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:05
#Elapsed time = 00:00:06
#Increased memory = 53.64 (MB)
#Total memory = 4361.34 (MB)
#Peak memory = 5202.46 (MB)
#
#0 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Design Signature (0)
#Finish Inst Signature in MT(3262584)
#Finish Net Signature in MT(10940137)
#Finish SNet Signature in MT (32883658)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 3.20GHz 20480KB Cache 32CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4350.39 (MB), peak memory =  5202.46 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4350.39 (MB), peak memory =  5202.46 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4350.39 (MB), peak memory =  5202.46 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4350.39 (MB), peak memory =  5202.46 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4350.39 (MB), peak memory =  5202.46 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.80 (MB), total memory =  4350.39 (MB), peak memory =  5202.46 (MB)
**optDesign ... cpu = 0:14:56, real = 0:14:58, mem = 4350.5M, totSessionCpu=0:49:16 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3827.32)
*** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
Total number of fetched objects 3165
AAE_INFO-618: Total number of nets in the design is 3167,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3844.13 CPU=0:00:00.8 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3844.13 CPU=0:00:00.9 REAL=0:00:01.0)
Save waveform /tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/.AAE_zKe87B/.AAE_22565/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4168.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4168.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3839.34)
Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 3165. 
Total number of fetched objects 3165
AAE_INFO-618: Total number of nets in the design is 3167,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=3843.09 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3843.09 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:02.0 totSessionCpu=0:49:19 mem=4176.7M)
** INFO: Initializing Glitch Interface

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 48.621  | 49.402  | 48.621  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     98 (98)      |    -69     |     99 (99)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 28.611%
------------------------------------------------------------------
**optDesign ... cpu = 0:14:59, real = 0:15:00, mem = 3840.5M, totSessionCpu=0:49:19 **
Executing marking Critical Nets1
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Cache
**INFO: flowCheckPoint #7 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:14:59, real = 0:15:01, mem = 3840.5M, totSessionCpu=0:49:19 **
** INFO: Initializing Glitch Interface
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
** INFO Cleaning up Glitch Interface
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4139.09M, totSessionCpu=0:49:19).
**optDesign ... cpu = 0:14:59, real = 0:15:01, mem = 3840.5M, totSessionCpu=0:49:19 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #8 FinalSummary
<optDesign CMD> Restore Using all VT Cells
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:14:59, real = 0:15:01, mem = 3840.1M, totSessionCpu=0:49:20 **

Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3859.39)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 3165
AAE_INFO-618: Total number of nets in the design is 3167,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3870.63 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3870.63 CPU=0:00:01.0 REAL=0:00:01.0)
Save waveform /tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/.AAE_zKe87B/.AAE_22565/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4184.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4184.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3833.21)
Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 3165. 
Total number of fetched objects 3165
AAE_INFO-618: Total number of nets in the design is 3167,  17.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=3836.57 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3836.57 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:02.0 totSessionCpu=0:49:23 mem=4169.5M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 
Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 48.621  | 49.402  | 48.621  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.017  |  0.017  |  0.049  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     98 (98)      |    -69     |     99 (99)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 28.611%
------------------------------------------------------------------
Begin: Collecting metrics
 ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary    |    48.702 |   48.702 |           |        0 |       14.35 |            |              |                |               | 0:00:07  |        4009 |    0 |   0 |
| ccopt_pro          |           |          |           |          |             |            |              |                |               | 0:00:06  |        4044 |      |     |
| drv_eco_fixing     |    49.719 |   48.702 |         0 |        0 |       14.35 |       0.06 |         0.05 |           0.00 |          0.01 | 0:00:07  |        4099 |    0 |   0 |
| initial_summary_2  |    48.702 |   48.702 |           |        0 |       14.35 |            |              |                |               | 0:00:06  |        4127 |    0 |   0 |
| hold_fixing        |           |   48.659 |           |        0 |       28.61 |       0.13 |         0.12 |           0.00 |          0.01 | 0:00:26  |        4119 |      |     |
| route_type_fixing  |           |          |           |          |             |            |              |                |               | 0:00:00  |        4088 |      |     |
| pre_route_summary  |    48.659 |   48.659 |           |        0 |       28.61 |            |              |                |               | 0:00:00  |        4105 |    0 |   0 |
| eco_route          |           |          |           |          |             |            |              |                |               | 0:05:57  |        4086 |      |     |
| post_route_summary |    48.621 |   48.621 |           |        0 |       28.61 |            |              |                |               | 0:00:03  |        4139 |    0 |   0 |
| final_summary      |    49.402 |   48.621 |           |        0 |       28.61 |            |              |                |               | 0:00:07  |        4178 |    0 |   0 |
 ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:15:04, real = 0:15:08, mem = 4365.7M, totSessionCpu=0:49:25 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_drv_postroute
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
WARNING   IMPCCOPT-2431        1  Found %u pin(s) with annotated transitio...
WARNING   NRAG-44              1  Track pitch is too small compared with l...
WARNING   NRIG-34             50  Power/Ground pin %s of instance %s is no...
WARNING   NRIF-95             13  Option setNanoRouteMode -routeTopRouting...
*** Message Summary: 68 warning(s), 0 error(s)

*** optDesign #1 [finish] () : cpu/real = 0:15:04.4/0:15:08.2 (1.0), totSession cpu/real = 0:49:24.9/0:56:12.0 (0.9), mem = 4169.9M
<CMD> timeDesign -postRoute -prefix postRoute_setup -outDir timingReports
*** timeDesign #6 [begin] () : totSession cpu/real = 0:49:24.9/0:56:12.0 (0.9), mem = 4169.9M

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
 Reset EOS DB
Ignoring AAE DB Resetting ...
#Start Design Signature (0)
#Finish Inst Signature in MT(3262584)
#Finish Net Signature in MT(10940137)
#Finish SNet Signature in MT (32883658)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 3.20GHz 20480KB Cache 32CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4235.73 (MB), peak memory =  5202.46 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4235.73 (MB), peak memory =  5202.46 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4235.73 (MB), peak memory =  5202.46 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4235.73 (MB), peak memory =  5202.46 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4235.73 (MB), peak memory =  5202.46 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =  -128.09 (MB), total memory =  4235.73 (MB), peak memory =  5202.46 (MB)
The design is extracted. Skipping TQuantus.

** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 48.621  | 49.402  | 48.621  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     98 (98)      |    -69     |     99 (99)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 28.611%
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.93 sec
Total Real time: 2.0 sec
Total Memory Usage: 4054.171875 Mbytes
Reset AAE Options
*** timeDesign #6 [finish] () : cpu/real = 0:00:00.9/0:00:02.2 (0.4), totSession cpu/real = 0:49:25.9/0:56:14.1 (0.9), mem = 4054.2M
<CMD> timeDesign -postRoute -hold -prefix postRoute_hold -outDir timingReports
*** timeDesign #7 [begin] () : totSession cpu/real = 0:49:25.9/0:56:14.1 (0.9), mem = 4054.2M

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
 Reset EOS DB
Ignoring AAE DB Resetting ...
#Start Design Signature (0)
#Finish Inst Signature in MT(3262584)
#Finish Net Signature in MT(10940137)
#Finish SNet Signature in MT (32883658)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 3.20GHz 20480KB Cache 32CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4193.27 (MB), peak memory =  5202.46 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4193.27 (MB), peak memory =  5202.46 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4193.27 (MB), peak memory =  5202.46 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4193.27 (MB), peak memory =  5202.46 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4193.27 (MB), peak memory =  5202.46 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4193.27 (MB), peak memory =  5202.46 (MB)
The design is extracted. Skipping TQuantus.

OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3617.95)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
Total number of fetched objects 3165
AAE_INFO-618: Total number of nets in the design is 3167,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3635.2 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3635.2 CPU=0:00:00.9 REAL=0:00:01.0)
Save waveform /tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/.AAE_zKe87B/.AAE_22565/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4093.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4093.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3634.79)
Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 3165. 
Total number of fetched objects 3165
AAE_INFO-618: Total number of nets in the design is 3167,  17.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=3638.16 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3638.16 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:02.0 totSessionCpu=0:49:29 mem=4096.1M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.017  |  0.017  |  0.049  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 28.611%
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 3.0 sec
Total Real time: 3.0 sec
Total Memory Usage: 4005.363281 Mbytes
Reset AAE Options
*** timeDesign #7 [finish] () : cpu/real = 0:00:03.0/0:00:03.1 (1.0), totSession cpu/real = 0:49:28.9/0:56:17.3 (0.9), mem = 4005.4M
<CMD> optDesign -postRoute -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3585.7M, totSessionCpu=0:49:29 **
*** optDesign #2 [begin] () : totSession cpu/real = 0:49:28.9/0:56:17.3 (0.9), mem = 4005.4M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:49:28.9/0:56:17.3 (0.9), mem = 4005.4M
**INFO: User settings:
setNanoRouteMode -route_detail_antenna_factor                                             1
setNanoRouteMode -route_detail_end_iteration                                              50
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_post_route_spread_wire                                     true
setNanoRouteMode -route_detail_search_and_repair                                          true
setNanoRouteMode -drouteStartIteration                                                    0
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
setNanoRouteMode -extract_design_signature                                                32883658
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_exp_design_mode_bottom_routing_layer                              3
setNanoRouteMode -route_antenna_diode_insertion                                           true
setNanoRouteMode -route_si_effort                                                         high
setNanoRouteMode -route_with_si_driven                                                    true
setNanoRouteMode -route_with_si_post_route_fix                                            false
setNanoRouteMode -route_with_timing_driven                                                true
setNanoRouteMode -timingEngine                                                            .timing_file_22565.tif.gz
setDesignMode -bottomRoutingLayer                                                         C1
setDesignMode -powerEffort                                                                high
setDesignMode -process                                                                    22
setDesignMode -propagateActivity                                                          true
setExtractRCMode -coupled                                                                 true
setExtractRCMode -coupling_c_th                                                           0.1
setExtractRCMode -engine                                                                  postRoute
setExtractRCMode -noCleanRCDB                                                             true
setExtractRCMode -nrNetInMemory                                                           100000
setExtractRCMode -relative_c_th                                                           1
setExtractRCMode -total_c_th                                                              0
setUsefulSkewMode -opt_skew_eco_route                                                     false
setDelayCalMode -enable_high_fanout                                                       true
setDelayCalMode -eng_enablePrePlacedFlow                                                  false
setDelayCalMode -engine                                                                   aae
setDelayCalMode -ignoreNetLoad                                                            false
setDelayCalMode -SIAware                                                                  true
setDelayCalMode -socv_accuracy_mode                                                       low
setOptMode -opt_view_pruning_setup_views_active_list                                      { view_slow_mission }
setOptMode -opt_view_pruning_setup_views_persistent_list                                  { view_slow_mission}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { view_slow_mission}
setOptMode -opt_delete_insts                                                              true
setOptMode -opt_drv_margin                                                                0
setOptMode -opt_exp_pre_route_auto_flow_update                                            true
setOptMode -opt_drv                                                                       true
setOptMode -opt_hold_allow_setup_tns_degradation                                          false
setOptMode -opt_hold_target_slack                                                         0.05
setOptMode -opt_leakage_to_dynamic_ratio                                                  0.5
setOptMode -opt_resize_flip_flops                                                         true
setOptMode -opt_preserve_all_sequential                                                   false
setOptMode -opt_setup_target_slack                                                        0
setSIMode -separate_delta_delay_on_data                                                   true
setPlaceMode -place_detail_check_route                                                    true
setPlaceMode -place_detail_dpt_flow                                                       true
setPlaceMode -place_global_clock_power_driven                                             true
setPlaceMode -place_global_clock_power_driven_effort                                      high
setPlaceMode -place_global_cong_effort                                                    high
setPlaceMode -place_global_place_io_pins                                                  true
setAnalysisMode -analysisType                                                             onChipVariation
setAnalysisMode -checkType                                                                setup
setAnalysisMode -clkSrcPath                                                               true
setAnalysisMode -clockPropagation                                                         sdcControl
setAnalysisMode -cppr                                                                     both
setAnalysisMode -skew                                                                     true
setAnalysisMode -usefulSkew                                                               true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
**WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################

Starting Levelizing
2025-May-31 16:47:05 (2025-May-31 20:47:05 GMT)
2025-May-31 16:47:05 (2025-May-31 20:47:05 GMT): 10%
2025-May-31 16:47:05 (2025-May-31 20:47:05 GMT): 20%
2025-May-31 16:47:05 (2025-May-31 20:47:05 GMT): 30%
2025-May-31 16:47:05 (2025-May-31 20:47:05 GMT): 40%
2025-May-31 16:47:05 (2025-May-31 20:47:05 GMT): 50%
2025-May-31 16:47:05 (2025-May-31 20:47:05 GMT): 60%
2025-May-31 16:47:05 (2025-May-31 20:47:05 GMT): 70%
2025-May-31 16:47:05 (2025-May-31 20:47:05 GMT): 80%
2025-May-31 16:47:05 (2025-May-31 20:47:05 GMT): 90%

Finished Levelizing
2025-May-31 16:47:05 (2025-May-31 20:47:05 GMT)

Starting Activity Propagation
2025-May-31 16:47:05 (2025-May-31 20:47:05 GMT)
2025-May-31 16:47:05 (2025-May-31 20:47:05 GMT): 10%
2025-May-31 16:47:05 (2025-May-31 20:47:05 GMT): 20%
2025-May-31 16:47:05 (2025-May-31 20:47:05 GMT): 30%

Finished Activity Propagation
2025-May-31 16:47:05 (2025-May-31 20:47:05 GMT)

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:07:48, real = 0:07:49, mem = 4326.3M, totSessionCpu=0:57:17 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin checking placement ... (start mem=4064.1M, init mem=4064.1M)
*info: Placed = 3144          
*info: Unplaced = 0           
Placement Density:28.61%(1028/3594)
Placement Density (including fixed std cells):28.61%(1028/3594)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=4064.1M)
#optDebug: { P: 22 W: 8195 FE: standard PE: high LDR: 0.5}
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0.05

*** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:07:48.9/0:07:49.0 (1.0), totSession cpu/real = 0:57:17.8/1:04:06.3 (0.9), mem = 4064.1M
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #9 InitialSummary

Power view               = view_slow_mission
Number of VT partitions  = 2
Standard cells in design = 1371
Instances in design      = 3144

Instance distribution across the VT partitions:

 LVT : inst = 2990 (95.1%), cells = 728 (53.10%)
   Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 2990 (95.1%)

 HVT : inst = 154 (4.9%), cells = 613 (44.71%)
   Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 154 (4.9%)

Reporting took 0 sec
#Start Design Signature (0)
#Finish Inst Signature in MT(3262584)
#Finish Net Signature in MT(10940137)
#Finish SNet Signature in MT (32883658)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 3.20GHz 20480KB Cache 32CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4319.09 (MB), peak memory =  5202.46 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4319.09 (MB), peak memory =  5202.46 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4319.09 (MB), peak memory =  5202.46 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4319.09 (MB), peak memory =  5202.46 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4319.09 (MB), peak memory =  5202.46 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -7.18 (MB), total memory =  4319.09 (MB), peak memory =  5202.46 (MB)
The design is extracted. Skipping TQuantus.

** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Cache
**INFO: flowCheckPoint #10 OptimizationHold

GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 807, Num usable cells 565
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 807, Num usable cells 565
Reading RCDB with compressed RC data.
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:57:21 mem=4111.2M ***
*** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:57:21.0/1:04:09.5 (0.9), mem = 4111.2M
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3743.76)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 3165
AAE_INFO-618: Total number of nets in the design is 3167,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3758.89 CPU=0:00:00.8 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3758.89 CPU=0:00:01.0 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/.AAE_zKe87B/.AAE_22565/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4167.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4167.1M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3757.06)
Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 3165. 
Total number of fetched objects 3165
AAE_INFO-618: Total number of nets in the design is 3167,  17.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=3761.95 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3761.95 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:03.0 totSessionCpu=0:57:24 mem=4165.8M)

Active hold views:
 view_fast_mission
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:03.0 real=0:00:03.0 totSessionCpu=0:57:24 mem=4216.9M ***
OPTC: user 20.0
Done building hold timer [8437 node(s), 10638 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.2 real=0:00:03.0 totSessionCpu=0:57:24 mem=4216.9M ***
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3765.67)
*** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
Total number of fetched objects 3165
AAE_INFO-618: Total number of nets in the design is 3167,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3776 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3776 CPU=0:00:00.9 REAL=0:00:01.0)
Save waveform /tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/.AAE_zKe87B/.AAE_22565/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4176.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4176.8M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3766.11)
Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 3165. 
Total number of fetched objects 3165
AAE_INFO-618: Total number of nets in the design is 3167,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=3773.59 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3773.59 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.7 real=0:00:05.0 totSessionCpu=0:57:29 mem=4187.6M)
Done building cte setup timing graph (fixHold) cpu=0:00:08.1 real=0:00:08.0 totSessionCpu=0:57:29 mem=4187.6M ***
** INFO: Initializing Glitch Interface
OPTC: m4 20.0 50.0
OPTC: view 50.0
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 13.9 ps, libStdDelay = 11.0 ps, minBufSize = 250560 (4.0)
*Info: worst delay setup view: view_slow_mission

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission
Hold views included:
 view_fast_mission

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 48.621  | 49.402  | 48.621  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.017  |  0.017  |  0.049  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     98 (98)      |    -69     |     99 (99)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 28.611%
------------------------------------------------------------------
**optDesign ... cpu = 0:08:01, real = 0:08:02, mem = 4328.7M, totSessionCpu=0:57:30 **
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:09.0/0:00:09.3 (1.0), totSession cpu/real = 0:57:30.0/1:04:18.8 (0.9), mem = 4139.7M
*** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:57:30.0/1:04:18.8 (0.9), mem = 4139.7M
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
(I,S,L,T): view_slow_mission: 0.00689148, 0.00343598, 0.117566, 0.127893
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*info: Run optDesign holdfix with 1 thread.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Info: Done creating the CCOpt slew target map.


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!

*** Starting Core Fixing (fixHold) cpu=0:00:10.5 real=0:00:10.0 totSessionCpu=0:57:32 mem=4303.8M density=28.611% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|   0.017|     0.00|       0|          0|       0(     0)|   28.61%|   0:00:00.0|  4319.8M|
|   1|   0.017|     0.00|       0|          0|       0(     0)|   28.61%|   0:00:00.0|  4319.8M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|   0.017|     0.00|       0|          0|       0(     0)|   28.61%|   0:00:00.0|  4319.8M|
|   1|   0.019|     0.00|       0|         28|      11(     0)|   28.83%|   0:00:01.0|  4329.8M|
|   2|   0.037|     0.00|       0|          5|       2(     0)|   28.87%|   0:00:00.0|  4329.8M|
|   3|   0.050|     0.00|       0|          2|       0(     0)|   28.89%|   0:00:00.0|  4329.8M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 35 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)
*info:    Total 13 instances resized for Phase I
*info:        in which 0 FF resizing 
*info:        in which 0 ripple resizing (0.000%)
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finished Core Fixing (fixHold) cpu=0:00:11.5 real=0:00:11.0 totSessionCpu=0:57:32 mem=4337.8M density=28.888% ***

*info:
*info: Added a total of 35 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            2 cells of type 'UDB116SVT24_BUF_2' used
*info:           33 cells of type 'UDB116SVT24_BUF_L_1' used
*info:
*info: Total 13 instances resized
*info:       in which 0 FF resizing
*info:

*** Finish Post Route Hold Fixing (cpu=0:00:11.5 real=0:00:11.0 totSessionCpu=0:57:32 mem=4337.8M density=28.888%) ***
(I,S,L,T): view_slow_mission: 0.00693117, 0.00346418, 0.119081, 0.129477
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
**INFO: total 47 insts, 0 nets marked don't touch
**INFO: total 47 insts, 0 nets marked don't touch DB property
**INFO: total 47 insts, 0 nets unmarked don't touch
*** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:57:32.6/1:04:21.4 (0.9), mem = 4238.8M
**INFO: Skipping refine place as no non-legal commits were detected

Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:08:04, real = 0:08:05, mem = 4438.9M, totSessionCpu=0:57:33 **
** INFO: Initializing Glitch Interface
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:03, real=0:00:02, mem=4239.92M, totSessionCpu=0:57:35).
**optDesign ... cpu = 0:08:07, real = 0:08:07, mem = 4445.2M, totSessionCpu=0:57:35 **

** INFO: Initializing Glitch Interface
Running refinePlace -preserveRouting true -hardFence false

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:57:36 mem=4298.1M) ***

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 4266.1MB
Summary Report:
Instances move: 0 (out of 3179 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 4266.1MB
*** Finished refinePlace (0:57:36 mem=4266.1M) ***

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 48.621  | 49.376  | 48.621  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     98 (98)      |    -69     |     99 (99)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 28.888%
------------------------------------------------------------------
**optDesign ... cpu = 0:08:08, real = 0:08:08, mem = 4444.6M, totSessionCpu=0:57:37 **
**INFO: flowCheckPoint #11 GlobalDetailRoute
** INFO Cleaning up Glitch Interface
-route_with_eco false                     # bool, default=false
-route_selected_net_only false            # bool, default=false
-route_with_timing_driven true            # bool, default=false, user setting
-route_with_si_driven true                # bool, default=false, user setting
Existing Dirty Nets : 69
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 69
*** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 0:57:36.7/1:04:25.4 (0.9), mem = 4224.2M

globalDetailRoute

#Start globalDetailRoute on Sat May 31 16:55:09 2025
#
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2075_sh_sync_inst_rfin_sync1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2075_sh_sync_inst_rfin_sync1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2074_SPI_slave_inst_SCK_sync_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2074_SPI_slave_inst_SCK_sync_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2073_SPI_slave_inst_n35 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2073_SPI_slave_inst_n35 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2072_n1128 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2072_n1128 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2071_fsm_sync_inst_state_neg is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2071_fsm_sync_inst_state_neg is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2070_sh_sync_inst_n221 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2070_sh_sync_inst_n221 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2069_SPI_slave_inst_SCK_sync_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2069_SPI_slave_inst_SCK_sync_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2068_sh_sync_inst_N397 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2068_sh_sync_inst_N397 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2067_n1507 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2067_n1507 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2066_sh_sync_inst_pulse_gen_count_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2066_sh_sync_inst_pulse_gen_count_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start connecting MustJoinAllPort pins ...
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Sat May 31 16:55:10 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 52/0 dirty instances, 122/3 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(47 insts marked dirty, reset pre-exisiting dirty flag on 47 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4448.42 (MB), peak = 5202.46 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 4469.50 (MB), peak = 5202.46 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start instance access analysis using 1 thread...
#Set layer M1 to be advanced pin access layer.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1665 and Instance U1671. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1665 and Instance U1671. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1656 and Instance U1653. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1656 and Instance U1653. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1667 and Instance U1670. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1667 and Instance U1670. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1670 and Instance U1675. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1670 and Instance U1675. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1669 and Instance U1677. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1669 and Instance U1677. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1291 and Instance U1290. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1291 and Instance U1290. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1428 and Instance U1433. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1428 and Instance U1433. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1433 and Instance U1432. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1433 and Instance U1432. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1432 and Instance U1431. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1432 and Instance U1431. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1431 and Instance U1939. Inspect the area near the pin for obstacles.
#WARNING (NRDB-2085) The pin access was impeded near Instance U1431 and Instance U1939. Inspect the area near the pin for obstacles.
#WARNING (EMS-27) Message (NRDB-2085) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#676 out of 3180(21.26%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
#125 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.13 (MB)
#Total memory = 4470.64 (MB)
#Peak memory = 5202.46 (MB)
#start initial via pillar insertion iteration ...
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4489.29 (MB), peak = 5202.46 (MB)
#start 1st via pillar insertion iteration ...
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4489.29 (MB), peak = 5202.46 (MB)
#
#    Via Pillar Insert Failed Statistics
#
#+----------------------------------+---------+------------+-----------------------------------------------------------------------
#| Failed Reason                    | Count   | Pin Name   | Instance name (display       0 records only)                          
#+----------------------------------+---------+------------+-----------------------------------------------------------------------
#|                           Others |       1 |            | 
#+----------------------------------+---------+------------+-----------------------------------------------------------------------
#
#Total connected MustJoinAllPort pin number / total MustJoinAllPort pin number:              0/      1 =     0%
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 3200.
#Total number of nets in the design = 3202.
#84 routable nets do not have any wires.
#3116 routable nets have routed wires.
#84 nets will be global routed.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Sat May 31 16:55:12 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
#Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4471.32 (MB), peak = 5202.46 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sat May 31 16:55:13 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -17.97 (MB)
#Total memory = 4471.32 (MB)
#Peak memory = 5202.46 (MB)
#
#
#Start global routing on Sat May 31 16:55:13 2025
#
#
#Start global routing initialization on Sat May 31 16:55:13 2025
#
#Number of eco nets is 49
#
#Start global routing data preparation on Sat May 31 16:55:13 2025
#
#Start routing resource analysis on Sat May 31 16:55:13 2025
#
#Routing resource analysis is done on Sat May 31 16:55:13 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  C1             V         544         210        2500     3.16%
#  C2             H         589         165        2500     0.00%
#  C3             V         616         138        2500     0.00%
#  C4             H         675          79        2500     0.00%
#  C5             V         708          46        2500     0.00%
#  JA             H          75           0        2500     0.00%
#  QA             V          28           0        2500    44.00%
#  QB             H          28           0        2500    44.00%
#  LB             V          18           0        2500    64.00%
#  --------------------------------------------------------------
#  Total                   3281       9.39%       22500    17.24%
#
#
#
#
#Global routing data preparation is done on Sat May 31 16:55:13 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4471.88 (MB), peak = 5202.46 (MB)
#
#
#Global routing initialization is done on Sat May 31 16:55:13 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4471.88 (MB), peak = 5202.46 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4472.66 (MB), peak = 5202.46 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4472.66 (MB), peak = 5202.46 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 3200.
#Total number of nets in the design = 3202.
#
#3200 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              84  
#-----------------------------
#        Total              84  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            3200  
#-----------------------------
#        Total            3200  
#-----------------------------
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  C1           13(0.52%)   (0.52%)
#  C2            1(0.04%)   (0.04%)
#  C3            0(0.00%)   (0.00%)
#  C4            0(0.00%)   (0.00%)
#  C5            0(0.00%)   (0.00%)
#  JA            0(0.00%)   (0.00%)
#  QA            0(0.00%)   (0.00%)
#  QB            0(0.00%)   (0.00%)
#  LB            0(0.00%)   (0.00%)
#  --------------------------------
#     Total     14(0.07%)   (0.07%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.01% H + 0.07% V
#
#Complete Global Routing.
#Total wire length = 13523 um.
#Total half perimeter of net bounding box = 12919 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 2259 um.
#Total wire length on LAYER C2 = 3090 um.
#Total wire length on LAYER C3 = 4061 um.
#Total wire length on LAYER C4 = 2212 um.
#Total wire length on LAYER C5 = 1902 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 26407
#Total number of multi-cut vias = 4126 ( 15.6%)
#Total number of single cut vias = 22281 ( 84.4%)
#Up-Via Summary (total 26407):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1471 ( 98.8%)        18 (  1.2%)       1489
# M2              6829 ( 83.2%)      1375 ( 16.8%)       8204
# C1              6629 ( 84.0%)      1261 ( 16.0%)       7890
# C2              4837 ( 84.5%)       885 ( 15.5%)       5722
# C3              1873 ( 81.4%)       428 ( 18.6%)       2301
# C4               642 ( 80.1%)       159 ( 19.9%)        801
#-----------------------------------------------------------
#                22281 ( 84.4%)      4126 ( 15.6%)      26407 
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Max overcon = 1 tracks.
#Total overcon = 0.07%.
#Worst layer Gcell overcon rate = 0.04%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.34 (MB)
#Total memory = 4472.66 (MB)
#Peak memory = 5202.46 (MB)
#
#Finished global routing on Sat May 31 16:55:13 2025
#
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4472.16 (MB), peak = 5202.46 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start Track Assignment.
#Done with 38 horizontal wires in 2 hboxes and 57 vertical wires in 2 hboxes.
#Done with 4 horizontal wires in 2 hboxes and 8 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total wire length = 13521 um.
#Total half perimeter of net bounding box = 12919 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 2257 um.
#Total wire length on LAYER C2 = 3089 um.
#Total wire length on LAYER C3 = 4063 um.
#Total wire length on LAYER C4 = 2212 um.
#Total wire length on LAYER C5 = 1901 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 26407
#Total number of multi-cut vias = 4126 ( 15.6%)
#Total number of single cut vias = 22281 ( 84.4%)
#Up-Via Summary (total 26407):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1471 ( 98.8%)        18 (  1.2%)       1489
# M2              6829 ( 83.2%)      1375 ( 16.8%)       8204
# C1              6629 ( 84.0%)      1261 ( 16.0%)       7890
# C2              4837 ( 84.5%)       885 ( 15.5%)       5722
# C3              1873 ( 81.4%)       428 ( 18.6%)       2301
# C4               642 ( 80.1%)       159 ( 19.9%)        801
#-----------------------------------------------------------
#                22281 ( 84.4%)      4126 ( 15.6%)      26407 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4482.20 (MB), peak = 5202.46 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 38.07 (MB)
#Total memory = 4482.27 (MB)
#Peak memory = 5202.46 (MB)
#WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 3.12% of the total area was rechecked for DRC, and 34.38% required routing.
#   number of violations = 1871
#
#  By Layer and Type:
#
#---------+-------+------+------+----+-------+-----+-------+-------+
#  -      | MetSpc| Short| Color| Mar| C2MCon|  Enc| Others| Totals|
#---------+-------+------+------+----+-------+-----+-------+-------+
#  M1     |      0|     0|     0|   0|     30|  497|      8|    535|
#  M2     |     46|    50|   175|  49|     45|  524|     36|    925|
#  C1     |    128|   123|     0|  43|      0|    1|     90|    385|
#  C2     |     13|     4|     0|   1|      0|    0|      8|     26|
#  Totals |    187|   177|   175|  93|     75| 1022|    142|   1871|
#---------+-------+------+------+----+-------+-----+-------+-------+
#
#1 out of 3179 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.00% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 1872
#
#  By Layer and Type:
#
#---------+-------+------+------+----+-------+-----+-------+-------+
#  -      | MetSpc| Short| Color| Mar| C2MCon|  Enc| Others| Totals|
#---------+-------+------+------+----+-------+-----+-------+-------+
#  M1     |      0|     0|     0|   0|     30|  497|      8|    535|
#  M2     |     46|    50|   175|  49|     45|  524|     37|    926|
#  C1     |    128|   123|     0|  43|      0|    1|     90|    385|
#  C2     |     13|     4|     0|   1|      0|    0|      8|     26|
#  Totals |    187|   177|   175|  93|     75| 1022|    143|   1872|
#---------+-------+------+------+----+-------+-----+-------+-------+
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 4505.15 (MB), peak = 5202.46 (MB)
#start 1st optimization iteration ...
#   number of violations = 1744
#
#  By Layer and Type:
#
#---------+-------+-------+------+------+----+-----+-------+-------+
#  -      | MetSpc| EOLSpc| Short| Color| Mar|  Enc| Others| Totals|
#---------+-------+-------+------+------+----+-----+-------+-------+
#  M1     |      0|      0|     0|     0|   0|  494|     26|    520|
#  M2     |     47|      2|    44|   148|  49|  510|     32|    832|
#  C1     |    121|     42|   118|     0|  36|    0|     46|    363|
#  C2     |     13|      6|     4|     0|   1|    0|      5|     29|
#  Totals |    181|     50|   166|   148|  86| 1004|    109|   1744|
#---------+-------+-------+------+------+----+-----+-------+-------+
#
#cpu time = 00:01:43, elapsed time = 00:01:43, memory = 4575.20 (MB), peak = 5202.46 (MB)
#start 2nd optimization iteration ...
#   number of violations = 1768
#
#  By Layer and Type:
#
#---------+-------+-------+------+------+----+-----+-------+-------+
#  -      | MetSpc| EOLSpc| Short| Color| Mar|  Enc| Others| Totals|
#---------+-------+-------+------+------+----+-----+-------+-------+
#  M1     |      0|      0|     0|     0|   0|  505|     31|    536|
#  M2     |     50|      2|    50|   159|  44|  521|     25|    851|
#  C1     |    115|     45|   120|     0|  39|    0|     31|    350|
#  C2     |     14|      7|     5|     0|   1|    0|      2|     29|
#  C3     |      0|      0|     0|     0|   0|    0|      2|      2|
#  Totals |    179|     54|   175|   159|  84| 1026|     91|   1768|
#---------+-------+-------+------+------+----+-----+-------+-------+
#
#cpu time = 00:01:55, elapsed time = 00:01:55, memory = 4585.89 (MB), peak = 5330.64 (MB)
#WARNING (NRDR-30) Detail routing is stopped due to too many DRC violations.
#Complete Detail Routing.
#Total wire length = 13510 um.
#Total half perimeter of net bounding box = 12919 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 2233 um.
#Total wire length on LAYER C2 = 3112 um.
#Total wire length on LAYER C3 = 4074 um.
#Total wire length on LAYER C4 = 2200 um.
#Total wire length on LAYER C5 = 1891 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 26394
#Total number of multi-cut vias = 4103 ( 15.5%)
#Total number of single cut vias = 22291 ( 84.5%)
#Up-Via Summary (total 26394):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1473 ( 98.9%)        16 (  1.1%)       1489
# M2              6835 ( 83.3%)      1367 ( 16.7%)       8202
# C1              6668 ( 84.1%)      1261 ( 15.9%)       7929
# C2              4837 ( 84.6%)       879 ( 15.4%)       5716
# C3              1846 ( 81.4%)       421 ( 18.6%)       2267
# C4               632 ( 79.9%)       159 ( 20.1%)        791
#-----------------------------------------------------------
#                22291 ( 84.5%)      4103 ( 15.5%)      26394 
#
#Total number of DRC violations = 1768
#Cpu time = 00:03:44
#Elapsed time = 00:03:44
#Increased memory = 103.62 (MB)
#Total memory = 4585.89 (MB)
#Peak memory = 5330.64 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat May 31 16:58:57 2025
#
#
#Start Post Route Wire Spread.
#Done with 72 horizontal wires in 3 hboxes and 101 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 13534 um.
#Total half perimeter of net bounding box = 12919 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 2233 um.
#Total wire length on LAYER C2 = 3114 um.
#Total wire length on LAYER C3 = 4082 um.
#Total wire length on LAYER C4 = 2208 um.
#Total wire length on LAYER C5 = 1896 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 26394
#Total number of multi-cut vias = 4103 ( 15.5%)
#Total number of single cut vias = 22291 ( 84.5%)
#Up-Via Summary (total 26394):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1473 ( 98.9%)        16 (  1.1%)       1489
# M2              6835 ( 83.3%)      1367 ( 16.7%)       8202
# C1              6668 ( 84.1%)      1261 ( 15.9%)       7929
# C2              4837 ( 84.6%)       879 ( 15.4%)       5716
# C3              1846 ( 81.4%)       421 ( 18.6%)       2267
# C4               632 ( 79.9%)       159 ( 20.1%)        791
#-----------------------------------------------------------
#                22291 ( 84.5%)      4103 ( 15.5%)      26394 
#
#   number of violations = 1769
#
#  By Layer and Type:
#
#---------+-------+-------+------+------+----+-----+-------+-------+
#  -      | MetSpc| EOLSpc| Short| Color| Mar|  Enc| Others| Totals|
#---------+-------+-------+------+------+----+-----+-------+-------+
#  M1     |      0|      0|     0|     0|   0|  505|     31|    536|
#  M2     |     50|      2|    50|   159|  44|  521|     26|    852|
#  C1     |    115|     45|   120|     0|  39|    0|     31|    350|
#  C2     |     14|      7|     5|     0|   1|    0|      2|     29|
#  C3     |      0|      0|     0|     0|   0|    0|      2|      2|
#  Totals |    179|     54|   175|   159|  84| 1026|     92|   1769|
#---------+-------+-------+------+------+----+-----+-------+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4586.46 (MB), peak = 5330.64 (MB)
#CELL_VIEW TOP,init has 1769 DRC violations
#Total number of DRC violations = 1769
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 13534 um.
#Total half perimeter of net bounding box = 12919 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER C1 = 2233 um.
#Total wire length on LAYER C2 = 3114 um.
#Total wire length on LAYER C3 = 4082 um.
#Total wire length on LAYER C4 = 2208 um.
#Total wire length on LAYER C5 = 1896 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 26394
#Total number of multi-cut vias = 4103 ( 15.5%)
#Total number of single cut vias = 22291 ( 84.5%)
#Up-Via Summary (total 26394):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1473 ( 98.9%)        16 (  1.1%)       1489
# M2              6835 ( 83.3%)      1367 ( 16.7%)       8202
# C1              6668 ( 84.1%)      1261 ( 15.9%)       7929
# C2              4837 ( 84.6%)       879 ( 15.4%)       5716
# C3              1846 ( 81.4%)       421 ( 18.6%)       2267
# C4               632 ( 79.9%)       159 ( 20.1%)        791
#-----------------------------------------------------------
#                22291 ( 84.5%)      4103 ( 15.5%)      26394 
#
#detailRoute Statistics:
#Cpu time = 00:03:45
#Elapsed time = 00:03:45
#Increased memory = 104.19 (MB)
#Total memory = 4586.46 (MB)
#Peak memory = 5330.64 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:03:48
#Elapsed time = 00:03:48
#Increased memory = 58.10 (MB)
#Total memory = 4502.75 (MB)
#Peak memory = 5330.64 (MB)
#Number of warnings = 65
#Total number of warnings = 407
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat May 31 16:58:58 2025
#
#
#  Scalability Statistics
#
#----------------------------+---------+-------------+------------+
#  globalDetailRoute         | cpu time| elapsed time| scalability|
#----------------------------+---------+-------------+------------+
#  Pre Callback              | 00:00:00|     00:00:00|         1.0|
#  Post Callback             | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
#  DB Import                 | 00:00:00|     00:00:00|         1.0|
#  DB Export                 | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access           | 00:00:01|     00:00:01|         1.0|
#  Instance Pin Access       | 00:00:00|     00:00:00|         1.0|
#  Data Preparation          | 00:00:02|     00:00:02|         1.0|
#  Global Routing            | 00:00:00|     00:00:00|         1.0|
#  Track Assignment          | 00:00:00|     00:00:00|         1.0|
#  Detail Routing            | 00:03:44|     00:03:44|         1.0|
#  Post Route Wire Spreading | 00:00:01|     00:00:01|         1.0|
#  Entire Command            | 00:03:48|     00:03:48|         1.0|
#----------------------------+---------+-------------+------------+
#
*** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:03:48.3/0:03:48.4 (1.0), totSession cpu/real = 1:01:25.0/1:08:13.9 (0.9), mem = 4298.8M
**optDesign ... cpu = 0:11:56, real = 0:11:57, mem = 4406.0M, totSessionCpu=1:01:25 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #12 PostEcoSummary
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2075_sh_sync_inst_rfin_sync1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2075_sh_sync_inst_rfin_sync1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2074_SPI_slave_inst_SCK_sync_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2074_SPI_slave_inst_SCK_sync_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2073_SPI_slave_inst_n35 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2073_SPI_slave_inst_n35 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2072_n1128 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2072_n1128 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2071_fsm_sync_inst_state_neg is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2071_fsm_sync_inst_state_neg is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2070_sh_sync_inst_n221 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2070_sh_sync_inst_n221 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2069_SPI_slave_inst_SCK_sync_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2069_SPI_slave_inst_SCK_sync_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2068_sh_sync_inst_N397 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2068_sh_sync_inst_N397 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2067_n1507 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2067_n1507 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2066_sh_sync_inst_pulse_gen_count_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2066_sh_sync_inst_pulse_gen_count_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Sat May 31 16:58:58 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4407.79 (MB), peak = 5330.64 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Sat May 31 16:58:58 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4416.15 (MB), peak = 5330.64 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
#Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
#(i=11, n=11 2000)
#M1 -> M1 (1)
#M2 -> M2 (2)
#C1 -> C1 (3)
#C2 -> C2 (4)
#C3 -> C3 (5)
#C4 -> C4 (6)
#C5 -> C5 (7)
#JA -> JA (8)
#QA -> QA (9)
#QB -> QB (10)
#LB -> LB (11)
#SADV-On
# Corner(s) : 
#rc_fast [25.00] 
#rc_slow [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#total pattern=286 [22, 2124]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
#CCE Version read = IQuantus/TQuantus 22.1.1-s215
#number model r/c [2,2] [22,2124] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:03, memory = 4455.90 (MB), peak = 5330.64 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 4455.90 (MB)
#Peak memory = 5330.64 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x3 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Start step Extraction
#Extract 4 hboxes with single thread on machine with  Xeon 3.58GHz 20480KB Cache 32CPU...
#Process 0 special clock nets for rc extraction
#Total 3200 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:02, elapsed time = 00:00:02 .
#   Increased memory =    44.45 (MB), total memory =  4500.36 (MB), peak memory =  5330.64 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_6D3Gr7.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4483.34 (MB), peak = 5330.64 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#RC Statistics: 9501 Res, 4314 Ground Cap, 2423 XCap (Edge to Edge)
#RC V/H edge ratio: 0.15, Avg V/H Edge Length: 815.58 (3514), Avg L-Edge Length: 3445.07 (4786)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_6D3Gr7.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 12705 nodes, 9505 edges, and 4926 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4479.89 (MB), peak = 5330.64 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_6D3Gr7.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4237.473M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_6D3Gr7.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell TOP has rcdb /tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/nr22565_6D3Gr7.rcdb.d specified
Cell TOP, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:01.4 real: 0:00:01.0 mem: 4237.473M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:05
#Elapsed time = 00:00:06
#Increased memory = 63.79 (MB)
#Total memory = 4479.94 (MB)
#Peak memory = 5330.64 (MB)
#
#0 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Design Signature (0)
#Finish Inst Signature in MT(65908734)
#Finish Net Signature in MT(84779331)
#Finish SNet Signature in MT (106722852)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 3.20GHz 20480KB Cache 32CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4466.92 (MB), peak memory =  5330.64 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4466.92 (MB), peak memory =  5330.64 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4466.92 (MB), peak memory =  5330.64 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4466.92 (MB), peak memory =  5330.64 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4466.92 (MB), peak memory =  5330.64 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -2.31 (MB), total memory =  4466.92 (MB), peak memory =  5330.64 (MB)
**optDesign ... cpu = 0:12:04, real = 0:12:06, mem = 4467.0M, totSessionCpu=1:01:33 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3943.42)
Reading RCDB with compressed RC data.
Total number of fetched objects 3200
AAE_INFO-618: Total number of nets in the design is 3202,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3956.88 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3956.88 CPU=0:00:00.9 REAL=0:00:01.0)
Save waveform /tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/.AAE_zKe87B/.AAE_22565/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4282.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:01.0, MEM = 4282.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3958.32)
Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 3200. 
Total number of fetched objects 3200
AAE_INFO-618: Total number of nets in the design is 3202,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=3960.32 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3960.32 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=1:01:35 mem=4289.9M)
** INFO: Initializing Glitch Interface

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 48.618  | 49.376  | 48.618  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     98 (98)      |    -69     |     99 (99)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 28.888%
------------------------------------------------------------------
**optDesign ... cpu = 0:12:07, real = 0:12:08, mem = 3961.2M, totSessionCpu=1:01:36 **
Executing marking Critical Nets1
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Cache
GigaOpt: LEF-safe TNS opt is disabled in the current flow
**INFO: flowCheckPoint #13 OptimizationRecovery
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:12:07, real = 0:12:08, mem = 3961.2M, totSessionCpu=1:01:36 **
** INFO: Initializing Glitch Interface
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
** INFO Cleaning up Glitch Interface
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4252.30M, totSessionCpu=1:01:36).
**optDesign ... cpu = 0:12:07, real = 0:12:08, mem = 3961.2M, totSessionCpu=1:01:36 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #14 FinalSummary
<optDesign CMD> Restore Using all VT Cells
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:12:07, real = 0:12:09, mem = 3960.5M, totSessionCpu=1:01:36 **

Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3980.28)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 3200
AAE_INFO-618: Total number of nets in the design is 3202,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3991.01 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3991.01 CPU=0:00:01.0 REAL=0:00:01.0)
Save waveform /tmp/innovus_temp_22565_linrack7.bioeelocal_ssokolovskiy_ygUHQd/.AAE_zKe87B/.AAE_22565/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4297.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4297.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3952.05)
Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 3200. 
Total number of fetched objects 3200
AAE_INFO-618: Total number of nets in the design is 3202,  15.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=3958.6 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3958.6 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=1:01:39 mem=4284.7M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 
Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 48.618  | 49.376  | 48.618  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.049  |  0.049  |  0.051  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     98 (98)      |    -69     |     99 (99)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 28.888%
------------------------------------------------------------------
Begin: Collecting metrics
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                | TNS | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns)     |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+--------+-----+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary    |    48.621 | 48.621 |   0 |       28.61 |            |              |                |               | 0:00:09  |        4140 |    0 |   0 |
| hold_fixing        |           | 48.621 |   0 |       28.89 |       0.13 |         0.12 |           0.00 |          0.01 | 0:00:02  |        4239 |      |     |
| pre_route_summary  |    48.621 | 48.621 |   0 |       28.89 |            |              |                |               | 0:00:00  |        4224 |    0 |   0 |
| eco_route          |           |        |     |             |            |              |                |               | 0:03:49  |        4183 |      |     |
| post_route_summary |    48.618 | 48.618 |   0 |       28.89 |            |              |                |               | 0:00:02  |        4252 |    0 |   0 |
| final_summary      |    49.376 | 48.618 |   0 |       28.89 |            |              |                |               | 0:00:07  |        4294 |    0 |   0 |
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:12:12, real = 0:12:16, mem = 4477.7M, totSessionCpu=1:01:41 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postroute_hold
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
WARNING   NRAG-44              1  Track pitch is too small compared with l...
WARNING   NRIG-34             50  Power/Ground pin %s of instance %s is no...
WARNING   NRIF-95             13  Option setNanoRouteMode -routeTopRouting...
*** Message Summary: 65 warning(s), 0 error(s)

*** optDesign #2 [finish] () : cpu/real = 0:12:12.5/0:12:15.5 (1.0), totSession cpu/real = 1:01:41.3/1:08:32.8 (0.9), mem = 4285.6M
invalid command name "2025-May-31"
<CMD> verify_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 4285.6) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
 VERIFY_DRC: checking all layers except LB to LB ...
  VERIFY DRC ...... Using new threading
**WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
 VERIFY_DRC: checking layers from LB to LB ...
  VERIFY DRC ...... Using new threading

  Verification Complete : 1000 Viols.

 Violation Summary By Layer and Type:

	            Enc    Short    Color   MetSpc      Mar   EOLSpc   C2MCon   Others   Totals
	M1            0        0        0        0        0        0        0        2        2
	V1          310        0        0        0        0        0       12        4      326
	M2            0       32       97       14       24        1        0        7      175
	AY          319        0        0        0        0        0        3        0      322
	C1            0       66        0       43       22       18        0        0      149
	A1            0        0        0        0        0        0        0       18       18
	C2            0        3        0        3        1        1        0        0        8
	Totals      629      101       97       60       47       20       15       31     1000

 *** End Verify DRC (CPU TIME: 0:00:00.6  ELAPSED TIME: 0:00:00.0  MEM: 256.1M) ***

<CMD> gui_open_cell_view
<CMD> saveDesign TOPv7
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=05/31 18:10:57, mem=4352.2M)
% Begin Save ccopt configuration ... (date=05/31 18:10:57, mem=4352.2M)
% End Save ccopt configuration ... (date=05/31 18:10:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=4352.4M, current mem=4352.4M)
% Begin Save netlist data ... (date=05/31 18:10:57, mem=4352.4M)
Writing Binary DB to TOPv7.dat/TOP.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/31 18:10:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=4352.4M, current mem=4352.4M)
Saving symbol-table file ...
Saving congestion map file TOPv7.dat/TOP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/31 18:10:58, mem=4352.4M)
Saving AAE Data ...
% End Save AAE data ... (date=05/31 18:10:58, total cpu=0:00:00.1, real=0:00:00.0, peak res=4352.4M, current mem=4352.4M)
Saving preference file TOPv7.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/31 18:10:59, mem=4353.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/31 18:10:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=4353.6M, current mem=4353.6M)
Saving PG file TOPv7.dat/TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Sat May 31 18:10:59 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=4235.2M) ***
*info - save blackBox cells to lef file TOPv7.dat/TOP.bbox.lef
Saving Drc markers ...
... 2769 markers are saved ...
... 2764 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=05/31 18:10:59, mem=4353.6M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=05/31 18:10:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=4353.6M, current mem=4353.6M)
% Begin Save routing data ... (date=05/31 18:10:59, mem=4353.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=4235.2M) ***
% End Save routing data ... (date=05/31 18:11:00, total cpu=0:00:00.1, real=0:00:01.0, peak res=4353.7M, current mem=4353.7M)
Saving property file TOPv7.dat/TOP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=4238.2M) ***
#Saving pin access data to file TOPv7.dat/TOP.apa ...
#
Saving preRoute extracted patterns in file 'TOPv7.dat/TOP.techData.gz' ...
Saving preRoute extraction data in directory 'TOPv7.dat/extraction/' ...
% Begin Save power constraints data ... (date=05/31 18:11:00, mem=4355.2M)
% End Save power constraints data ... (date=05/31 18:11:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=4355.2M, current mem=4355.2M)
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
Generated self-contained design TOPv7.dat
lib_fast lib_slow
rc_fast rc_slow
mode_mission
../../dc/TOP/report/con.sdc
#% End save design ... (date=05/31 18:11:00, total cpu=0:00:01.4, real=0:00:03.0, peak res=4355.2M, current mem=4355.1M)
*** Message Summary: 0 warning(s), 0 error(s)


*** Memory Usage v#2 (Current mem = 4235.203M, initial mem = 812.656M) ***
*** Message Summary: 1409 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=1:01:48, real=2:20:20, mem=4235.2M) ---
