$date
	Sat Sep 16 00:25:12 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Testing_iverilog_tb $end
$var wire 1 ! b $end
$var reg 1 " A $end
$scope module dut $end
$var wire 1 " A $end
$var wire 1 ! b $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
1!
$end
#10
0!
1"
#30
1!
0"
#50
