<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230005853A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230005853</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17674974</doc-number><date>20220218</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>KR</country><doc-number>10-2021-0087242</doc-number><date>20210702</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>00</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>25</main-group><subgroup>065</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>21</main-group><subgroup>66</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>24</main-group><subgroup>06</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>24</main-group><subgroup>08</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>24</main-group><subgroup>05</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>25</main-group><subgroup>0657</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>24</main-group><subgroup>32</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>22</main-group><subgroup>32</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>06515</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>08146</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>05582</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2225</main-group><subgroup>06541</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>32145</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>32225</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>08225</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2924</main-group><subgroup>37001</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">SEMICONDUCTOR PACKAGE</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>SAMSUNG ELECTRONICS CO., LTD.</orgname><address><city>Suwon-si</city><country>KR</country></address></addressbook><residence><country>KR</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>PARK</last-name><first-name>Kunsang</first-name><address><city>Hwaseong-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>LEE</last-name><first-name>Kyuha</first-name><address><city>Seongnam-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>LEE</last-name><first-name>Youngmin</first-name><address><city>Hwaseong-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="03" designation="us-only"><addressbook><last-name>KIM</last-name><first-name>Seokho</first-name><address><city>Hwaseong-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="04" designation="us-only"><addressbook><last-name>LEE</last-name><first-name>Inyoung</first-name><address><city>Yongin-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="05" designation="us-only"><addressbook><last-name>JEONG</last-name><first-name>Seokhwan</first-name><address><city>Suwon-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="06" designation="us-only"><addressbook><last-name>CHO</last-name><first-name>Sungdong</first-name><address><city>Hwaseong-si</city><country>KR</country></address></addressbook></inventor></inventors></us-parties></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">A semiconductor package includes a first structure having a first insulating layer and a first bonding pad penetrating the first insulating layer, and a second structure on the first structure and having a second insulating layer bonded to the first insulating layer, a bonding pad structure penetrating the second insulating layer and bonded to the first bonding pad, and a test pad structure penetrating the second insulating layer and including a test pad in an opening penetrating the second insulating layer and having a protrusion with a flat surface, and a bonding layer filling the opening and covering the test pad and the flat surface, the protrusion of the test pad extending from a surface in contact with the bonding layer, and the flat surface of the protrusion being within the opening and spaced apart from an interface between the bonding layer and the first insulating layer.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="142.41mm" wi="140.55mm" file="US20230005853A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="142.07mm" wi="143.09mm" file="US20230005853A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="163.66mm" wi="142.58mm" file="US20230005853A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="115.06mm" wi="135.21mm" file="US20230005853A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="124.97mm" wi="145.88mm" file="US20230005853A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="121.75mm" wi="146.22mm" file="US20230005853A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="141.22mm" wi="143.17mm" file="US20230005853A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="161.37mm" wi="146.90mm" file="US20230005853A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="123.11mm" wi="136.31mm" file="US20230005853A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="124.54mm" wi="141.99mm" file="US20230005853A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00010" num="00010"><img id="EMI-D00010" he="125.73mm" wi="143.09mm" file="US20230005853A1-20230105-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00011" num="00011"><img id="EMI-D00011" he="81.03mm" wi="90.34mm" file="US20230005853A1-20230105-D00011.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00012" num="00012"><img id="EMI-D00012" he="155.36mm" wi="117.77mm" file="US20230005853A1-20230105-D00012.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00013" num="00013"><img id="EMI-D00013" he="189.48mm" wi="140.63mm" file="US20230005853A1-20230105-D00013.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00014" num="00014"><img id="EMI-D00014" he="174.67mm" wi="132.33mm" file="US20230005853A1-20230105-D00014.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00015" num="00015"><img id="EMI-D00015" he="179.58mm" wi="120.57mm" file="US20230005853A1-20230105-D00015.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00016" num="00016"><img id="EMI-D00016" he="73.41mm" wi="115.91mm" file="US20230005853A1-20230105-D00016.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0001" level="1">CROSS TO REFERENCE TO RELATED APPLICATION</heading><p id="p-0002" num="0001">This application claims benefit of priority to Korean Patent Application No. 10-2021-0087242, filed on Jul. 2, 2021, in the Korean Intellectual Property Office, the disclosure of which is incorporated herein by reference in its entirety.</p><heading id="h-0002" level="1">BACKGROUND</heading><heading id="h-0003" level="1">1. Field</heading><p id="p-0003" num="0002">Example embodiments of the present disclosure relate to a semiconductor package.</p><heading id="h-0004" level="1">2. Description of the Related Art</heading><p id="p-0004" num="0003">With the development of the electronic industry, the demand for high-functionality, high-speed, and miniaturization of electronic components has increased. In line with this trend, a semiconductor packaging method of stacking and mounting a plurality of semiconductor chips on a semiconductor substrate or stacking a package on a package has been increasingly used.</p><heading id="h-0005" level="1">SUMMARY</heading><p id="p-0005" num="0004">In an example embodiment of the present disclosure, a semiconductor package includes a first structure having one surface on which a first insulating layer and a bonding pad penetrating the first insulating layer are disposed, and a second structure having the other surface bonded to the one surface, and including a second insulating layer disposed on the other surface and bonded to the first insulating layer, a bonding pad structure penetrating the second insulating layer and bonded to the bonding pad, and a test pad structure penetrating the second insulating layer and bonded to the one surface, wherein the test pad structure includes a test pad disposed on a bottom surface of an opening penetrating the second insulating layer, and a bonding layer filling the opening and covering the test pad, and wherein the test pad has a protrusion on a surface in contact with the bonding layer, and the protrusion has a flat surface disposed on a level higher than a level of the other surface.</p><p id="p-0006" num="0005">In an example embodiment of the present disclosure, a semiconductor package includes a lower structure in which an upper insulating layer and an upper bonding pad penetrating the upper insulating layer are disposed, an upper structure including a lower insulating layer bonded to the upper insulating layer, a bonding pad structure penetrating the lower insulating layer and bonded to the bonding pad, and a test pad structure penetrating the lower insulating layer structure and bonded to an upper surface of the upper insulating layer, wherein the test pad structure includes a test pad disposed on a bottom surface of an opening penetrating the lower insulating layer, and a bonding layer filling the opening and covering the test pad, and wherein the test pad has a thickness lower than that of the lower insulating layer, and has a lower surface disposed on a level higher than a level of the lower surface of the lower insulating layer.</p><p id="p-0007" num="0006">In an example embodiment of the present disclosure, a semiconductor package includes a lower structure, and a plurality of semiconductor chips on the lower structure, wherein the plurality of semiconductor chips include first and second semiconductor chips in direct contact with each other, wherein the first semiconductor chip has one surface on which a first insulating layer and a bonding pad penetrating the first insulating layer are disposed, wherein the first semiconductor chip has the other surface bonded to the one surface, and including a second insulating layer disposed on the other surface and bonded to the first insulating layer, a bonding pad structure penetrating the second insulating layer and bonded to the bonding pad, and a test pad structure penetrating the second insulating layer and bonded to the one surface, wherein the test pad structure includes a test pad disposed on a bottom surface of an opening penetrating the second insulating layer, and a bonding layer filling the opening and covering the test pad, and wherein the test pad has a thickness lower than that of the second insulating layer, and has a lower surface disposed on a level higher than a level of a lower surface of the second insulating layer.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0006" level="1">BRIEF DESCRIPTION OF DRAWINGS</heading><p id="p-0008" num="0007">Features will become apparent to those of skill in the art by describing in detail exemplary embodiments with reference to the attached drawings, in which:</p><p id="p-0009" num="0008"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a cross-sectional diagram illustrating a semiconductor package according to an example embodiment of the present disclosure;</p><p id="p-0010" num="0009"><figref idref="DRAWINGS">FIG. <b>2</b></figref> is an enlarged diagram of portion &#x201c;A&#x201d; in <figref idref="DRAWINGS">FIG. <b>1</b></figref>;</p><p id="p-0011" num="0010"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is an enlarged diagram of portion &#x201c;B&#x201d; in <figref idref="DRAWINGS">FIG. <b>2</b></figref>;</p><p id="p-0012" num="0011"><figref idref="DRAWINGS">FIGS. <b>4</b> and <b>5</b></figref> are diagrams of modified examples of the test pad in <figref idref="DRAWINGS">FIG. <b>3</b></figref>;</p><p id="p-0013" num="0012"><figref idref="DRAWINGS">FIG. <b>6</b></figref> is a cross-sectional diagram illustrating a semiconductor package according to an example embodiment of the present disclosure;</p><p id="p-0014" num="0013"><figref idref="DRAWINGS">FIG. <b>7</b></figref> is an enlarged diagram of portion &#x201c;C&#x201d; in <figref idref="DRAWINGS">FIG. <b>6</b></figref>;</p><p id="p-0015" num="0014"><figref idref="DRAWINGS">FIG. <b>8</b></figref> is an enlarged diagram of portion &#x201c;D&#x201d; in <figref idref="DRAWINGS">FIG. <b>7</b></figref>;</p><p id="p-0016" num="0015"><figref idref="DRAWINGS">FIGS. <b>9</b> and <b>10</b></figref> are diagrams of modified examples of the test pad in <figref idref="DRAWINGS">FIG. <b>7</b></figref>;</p><p id="p-0017" num="0016"><figref idref="DRAWINGS">FIG. <b>11</b></figref> is a flowchart of a method of manufacturing a semiconductor package according to an example embodiment of the present disclosure;</p><p id="p-0018" num="0017"><figref idref="DRAWINGS">FIGS. <b>12</b> to <b>15</b></figref> are cross-sectional diagrams of stages in a method of manufacturing a semiconductor package according to an example embodiment of the present disclosure;</p><p id="p-0019" num="0018"><figref idref="DRAWINGS">FIGS. <b>16</b> and <b>17</b></figref> are cross-sectional diagrams of stages in a method of manufacturing a semiconductor package according to an example embodiment of the present disclosure; and</p><p id="p-0020" num="0019"><figref idref="DRAWINGS">FIGS. <b>18</b> and <b>19</b></figref> are cross-sectional diagrams of stages in a method of manufacturing a semiconductor package according to an example embodiment of the present disclosure.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0007" level="1">DETAILED DESCRIPTION</heading><p id="p-0021" num="0020">A semiconductor package will be described according to an example embodiment with reference to <figref idref="DRAWINGS">FIGS. <b>1</b> to <b>3</b></figref>. <figref idref="DRAWINGS">FIG. <b>1</b></figref> is a cross-sectional diagram illustrating a semiconductor package according to an example embodiment. <figref idref="DRAWINGS">FIG. <b>2</b></figref> is an enlarged diagram illustrating portion &#x201c;A&#x201d; in <figref idref="DRAWINGS">FIG. <b>1</b></figref>. <figref idref="DRAWINGS">FIG. <b>3</b></figref> is an enlarged diagram illustrating portion &#x201c;B&#x201d; in <figref idref="DRAWINGS">FIG. <b>2</b></figref>.</p><p id="p-0022" num="0021">Referring to <figref idref="DRAWINGS">FIGS. <b>1</b> and <b>2</b></figref>, a semiconductor package <b>1</b>A may include a base <b>10</b>, a lower structure <b>100</b> on the base <b>10</b> and coupled to the base <b>10</b> by a connection structure <b>50</b>, and a plurality of semiconductor chips <b>200</b> on the lower structure <b>100</b>. The semiconductor package <b>1</b>A may further include a mold layer <b>300</b> covering the plurality of semiconductor chips <b>200</b>.</p><p id="p-0023" num="0022">The base <b>10</b> may be configured as a printed circuit board or a semiconductor chip. The lower structure <b>100</b> may be configured as a lower semiconductor chip different from the plurality of semiconductor chips <b>200</b>. However, an example embodiment thereof is not limited thereto, e.g., the lower structure <b>100</b> may be configured as an interposer substrate.</p><p id="p-0024" num="0023">The plurality of semiconductor chips <b>200</b> may include one or a plurality of lower semiconductor chips <b>200</b>A, <b>200</b>B, and <b>200</b>C, and an upper semiconductor chip <b>200</b>D on the one or the plurality of lower semiconductor chips <b>200</b>A, <b>200</b>B, and <b>200</b>C. The plurality of lower semiconductor chips <b>200</b>A, <b>200</b>B, and <b>200</b>C may have the same shape or the same structure.</p><p id="p-0025" num="0024">Each of the plurality of semiconductor chips <b>200</b> may be configured as a memory semiconductor chip or a logic semiconductor chip. For example, the memory semiconductor chip may be implemented as a volatile memory chip, e.g., a dynamic random access memory (DRAM) or a static random access memory (SRAM), or a non-volatile memory chips, e.g., a phase-change random access memory (PRAM), a magnetoresistive random access memory (MRAM), a ferroelectric random access memory (FeRAM), or a resistive random access memory (RRAM). The logic semiconductor chip may be implemented by, e.g., a microprocessor, an analog device, or a digital signal processor. For example, the semiconductor package <b>1</b>A in the example embodiment may be used for a high bandwidth memory (HBM) product, an electro data processing (EDP) product, or the like.</p><p id="p-0026" num="0025">Each of the plurality of semiconductor chips <b>200</b> may include a semiconductor body <b>210</b>, a semiconductor internal circuit region <b>235</b> disposed below the semiconductor body <b>210</b>, a lower insulating layer <b>250</b> disposed below the semiconductor internal circuit region <b>235</b>, a bonding pad structure BPS-<b>1</b> and a test pad structure EPS-<b>1</b>. Each of the lower semiconductor chips <b>200</b>A, <b>200</b>B, and <b>200</b>C among the plurality of semiconductor chips <b>200</b> may further include an upper insulating layer <b>290</b> and an upper bonding pad <b>291</b> on the semiconductor body <b>210</b>. Each of the lower semiconductor chips <b>200</b>A, <b>200</b>B, and <b>200</b>C among the plurality of semiconductor chips <b>200</b> may further include a semiconductor protective insulating layer <b>270</b> disposed between the semiconductor body <b>210</b> and the upper insulating layer <b>290</b>.</p><p id="p-0027" num="0026">Each of the lower semiconductor chips <b>200</b>A, <b>200</b>B, and <b>200</b>C may further include a through electrode structure <b>220</b> penetrating the semiconductor body <b>210</b> and electrically connecting the upper bonding pad <b>291</b> to the semiconductor internal wiring <b>240</b>. The through electrode structure <b>220</b> may include a through electrode <b>230</b> formed of a conductive material, e.g., copper, and an insulating spacer <b>225</b> surrounding a side surface of the through electrode <b>230</b>.</p><p id="p-0028" num="0027">Each of the plurality of semiconductor chips <b>200</b> may have a front side <b>201</b>F in contact with a semiconductor chip disposed in a relatively lower portion and a back side <b>201</b>B disposed on the opposite surface of the front side <b>201</b>F. A side surface <b>201</b>S of each of the plurality of semiconductor chips <b>200</b> may extend from an edge of the back side <b>201</b>B in a direction substantially perpendicular to the back side <b>201</b>B. Among the semiconductor chips <b>200</b>, the upper insulating layer <b>290</b> of the semiconductor chip disposed in a relatively lower portion, the lower insulating layer <b>250</b> of the semiconductor chip disposed in a relatively higher portion, and the test pad structure EPS-<b>1</b> may be in contact with and coupled to each other. The upper bonding pad <b>291</b>, e.g., a first bonding pad, of the semiconductor chip disposed in a relatively lower portion may be coupled to and in contact with the bonding pad structure BPS-<b>1</b> of the semiconductor chip disposed in a relatively higher portion, e.g., the upper bonding pad <b>291</b> may be lower than the bonding pad structure BPS-<b>1</b> relative to the lower structure <b>100</b>. Accordingly, the semiconductor chips <b>200</b> may be stacked in order as the upper insulating layer <b>290</b>, the lower insulating layer <b>250</b>, and the test pad structure EPS-<b>1</b> are coupled to and in contact with each other, and the upper bonding pad <b>291</b> and the bonding pad structure BPS-<b>1</b> are in contact with and coupled to each other.</p><p id="p-0029" num="0028">A lowermost semiconductor chip <b>200</b>A among the lower semiconductor chips <b>200</b>A, <b>200</b>B, and <b>200</b>C may be in contact with and coupled to the lower structure <b>100</b>. For example, the lower insulating layer <b>250</b> and the test pad structure EPS-<b>1</b> of the lowermost semiconductor chip <b>200</b>A may be in contact with and coupled to the upper insulating layer <b>190</b> of the lower structure <b>100</b>, and the bonding pad structure BPS-<b>1</b> of the lowermost semiconductor chip <b>200</b>A may be in contact with and coupled to the upper pad <b>195</b> of the lower structure <b>100</b>.</p><p id="p-0030" num="0029">The semiconductor body <b>210</b> may be configured as a semiconductor substrate, e.g., a silicon substrate, and the semiconductor internal circuit region <b>235</b> may be disposed on the front surface <b>210</b>F of each of the plurality of semiconductor chips <b>200</b>. The semiconductor internal circuit region <b>235</b> may include a semiconductor internal circuit <b>215</b> and the semiconductor internal wiring <b>240</b> electrically connecting the semiconductor internal circuit <b>215</b> to the bonding pad structure BPS-<b>1</b>. The semiconductor internal circuit <b>215</b> and the semiconductor internal wiring <b>240</b> may be disposed in the semiconductor internal insulating layer <b>245</b>.</p><p id="p-0031" num="0030">The upper insulating layer <b>290</b> and the lower insulating layer <b>250</b> may be formed of an insulating material which may allow the upper insulating layer <b>290</b> and the lower insulating layer <b>250</b> to be in contact with and coupled to each other, e.g., silicon oxide. However, the upper insulating layer <b>290</b> and the lower insulating layer <b>250</b> are not limited to silicon oxide and may be formed of, e.g., SiCN. In example embodiments, the lower insulating layer <b>250</b> may include a first insulating layer <b>256</b> and a second insulating layer <b>257</b>, e.g., a protective layer (see <figref idref="DRAWINGS">FIG. <b>3</b></figref>). For example, the first insulating layer <b>256</b> may be formed of tetraethylorthosilicate (TEOS), and the second insulating layer <b>257</b> may be formed of PE-SiN.</p><p id="p-0032" num="0031">The bonding pad structure BPS-<b>1</b> may include a connection pad <b>254</b> and a lower bonding pad <b>255</b>, e.g., a second bonding pad. The connection pad <b>254</b> may connect the semiconductor internal wiring <b>240</b> to the lower bonding pad <b>255</b> and may be formed of a conductive material. For example, the connection pad <b>254</b> may be formed of aluminum or an aluminum alloy. The lower bonding pad <b>255</b> may be formed of the same material as that of the upper bonding pad <b>291</b> so as to be in direct contact with and coupled to the upper bonding pad <b>291</b>. The lower bonding pad <b>255</b> may be formed of a conductive material. For example, the lower bonding pad <b>255</b> may be formed of, e.g., copper, nickel, gold, silver, or alloys thereof.</p><p id="p-0033" num="0032">The test pad structure EPS-<b>1</b> will be described with reference to <figref idref="DRAWINGS">FIGS. <b>2</b> and <b>3</b></figref>. The test pad structure EPS-<b>1</b> may include a test pad <b>251</b> and a bonding layer <b>252</b>. An opening <b>253</b> penetrating the lower insulating layer <b>250</b> may be connected to the lower surface <b>251</b>B of the test pad <b>251</b>. The bonding layer <b>252</b> may be filled in the opening <b>253</b> to cover the test pad <b>251</b>. The test pad <b>251</b> may be configured as a terminal for performing an electrical die sorting (EDS) test on each of the plurality of semiconductor chips <b>200</b>.</p><p id="p-0034" num="0033">The test pad <b>251</b> may be formed of a conductive material. In example embodiments, the test pad <b>251</b> may be formed of the same material as that of the connection pad <b>254</b> of the bonding pad structure BPS-<b>1</b>. For example, the test pad <b>251</b> may be formed of aluminum or an aluminum alloy. A width of the test pad <b>251</b> may be greater than a width of the connection pad <b>254</b> of the bonding pad structure BPS-<b>1</b>, e.g., along the X direction.</p><p id="p-0035" num="0034">The lower surface <b>251</b>B of the test pad <b>251</b> may be formed as a flat surface, e.g., a preliminary structure of the lower surface <b>251</b>B of the test pad <b>251</b> prior to the EDS testing may be completely flat. However, a recess <b>251</b>C and a protrusion <b>251</b>P may be formed in partial regions of the lower surface <b>251</b>B during the EDS test, e.g., contact between a probe and the lower surface <b>251</b>B of the test pad <b>251</b> may scratch the lower surface <b>251</b>B causing formation of the recess <b>251</b>C (i.e., the cut in the surface) and the protrusion <b>251</b>P (i.e., piled-up material removed from the recess <b>251</b>C).</p><p id="p-0036" num="0035">Also, a flat surface <b>251</b>F formed by a planarization process may be formed at an end of the protrusion <b>251</b>P. For example, the planarization process may be a mechanical polishing process or a chemical mechanical polishing process. The flat surface <b>251</b>F of the protrusion <b>251</b>P in the test pad <b>251</b> may be disposed at a level higher than a level of the lower surface <b>250</b>B of the lower insulating layer <b>250</b>, e.g., relative to the lower structure <b>100</b>, so a distance from the flat surface <b>251</b>F to the bottom of the lower structure <b>100</b> may be larger than a distance from the lower surface <b>250</b>B to the lower structure <b>100</b>. Also, the flat surface <b>251</b>F of the test pad <b>251</b> may be disposed at a level lower than a level of the lower surface of the connection pad <b>254</b>, e.g., relative to the lower structure <b>100</b>.</p><p id="p-0037" num="0036">The bonding layer <b>252</b> may be disposed to cover the lower surface <b>251</b>B of the test pad <b>251</b> and to, e.g., completely, fill the opening <b>253</b> of the lower insulating layer <b>250</b>. The bonding layer <b>252</b> may be formed of a same insulating material as that of the lower insulating layer <b>250</b>, so as to be in contact with and coupled to the lower insulating layer <b>250</b>. For example, the bonding layer <b>252</b> may be formed of silicon oxide. However, the bonding layer <b>252</b> is not limited to silicon oxide and may be formed of, e.g., SiCN or the like. The lower surface <b>252</b>B of the bonding layer <b>252</b> may be coplanar with the lower surface <b>250</b>B of the lower insulating layer <b>250</b>.</p><p id="p-0038" num="0037">The EDS test may be to determine whether a plurality of semiconductor chips are normal or defective by allowing a probe to be in contact with each of the test pads <b>251</b> of a plurality of semiconductor chips formed on a wafer and applying a specific current. In the process of allowing the probe to be in contact with the test pad <b>251</b>, the probe may leave a mark, e.g., a scratch, on the surface of the test pad <b>251</b>. A portion in direct contact with the probe may be scratched by the probe such that the recess <b>251</b>C may be formed, and a piled-up protrusion may be formed around the recess <b>251</b>C.</p><p id="p-0039" num="0038">If the piled-up protrusion were to have a non-uniform height, i.e., without the flat surface <b>251</b>F of the example embodiments, a height of the piled-up protrusion could have been greater than that of the lower surface <b>250</b>B of the lower insulating layer <b>250</b>, e.g., a distance from a bottom of the piled-up protrusion to the bottom of the lower structure <b>100</b> could have been smaller than the distance from the lower surface <b>250</b>B of the lower insulating layer <b>250</b> to the bottom of the lower structure <b>100</b>. Accordingly, such a piled-up protrusion could potentially form a step difference in the bonding surface during bonding the semiconductor chips to each other. Further, even if such a protrusion were to be planarized with the bonding surface, i.e., to be coplanar with the bonding surface, the protrusion would have been exposed to the bonding surface in the process of planarizing the bonding surface, thereby causing contamination of the planarization chamber, e.g., due to the conductive material of the piled-up protrusion.</p><p id="p-0040" num="0039">In contrast, in an example embodiment, the protrusion <b>251</b>P of the test pad <b>251</b> may be planarized to form the flat surface <b>251</b>F having a level higher than a level of the lower surface <b>250</b>B of the lower insulating layer <b>250</b>, e.g., the flat surface <b>251</b>F may be at a higher level than an interface between the bonding layer <b>252</b> and the lower insulating layer <b>250</b> relative to the lower structure <b>100</b>, and the bonding layer <b>252</b> may cover the protrusion <b>251</b>P. Accordingly, in the process of planarizing the bonding surface, the protrusion <b>251</b>P may be prevented from being exposed to the bonding surface. Therefore, the chamber may be prevented from being contaminated in the process of planarizing the bonding surface.</p><p id="p-0041" num="0040">A modified example of the test pad of the semiconductor package will be described according to an example embodiment with reference to <figref idref="DRAWINGS">FIGS. <b>4</b> and <b>5</b></figref>. <figref idref="DRAWINGS">FIGS. <b>4</b> and <b>5</b></figref> are diagrams illustrating modified examples of the test pad <b>251</b> illustrated in <figref idref="DRAWINGS">FIG. <b>3</b></figref>. The elements indicated by the same reference numerals as in the aforementioned example embodiments are the same elements as those of the aforementioned example embodiments, and thus, a detailed description thereof will not be provided. In the aforementioned example embodiment, a mechanical polishing process or a chemical mechanical polishing process may be performed on the protrusion to lower the height of the protrusion, but in the example embodiment, a dry etching process or a wet etching process may be performed on a test pad <b>1251</b> to lower the height of the protrusion <b>1251</b>P, which may be a difference. Accordingly, in the example embodiment, the flat surface may not be formed at the end of the protrusion <b>1251</b>P.</p><p id="p-0042" num="0041">Referring to <figref idref="DRAWINGS">FIG. <b>4</b></figref>, the test pad <b>1251</b> in an example embodiment may include a groove <b>1251</b>R having a sidewall <b>1251</b>S extending from the sidewall of the opening <b>253</b> of the lower insulating layer <b>250</b> on the lower surface <b>1251</b>B of the test pad <b>1251</b>. The groove <b>1251</b>R may be formed to have a depth ED<b>1</b> of about 1 &#x3bc;m or more in the lower surface <b>1251</b>B of the test pad <b>1251</b>. The groove <b>1251</b>R may be formed by performing a dry etching process on the lower surface <b>1251</b>B of the test pad <b>1251</b>. Accordingly, a flat surface may be formed on the bottom surface <b>1251</b>RB of the groove <b>1251</b>R by dry etching. In example embodiments, the recess <b>1251</b>C and the protrusion <b>1251</b>P, which may not be removed by dry etching, may remain in a portion of the bottom surface <b>1251</b>RB, and similarly to the aforementioned example embodiment, the level of the protrusion <b>1251</b>P may be higher than the lower surface <b>250</b>B of the lower insulating layer <b>250</b>. Accordingly, in the example embodiment, the protrusion <b>1251</b>P may be prevented from being exposed to the bonding surface, similarly to the aforementioned example embodiment. Therefore, the chamber may be prevented from being contaminated in the process of planarizing the bonding surface.</p><p id="p-0043" num="0042">Referring to <figref idref="DRAWINGS">FIG. <b>5</b></figref>, a test pad <b>2251</b> in the example embodiment may include a groove <b>2251</b>R having a sidewall <b>2251</b>S lateral etched along the side surface below the sidewall of the opening <b>253</b> of the lower insulating layer <b>250</b> on the lower surface <b>2251</b>B of the test pad <b>2251</b>. The groove <b>2251</b>R may be formed to have a depth ED<b>2</b> of about 1 &#x3bc;m or more in the lower surface <b>2251</b>B of the test pad <b>2251</b>. The groove <b>2251</b>R may be formed by performing a wet etching process on the lower surface <b>2251</b>B of the test pad <b>2251</b>. Accordingly, a flat surface may be formed on the lower surface <b>2251</b>RB of the groove <b>2251</b>R by wet etching. In example embodiments, a recess <b>2251</b>C and a protrusion <b>2251</b>P which may not be removed by wet etching may remain in a portion of the lower surface <b>2251</b>RB of the groove <b>2251</b>R, and similarly to the aforementioned example embodiment, a level of the protrusion <b>2251</b>P may be higher than a level of the lower surface <b>250</b>B of the lower insulating layer <b>250</b>. Accordingly, similarly to the aforementioned example embodiment, the protrusion <b>2251</b>P may be prevented from being exposed to the bonding surface in the example embodiment. Therefore, the chamber may be prevented from being contaminated in the process of planarizing the bonding surface.</p><p id="p-0044" num="0043">A semiconductor package will be described according to an example embodiment with reference to <figref idref="DRAWINGS">FIGS. <b>6</b> to <b>8</b></figref>. <figref idref="DRAWINGS">FIG. <b>6</b></figref> is a cross-sectional diagram illustrating a semiconductor package according to an example embodiment. <figref idref="DRAWINGS">FIG. <b>7</b></figref> is an enlarged diagram illustrating portion &#x201c;C&#x201d; in <figref idref="DRAWINGS">FIG. <b>6</b></figref>. <figref idref="DRAWINGS">FIG. <b>8</b></figref> is an enlarged diagram illustrating portion &#x201c;D&#x201d; in <figref idref="DRAWINGS">FIG. <b>7</b></figref>. In an example embodiment, differently from the semiconductor package in <figref idref="DRAWINGS">FIG. <b>1</b></figref>, a bonding layer <b>552</b> may be formed of a conductive material, and a dummy bonding pad <b>592</b> penetrating an upper insulating layer <b>590</b> may be further disposed in a region bonded to the bonding layer <b>552</b>. The other configurations are the same as those of the semiconductor package in <figref idref="DRAWINGS">FIG. <b>1</b></figref> in the aforementioned example embodiment, and thus, a detailed description thereof will not be provided. The elements <b>500</b><i>s </i>in <figref idref="DRAWINGS">FIGS. <b>6</b> to <b>8</b></figref> may correspond to the elements <b>200</b><i>s </i>in <figref idref="DRAWINGS">FIGS. <b>1</b> to <b>3</b></figref>, respectively.</p><p id="p-0045" num="0044">Referring to <figref idref="DRAWINGS">FIGS. <b>6</b> and <b>7</b></figref>, the semiconductor package <b>1</b>B may include the base <b>10</b>, the lower structure <b>100</b> on the base <b>10</b> and coupled to the base <b>10</b> by the connection structure <b>50</b>, and a plurality of semiconductor chips <b>500</b> on the lower structure <b>100</b>. The semiconductor package <b>1</b>B may further include the mold layer <b>300</b> covering the plurality of semiconductor chips <b>500</b>.</p><p id="p-0046" num="0045">The plurality of semiconductor chips <b>500</b> may include one or a plurality of lower semiconductor chips <b>500</b>A, <b>500</b>B, and <b>500</b>C, and an upper semiconductor chip <b>500</b>D on the one or the plurality of the lower semiconductor chips <b>500</b>A, <b>500</b>B, and <b>500</b>C. Each of the plurality of semiconductor chips <b>500</b> may include a semiconductor body <b>510</b>, a semiconductor internal circuit region <b>535</b> disposed below the semiconductor body <b>510</b>, a lower insulating layer <b>550</b> disposed below the semiconductor internal circuit region <b>535</b>, a bonding pad structure BPS-<b>2</b> and a test pad structure EPS-<b>2</b>. Among the plurality of semiconductor chips <b>500</b>, each of the lower semiconductor chips <b>500</b>A, <b>500</b>B, and <b>500</b>C may further include the upper insulating layer <b>590</b> on the semiconductor body <b>510</b>, an upper bonding pad <b>591</b>, and the dummy bonding pad <b>592</b>.</p><p id="p-0047" num="0046">The dummy bonding pad <b>592</b> may be disposed to correspond to an area bonded to, e.g., and overlapping, the bonding layer <b>552</b> of the test pad structure EPS-<b>2</b>. The dummy bonding pad <b>592</b> may be formed of the same material as that of the bonding layer <b>552</b> so as to be in direct contact with and coupled to the bonding layer <b>552</b> formed of a conductive material. The dummy bonding pad <b>592</b> may be formed of a conductive material. For example, the dummy bonding pad <b>592</b> may be formed of copper, nickel, gold, silver, or alloys thereof.</p><p id="p-0048" num="0047">Each of the lower semiconductor chips <b>500</b>A, <b>500</b>B, and <b>500</b>C among the plurality of semiconductor chips <b>500</b> may further include a semiconductor protective insulating layer <b>570</b> disposed between the semiconductor body <b>510</b> and the upper insulating layer <b>590</b>. Among the semiconductor chips <b>500</b>, the upper insulating layer <b>590</b> of the semiconductor chip disposed in a relatively lower portion and the lower insulating layer <b>550</b> of the semiconductor chip disposed in a relatively higher portion may be in contact with and coupled to each other.</p><p id="p-0049" num="0048">The dummy bonding pad <b>592</b> of the semiconductor chip disposed in a relatively lower portion may be in contact with and coupled to the test pad structure EPS-<b>2</b> of the semiconductor chip disposed in a relatively higher portion, e.g., the dummy bonding pad <b>592</b> may be positioned at a lower level than the test pad structure EPS-<b>2</b> relative to the lower structure <b>100</b>. The upper bonding pad <b>591</b> of the semiconductor chip in a relatively lower portion may be in contact with and coupled to the bonding pad structure BPS-<b>2</b> of the semiconductor chip disposed in a relatively higher portion, e.g., the upper bonding pad <b>591</b> may be positioned at a lower level than the bonding pad structure BPS-<b>2</b> relative to the lower structure <b>100</b>. For example, as illustrated in <figref idref="DRAWINGS">FIG. <b>7</b></figref>, both the dummy bonding pad <b>592</b> and the upper bonding pad <b>591</b> may be at a same level, e.g., penetrating through and having a same thickness as the upper insulating layer <b>590</b>. Accordingly, the semiconductor chips <b>500</b> may be stacked in order, e.g., sequentially, with the upper insulating layer <b>590</b> in contact with and coupled to the lower insulating layer <b>550</b>, the dummy bonding pad <b>592</b> in contact with and coupled to the test pad structure EPS-<b>2</b>, and the upper bonding pad <b>591</b> in contact with and coupled to the bonding pad structure BPS-<b>2</b>.</p><p id="p-0050" num="0049">Referring to <figref idref="DRAWINGS">FIG. <b>8</b></figref>, the test pad structure EPS-<b>2</b> may include the test pad <b>551</b> and the bonding layer <b>552</b>. An opening <b>553</b> penetrating the lower insulating layer <b>550</b> may be connected to the lower surface <b>551</b>B of the test pad <b>551</b>. The bonding layer <b>552</b> may be filled in the opening <b>553</b> to cover the test pad <b>551</b>.</p><p id="p-0051" num="0050">The test pad <b>551</b> may be formed of a conductive material. In an example embodiment, the test pad <b>551</b> may be formed of the same material as that of the connection pad <b>554</b> of the bonding pad structure BPS-<b>2</b>. For example, the test pad <b>551</b> may be formed of aluminum or an aluminum alloy. The lower surface <b>551</b>B of the test pad <b>551</b> may be formed as a flat surface entirely, but a recess <b>551</b>C and a protrusion <b>551</b>P may be formed in partial regions of the lower surface <b>551</b>B during the EDS test. Similarly to the protrusion in <figref idref="DRAWINGS">FIG. <b>1</b></figref> described in the aforementioned example embodiment, a flat surface <b>551</b>F formed by a planarization process may be formed at the end of the protrusion <b>551</b>P, and the planarization process may be a mechanical polishing process or a chemical mechanical polishing process. The protrusion <b>551</b>P has the same configuration as that of the protrusion in <figref idref="DRAWINGS">FIG. <b>1</b></figref> described in the aforementioned example embodiment, and thus, a detailed description thereof will not be provided.</p><p id="p-0052" num="0051">The bonding layer <b>552</b> may be disposed to cover the lower surface <b>551</b>B of the test pad <b>551</b> and to fill the opening <b>553</b> of the lower insulating layer <b>550</b>. The bonding layer <b>552</b> may be formed of a same conductive material as that of the dummy bonding pad <b>592</b>, so as to be in contact with and coupled to the dummy bonding pad <b>592</b>. For example, the bonding layer <b>552</b> may be formed of copper, nickel, gold, silver, or alloys thereof. Since the bonding layer <b>552</b> is formed of the same conductive material as that of the dummy bonding pad <b>592</b>, the bonding layer <b>552</b> may have higher conductivity than in the example in which the bonding layer <b>552</b> is formed of an insulating material. Accordingly, heat dissipation efficiency of the semiconductor package <b>1</b>B may improve.</p><p id="p-0053" num="0052">A modified example of the test pad of the semiconductor package according to an example embodiment will be described with reference to <figref idref="DRAWINGS">FIGS. <b>9</b> and <b>10</b></figref>. <figref idref="DRAWINGS">FIGS. <b>9</b> and <b>10</b></figref> are diagrams illustrating modified examples of the test pad <b>551</b> illustrated in <figref idref="DRAWINGS">FIG. <b>7</b></figref>. Also, <figref idref="DRAWINGS">FIGS. <b>9</b> and <b>10</b></figref> illustrate modified examples of the test pad <b>551</b> illustrated in FIGS. <b>4</b> and <b>5</b>, respectively. The elements indicated by the same reference numerals as in the aforementioned example embodiments are the same elements as those of the aforementioned example embodiments, and thus, a detailed description thereof will not be provided. In the example embodiment in <figref idref="DRAWINGS">FIGS. <b>4</b> and <b>5</b></figref>, the bonding layer may be formed of an insulating material, and may be in contact with and coupled to the lower insulating layer, whereas, in the example embodiment in <figref idref="DRAWINGS">FIGS. <b>9</b> and <b>10</b></figref>, the bonding layer may be formed of a conductive material and may be in contact with and coupled to the dummy bonding pad.</p><p id="p-0054" num="0053">Referring to <figref idref="DRAWINGS">FIG. <b>9</b></figref>, a test pad <b>1551</b> in an example embodiment may include a groove <b>1551</b>R having a sidewall <b>1551</b>S extending from the sidewall of the opening <b>1553</b> of the lower insulating layer <b>1550</b> on the lower surface <b>1551</b>B of the test pad <b>1551</b>. The groove <b>1551</b>R may be formed by performing a dry etching process on the lower surface <b>1551</b>B of the test pad <b>1551</b>. Accordingly, a flat surface may be formed on the bottom surface <b>1551</b>RB of the groove <b>1551</b>R by dry etching. In the example embodiment, a recess <b>1551</b>C and a protrusion <b>1551</b>P, which may not be removed by dry etching, may remain in a portion of the bottom surface <b>1551</b>RB, and similarly to the aforementioned example embodiment, the level of the protrusion <b>1551</b>P may be higher than a level of the lower surface <b>1550</b>B of the lower insulating layer <b>1550</b>. Accordingly, in the example embodiment, the protrusion <b>1551</b>P may be prevented from being exposed to the bonding surface, similarly to the aforementioned example embodiment. Therefore, in the process of planarizing the bonding surface, the chamber may be prevented from being contaminated. Also, the bonding layer <b>1552</b> may be formed of the same conductive material as that of the dummy bonding pad <b>1592</b> such that the bonding layer <b>1552</b> may have higher conductivity than in the example in which the bonding layer <b>1552</b> is formed of an insulating material. Accordingly, heat dissipation efficiency of the semiconductor package in <figref idref="DRAWINGS">FIG. <b>9</b></figref> may improve.</p><p id="p-0055" num="0054">Referring to <figref idref="DRAWINGS">FIG. <b>10</b></figref>, a test pad <b>2551</b> in the example embodiment may include a groove <b>2551</b>R having a sidewall <b>2551</b>S laterally etched along the side surface below the sidewall of the opening <b>2553</b> of the lower insulating layer <b>2550</b> on the lower surface <b>2551</b>B of the test pad <b>2551</b>. The groove <b>2551</b>R may be formed by performing a wet etching process on the lower surface <b>2551</b>B of the test pad <b>2551</b>. Accordingly, a flat surface may be formed on the lower surface <b>2551</b>RB of the groove <b>2551</b>R by wet etching. In example embodiments, a recess <b>2551</b>C and a protrusion <b>2551</b>P, which may not be removed by wet etching, may remain in a portion of the lower surface <b>2551</b>RB of the grooves <b>2551</b>R, and similarly to the aforementioned example embodiment, a level of the protrusion <b>2551</b>P may be higher than a level of the lower surface <b>2550</b>B of the lower insulating layer <b>2550</b>. Accordingly, in the example embodiment, the protrusion <b>2551</b>P may be prevented from being exposed to the bonding surface, similarly to the aforementioned example embodiment. Therefore, in the process of planarizing the bonding surface, the chamber may be prevented from being contaminated. Also, the bonding layer <b>2552</b> may be formed of the same conductive material as that of the dummy bonding pad <b>2592</b>, such that the bonding layer <b>2552</b> may have a higher conductivity than the example in which the bonding layer <b>2552</b> is formed of an insulating material. Accordingly, heat dissipation efficiency of the semiconductor package in <figref idref="DRAWINGS">FIG. <b>10</b></figref> may improve.</p><p id="p-0056" num="0055">A method of manufacturing a semiconductor package will be described according to an example embodiment with reference to <figref idref="DRAWINGS">FIGS. <b>11</b> to <b>15</b></figref>. <figref idref="DRAWINGS">FIG. <b>11</b></figref> is a flowchart illustrating stages in a method of manufacturing a semiconductor package according to an example embodiment. <figref idref="DRAWINGS">FIGS. <b>12</b> to <b>15</b></figref> are cross-sectional diagrams illustrating stages in a method of manufacturing a semiconductor package according to an example embodiment.</p><p id="p-0057" num="0056">Referring to <figref idref="DRAWINGS">FIG. <b>12</b></figref>, an EDS test may be performed on a wafer W with a plurality of semiconductor chips. Each of the semiconductor chips on the wafer W may include at least one test pad <b>251</b> exposed through the opening <b>253</b> in the lower insulating layer <b>250</b>.</p><p id="p-0058" num="0057">In detail, the wafer W may be placed, e.g., positioned, on an upper surface of a chuck <b>2</b>, and a probe <b>4</b> may contact each of test pads <b>251</b> to apply current thereto. The upper surface <b>250</b>US of the lower insulating layer <b>250</b>, i.e., a surface facing the probe <b>4</b>, may be the front side <b>201</b>F in the example embodiment in <figref idref="DRAWINGS">FIG. <b>2</b></figref>. During the EDS test, a recess <b>251</b>C, which is a scratch mark, may be formed by the probe <b>4</b> in a region of the surface of the test pad <b>251</b> due to contact with the probe <b>4</b>. Also, a protrusion <b>251</b>P, in which the test pads <b>251</b> are piled-up, may be formed around the recess <b>251</b>C. The protrusion <b>251</b>P may be formed to have a height H<b>1</b>, which is greater than that of the upper surface <b>250</b>US of the lower insulating layer <b>250</b>. For example, due to repeated contact and/or force applied by the probe <b>4</b> to the test pad <b>251</b> during testing, an upper surface of the test pad <b>251</b> contacted by the probe <b>4</b> may be scratched, thereby causing formation of a cut, i.e., the recess <b>251</b>C, and piled-up material removed from the cut, i.e., from the recess <b>251</b>C, forming the protrusion <b>251</b>P that may extend above the upper surface <b>250</b>US of the lower insulating layer <b>250</b>.</p><p id="p-0059" num="0058">Referring to <figref idref="DRAWINGS">FIGS. <b>11</b> and <b>13</b></figref>, the protrusion <b>251</b>P of the test pad <b>251</b> may be planarized through the opening <b>253</b> (S<b>10</b>). The planarization of the protrusion <b>251</b>P may be performed through a mechanical polishing process or a chemical mechanical polishing process. In the process of planarizing the protrusion <b>251</b>P, an end of the protrusion <b>251</b>P may be polished such that the flat surface <b>251</b>F may be formed. After the planarization process is completed, a cleaning process for cleaning the inside of the opening <b>253</b> may be performed. When the thickness of the test pad <b>251</b> is about 2 &#x3bc;m to about 3 and the height H<b>3</b> of the opening <b>253</b> is about 3 &#x3bc;m to about 4 the planarization process may be performed until the flat surface <b>251</b>F is lowered from the upper surface <b>250</b>US of the lower insulating layer <b>250</b> by at least about 1 &#x3bc;m or more. Accordingly, the flat surface <b>251</b>F may have a difference H<b>2</b> of at least about 1 &#x3bc;m or more from the upper surface <b>250</b>US of the lower insulating layer <b>250</b>. However, an example embodiment thereof is not limited thereto, and in the process of planarizing the bonding layer filled in the opening <b>253</b> in a subsequent process, it may be sufficient to be polished by a height in which an end of the protrusion <b>251</b>P is not exposed, e.g., does not extend above the upper surface <b>250</b>US of the lower insulating layer <b>250</b>. When a chemical mechanical polishing process is applied, a slurry having high selectivity for the conductive material may be used, such that the lower insulating layer <b>250</b> may be less polished, while the protrusion <b>251</b>P formed of the conductive material may be selectively polished.</p><p id="p-0060" num="0059">Referring to <figref idref="DRAWINGS">FIGS. <b>11</b> and <b>14</b></figref>, the bonding layer <b>252</b> may be formed to cover the test pad <b>251</b> in the opening <b>253</b> and the upper surface <b>250</b>US of the lower insulating layer <b>250</b> (S<b>20</b>). The bonding layer <b>252</b> may be formed by depositing an insulating material or a conductive material. For example, the insulating material may be at least one of silicon oxide and SiCN, and the conductive material may be one of copper, nickel, gold, silver, or alloys thereof.</p><p id="p-0061" num="0060">Referring to <figref idref="DRAWINGS">FIGS. <b>11</b> and <b>15</b></figref>, the bonding layer <b>252</b> may be planarized (S<b>30</b>). The planarization of the bonding layer <b>252</b> may be performed through a chemical mechanical polishing process. The planarization process may be performed until the lower insulating layer <b>250</b> is exposed. Thereafter, the wafer W may be cut and divided into a plurality of individual semiconductor chips, and the plurality of divided semiconductor chips may be stacked, thereby manufacturing a semiconductor package.</p><p id="p-0062" num="0061">A method of manufacturing a semiconductor package will be described according to another example embodiment with reference to <figref idref="DRAWINGS">FIGS. <b>16</b> and <b>17</b></figref>. <figref idref="DRAWINGS">FIGS. <b>16</b> and <b>17</b></figref> illustrate subsequent processes of the aforementioned example embodiment in <figref idref="DRAWINGS">FIG. <b>12</b></figref>.</p><p id="p-0063" num="0062">Referring to <figref idref="DRAWINGS">FIG. <b>16</b></figref>, the protrusion <b>1251</b>P of the test pad <b>1251</b> may be planarized through the opening <b>253</b>. The planarization of the protrusion <b>1251</b>P may be performed through a dry etching process E<b>1</b>. After the planarization process is completed, a cleaning process for cleaning the inside of the opening <b>253</b> may be performed. When the dry etching process E<b>1</b> is performed, the upper surface of the test pad <b>1251</b> may be anisotropically etched in a vertical direction such that a groove <b>1251</b>R may be formed in the upper surface of the test pad <b>1251</b>. In this process, since the surface of the protrusion <b>1251</b>P is also anisotropically etched, the height of the protrusion <b>1251</b>P may be lowered. When the thickness of the test pad is about 2 &#x3bc;m to about 3 &#x3bc;m, and the height of the opening <b>253</b> is about 3 &#x3bc;m to about 4 &#x3bc;m, the dry etching process may be performed until the end of the protrusion <b>1251</b>P is lowered from the upper surface <b>250</b>US of the lower insulating layer <b>250</b> by at least about 1 &#x3bc;m or more. However, an example embodiment thereof is not limited thereto, and in the process of planarizing the bonding layer filled in the opening <b>253</b> in a subsequent process, it may be sufficient to be polished by a height in which an end of the protrusion <b>1251</b>P is not exposed, e.g., above the upper surface <b>250</b>US of the lower insulating layer <b>250</b>.</p><p id="p-0064" num="0063">Referring to <figref idref="DRAWINGS">FIG. <b>17</b></figref>, a bonding layer <b>1252</b> may be formed to cover the test pad <b>1251</b> in the opening <b>253</b> and the upper surface of the lower insulating layer <b>250</b>. The bonding layer <b>1252</b> may be formed by depositing an insulating material or a conductive material. For example, the insulating material may be at least one of silicon oxide and SiCN, and the conductive material may be one of copper, nickel, gold, silver, or alloys thereof. Thereafter, a semiconductor package may be manufactured by performing the process illustrated in <figref idref="DRAWINGS">FIG. <b>15</b></figref> and subsequent processes.</p><p id="p-0065" num="0064">A method of manufacturing a semiconductor package will be described according to another example embodiment with reference to <figref idref="DRAWINGS">FIGS. <b>18</b> and <b>19</b></figref>. <figref idref="DRAWINGS">FIGS. <b>18</b> and <b>19</b></figref> illustrate subsequent processes of the aforementioned example embodiment in <figref idref="DRAWINGS">FIG. <b>12</b></figref>.</p><p id="p-0066" num="0065">Referring to <figref idref="DRAWINGS">FIG. <b>18</b></figref>, the protrusion <b>2251</b>P of the test pad <b>2251</b> may be planarized through the opening <b>253</b>. The planarization of the protrusion <b>2251</b>P may be performed through a wet etching process E<b>2</b>. After the planarization process is completed, a cleaning process for cleaning the inside of the opening <b>253</b> may be performed. When the wet etching process E<b>2</b> is performed, the upper surface of the test pad <b>2251</b> may be isotropically etched, such that the groove <b>2251</b>R having the sidewall <b>2251</b>S laterally etched along the side surface below the sidewall of the opening <b>253</b> of the lower insulating layer <b>250</b> may be formed. In this process, since the surface of the protrusion <b>2251</b>P is also isotropically etched, the height of the protrusion <b>2251</b>P may be lowered. When the thickness of the test pad is about 2 &#x3bc;m to about 3 &#x3bc;m, and the height of the opening <b>253</b> is about 3 &#x3bc;m to about 4 &#x3bc;m, the wet etching process may be performed until the end of the protrusion <b>2251</b>P is lowered from the upper surface <b>250</b>US of the lower insulating layer <b>250</b> by at least about 1 &#x3bc;m or more. However, an example embodiment thereof is not limited thereto, and in a process of planarizing the bonding layer filled in the opening <b>253</b> in a subsequent process, it may be sufficient to be polished by a height in which an end of the protrusion <b>2251</b>P is not exposed, e.g., above the upper surface <b>250</b>US of the lower insulating layer <b>250</b>.</p><p id="p-0067" num="0066">Referring to <figref idref="DRAWINGS">FIG. <b>19</b></figref>, a bonding layer <b>2252</b>L may be formed to cover the test pad <b>2251</b> in the opening <b>253</b> and the upper surface of the and the lower insulating layer <b>250</b>. The bonding layer <b>2252</b>L may be formed by depositing an insulating material or a conductive material. For example, the insulating material may be at least one of silicon oxide and SiCN, and the conductive material may be one of copper, nickel, gold, silver, or alloys thereof. Thereafter, a semiconductor package may be manufactured by performing the process illustrated in <figref idref="DRAWINGS">FIG. <b>15</b></figref> and subsequent processes.</p><p id="p-0068" num="0067">By way of summation and review, when a plurality of semiconductor chips or packages are stacked, it is important to identify whether each semiconductor chip or package operates normally. To identify whether the stacked semiconductor chips or the package operate normally, an EDS test may be performed by applying a current to test pads of each of the semiconductor chips and/or packages. However, during the EDS test processing, the test pads may be deformed, thereby causing defects in a subsequent process.</p><p id="p-0069" num="0068">In contrast, according to example embodiments, a semiconductor package having improved yield and reliability may be provided. That is, according to example embodiments, by planarizing the protrusion of the test pad surface and covering the protrusion by a bonding layer, a semiconductor package having improved reliability and yield may be provided</p><p id="p-0070" num="0069">Example embodiments have been disclosed herein, and although specific terms are employed, they are used and are to be interpreted in a generic and descriptive sense only and not for purpose of limitation. In some instances, as would be apparent to one of ordinary skill in the art as of the filing of the present application, features, characteristics, and/or elements described in connection with a particular embodiment may be used singly or in combination with features, characteristics, and/or elements described in connection with other embodiments unless otherwise specifically indicated. Accordingly, it will be understood by those of skill in the art that various changes in form and details may be made without departing from the spirit and scope of the present invention as set forth in the following claims.</p><?detailed-description description="Detailed Description" end="tail"?></description><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A semiconductor package, comprising:<claim-text>a first structure including a first insulating layer and a first bonding pad penetrating the first insulating layer; and</claim-text><claim-text>a second structure on the first structure, the second structure including:<claim-text>a second insulating layer bonded to the first insulating layer,</claim-text></claim-text><claim-text>a bonding pad structure penetrating the second insulating layer, the bonding pad structure being bonded to the first bonding pad, and</claim-text><claim-text>a test pad structure penetrating the second insulating layer, the test pad structure including:</claim-text><claim-text>a test pad in an opening penetrating the second insulating layer, the test pad having a protrusion with a flat surface, and</claim-text><claim-text>a bonding layer filling the opening and covering the test pad and the flat surface of the protrusion, the protrusion of the test pad extending from a surface in contact with the bonding layer, and the flat surface of the protrusion being within the opening and being spaced apart from an interface between the bonding layer and the first insulating layer.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The semiconductor package as claimed in <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the bonding layer includes a same material as that of the first insulating layer.</claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The semiconductor package as claimed in <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the first structure further includes a dummy bonding pad overlapping the bonding pad structure, the dummy bonding pad penetrating the first insulating layer and including a same material as that of the first bonding pad.</claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The semiconductor package as claimed in <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein the dummy bonding pad includes a same material as that of the bonding layer, the dummy bonding pad being bonded to the bonding layer.</claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The semiconductor package as claimed in <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the test pad includes a material different from that of the bonding layer, the test pad including aluminum.</claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The semiconductor package as claimed in <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the bonding pad structure further includes:<claim-text>a second bonding pad connected to the first bonding pad; and</claim-text><claim-text>a connection pad on the second bonding pad, the second bonding pad being between the connection pad and the first bonding pad.</claim-text></claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The semiconductor package as claimed in <claim-ref idref="CLM-00006">claim 6</claim-ref>, wherein the connection pad includes a same material as that of the test pad.</claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The semiconductor package as claimed in <claim-ref idref="CLM-00006">claim 6</claim-ref>, wherein a width of the test pad is greater than a width of the connection pad.</claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The semiconductor package as claimed in <claim-ref idref="CLM-00006">claim 6</claim-ref>, wherein the flat surface of the protrusion has a level lower than a level of a lower surface of the connection pad relative to the interface between the bonding layer and the first insulating layer.</claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The semiconductor package as claimed in <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein:<claim-text>the test pad is configured to contact a probe supplying a current in an electrical die sorting test of the second structure, and</claim-text><claim-text>the protrusion is configured as an area including piled-up material of the test pad that is piled up by contacting the probe.</claim-text></claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. The semiconductor package as claimed in <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein:<claim-text>the second structure further includes a semiconductor body and a semiconductor internal circuit region below the semiconductor body, and</claim-text><claim-text>the second insulating layer, the bonding pad structure, and the test pad structure are below the semiconductor internal circuit region.</claim-text></claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The semiconductor package as claimed in <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the second structure further includes a semiconductor body and a through electrode penetrating the semiconductor body and electrically connected to the first bonding pad.</claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The semiconductor package as claimed in <claim-ref idref="CLM-00012">claim 12</claim-ref>, wherein the semiconductor body is a silicon substrate.</claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. The semiconductor package as claimed in <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein a lower surface of the bonding layer is coplanar with a lower surface of the second insulating layer.</claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. The semiconductor package as claimed in <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising a protective layer covering a lower surface of the second insulating layer, a lower surface of the protective layer being coplanar with a lower surface of the bonding layer.</claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. A semiconductor package, comprising:<claim-text>a lower structure including an upper insulating layer and an upper bonding pad penetrating the upper insulating layer; and</claim-text><claim-text>an upper structure including a lower insulating layer bonded to the upper insulating layer, a bonding pad structure penetrating the lower insulating layer and bonded to the upper bonding pad, and a test pad structure penetrating the lower insulating layer structure and bonded to an upper surface of the upper insulating layer,</claim-text><claim-text>wherein the test pad structure includes:</claim-text><claim-text>a test pad on a surface of an opening penetrating the lower insulating layer, and</claim-text><claim-text>a bonding layer filling the opening and covering the test pad, and</claim-text><claim-text>wherein the test pad has a total thickness lower than that of the lower insulating layer, and has a lowermost surface at a level higher than a level of a lower surface of the lower insulating layer relative to a bottom of the lower structure.</claim-text></claim-text></claim><claim id="CLM-00017" num="00017"><claim-text><b>17</b>. The semiconductor package as claimed in <claim-ref idref="CLM-00016">claim 16</claim-ref>, wherein the test pad includes a protrusion protruding toward the lower surface of the lower insulating layer, the protrusion having a flat surface at an end thereof.</claim-text></claim><claim id="CLM-00018" num="00018"><claim-text><b>18</b>. The semiconductor package as claimed in <claim-ref idref="CLM-00016">claim 16</claim-ref>, wherein the test pad includes a groove facing the lower surface of the lower insulating layer, the groove having a sidewall extending from a sidewall of the opening of the lower insulating layer.</claim-text></claim><claim id="CLM-00019" num="00019"><claim-text><b>19</b>. The semiconductor package as claimed in <claim-ref idref="CLM-00016">claim 16</claim-ref>, wherein the test pad includes a groove extending from a sidewall of the opening of the lower insulating layer, the groove being laterally etched from the sidewall of the opening and facing the lower surface of the lower insulating layer.</claim-text></claim><claim id="CLM-20-22" num="20-22"><claim-text><b>20</b>.-<b>22</b>. (canceled)</claim-text></claim><claim id="CLM-00023" num="00023"><claim-text><b>23</b>. A semiconductor package, comprising:<claim-text>a lower structure; and</claim-text><claim-text>a plurality of semiconductor chips on the lower structure, the plurality of semiconductor chips include first and second semiconductor chips in direct contact with each other,</claim-text><claim-text>wherein the first semiconductor chip includes a first surface on which a first insulating layer and a first bonding pad penetrating the first insulating layer are disposed,</claim-text><claim-text>wherein the first semiconductor chip includes a second insulating layer on the first insulating layer, a bonding pad structure penetrating the second insulating layer and bonded to the first bonding pad, and a test pad structure penetrating the second insulating layer and bonded to the first surface,</claim-text><claim-text>wherein the test pad structure includes a test pad on a surface of an opening penetrating the second insulating layer, and a bonding layer filling the opening and covering the test pad, and</claim-text><claim-text>wherein the test pad has a total thickness lower than that of the second insulating layer, and has a lowermost surface at a level higher than a level of a lower surface of the second insulating layer relative to a bottom of the lower structure.</claim-text></claim-text></claim><claim id="CLM-24-25" num="24-25"><claim-text><b>24</b>.-<b>25</b>. (canceled)</claim-text></claim></claims></us-patent-application>