#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* I2C_1_I2C_IRQ */
#define I2C_1_I2C_IRQ__ES2_PATCH 0u
#define I2C_1_I2C_IRQ__INTC_CLR_EN_REG CYREG_INTC_CLR_EN1
#define I2C_1_I2C_IRQ__INTC_CLR_PD_REG CYREG_INTC_CLR_PD1
#define I2C_1_I2C_IRQ__INTC_MASK 0x80u
#define I2C_1_I2C_IRQ__INTC_NUMBER 15u
#define I2C_1_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_1_I2C_IRQ__INTC_PRIOR_REG CYREG_INTC_PRIOR15
#define I2C_1_I2C_IRQ__INTC_SET_EN_REG CYREG_INTC_SET_EN1
#define I2C_1_I2C_IRQ__INTC_SET_PD_REG CYREG_INTC_SET_PD1
#define I2C_1_I2C_IRQ__INTC_VECT (CYREG_INTC_VECT_MBASE+0x1Eu)

/* I2C_1_I2C_FF */
#define I2C_1_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_1_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_1_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_1_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_1_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_1_I2C_FF__D CYREG_I2C_D
#define I2C_1_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_1_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_1_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_1_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_1_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_1_I2C_FF__XCFG CYREG_I2C_XCFG

/* I2C1_SCL */
#define I2C1_SCL__0__MASK 0x01u
#define I2C1_SCL__0__PC CYREG_PRT12_PC0
#define I2C1_SCL__0__PORT 12u
#define I2C1_SCL__0__SHIFT 0
#define I2C1_SCL__AG CYREG_PRT12_AG
#define I2C1_SCL__BIE CYREG_PRT12_BIE
#define I2C1_SCL__BIT_MASK CYREG_PRT12_BIT_MASK
#define I2C1_SCL__BYP CYREG_PRT12_BYP
#define I2C1_SCL__DM0 CYREG_PRT12_DM0
#define I2C1_SCL__DM1 CYREG_PRT12_DM1
#define I2C1_SCL__DM2 CYREG_PRT12_DM2
#define I2C1_SCL__DR CYREG_PRT12_DR
#define I2C1_SCL__INP_DIS CYREG_PRT12_INP_DIS
#define I2C1_SCL__MASK 0x01u
#define I2C1_SCL__P12_0__MASK 0x01u
#define I2C1_SCL__P12_0__PC CYREG_PRT12_PC0
#define I2C1_SCL__P12_0__PORT 12u
#define I2C1_SCL__P12_0__SHIFT 0
#define I2C1_SCL__PORT 12u
#define I2C1_SCL__PRT CYREG_PRT12_PRT
#define I2C1_SCL__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define I2C1_SCL__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define I2C1_SCL__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define I2C1_SCL__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define I2C1_SCL__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define I2C1_SCL__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define I2C1_SCL__PS CYREG_PRT12_PS
#define I2C1_SCL__SHIFT 0
#define I2C1_SCL__SIO_CFG CYREG_PRT12_SIO_CFG
#define I2C1_SCL__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define I2C1_SCL__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define I2C1_SCL__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define I2C1_SCL__SLW CYREG_PRT12_SLW

/* I2C1_SDA */
#define I2C1_SDA__0__MASK 0x02u
#define I2C1_SDA__0__PC CYREG_PRT12_PC1
#define I2C1_SDA__0__PORT 12u
#define I2C1_SDA__0__SHIFT 1
#define I2C1_SDA__AG CYREG_PRT12_AG
#define I2C1_SDA__BIE CYREG_PRT12_BIE
#define I2C1_SDA__BIT_MASK CYREG_PRT12_BIT_MASK
#define I2C1_SDA__BYP CYREG_PRT12_BYP
#define I2C1_SDA__DM0 CYREG_PRT12_DM0
#define I2C1_SDA__DM1 CYREG_PRT12_DM1
#define I2C1_SDA__DM2 CYREG_PRT12_DM2
#define I2C1_SDA__DR CYREG_PRT12_DR
#define I2C1_SDA__INP_DIS CYREG_PRT12_INP_DIS
#define I2C1_SDA__MASK 0x02u
#define I2C1_SDA__P12_1__MASK 0x02u
#define I2C1_SDA__P12_1__PC CYREG_PRT12_PC1
#define I2C1_SDA__P12_1__PORT 12u
#define I2C1_SDA__P12_1__SHIFT 1
#define I2C1_SDA__PORT 12u
#define I2C1_SDA__PRT CYREG_PRT12_PRT
#define I2C1_SDA__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define I2C1_SDA__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define I2C1_SDA__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define I2C1_SDA__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define I2C1_SDA__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define I2C1_SDA__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define I2C1_SDA__PS CYREG_PRT12_PS
#define I2C1_SDA__SHIFT 1
#define I2C1_SDA__SIO_CFG CYREG_PRT12_SIO_CFG
#define I2C1_SDA__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define I2C1_SDA__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define I2C1_SDA__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define I2C1_SDA__SLW CYREG_PRT12_SLW

/* ISO_SCLK */
#define ISO_SCLK__0__MASK 0x04u
#define ISO_SCLK__0__PC CYREG_PRT3_PC2
#define ISO_SCLK__0__PORT 3u
#define ISO_SCLK__0__SHIFT 2
#define ISO_SCLK__AG CYREG_PRT3_AG
#define ISO_SCLK__AMUX CYREG_PRT3_AMUX
#define ISO_SCLK__BIE CYREG_PRT3_BIE
#define ISO_SCLK__BIT_MASK CYREG_PRT3_BIT_MASK
#define ISO_SCLK__BYP CYREG_PRT3_BYP
#define ISO_SCLK__CTL CYREG_PRT3_CTL
#define ISO_SCLK__DM0 CYREG_PRT3_DM0
#define ISO_SCLK__DM1 CYREG_PRT3_DM1
#define ISO_SCLK__DM2 CYREG_PRT3_DM2
#define ISO_SCLK__DR CYREG_PRT3_DR
#define ISO_SCLK__INP_DIS CYREG_PRT3_INP_DIS
#define ISO_SCLK__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define ISO_SCLK__LCD_EN CYREG_PRT3_LCD_EN
#define ISO_SCLK__MASK 0x04u
#define ISO_SCLK__P3_2__MASK 0x04u
#define ISO_SCLK__P3_2__PC CYREG_PRT3_PC2
#define ISO_SCLK__P3_2__PORT 3u
#define ISO_SCLK__P3_2__SHIFT 2
#define ISO_SCLK__PORT 3u
#define ISO_SCLK__PRT CYREG_PRT3_PRT
#define ISO_SCLK__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define ISO_SCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define ISO_SCLK__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define ISO_SCLK__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define ISO_SCLK__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define ISO_SCLK__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define ISO_SCLK__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define ISO_SCLK__PS CYREG_PRT3_PS
#define ISO_SCLK__SHIFT 2
#define ISO_SCLK__SLW CYREG_PRT3_SLW

/* ISO_DI0 */
#define ISO_DI0__0__MASK 0x08u
#define ISO_DI0__0__PC CYREG_IO_PC_PRT15_PC3
#define ISO_DI0__0__PORT 15u
#define ISO_DI0__0__SHIFT 3
#define ISO_DI0__AG CYREG_PRT15_AG
#define ISO_DI0__AMUX CYREG_PRT15_AMUX
#define ISO_DI0__BIE CYREG_PRT15_BIE
#define ISO_DI0__BIT_MASK CYREG_PRT15_BIT_MASK
#define ISO_DI0__BYP CYREG_PRT15_BYP
#define ISO_DI0__CTL CYREG_PRT15_CTL
#define ISO_DI0__DM0 CYREG_PRT15_DM0
#define ISO_DI0__DM1 CYREG_PRT15_DM1
#define ISO_DI0__DM2 CYREG_PRT15_DM2
#define ISO_DI0__DR CYREG_PRT15_DR
#define ISO_DI0__INP_DIS CYREG_PRT15_INP_DIS
#define ISO_DI0__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define ISO_DI0__LCD_EN CYREG_PRT15_LCD_EN
#define ISO_DI0__MASK 0x08u
#define ISO_DI0__P15_3__MASK 0x08u
#define ISO_DI0__P15_3__PC CYREG_IO_PC_PRT15_PC3
#define ISO_DI0__P15_3__PORT 15u
#define ISO_DI0__P15_3__SHIFT 3
#define ISO_DI0__PORT 15u
#define ISO_DI0__PRT CYREG_PRT15_PRT
#define ISO_DI0__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define ISO_DI0__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define ISO_DI0__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define ISO_DI0__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define ISO_DI0__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define ISO_DI0__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define ISO_DI0__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define ISO_DI0__PS CYREG_PRT15_PS
#define ISO_DI0__SHIFT 3
#define ISO_DI0__SLW CYREG_PRT15_SLW

/* ISO_DI1 */
#define ISO_DI1__0__MASK 0x04u
#define ISO_DI1__0__PC CYREG_IO_PC_PRT15_PC2
#define ISO_DI1__0__PORT 15u
#define ISO_DI1__0__SHIFT 2
#define ISO_DI1__AG CYREG_PRT15_AG
#define ISO_DI1__AMUX CYREG_PRT15_AMUX
#define ISO_DI1__BIE CYREG_PRT15_BIE
#define ISO_DI1__BIT_MASK CYREG_PRT15_BIT_MASK
#define ISO_DI1__BYP CYREG_PRT15_BYP
#define ISO_DI1__CTL CYREG_PRT15_CTL
#define ISO_DI1__DM0 CYREG_PRT15_DM0
#define ISO_DI1__DM1 CYREG_PRT15_DM1
#define ISO_DI1__DM2 CYREG_PRT15_DM2
#define ISO_DI1__DR CYREG_PRT15_DR
#define ISO_DI1__INP_DIS CYREG_PRT15_INP_DIS
#define ISO_DI1__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define ISO_DI1__LCD_EN CYREG_PRT15_LCD_EN
#define ISO_DI1__MASK 0x04u
#define ISO_DI1__P15_2__MASK 0x04u
#define ISO_DI1__P15_2__PC CYREG_IO_PC_PRT15_PC2
#define ISO_DI1__P15_2__PORT 15u
#define ISO_DI1__P15_2__SHIFT 2
#define ISO_DI1__PORT 15u
#define ISO_DI1__PRT CYREG_PRT15_PRT
#define ISO_DI1__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define ISO_DI1__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define ISO_DI1__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define ISO_DI1__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define ISO_DI1__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define ISO_DI1__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define ISO_DI1__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define ISO_DI1__PS CYREG_PRT15_PS
#define ISO_DI1__SHIFT 2
#define ISO_DI1__SLW CYREG_PRT15_SLW

/* ISO_DI2 */
#define ISO_DI2__0__MASK 0x80u
#define ISO_DI2__0__PC CYREG_PRT3_PC7
#define ISO_DI2__0__PORT 3u
#define ISO_DI2__0__SHIFT 7
#define ISO_DI2__AG CYREG_PRT3_AG
#define ISO_DI2__AMUX CYREG_PRT3_AMUX
#define ISO_DI2__BIE CYREG_PRT3_BIE
#define ISO_DI2__BIT_MASK CYREG_PRT3_BIT_MASK
#define ISO_DI2__BYP CYREG_PRT3_BYP
#define ISO_DI2__CTL CYREG_PRT3_CTL
#define ISO_DI2__DM0 CYREG_PRT3_DM0
#define ISO_DI2__DM1 CYREG_PRT3_DM1
#define ISO_DI2__DM2 CYREG_PRT3_DM2
#define ISO_DI2__DR CYREG_PRT3_DR
#define ISO_DI2__INP_DIS CYREG_PRT3_INP_DIS
#define ISO_DI2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define ISO_DI2__LCD_EN CYREG_PRT3_LCD_EN
#define ISO_DI2__MASK 0x80u
#define ISO_DI2__P3_7__MASK 0x80u
#define ISO_DI2__P3_7__PC CYREG_PRT3_PC7
#define ISO_DI2__P3_7__PORT 3u
#define ISO_DI2__P3_7__SHIFT 7
#define ISO_DI2__PORT 3u
#define ISO_DI2__PRT CYREG_PRT3_PRT
#define ISO_DI2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define ISO_DI2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define ISO_DI2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define ISO_DI2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define ISO_DI2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define ISO_DI2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define ISO_DI2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define ISO_DI2__PS CYREG_PRT3_PS
#define ISO_DI2__SHIFT 7
#define ISO_DI2__SLW CYREG_PRT3_SLW

/* ISO_SCS */
#define ISO_SCS__0__MASK 0x08u
#define ISO_SCS__0__PC CYREG_PRT3_PC3
#define ISO_SCS__0__PORT 3u
#define ISO_SCS__0__SHIFT 3
#define ISO_SCS__AG CYREG_PRT3_AG
#define ISO_SCS__AMUX CYREG_PRT3_AMUX
#define ISO_SCS__BIE CYREG_PRT3_BIE
#define ISO_SCS__BIT_MASK CYREG_PRT3_BIT_MASK
#define ISO_SCS__BYP CYREG_PRT3_BYP
#define ISO_SCS__CTL CYREG_PRT3_CTL
#define ISO_SCS__DM0 CYREG_PRT3_DM0
#define ISO_SCS__DM1 CYREG_PRT3_DM1
#define ISO_SCS__DM2 CYREG_PRT3_DM2
#define ISO_SCS__DR CYREG_PRT3_DR
#define ISO_SCS__INP_DIS CYREG_PRT3_INP_DIS
#define ISO_SCS__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define ISO_SCS__LCD_EN CYREG_PRT3_LCD_EN
#define ISO_SCS__MASK 0x08u
#define ISO_SCS__P3_3__MASK 0x08u
#define ISO_SCS__P3_3__PC CYREG_PRT3_PC3
#define ISO_SCS__P3_3__PORT 3u
#define ISO_SCS__P3_3__SHIFT 3
#define ISO_SCS__PORT 3u
#define ISO_SCS__PRT CYREG_PRT3_PRT
#define ISO_SCS__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define ISO_SCS__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define ISO_SCS__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define ISO_SCS__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define ISO_SCS__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define ISO_SCS__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define ISO_SCS__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define ISO_SCS__PS CYREG_PRT3_PS
#define ISO_SCS__SHIFT 3
#define ISO_SCS__SLW CYREG_PRT3_SLW

/* ISO_SDI */
#define ISO_SDI__0__MASK 0x10u
#define ISO_SDI__0__PC CYREG_PRT3_PC4
#define ISO_SDI__0__PORT 3u
#define ISO_SDI__0__SHIFT 4
#define ISO_SDI__AG CYREG_PRT3_AG
#define ISO_SDI__AMUX CYREG_PRT3_AMUX
#define ISO_SDI__BIE CYREG_PRT3_BIE
#define ISO_SDI__BIT_MASK CYREG_PRT3_BIT_MASK
#define ISO_SDI__BYP CYREG_PRT3_BYP
#define ISO_SDI__CTL CYREG_PRT3_CTL
#define ISO_SDI__DM0 CYREG_PRT3_DM0
#define ISO_SDI__DM1 CYREG_PRT3_DM1
#define ISO_SDI__DM2 CYREG_PRT3_DM2
#define ISO_SDI__DR CYREG_PRT3_DR
#define ISO_SDI__INP_DIS CYREG_PRT3_INP_DIS
#define ISO_SDI__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define ISO_SDI__LCD_EN CYREG_PRT3_LCD_EN
#define ISO_SDI__MASK 0x10u
#define ISO_SDI__P3_4__MASK 0x10u
#define ISO_SDI__P3_4__PC CYREG_PRT3_PC4
#define ISO_SDI__P3_4__PORT 3u
#define ISO_SDI__P3_4__SHIFT 4
#define ISO_SDI__PORT 3u
#define ISO_SDI__PRT CYREG_PRT3_PRT
#define ISO_SDI__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define ISO_SDI__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define ISO_SDI__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define ISO_SDI__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define ISO_SDI__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define ISO_SDI__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define ISO_SDI__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define ISO_SDI__PS CYREG_PRT3_PS
#define ISO_SDI__SHIFT 4
#define ISO_SDI__SLW CYREG_PRT3_SLW

/* ISO_SDO */
#define ISO_SDO__0__MASK 0x20u
#define ISO_SDO__0__PC CYREG_PRT3_PC5
#define ISO_SDO__0__PORT 3u
#define ISO_SDO__0__SHIFT 5
#define ISO_SDO__AG CYREG_PRT3_AG
#define ISO_SDO__AMUX CYREG_PRT3_AMUX
#define ISO_SDO__BIE CYREG_PRT3_BIE
#define ISO_SDO__BIT_MASK CYREG_PRT3_BIT_MASK
#define ISO_SDO__BYP CYREG_PRT3_BYP
#define ISO_SDO__CTL CYREG_PRT3_CTL
#define ISO_SDO__DM0 CYREG_PRT3_DM0
#define ISO_SDO__DM1 CYREG_PRT3_DM1
#define ISO_SDO__DM2 CYREG_PRT3_DM2
#define ISO_SDO__DR CYREG_PRT3_DR
#define ISO_SDO__INP_DIS CYREG_PRT3_INP_DIS
#define ISO_SDO__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define ISO_SDO__LCD_EN CYREG_PRT3_LCD_EN
#define ISO_SDO__MASK 0x20u
#define ISO_SDO__P3_5__MASK 0x20u
#define ISO_SDO__P3_5__PC CYREG_PRT3_PC5
#define ISO_SDO__P3_5__PORT 3u
#define ISO_SDO__P3_5__SHIFT 5
#define ISO_SDO__PORT 3u
#define ISO_SDO__PRT CYREG_PRT3_PRT
#define ISO_SDO__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define ISO_SDO__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define ISO_SDO__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define ISO_SDO__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define ISO_SDO__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define ISO_SDO__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define ISO_SDO__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define ISO_SDO__PS CYREG_PRT3_PS
#define ISO_SDO__SHIFT 5
#define ISO_SDO__SLW CYREG_PRT3_SLW

/* RL1_CTR */
#define RL1_CTR__0__MASK 0x04u
#define RL1_CTR__0__PC CYREG_PRT0_PC2
#define RL1_CTR__0__PORT 0u
#define RL1_CTR__0__SHIFT 2
#define RL1_CTR__AG CYREG_PRT0_AG
#define RL1_CTR__AMUX CYREG_PRT0_AMUX
#define RL1_CTR__BIE CYREG_PRT0_BIE
#define RL1_CTR__BIT_MASK CYREG_PRT0_BIT_MASK
#define RL1_CTR__BYP CYREG_PRT0_BYP
#define RL1_CTR__CTL CYREG_PRT0_CTL
#define RL1_CTR__DM0 CYREG_PRT0_DM0
#define RL1_CTR__DM1 CYREG_PRT0_DM1
#define RL1_CTR__DM2 CYREG_PRT0_DM2
#define RL1_CTR__DR CYREG_PRT0_DR
#define RL1_CTR__INP_DIS CYREG_PRT0_INP_DIS
#define RL1_CTR__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define RL1_CTR__LCD_EN CYREG_PRT0_LCD_EN
#define RL1_CTR__MASK 0x04u
#define RL1_CTR__P0_2__MASK 0x04u
#define RL1_CTR__P0_2__PC CYREG_PRT0_PC2
#define RL1_CTR__P0_2__PORT 0u
#define RL1_CTR__P0_2__SHIFT 2
#define RL1_CTR__PORT 0u
#define RL1_CTR__PRT CYREG_PRT0_PRT
#define RL1_CTR__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define RL1_CTR__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define RL1_CTR__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define RL1_CTR__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define RL1_CTR__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define RL1_CTR__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define RL1_CTR__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define RL1_CTR__PS CYREG_PRT0_PS
#define RL1_CTR__SHIFT 2
#define RL1_CTR__SLW CYREG_PRT0_SLW

/* RL2_CTR */
#define RL2_CTR__0__MASK 0x02u
#define RL2_CTR__0__PC CYREG_PRT0_PC1
#define RL2_CTR__0__PORT 0u
#define RL2_CTR__0__SHIFT 1
#define RL2_CTR__AG CYREG_PRT0_AG
#define RL2_CTR__AMUX CYREG_PRT0_AMUX
#define RL2_CTR__BIE CYREG_PRT0_BIE
#define RL2_CTR__BIT_MASK CYREG_PRT0_BIT_MASK
#define RL2_CTR__BYP CYREG_PRT0_BYP
#define RL2_CTR__CTL CYREG_PRT0_CTL
#define RL2_CTR__DM0 CYREG_PRT0_DM0
#define RL2_CTR__DM1 CYREG_PRT0_DM1
#define RL2_CTR__DM2 CYREG_PRT0_DM2
#define RL2_CTR__DR CYREG_PRT0_DR
#define RL2_CTR__INP_DIS CYREG_PRT0_INP_DIS
#define RL2_CTR__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define RL2_CTR__LCD_EN CYREG_PRT0_LCD_EN
#define RL2_CTR__MASK 0x02u
#define RL2_CTR__P0_1__MASK 0x02u
#define RL2_CTR__P0_1__PC CYREG_PRT0_PC1
#define RL2_CTR__P0_1__PORT 0u
#define RL2_CTR__P0_1__SHIFT 1
#define RL2_CTR__PORT 0u
#define RL2_CTR__PRT CYREG_PRT0_PRT
#define RL2_CTR__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define RL2_CTR__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define RL2_CTR__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define RL2_CTR__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define RL2_CTR__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define RL2_CTR__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define RL2_CTR__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define RL2_CTR__PS CYREG_PRT0_PS
#define RL2_CTR__SHIFT 1
#define RL2_CTR__SLW CYREG_PRT0_SLW

/* RL3_CTR */
#define RL3_CTR__0__MASK 0x01u
#define RL3_CTR__0__PC CYREG_PRT0_PC0
#define RL3_CTR__0__PORT 0u
#define RL3_CTR__0__SHIFT 0
#define RL3_CTR__AG CYREG_PRT0_AG
#define RL3_CTR__AMUX CYREG_PRT0_AMUX
#define RL3_CTR__BIE CYREG_PRT0_BIE
#define RL3_CTR__BIT_MASK CYREG_PRT0_BIT_MASK
#define RL3_CTR__BYP CYREG_PRT0_BYP
#define RL3_CTR__CTL CYREG_PRT0_CTL
#define RL3_CTR__DM0 CYREG_PRT0_DM0
#define RL3_CTR__DM1 CYREG_PRT0_DM1
#define RL3_CTR__DM2 CYREG_PRT0_DM2
#define RL3_CTR__DR CYREG_PRT0_DR
#define RL3_CTR__INP_DIS CYREG_PRT0_INP_DIS
#define RL3_CTR__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define RL3_CTR__LCD_EN CYREG_PRT0_LCD_EN
#define RL3_CTR__MASK 0x01u
#define RL3_CTR__P0_0__MASK 0x01u
#define RL3_CTR__P0_0__PC CYREG_PRT0_PC0
#define RL3_CTR__P0_0__PORT 0u
#define RL3_CTR__P0_0__SHIFT 0
#define RL3_CTR__PORT 0u
#define RL3_CTR__PRT CYREG_PRT0_PRT
#define RL3_CTR__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define RL3_CTR__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define RL3_CTR__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define RL3_CTR__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define RL3_CTR__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define RL3_CTR__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define RL3_CTR__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define RL3_CTR__PS CYREG_PRT0_PS
#define RL3_CTR__SHIFT 0
#define RL3_CTR__SLW CYREG_PRT0_SLW

/* RL4_CTR */
#define RL4_CTR__0__MASK 0x02u
#define RL4_CTR__0__PC CYREG_PRT4_PC1
#define RL4_CTR__0__PORT 4u
#define RL4_CTR__0__SHIFT 1
#define RL4_CTR__AG CYREG_PRT4_AG
#define RL4_CTR__AMUX CYREG_PRT4_AMUX
#define RL4_CTR__BIE CYREG_PRT4_BIE
#define RL4_CTR__BIT_MASK CYREG_PRT4_BIT_MASK
#define RL4_CTR__BYP CYREG_PRT4_BYP
#define RL4_CTR__CTL CYREG_PRT4_CTL
#define RL4_CTR__DM0 CYREG_PRT4_DM0
#define RL4_CTR__DM1 CYREG_PRT4_DM1
#define RL4_CTR__DM2 CYREG_PRT4_DM2
#define RL4_CTR__DR CYREG_PRT4_DR
#define RL4_CTR__INP_DIS CYREG_PRT4_INP_DIS
#define RL4_CTR__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define RL4_CTR__LCD_EN CYREG_PRT4_LCD_EN
#define RL4_CTR__MASK 0x02u
#define RL4_CTR__P4_1__MASK 0x02u
#define RL4_CTR__P4_1__PC CYREG_PRT4_PC1
#define RL4_CTR__P4_1__PORT 4u
#define RL4_CTR__P4_1__SHIFT 1
#define RL4_CTR__PORT 4u
#define RL4_CTR__PRT CYREG_PRT4_PRT
#define RL4_CTR__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define RL4_CTR__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define RL4_CTR__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define RL4_CTR__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define RL4_CTR__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define RL4_CTR__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define RL4_CTR__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define RL4_CTR__PS CYREG_PRT4_PS
#define RL4_CTR__SHIFT 1
#define RL4_CTR__SLW CYREG_PRT4_SLW

/* RL5_CTR */
#define RL5_CTR__0__MASK 0x01u
#define RL5_CTR__0__PC CYREG_PRT4_PC0
#define RL5_CTR__0__PORT 4u
#define RL5_CTR__0__SHIFT 0
#define RL5_CTR__AG CYREG_PRT4_AG
#define RL5_CTR__AMUX CYREG_PRT4_AMUX
#define RL5_CTR__BIE CYREG_PRT4_BIE
#define RL5_CTR__BIT_MASK CYREG_PRT4_BIT_MASK
#define RL5_CTR__BYP CYREG_PRT4_BYP
#define RL5_CTR__CTL CYREG_PRT4_CTL
#define RL5_CTR__DM0 CYREG_PRT4_DM0
#define RL5_CTR__DM1 CYREG_PRT4_DM1
#define RL5_CTR__DM2 CYREG_PRT4_DM2
#define RL5_CTR__DR CYREG_PRT4_DR
#define RL5_CTR__INP_DIS CYREG_PRT4_INP_DIS
#define RL5_CTR__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define RL5_CTR__LCD_EN CYREG_PRT4_LCD_EN
#define RL5_CTR__MASK 0x01u
#define RL5_CTR__P4_0__MASK 0x01u
#define RL5_CTR__P4_0__PC CYREG_PRT4_PC0
#define RL5_CTR__P4_0__PORT 4u
#define RL5_CTR__P4_0__SHIFT 0
#define RL5_CTR__PORT 4u
#define RL5_CTR__PRT CYREG_PRT4_PRT
#define RL5_CTR__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define RL5_CTR__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define RL5_CTR__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define RL5_CTR__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define RL5_CTR__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define RL5_CTR__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define RL5_CTR__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define RL5_CTR__PS CYREG_PRT4_PS
#define RL5_CTR__SHIFT 0
#define RL5_CTR__SLW CYREG_PRT4_SLW

/* RL6_CTR */
#define RL6_CTR__0__MASK 0x08u
#define RL6_CTR__0__PC CYREG_PRT12_PC3
#define RL6_CTR__0__PORT 12u
#define RL6_CTR__0__SHIFT 3
#define RL6_CTR__AG CYREG_PRT12_AG
#define RL6_CTR__BIE CYREG_PRT12_BIE
#define RL6_CTR__BIT_MASK CYREG_PRT12_BIT_MASK
#define RL6_CTR__BYP CYREG_PRT12_BYP
#define RL6_CTR__DM0 CYREG_PRT12_DM0
#define RL6_CTR__DM1 CYREG_PRT12_DM1
#define RL6_CTR__DM2 CYREG_PRT12_DM2
#define RL6_CTR__DR CYREG_PRT12_DR
#define RL6_CTR__INP_DIS CYREG_PRT12_INP_DIS
#define RL6_CTR__MASK 0x08u
#define RL6_CTR__P12_3__MASK 0x08u
#define RL6_CTR__P12_3__PC CYREG_PRT12_PC3
#define RL6_CTR__P12_3__PORT 12u
#define RL6_CTR__P12_3__SHIFT 3
#define RL6_CTR__PORT 12u
#define RL6_CTR__PRT CYREG_PRT12_PRT
#define RL6_CTR__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define RL6_CTR__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define RL6_CTR__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define RL6_CTR__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define RL6_CTR__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define RL6_CTR__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define RL6_CTR__PS CYREG_PRT12_PS
#define RL6_CTR__SHIFT 3
#define RL6_CTR__SIO_CFG CYREG_PRT12_SIO_CFG
#define RL6_CTR__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define RL6_CTR__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define RL6_CTR__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define RL6_CTR__SLW CYREG_PRT12_SLW

/* RL7_CTR */
#define RL7_CTR__0__MASK 0x04u
#define RL7_CTR__0__PC CYREG_PRT12_PC2
#define RL7_CTR__0__PORT 12u
#define RL7_CTR__0__SHIFT 2
#define RL7_CTR__AG CYREG_PRT12_AG
#define RL7_CTR__BIE CYREG_PRT12_BIE
#define RL7_CTR__BIT_MASK CYREG_PRT12_BIT_MASK
#define RL7_CTR__BYP CYREG_PRT12_BYP
#define RL7_CTR__DM0 CYREG_PRT12_DM0
#define RL7_CTR__DM1 CYREG_PRT12_DM1
#define RL7_CTR__DM2 CYREG_PRT12_DM2
#define RL7_CTR__DR CYREG_PRT12_DR
#define RL7_CTR__INP_DIS CYREG_PRT12_INP_DIS
#define RL7_CTR__MASK 0x04u
#define RL7_CTR__P12_2__MASK 0x04u
#define RL7_CTR__P12_2__PC CYREG_PRT12_PC2
#define RL7_CTR__P12_2__PORT 12u
#define RL7_CTR__P12_2__SHIFT 2
#define RL7_CTR__PORT 12u
#define RL7_CTR__PRT CYREG_PRT12_PRT
#define RL7_CTR__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define RL7_CTR__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define RL7_CTR__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define RL7_CTR__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define RL7_CTR__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define RL7_CTR__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define RL7_CTR__PS CYREG_PRT12_PS
#define RL7_CTR__SHIFT 2
#define RL7_CTR__SIO_CFG CYREG_PRT12_SIO_CFG
#define RL7_CTR__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define RL7_CTR__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define RL7_CTR__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define RL7_CTR__SLW CYREG_PRT12_SLW

/* DOut */
#define DOut__0__MASK 0x01u
#define DOut__0__PC CYREG_PRT5_PC0
#define DOut__0__PORT 5u
#define DOut__0__SHIFT 0
#define DOut__AG CYREG_PRT5_AG
#define DOut__AMUX CYREG_PRT5_AMUX
#define DOut__BIE CYREG_PRT5_BIE
#define DOut__BIT_MASK CYREG_PRT5_BIT_MASK
#define DOut__BYP CYREG_PRT5_BYP
#define DOut__CTL CYREG_PRT5_CTL
#define DOut__DM0 CYREG_PRT5_DM0
#define DOut__DM1 CYREG_PRT5_DM1
#define DOut__DM2 CYREG_PRT5_DM2
#define DOut__DR CYREG_PRT5_DR
#define DOut__INP_DIS CYREG_PRT5_INP_DIS
#define DOut__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define DOut__LCD_EN CYREG_PRT5_LCD_EN
#define DOut__MASK 0x01u
#define DOut__P5_0__MASK 0x01u
#define DOut__P5_0__PC CYREG_PRT5_PC0
#define DOut__P5_0__PORT 5u
#define DOut__P5_0__SHIFT 0
#define DOut__PORT 5u
#define DOut__PRT CYREG_PRT5_PRT
#define DOut__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define DOut__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define DOut__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define DOut__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define DOut__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define DOut__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define DOut__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define DOut__PS CYREG_PRT5_PS
#define DOut__SHIFT 0
#define DOut__SLW CYREG_PRT5_SLW

/* DIn */
#define DIn__0__MASK 0x02u
#define DIn__0__PC CYREG_PRT5_PC1
#define DIn__0__PORT 5u
#define DIn__0__SHIFT 1
#define DIn__AG CYREG_PRT5_AG
#define DIn__AMUX CYREG_PRT5_AMUX
#define DIn__BIE CYREG_PRT5_BIE
#define DIn__BIT_MASK CYREG_PRT5_BIT_MASK
#define DIn__BYP CYREG_PRT5_BYP
#define DIn__CTL CYREG_PRT5_CTL
#define DIn__DM0 CYREG_PRT5_DM0
#define DIn__DM1 CYREG_PRT5_DM1
#define DIn__DM2 CYREG_PRT5_DM2
#define DIn__DR CYREG_PRT5_DR
#define DIn__INP_DIS CYREG_PRT5_INP_DIS
#define DIn__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define DIn__LCD_EN CYREG_PRT5_LCD_EN
#define DIn__MASK 0x02u
#define DIn__P5_1__MASK 0x02u
#define DIn__P5_1__PC CYREG_PRT5_PC1
#define DIn__P5_1__PORT 5u
#define DIn__P5_1__SHIFT 1
#define DIn__PORT 5u
#define DIn__PRT CYREG_PRT5_PRT
#define DIn__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define DIn__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define DIn__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define DIn__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define DIn__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define DIn__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define DIn__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define DIn__PS CYREG_PRT5_PS
#define DIn__SHIFT 1
#define DIn__SLW CYREG_PRT5_SLW

/* CK */
#define CK__0__MASK 0x04u
#define CK__0__PC CYREG_PRT5_PC2
#define CK__0__PORT 5u
#define CK__0__SHIFT 2
#define CK__AG CYREG_PRT5_AG
#define CK__AMUX CYREG_PRT5_AMUX
#define CK__BIE CYREG_PRT5_BIE
#define CK__BIT_MASK CYREG_PRT5_BIT_MASK
#define CK__BYP CYREG_PRT5_BYP
#define CK__CTL CYREG_PRT5_CTL
#define CK__DM0 CYREG_PRT5_DM0
#define CK__DM1 CYREG_PRT5_DM1
#define CK__DM2 CYREG_PRT5_DM2
#define CK__DR CYREG_PRT5_DR
#define CK__INP_DIS CYREG_PRT5_INP_DIS
#define CK__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define CK__LCD_EN CYREG_PRT5_LCD_EN
#define CK__MASK 0x04u
#define CK__P5_2__MASK 0x04u
#define CK__P5_2__PC CYREG_PRT5_PC2
#define CK__P5_2__PORT 5u
#define CK__P5_2__SHIFT 2
#define CK__PORT 5u
#define CK__PRT CYREG_PRT5_PRT
#define CK__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define CK__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define CK__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define CK__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define CK__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define CK__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define CK__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define CK__PS CYREG_PRT5_PS
#define CK__SHIFT 2
#define CK__SLW CYREG_PRT5_SLW

/* CS */
#define CS__0__MASK 0x08u
#define CS__0__PC CYREG_PRT5_PC3
#define CS__0__PORT 5u
#define CS__0__SHIFT 3
#define CS__AG CYREG_PRT5_AG
#define CS__AMUX CYREG_PRT5_AMUX
#define CS__BIE CYREG_PRT5_BIE
#define CS__BIT_MASK CYREG_PRT5_BIT_MASK
#define CS__BYP CYREG_PRT5_BYP
#define CS__CTL CYREG_PRT5_CTL
#define CS__DM0 CYREG_PRT5_DM0
#define CS__DM1 CYREG_PRT5_DM1
#define CS__DM2 CYREG_PRT5_DM2
#define CS__DR CYREG_PRT5_DR
#define CS__INP_DIS CYREG_PRT5_INP_DIS
#define CS__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define CS__LCD_EN CYREG_PRT5_LCD_EN
#define CS__MASK 0x08u
#define CS__P5_3__MASK 0x08u
#define CS__P5_3__PC CYREG_PRT5_PC3
#define CS__P5_3__PORT 5u
#define CS__P5_3__SHIFT 3
#define CS__PORT 5u
#define CS__PRT CYREG_PRT5_PRT
#define CS__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define CS__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define CS__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define CS__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define CS__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define CS__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define CS__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define CS__PS CYREG_PRT5_PS
#define CS__SHIFT 3
#define CS__SLW CYREG_PRT5_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_LEOPARD
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_PANTHER 3u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_PSOC5LP 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC3
#define CYDEV_CHIP_JTAG_ID 0x1E08A069u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 4u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_3A
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_3A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_LEOPARD_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CONFIGURATION_CLEAR_SRAM 1
#define CYDEV_CONFIGURATION_COMPRESSED 0
#define CYDEV_CONFIGURATION_DMA 1
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_DMA
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DEBUG_ENABLE_MASK 0x01u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00008000u
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
