// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_copy_input (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem0_0_AWVALID,
        m_axi_gmem0_0_AWREADY,
        m_axi_gmem0_0_AWADDR,
        m_axi_gmem0_0_AWID,
        m_axi_gmem0_0_AWLEN,
        m_axi_gmem0_0_AWSIZE,
        m_axi_gmem0_0_AWBURST,
        m_axi_gmem0_0_AWLOCK,
        m_axi_gmem0_0_AWCACHE,
        m_axi_gmem0_0_AWPROT,
        m_axi_gmem0_0_AWQOS,
        m_axi_gmem0_0_AWREGION,
        m_axi_gmem0_0_AWUSER,
        m_axi_gmem0_0_WVALID,
        m_axi_gmem0_0_WREADY,
        m_axi_gmem0_0_WDATA,
        m_axi_gmem0_0_WSTRB,
        m_axi_gmem0_0_WLAST,
        m_axi_gmem0_0_WID,
        m_axi_gmem0_0_WUSER,
        m_axi_gmem0_0_ARVALID,
        m_axi_gmem0_0_ARREADY,
        m_axi_gmem0_0_ARADDR,
        m_axi_gmem0_0_ARID,
        m_axi_gmem0_0_ARLEN,
        m_axi_gmem0_0_ARSIZE,
        m_axi_gmem0_0_ARBURST,
        m_axi_gmem0_0_ARLOCK,
        m_axi_gmem0_0_ARCACHE,
        m_axi_gmem0_0_ARPROT,
        m_axi_gmem0_0_ARQOS,
        m_axi_gmem0_0_ARREGION,
        m_axi_gmem0_0_ARUSER,
        m_axi_gmem0_0_RVALID,
        m_axi_gmem0_0_RREADY,
        m_axi_gmem0_0_RDATA,
        m_axi_gmem0_0_RLAST,
        m_axi_gmem0_0_RID,
        m_axi_gmem0_0_RFIFONUM,
        m_axi_gmem0_0_RUSER,
        m_axi_gmem0_0_RRESP,
        m_axi_gmem0_0_BVALID,
        m_axi_gmem0_0_BREADY,
        m_axi_gmem0_0_BRESP,
        m_axi_gmem0_0_BID,
        m_axi_gmem0_0_BUSER,
        ap_ce,
        n,
        x_in,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        gmem0_blk_n_AR,
        gmem0_blk_n_R
);

parameter    ap_ST_fsm_pp0_stage0 = 16'd1;
parameter    ap_ST_fsm_pp0_stage1 = 16'd2;
parameter    ap_ST_fsm_pp0_stage2 = 16'd4;
parameter    ap_ST_fsm_pp0_stage3 = 16'd8;
parameter    ap_ST_fsm_pp0_stage4 = 16'd16;
parameter    ap_ST_fsm_pp0_stage5 = 16'd32;
parameter    ap_ST_fsm_pp0_stage6 = 16'd64;
parameter    ap_ST_fsm_pp0_stage7 = 16'd128;
parameter    ap_ST_fsm_pp0_stage8 = 16'd256;
parameter    ap_ST_fsm_pp0_stage9 = 16'd512;
parameter    ap_ST_fsm_pp0_stage10 = 16'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 16'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 16'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 16'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 16'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem0_0_AWVALID;
input   m_axi_gmem0_0_AWREADY;
output  [31:0] m_axi_gmem0_0_AWADDR;
output  [0:0] m_axi_gmem0_0_AWID;
output  [31:0] m_axi_gmem0_0_AWLEN;
output  [2:0] m_axi_gmem0_0_AWSIZE;
output  [1:0] m_axi_gmem0_0_AWBURST;
output  [1:0] m_axi_gmem0_0_AWLOCK;
output  [3:0] m_axi_gmem0_0_AWCACHE;
output  [2:0] m_axi_gmem0_0_AWPROT;
output  [3:0] m_axi_gmem0_0_AWQOS;
output  [3:0] m_axi_gmem0_0_AWREGION;
output  [0:0] m_axi_gmem0_0_AWUSER;
output   m_axi_gmem0_0_WVALID;
input   m_axi_gmem0_0_WREADY;
output  [31:0] m_axi_gmem0_0_WDATA;
output  [3:0] m_axi_gmem0_0_WSTRB;
output   m_axi_gmem0_0_WLAST;
output  [0:0] m_axi_gmem0_0_WID;
output  [0:0] m_axi_gmem0_0_WUSER;
output   m_axi_gmem0_0_ARVALID;
input   m_axi_gmem0_0_ARREADY;
output  [31:0] m_axi_gmem0_0_ARADDR;
output  [0:0] m_axi_gmem0_0_ARID;
output  [31:0] m_axi_gmem0_0_ARLEN;
output  [2:0] m_axi_gmem0_0_ARSIZE;
output  [1:0] m_axi_gmem0_0_ARBURST;
output  [1:0] m_axi_gmem0_0_ARLOCK;
output  [3:0] m_axi_gmem0_0_ARCACHE;
output  [2:0] m_axi_gmem0_0_ARPROT;
output  [3:0] m_axi_gmem0_0_ARQOS;
output  [3:0] m_axi_gmem0_0_ARREGION;
output  [0:0] m_axi_gmem0_0_ARUSER;
input   m_axi_gmem0_0_RVALID;
output   m_axi_gmem0_0_RREADY;
input  [31:0] m_axi_gmem0_0_RDATA;
input   m_axi_gmem0_0_RLAST;
input  [0:0] m_axi_gmem0_0_RID;
input  [8:0] m_axi_gmem0_0_RFIFONUM;
input  [0:0] m_axi_gmem0_0_RUSER;
input  [1:0] m_axi_gmem0_0_RRESP;
input   m_axi_gmem0_0_BVALID;
output   m_axi_gmem0_0_BREADY;
input  [1:0] m_axi_gmem0_0_BRESP;
input  [0:0] m_axi_gmem0_0_BID;
input  [0:0] m_axi_gmem0_0_BUSER;
input   ap_ce;
input  [30:0] n;
input  [31:0] x_in;
output  [17:0] ap_return_0;
output  [17:0] ap_return_1;
output  [17:0] ap_return_2;
output  [17:0] ap_return_3;
output  [17:0] ap_return_4;
output  [17:0] ap_return_5;
output  [17:0] ap_return_6;
output  [17:0] ap_return_7;
output  [17:0] ap_return_8;
output  [17:0] ap_return_9;
output  [17:0] ap_return_10;
output  [17:0] ap_return_11;
output  [17:0] ap_return_12;
output  [17:0] ap_return_13;
output  [17:0] ap_return_14;
output   gmem0_blk_n_AR;
output   gmem0_blk_n_R;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_gmem0_0_ARVALID;
reg m_axi_gmem0_0_RREADY;
reg gmem0_blk_n_AR;
reg gmem0_blk_n_R;

(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage15;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage15_subdone;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_grp1;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9_grp2;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10_grp3;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11_grp4;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12_grp5;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13_grp6;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14_grp7;
wire    ap_block_pp0_stage15_grp8;
wire    ap_block_pp0_stage0_grp9;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_grp11;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_grp12;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_grp13;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_grp14;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_grp15;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7_grp16;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8_grp17;
reg   [31:0] reg_115;
reg    ap_block_pp0_stage9_11001_grp2;
reg    ap_block_pp0_stage10_11001_grp3;
reg    ap_block_pp0_stage11_11001_grp4;
reg    ap_block_pp0_stage12_11001_grp5;
reg    ap_block_pp0_stage13_11001_grp6;
reg    ap_block_pp0_stage14_11001_grp7;
reg    ap_block_pp0_stage15_11001_grp8;
reg    ap_block_pp0_stage0_11001_grp9;
reg    ap_block_pp0_stage2_11001_grp11;
reg    ap_block_pp0_stage3_11001_grp12;
reg    ap_block_pp0_stage4_11001_grp13;
reg    ap_block_pp0_stage5_11001_grp14;
reg    ap_block_pp0_stage6_11001_grp15;
reg    ap_block_pp0_stage7_11001_grp16;
reg    ap_block_pp0_stage8_11001_grp17;
reg   [29:0] trunc_ln15_2_reg_3398;
wire    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg;
reg    ap_block_pp0_stage0_subdone_grp0;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage1_11001_grp1;
wire   [31:0] bitcast_ln15_fu_157_p1;
wire    ap_block_pp0_stage10_11001_grp0;
reg    ap_block_pp0_stage10_subdone_grp0_done_reg;
reg    ap_block_pp0_stage10_subdone_grp0;
reg    ap_block_pp0_stage10_subdone;
wire   [31:0] bitcast_ln15_1_fu_162_p1;
wire    ap_block_pp0_stage11_11001_grp0;
reg    ap_block_pp0_stage11_subdone_grp0_done_reg;
reg    ap_block_pp0_stage11_subdone_grp0;
reg    ap_block_pp0_stage11_subdone;
wire   [31:0] bitcast_ln15_2_fu_167_p1;
wire    ap_block_pp0_stage12_11001_grp0;
reg    ap_block_pp0_stage12_subdone_grp0_done_reg;
reg    ap_block_pp0_stage12_subdone_grp0;
reg    ap_block_pp0_stage12_subdone;
wire   [31:0] bitcast_ln15_3_fu_172_p1;
wire    ap_block_pp0_stage13_11001_grp0;
reg    ap_block_pp0_stage13_subdone_grp0_done_reg;
reg    ap_block_pp0_stage13_subdone_grp0;
reg    ap_block_pp0_stage13_subdone;
wire   [62:0] trunc_ln15_1_fu_181_p1;
reg   [62:0] trunc_ln15_1_reg_3429;
reg   [0:0] tmp_reg_3434;
reg   [10:0] tmp_s_reg_3440;
wire   [51:0] trunc_ln15_3_fu_201_p1;
reg   [51:0] trunc_ln15_3_reg_3445;
wire   [31:0] bitcast_ln15_4_fu_205_p1;
wire    ap_block_pp0_stage14_11001_grp0;
reg    ap_block_pp0_stage14_subdone_grp0_done_reg;
reg    ap_block_pp0_stage14_subdone_grp0;
reg    ap_block_pp0_stage14_subdone;
wire   [53:0] zext_ln15_1_fu_220_p1;
reg   [53:0] zext_ln15_1_reg_3455;
wire   [53:0] sub_ln15_fu_224_p2;
reg   [53:0] sub_ln15_reg_3460;
wire   [0:0] icmp_ln15_fu_230_p2;
reg   [0:0] icmp_ln15_reg_3465;
wire   [10:0] trunc_ln15_4_fu_241_p1;
reg   [10:0] trunc_ln15_4_reg_3472;
wire   [0:0] icmp_ln15_1_fu_245_p2;
reg   [0:0] icmp_ln15_1_reg_3478;
wire   [0:0] icmp_ln15_2_fu_251_p2;
reg   [0:0] icmp_ln15_2_reg_3484;
wire   [62:0] trunc_ln15_8_fu_261_p1;
reg   [62:0] trunc_ln15_8_reg_3490;
reg   [0:0] tmp_21_reg_3495;
reg   [10:0] tmp_17_reg_3501;
wire   [51:0] trunc_ln15_9_fu_281_p1;
reg   [51:0] trunc_ln15_9_reg_3506;
wire   [31:0] bitcast_ln15_5_fu_285_p1;
wire    ap_block_pp0_stage15_11001_grp0;
reg    ap_block_pp0_stage15_subdone_grp0_done_reg;
reg    ap_block_pp0_stage15_subdone_grp0;
wire   [53:0] select_ln15_fu_290_p3;
reg   [53:0] select_ln15_reg_3516;
wire   [10:0] select_ln15_1_fu_305_p3;
reg   [10:0] select_ln15_1_reg_3521;
wire   [17:0] trunc_ln15_5_fu_312_p1;
reg   [17:0] trunc_ln15_5_reg_3529;
wire   [53:0] zext_ln15_7_fu_326_p1;
reg   [53:0] zext_ln15_7_reg_3535;
wire   [53:0] sub_ln15_3_fu_330_p2;
reg   [53:0] sub_ln15_3_reg_3540;
wire   [0:0] icmp_ln15_5_fu_336_p2;
reg   [0:0] icmp_ln15_5_reg_3545;
wire   [10:0] trunc_ln15_10_fu_347_p1;
reg   [10:0] trunc_ln15_10_reg_3552;
wire   [0:0] icmp_ln15_6_fu_351_p2;
reg   [0:0] icmp_ln15_6_reg_3558;
wire   [0:0] icmp_ln15_7_fu_357_p2;
reg   [0:0] icmp_ln15_7_reg_3564;
wire   [62:0] trunc_ln15_14_fu_367_p1;
reg   [62:0] trunc_ln15_14_reg_3570;
reg   [0:0] tmp_22_reg_3575;
reg   [10:0] tmp_18_reg_3581;
wire   [51:0] trunc_ln15_15_fu_387_p1;
reg   [51:0] trunc_ln15_15_reg_3586;
wire   [31:0] bitcast_ln15_6_fu_391_p1;
wire   [0:0] icmp_ln15_3_fu_396_p2;
reg   [0:0] icmp_ln15_3_reg_3596;
wire   [0:0] icmp_ln15_4_fu_409_p2;
reg   [0:0] icmp_ln15_4_reg_3606;
wire   [53:0] select_ln15_4_fu_422_p3;
reg   [53:0] select_ln15_4_reg_3616;
wire   [10:0] select_ln15_5_fu_437_p3;
reg   [10:0] select_ln15_5_reg_3621;
wire   [17:0] trunc_ln15_11_fu_444_p1;
reg   [17:0] trunc_ln15_11_reg_3629;
wire   [53:0] zext_ln15_13_fu_458_p1;
reg   [53:0] zext_ln15_13_reg_3635;
wire   [53:0] sub_ln15_6_fu_462_p2;
reg   [53:0] sub_ln15_6_reg_3640;
wire   [0:0] icmp_ln15_10_fu_468_p2;
reg   [0:0] icmp_ln15_10_reg_3645;
wire   [10:0] trunc_ln15_16_fu_479_p1;
reg   [10:0] trunc_ln15_16_reg_3652;
wire   [0:0] icmp_ln15_11_fu_483_p2;
reg   [0:0] icmp_ln15_11_reg_3658;
wire   [0:0] icmp_ln15_12_fu_489_p2;
reg   [0:0] icmp_ln15_12_reg_3664;
wire   [62:0] trunc_ln15_20_fu_499_p1;
reg   [62:0] trunc_ln15_20_reg_3670;
reg   [0:0] tmp_23_reg_3675;
reg   [10:0] tmp_19_reg_3681;
wire   [51:0] trunc_ln15_21_fu_519_p1;
reg   [51:0] trunc_ln15_21_reg_3686;
wire   [31:0] bitcast_ln15_7_fu_523_p1;
wire    ap_block_pp0_stage1_11001_grp0;
reg    ap_block_pp0_stage1_subdone_grp0_done_reg;
reg    ap_block_pp0_stage1_subdone_grp0;
reg    ap_block_pp0_stage1_subdone;
wire   [17:0] grp_fu_417_p2;
reg   [17:0] shl_ln15_reg_3696;
wire   [0:0] icmp_ln15_8_fu_528_p2;
reg   [0:0] icmp_ln15_8_reg_3701;
wire   [0:0] icmp_ln15_9_fu_541_p2;
reg   [0:0] icmp_ln15_9_reg_3711;
wire   [53:0] select_ln15_8_fu_554_p3;
reg   [53:0] select_ln15_8_reg_3721;
wire   [10:0] select_ln15_9_fu_569_p3;
reg   [10:0] select_ln15_9_reg_3726;
wire   [17:0] trunc_ln15_17_fu_576_p1;
reg   [17:0] trunc_ln15_17_reg_3734;
wire   [53:0] zext_ln15_19_fu_590_p1;
reg   [53:0] zext_ln15_19_reg_3740;
wire   [53:0] sub_ln15_9_fu_594_p2;
reg   [53:0] sub_ln15_9_reg_3745;
wire   [0:0] icmp_ln15_15_fu_600_p2;
reg   [0:0] icmp_ln15_15_reg_3750;
wire   [10:0] trunc_ln15_22_fu_611_p1;
reg   [10:0] trunc_ln15_22_reg_3757;
wire   [0:0] icmp_ln15_16_fu_615_p2;
reg   [0:0] icmp_ln15_16_reg_3763;
wire   [0:0] icmp_ln15_17_fu_621_p2;
reg   [0:0] icmp_ln15_17_reg_3769;
wire   [62:0] trunc_ln15_26_fu_631_p1;
reg   [62:0] trunc_ln15_26_reg_3775;
reg   [0:0] tmp_24_reg_3780;
reg   [10:0] tmp_20_reg_3786;
wire   [51:0] trunc_ln15_27_fu_651_p1;
reg   [51:0] trunc_ln15_27_reg_3791;
wire   [17:0] select_ln15_3_fu_655_p3;
reg   [17:0] select_ln15_3_reg_3796;
wire    ap_block_pp0_stage2_11001_grp0;
reg    ap_block_pp0_stage2_subdone_grp0_done_reg;
reg    ap_block_pp0_stage2_subdone_grp0;
reg    ap_block_pp0_stage2_subdone;
wire   [17:0] grp_fu_549_p2;
reg   [17:0] shl_ln15_1_reg_3801;
wire   [0:0] icmp_ln15_13_fu_661_p2;
reg   [0:0] icmp_ln15_13_reg_3806;
wire   [0:0] icmp_ln15_14_fu_674_p2;
reg   [0:0] icmp_ln15_14_reg_3816;
wire   [53:0] select_ln15_12_fu_687_p3;
reg   [53:0] select_ln15_12_reg_3826;
wire   [10:0] select_ln15_13_fu_702_p3;
reg   [10:0] select_ln15_13_reg_3831;
wire   [17:0] trunc_ln15_23_fu_709_p1;
reg   [17:0] trunc_ln15_23_reg_3839;
wire   [53:0] zext_ln15_25_fu_723_p1;
reg   [53:0] zext_ln15_25_reg_3845;
wire   [53:0] sub_ln15_12_fu_727_p2;
reg   [53:0] sub_ln15_12_reg_3850;
wire   [0:0] icmp_ln15_20_fu_733_p2;
reg   [0:0] icmp_ln15_20_reg_3855;
wire   [10:0] trunc_ln15_28_fu_744_p1;
reg   [10:0] trunc_ln15_28_reg_3862;
wire   [0:0] icmp_ln15_21_fu_748_p2;
reg   [0:0] icmp_ln15_21_reg_3868;
wire   [0:0] icmp_ln15_22_fu_754_p2;
reg   [0:0] icmp_ln15_22_reg_3874;
wire   [62:0] trunc_ln15_32_fu_764_p1;
reg   [62:0] trunc_ln15_32_reg_3880;
reg   [0:0] tmp_25_reg_3885;
reg   [10:0] tmp_26_reg_3891;
wire   [51:0] trunc_ln15_33_fu_784_p1;
reg   [51:0] trunc_ln15_33_reg_3896;
wire   [31:0] bitcast_ln15_8_fu_788_p1;
wire    ap_block_pp0_stage3_11001_grp0;
reg    ap_block_pp0_stage3_subdone_grp0_done_reg;
reg    ap_block_pp0_stage3_subdone_grp0;
reg    ap_block_pp0_stage3_subdone;
wire   [17:0] select_ln15_7_fu_793_p3;
reg   [17:0] select_ln15_7_reg_3906;
wire   [17:0] grp_fu_682_p2;
reg   [17:0] shl_ln15_2_reg_3911;
wire   [0:0] icmp_ln15_18_fu_799_p2;
reg   [0:0] icmp_ln15_18_reg_3916;
wire   [0:0] icmp_ln15_19_fu_812_p2;
reg   [0:0] icmp_ln15_19_reg_3926;
wire   [53:0] select_ln15_16_fu_825_p3;
reg   [53:0] select_ln15_16_reg_3936;
wire   [10:0] select_ln15_17_fu_840_p3;
reg   [10:0] select_ln15_17_reg_3941;
wire   [17:0] trunc_ln15_29_fu_847_p1;
reg   [17:0] trunc_ln15_29_reg_3949;
wire   [53:0] zext_ln15_31_fu_861_p1;
reg   [53:0] zext_ln15_31_reg_3955;
wire   [53:0] sub_ln15_15_fu_865_p2;
reg   [53:0] sub_ln15_15_reg_3960;
wire   [0:0] icmp_ln15_25_fu_871_p2;
reg   [0:0] icmp_ln15_25_reg_3965;
wire   [10:0] trunc_ln15_34_fu_882_p1;
reg   [10:0] trunc_ln15_34_reg_3972;
wire   [0:0] icmp_ln15_26_fu_886_p2;
reg   [0:0] icmp_ln15_26_reg_3978;
wire   [0:0] icmp_ln15_27_fu_892_p2;
reg   [0:0] icmp_ln15_27_reg_3984;
wire   [62:0] trunc_ln15_38_fu_902_p1;
reg   [62:0] trunc_ln15_38_reg_3990;
reg   [0:0] tmp_27_reg_3995;
reg   [10:0] tmp_28_reg_4001;
wire   [51:0] trunc_ln15_39_fu_922_p1;
reg   [51:0] trunc_ln15_39_reg_4006;
wire   [31:0] bitcast_ln15_9_fu_926_p1;
wire    ap_block_pp0_stage4_11001_grp0;
reg    ap_block_pp0_stage4_subdone_grp0_done_reg;
reg    ap_block_pp0_stage4_subdone_grp0;
reg    ap_block_pp0_stage4_subdone;
wire   [17:0] select_ln15_11_fu_931_p3;
reg   [17:0] select_ln15_11_reg_4016;
wire   [17:0] grp_fu_820_p2;
reg   [17:0] shl_ln15_3_reg_4021;
wire   [0:0] icmp_ln15_23_fu_937_p2;
reg   [0:0] icmp_ln15_23_reg_4026;
wire   [0:0] icmp_ln15_24_fu_950_p2;
reg   [0:0] icmp_ln15_24_reg_4036;
wire   [53:0] select_ln15_20_fu_963_p3;
reg   [53:0] select_ln15_20_reg_4046;
wire   [10:0] select_ln15_21_fu_978_p3;
reg   [10:0] select_ln15_21_reg_4051;
wire   [17:0] trunc_ln15_35_fu_985_p1;
reg   [17:0] trunc_ln15_35_reg_4059;
wire   [53:0] zext_ln15_37_fu_999_p1;
reg   [53:0] zext_ln15_37_reg_4065;
wire   [53:0] sub_ln15_18_fu_1003_p2;
reg   [53:0] sub_ln15_18_reg_4070;
wire   [0:0] icmp_ln15_30_fu_1009_p2;
reg   [0:0] icmp_ln15_30_reg_4075;
wire   [10:0] trunc_ln15_40_fu_1020_p1;
reg   [10:0] trunc_ln15_40_reg_4082;
wire   [0:0] icmp_ln15_31_fu_1024_p2;
reg   [0:0] icmp_ln15_31_reg_4088;
wire   [0:0] icmp_ln15_32_fu_1030_p2;
reg   [0:0] icmp_ln15_32_reg_4094;
wire   [62:0] trunc_ln15_44_fu_1040_p1;
reg   [62:0] trunc_ln15_44_reg_4100;
reg   [0:0] tmp_29_reg_4105;
reg   [10:0] tmp_30_reg_4111;
wire   [51:0] trunc_ln15_45_fu_1060_p1;
reg   [51:0] trunc_ln15_45_reg_4116;
wire   [31:0] bitcast_ln15_10_fu_1064_p1;
wire    ap_block_pp0_stage5_11001_grp0;
reg    ap_block_pp0_stage5_subdone_grp0_done_reg;
reg    ap_block_pp0_stage5_subdone_grp0;
reg    ap_block_pp0_stage5_subdone;
wire   [17:0] select_ln15_15_fu_1069_p3;
reg   [17:0] select_ln15_15_reg_4126;
wire   [17:0] grp_fu_958_p2;
reg   [17:0] shl_ln15_4_reg_4131;
wire   [0:0] icmp_ln15_28_fu_1075_p2;
reg   [0:0] icmp_ln15_28_reg_4136;
wire   [0:0] icmp_ln15_29_fu_1088_p2;
reg   [0:0] icmp_ln15_29_reg_4146;
wire   [53:0] select_ln15_24_fu_1101_p3;
reg   [53:0] select_ln15_24_reg_4156;
wire   [10:0] select_ln15_25_fu_1116_p3;
reg   [10:0] select_ln15_25_reg_4161;
wire   [17:0] trunc_ln15_41_fu_1123_p1;
reg   [17:0] trunc_ln15_41_reg_4169;
wire   [53:0] zext_ln15_43_fu_1137_p1;
reg   [53:0] zext_ln15_43_reg_4175;
wire   [53:0] sub_ln15_21_fu_1141_p2;
reg   [53:0] sub_ln15_21_reg_4180;
wire   [0:0] icmp_ln15_35_fu_1147_p2;
reg   [0:0] icmp_ln15_35_reg_4185;
wire   [10:0] trunc_ln15_46_fu_1158_p1;
reg   [10:0] trunc_ln15_46_reg_4192;
wire   [0:0] icmp_ln15_36_fu_1162_p2;
reg   [0:0] icmp_ln15_36_reg_4198;
wire   [0:0] icmp_ln15_37_fu_1168_p2;
reg   [0:0] icmp_ln15_37_reg_4204;
wire   [31:0] bitcast_ln15_11_fu_1174_p1;
wire    ap_block_pp0_stage6_11001_grp0;
reg    ap_block_pp0_stage6_subdone_grp0_done_reg;
reg    ap_block_pp0_stage6_subdone_grp0;
reg    ap_block_pp0_stage6_subdone;
wire   [53:0] grp_fu_404_p2;
reg   [53:0] ashr_ln15_reg_4215;
wire   [17:0] select_ln15_19_fu_1179_p3;
reg   [17:0] select_ln15_19_reg_4220;
wire   [17:0] grp_fu_1096_p2;
reg   [17:0] shl_ln15_5_reg_4225;
wire   [0:0] icmp_ln15_33_fu_1185_p2;
reg   [0:0] icmp_ln15_33_reg_4230;
wire   [0:0] icmp_ln15_34_fu_1198_p2;
reg   [0:0] icmp_ln15_34_reg_4240;
wire   [53:0] select_ln15_28_fu_1211_p3;
reg   [53:0] select_ln15_28_reg_4250;
wire   [10:0] select_ln15_29_fu_1226_p3;
reg   [10:0] select_ln15_29_reg_4255;
wire   [17:0] trunc_ln15_47_fu_1233_p1;
reg   [17:0] trunc_ln15_47_reg_4263;
wire   [62:0] trunc_ln15_50_fu_1241_p1;
reg   [62:0] trunc_ln15_50_reg_4269;
reg   [0:0] tmp_31_reg_4274;
reg   [10:0] tmp_32_reg_4280;
wire   [51:0] trunc_ln15_51_fu_1261_p1;
reg   [51:0] trunc_ln15_51_reg_4285;
wire   [31:0] bitcast_ln15_12_fu_1265_p1;
wire    ap_block_pp0_stage7_11001_grp0;
reg    ap_block_pp0_stage7_subdone_grp0_done_reg;
reg    ap_block_pp0_stage7_subdone_grp0;
reg    ap_block_pp0_stage7_subdone;
wire   [17:0] x_int_0_fu_1321_p11;
reg   [17:0] x_int_0_reg_4295;
wire   [53:0] grp_fu_536_p2;
reg   [53:0] ashr_ln15_1_reg_4300;
wire   [17:0] select_ln15_23_fu_1343_p3;
reg   [17:0] select_ln15_23_reg_4305;
wire   [17:0] grp_fu_1206_p2;
reg   [17:0] shl_ln15_6_reg_4310;
wire   [0:0] icmp_ln15_38_fu_1349_p2;
reg   [0:0] icmp_ln15_38_reg_4315;
wire   [0:0] icmp_ln15_39_fu_1362_p2;
reg   [0:0] icmp_ln15_39_reg_4325;
wire   [53:0] zext_ln15_46_fu_1385_p1;
reg   [53:0] zext_ln15_46_reg_4335;
wire   [53:0] sub_ln15_24_fu_1389_p2;
reg   [53:0] sub_ln15_24_reg_4340;
wire   [0:0] icmp_ln15_40_fu_1395_p2;
reg   [0:0] icmp_ln15_40_reg_4345;
wire   [10:0] trunc_ln15_52_fu_1406_p1;
reg   [10:0] trunc_ln15_52_reg_4352;
wire   [0:0] icmp_ln15_41_fu_1410_p2;
reg   [0:0] icmp_ln15_41_reg_4358;
wire   [0:0] icmp_ln15_42_fu_1416_p2;
reg   [0:0] icmp_ln15_42_reg_4364;
wire   [62:0] trunc_ln15_56_fu_1426_p1;
reg   [62:0] trunc_ln15_56_reg_4370;
reg   [0:0] tmp_33_reg_4375;
reg   [10:0] tmp_34_reg_4381;
wire   [51:0] trunc_ln15_57_fu_1446_p1;
reg   [51:0] trunc_ln15_57_reg_4386;
wire   [31:0] bitcast_ln15_13_fu_1450_p1;
wire    ap_block_pp0_stage8_11001_grp0;
reg    ap_block_pp0_stage8_subdone_grp0_done_reg;
reg    ap_block_pp0_stage8_subdone_grp0;
reg    ap_block_pp0_stage8_subdone;
wire   [17:0] x_int_1_fu_1506_p11;
reg   [17:0] x_int_1_reg_4396;
wire   [53:0] grp_fu_669_p2;
reg   [53:0] ashr_ln15_2_reg_4401;
wire   [17:0] select_ln15_27_fu_1528_p3;
reg   [17:0] select_ln15_27_reg_4406;
wire   [17:0] grp_fu_1370_p2;
reg   [17:0] shl_ln15_7_reg_4411;
wire   [53:0] select_ln15_32_fu_1534_p3;
reg   [53:0] select_ln15_32_reg_4416;
wire   [10:0] select_ln15_33_fu_1549_p3;
reg   [10:0] select_ln15_33_reg_4421;
wire   [17:0] trunc_ln15_53_fu_1556_p1;
reg   [17:0] trunc_ln15_53_reg_4429;
wire   [53:0] zext_ln15_48_fu_1570_p1;
reg   [53:0] zext_ln15_48_reg_4435;
wire   [53:0] sub_ln15_27_fu_1574_p2;
reg   [53:0] sub_ln15_27_reg_4440;
wire   [0:0] icmp_ln15_45_fu_1580_p2;
reg   [0:0] icmp_ln15_45_reg_4445;
wire   [10:0] trunc_ln15_58_fu_1591_p1;
reg   [10:0] trunc_ln15_58_reg_4452;
wire   [0:0] icmp_ln15_46_fu_1595_p2;
reg   [0:0] icmp_ln15_46_reg_4458;
wire   [0:0] icmp_ln15_47_fu_1601_p2;
reg   [0:0] icmp_ln15_47_reg_4464;
wire   [62:0] trunc_ln15_62_fu_1611_p1;
reg   [62:0] trunc_ln15_62_reg_4470;
reg   [0:0] tmp_35_reg_4475;
reg   [10:0] tmp_36_reg_4481;
wire   [51:0] trunc_ln15_63_fu_1631_p1;
reg   [51:0] trunc_ln15_63_reg_4486;
wire   [31:0] bitcast_ln15_14_fu_1635_p1;
wire    ap_block_pp0_stage9_11001_grp0;
reg    ap_block_pp0_stage9_subdone_grp0_done_reg;
reg    ap_block_pp0_stage9_subdone_grp0;
reg    ap_block_pp0_stage9_subdone;
wire   [17:0] x_int_2_fu_1691_p11;
reg   [17:0] x_int_2_reg_4496;
wire   [53:0] grp_fu_807_p2;
reg   [53:0] ashr_ln15_3_reg_4501;
wire   [17:0] select_ln15_31_fu_1713_p3;
reg   [17:0] select_ln15_31_reg_4506;
wire   [0:0] icmp_ln15_43_fu_1719_p2;
reg   [0:0] icmp_ln15_43_reg_4511;
wire   [0:0] icmp_ln15_44_fu_1732_p2;
reg   [0:0] icmp_ln15_44_reg_4521;
wire   [53:0] select_ln15_36_fu_1745_p3;
reg   [53:0] select_ln15_36_reg_4531;
wire   [10:0] select_ln15_37_fu_1760_p3;
reg   [10:0] select_ln15_37_reg_4536;
wire   [17:0] trunc_ln15_59_fu_1767_p1;
reg   [17:0] trunc_ln15_59_reg_4544;
wire   [53:0] zext_ln15_50_fu_1781_p1;
reg   [53:0] zext_ln15_50_reg_4550;
wire   [53:0] sub_ln15_30_fu_1785_p2;
reg   [53:0] sub_ln15_30_reg_4555;
wire   [0:0] icmp_ln15_50_fu_1791_p2;
reg   [0:0] icmp_ln15_50_reg_4560;
wire   [10:0] trunc_ln15_64_fu_1802_p1;
reg   [10:0] trunc_ln15_64_reg_4567;
wire   [0:0] icmp_ln15_51_fu_1806_p2;
reg   [0:0] icmp_ln15_51_reg_4573;
wire   [0:0] icmp_ln15_52_fu_1812_p2;
reg   [0:0] icmp_ln15_52_reg_4579;
wire   [62:0] trunc_ln15_68_fu_1822_p1;
reg   [62:0] trunc_ln15_68_reg_4585;
reg   [0:0] tmp_37_reg_4590;
reg   [10:0] tmp_38_reg_4596;
wire   [51:0] trunc_ln15_69_fu_1842_p1;
reg   [51:0] trunc_ln15_69_reg_4601;
wire   [17:0] x_int_3_fu_1897_p11;
reg   [17:0] x_int_3_reg_4606;
wire   [53:0] grp_fu_945_p2;
reg   [53:0] ashr_ln15_4_reg_4611;
wire   [17:0] grp_fu_1740_p2;
reg   [17:0] shl_ln15_9_reg_4616;
wire   [0:0] icmp_ln15_48_fu_1919_p2;
reg   [0:0] icmp_ln15_48_reg_4621;
wire   [0:0] icmp_ln15_49_fu_1932_p2;
reg   [0:0] icmp_ln15_49_reg_4631;
wire   [53:0] select_ln15_40_fu_1945_p3;
reg   [53:0] select_ln15_40_reg_4641;
wire   [10:0] select_ln15_41_fu_1960_p3;
reg   [10:0] select_ln15_41_reg_4646;
wire   [17:0] trunc_ln15_65_fu_1967_p1;
reg   [17:0] trunc_ln15_65_reg_4654;
wire   [53:0] zext_ln15_52_fu_1981_p1;
reg   [53:0] zext_ln15_52_reg_4660;
wire   [53:0] sub_ln15_33_fu_1985_p2;
reg   [53:0] sub_ln15_33_reg_4665;
wire   [0:0] icmp_ln15_55_fu_1991_p2;
reg   [0:0] icmp_ln15_55_reg_4670;
wire   [10:0] trunc_ln15_70_fu_2002_p1;
reg   [10:0] trunc_ln15_70_reg_4677;
wire   [0:0] icmp_ln15_56_fu_2006_p2;
reg   [0:0] icmp_ln15_56_reg_4683;
wire   [0:0] icmp_ln15_57_fu_2012_p2;
reg   [0:0] icmp_ln15_57_reg_4689;
wire   [62:0] trunc_ln15_74_fu_2022_p1;
reg   [62:0] trunc_ln15_74_reg_4695;
reg   [0:0] tmp_39_reg_4700;
reg   [10:0] tmp_40_reg_4706;
wire   [51:0] trunc_ln15_75_fu_2042_p1;
reg   [51:0] trunc_ln15_75_reg_4711;
wire   [17:0] x_int_4_fu_2097_p11;
reg   [17:0] x_int_4_reg_4716;
wire   [53:0] grp_fu_1083_p2;
reg   [53:0] ashr_ln15_5_reg_4721;
wire   [17:0] select_ln15_35_fu_2119_p3;
reg   [17:0] select_ln15_35_reg_4726;
wire   [17:0] grp_fu_1940_p2;
reg   [17:0] shl_ln15_10_reg_4731;
wire   [0:0] icmp_ln15_53_fu_2125_p2;
reg   [0:0] icmp_ln15_53_reg_4736;
wire   [0:0] icmp_ln15_54_fu_2138_p2;
reg   [0:0] icmp_ln15_54_reg_4746;
wire   [53:0] select_ln15_44_fu_2151_p3;
reg   [53:0] select_ln15_44_reg_4756;
wire   [10:0] select_ln15_45_fu_2166_p3;
reg   [10:0] select_ln15_45_reg_4761;
wire   [17:0] trunc_ln15_71_fu_2173_p1;
reg   [17:0] trunc_ln15_71_reg_4769;
wire   [53:0] zext_ln15_54_fu_2187_p1;
reg   [53:0] zext_ln15_54_reg_4775;
wire   [53:0] sub_ln15_36_fu_2191_p2;
reg   [53:0] sub_ln15_36_reg_4780;
wire   [0:0] icmp_ln15_60_fu_2197_p2;
reg   [0:0] icmp_ln15_60_reg_4785;
wire   [10:0] trunc_ln15_76_fu_2208_p1;
reg   [10:0] trunc_ln15_76_reg_4792;
wire   [0:0] icmp_ln15_61_fu_2212_p2;
reg   [0:0] icmp_ln15_61_reg_4798;
wire   [0:0] icmp_ln15_62_fu_2218_p2;
reg   [0:0] icmp_ln15_62_reg_4804;
wire   [62:0] trunc_ln15_80_fu_2228_p1;
reg   [62:0] trunc_ln15_80_reg_4810;
reg   [0:0] tmp_41_reg_4815;
reg   [10:0] tmp_42_reg_4821;
wire   [51:0] trunc_ln15_81_fu_2248_p1;
reg   [51:0] trunc_ln15_81_reg_4826;
wire   [17:0] x_int_5_fu_2303_p11;
reg   [17:0] x_int_5_reg_4831;
wire   [53:0] grp_fu_1193_p2;
reg   [53:0] ashr_ln15_6_reg_4836;
wire   [17:0] select_ln15_39_fu_2325_p3;
reg   [17:0] select_ln15_39_reg_4841;
wire   [17:0] grp_fu_2146_p2;
reg   [17:0] shl_ln15_11_reg_4846;
wire   [0:0] icmp_ln15_58_fu_2331_p2;
reg   [0:0] icmp_ln15_58_reg_4851;
wire   [0:0] icmp_ln15_59_fu_2344_p2;
reg   [0:0] icmp_ln15_59_reg_4861;
wire   [53:0] select_ln15_48_fu_2357_p3;
reg   [53:0] select_ln15_48_reg_4871;
wire   [10:0] select_ln15_49_fu_2372_p3;
reg   [10:0] select_ln15_49_reg_4876;
wire   [17:0] trunc_ln15_77_fu_2379_p1;
reg   [17:0] trunc_ln15_77_reg_4884;
wire   [53:0] zext_ln15_56_fu_2393_p1;
reg   [53:0] zext_ln15_56_reg_4890;
wire   [53:0] sub_ln15_39_fu_2397_p2;
reg   [53:0] sub_ln15_39_reg_4895;
wire   [0:0] icmp_ln15_65_fu_2403_p2;
reg   [0:0] icmp_ln15_65_reg_4900;
wire   [10:0] trunc_ln15_82_fu_2414_p1;
reg   [10:0] trunc_ln15_82_reg_4907;
wire   [0:0] icmp_ln15_66_fu_2418_p2;
reg   [0:0] icmp_ln15_66_reg_4913;
wire   [0:0] icmp_ln15_67_fu_2424_p2;
reg   [0:0] icmp_ln15_67_reg_4919;
wire   [62:0] trunc_ln15_86_fu_2434_p1;
reg   [62:0] trunc_ln15_86_reg_4925;
reg   [0:0] tmp_43_reg_4930;
reg   [10:0] tmp_44_reg_4936;
wire   [51:0] trunc_ln15_87_fu_2454_p1;
reg   [51:0] trunc_ln15_87_reg_4941;
wire   [17:0] x_int_6_fu_2509_p11;
reg   [17:0] x_int_6_reg_4946;
wire   [53:0] grp_fu_1357_p2;
reg   [53:0] ashr_ln15_7_reg_4951;
wire   [17:0] select_ln15_43_fu_2531_p3;
reg   [17:0] select_ln15_43_reg_4956;
wire   [17:0] grp_fu_2352_p2;
reg   [17:0] shl_ln15_12_reg_4961;
wire   [0:0] icmp_ln15_63_fu_2537_p2;
reg   [0:0] icmp_ln15_63_reg_4966;
wire   [0:0] icmp_ln15_64_fu_2550_p2;
reg   [0:0] icmp_ln15_64_reg_4976;
wire   [53:0] select_ln15_52_fu_2563_p3;
reg   [53:0] select_ln15_52_reg_4986;
wire   [10:0] select_ln15_53_fu_2578_p3;
reg   [10:0] select_ln15_53_reg_4991;
wire   [17:0] trunc_ln15_83_fu_2585_p1;
reg   [17:0] trunc_ln15_83_reg_4999;
wire   [53:0] zext_ln15_58_fu_2599_p1;
reg   [53:0] zext_ln15_58_reg_5005;
wire   [53:0] sub_ln15_42_fu_2603_p2;
reg   [53:0] sub_ln15_42_reg_5010;
wire   [0:0] icmp_ln15_70_fu_2609_p2;
reg   [0:0] icmp_ln15_70_reg_5015;
wire   [10:0] trunc_ln15_88_fu_2620_p1;
reg   [10:0] trunc_ln15_88_reg_5022;
wire   [0:0] icmp_ln15_71_fu_2624_p2;
reg   [0:0] icmp_ln15_71_reg_5028;
wire   [0:0] icmp_ln15_72_fu_2630_p2;
reg   [0:0] icmp_ln15_72_reg_5034;
wire   [17:0] x_int_7_fu_2687_p11;
reg   [17:0] x_int_7_reg_5040;
wire   [17:0] select_ln15_47_fu_2709_p3;
reg   [17:0] select_ln15_47_reg_5045;
wire   [17:0] grp_fu_2558_p2;
reg   [17:0] shl_ln15_13_reg_5050;
wire   [0:0] icmp_ln15_68_fu_2715_p2;
reg   [0:0] icmp_ln15_68_reg_5055;
wire   [0:0] icmp_ln15_69_fu_2728_p2;
reg   [0:0] icmp_ln15_69_reg_5065;
wire   [53:0] select_ln15_56_fu_2741_p3;
reg   [53:0] select_ln15_56_reg_5075;
wire   [10:0] select_ln15_57_fu_2756_p3;
reg   [10:0] select_ln15_57_reg_5080;
wire   [17:0] trunc_ln15_89_fu_2763_p1;
reg   [17:0] trunc_ln15_89_reg_5088;
wire   [53:0] grp_fu_1727_p2;
reg   [53:0] ashr_ln15_8_reg_5094;
wire   [17:0] select_ln15_51_fu_2767_p3;
reg   [17:0] select_ln15_51_reg_5099;
wire   [17:0] grp_fu_2736_p2;
reg   [17:0] shl_ln15_14_reg_5104;
wire   [0:0] icmp_ln15_73_fu_2773_p2;
reg   [0:0] icmp_ln15_73_reg_5109;
wire   [0:0] icmp_ln15_74_fu_2786_p2;
reg   [0:0] icmp_ln15_74_reg_5119;
wire   [17:0] x_int_9_fu_2850_p11;
reg   [17:0] x_int_9_reg_5129;
wire   [53:0] grp_fu_1927_p2;
reg   [53:0] ashr_ln15_9_reg_5134;
wire   [17:0] select_ln15_55_fu_2872_p3;
reg   [17:0] select_ln15_55_reg_5139;
wire   [17:0] grp_fu_2794_p2;
reg   [17:0] shl_ln15_15_reg_5144;
wire   [17:0] x_int_s_fu_2929_p11;
reg   [17:0] x_int_s_reg_5149;
wire   [53:0] grp_fu_2133_p2;
reg   [53:0] ashr_ln15_10_reg_5154;
wire   [17:0] select_ln15_59_fu_2951_p3;
reg   [17:0] select_ln15_59_reg_5159;
wire   [17:0] x_int_8_fu_3008_p11;
reg   [17:0] x_int_8_reg_5164;
wire   [53:0] grp_fu_2339_p2;
reg   [53:0] ashr_ln15_11_reg_5169;
wire   [17:0] x_int_10_fu_3081_p11;
reg   [17:0] x_int_10_reg_5174;
wire   [53:0] grp_fu_2545_p2;
reg   [53:0] ashr_ln15_12_reg_5179;
wire   [17:0] x_int_11_fu_3154_p11;
reg   [17:0] x_int_11_reg_5184;
wire   [53:0] grp_fu_2723_p2;
reg   [53:0] ashr_ln15_13_reg_5189;
wire   [17:0] x_int_12_fu_3227_p11;
reg   [17:0] x_int_12_reg_5194;
wire   [53:0] grp_fu_2781_p2;
reg   [53:0] ashr_ln15_14_reg_5199;
wire  signed [31:0] sext_ln15_fu_147_p1;
reg   [31:0] grp_fu_112_p0;
wire    ap_block_pp0_stage10_grp0;
wire    ap_block_pp0_stage11_grp0;
wire    ap_block_pp0_stage12_grp0;
wire    ap_block_pp0_stage13_grp0;
wire    ap_block_pp0_stage14_grp0;
wire    ap_block_pp0_stage15_grp0;
wire    ap_block_pp0_stage0_grp0;
wire    ap_block_pp0_stage1_grp0;
wire    ap_block_pp0_stage3_grp0;
wire    ap_block_pp0_stage4_grp0;
wire    ap_block_pp0_stage5_grp0;
wire    ap_block_pp0_stage6_grp0;
wire    ap_block_pp0_stage7_grp0;
wire    ap_block_pp0_stage8_grp0;
wire    ap_block_pp0_stage9_grp0;
wire   [25:0] trunc_ln15_fu_119_p1;
wire   [31:0] shl_ln15_8_fu_123_p3;
wire   [31:0] add_ln15_fu_131_p2;
wire   [63:0] grp_fu_112_p1;
wire   [63:0] bitcast_ln716_fu_177_p1;
wire   [52:0] zext_ln15_1_cast_fu_213_p3;
wire   [11:0] zext_ln15_fu_210_p1;
wire   [11:0] sub_ln15_1_fu_235_p2;
wire   [63:0] bitcast_ln716_1_fu_257_p1;
wire   [10:0] add_ln15_1_fu_295_p2;
wire   [10:0] sub_ln15_2_fu_300_p2;
wire   [52:0] zext_ln15_7_cast_fu_319_p3;
wire   [11:0] zext_ln15_3_fu_316_p1;
wire   [11:0] sub_ln15_4_fu_341_p2;
wire   [63:0] bitcast_ln716_2_fu_363_p1;
wire   [53:0] grp_fu_404_p1;
wire   [17:0] grp_fu_417_p1;
wire   [10:0] add_ln15_2_fu_427_p2;
wire   [10:0] sub_ln15_5_fu_432_p2;
wire   [52:0] zext_ln15_13_cast_fu_451_p3;
wire   [11:0] zext_ln15_6_fu_448_p1;
wire   [11:0] sub_ln15_7_fu_473_p2;
wire   [63:0] bitcast_ln716_3_fu_495_p1;
wire   [53:0] grp_fu_536_p1;
wire   [17:0] grp_fu_549_p1;
wire   [10:0] add_ln15_3_fu_559_p2;
wire   [10:0] sub_ln15_8_fu_564_p2;
wire   [52:0] zext_ln15_19_cast_fu_583_p3;
wire   [11:0] zext_ln15_9_fu_580_p1;
wire   [11:0] sub_ln15_10_fu_605_p2;
wire   [63:0] bitcast_ln716_4_fu_627_p1;
wire    ap_block_pp0_stage2_grp0;
wire   [53:0] grp_fu_669_p1;
wire   [17:0] grp_fu_682_p1;
wire   [10:0] add_ln15_4_fu_692_p2;
wire   [10:0] sub_ln15_11_fu_697_p2;
wire   [52:0] zext_ln15_25_cast_fu_716_p3;
wire   [11:0] zext_ln15_12_fu_713_p1;
wire   [11:0] sub_ln15_13_fu_738_p2;
wire   [63:0] bitcast_ln716_5_fu_760_p1;
wire   [53:0] grp_fu_807_p1;
wire   [17:0] grp_fu_820_p1;
wire   [10:0] add_ln15_5_fu_830_p2;
wire   [10:0] sub_ln15_14_fu_835_p2;
wire   [52:0] zext_ln15_31_cast_fu_854_p3;
wire   [11:0] zext_ln15_15_fu_851_p1;
wire   [11:0] sub_ln15_16_fu_876_p2;
wire   [63:0] bitcast_ln716_6_fu_898_p1;
wire   [53:0] grp_fu_945_p1;
wire   [17:0] grp_fu_958_p1;
wire   [10:0] add_ln15_6_fu_968_p2;
wire   [10:0] sub_ln15_17_fu_973_p2;
wire   [52:0] zext_ln15_37_cast_fu_992_p3;
wire   [11:0] zext_ln15_18_fu_989_p1;
wire   [11:0] sub_ln15_19_fu_1014_p2;
wire   [63:0] bitcast_ln716_7_fu_1036_p1;
wire   [53:0] grp_fu_1083_p1;
wire   [17:0] grp_fu_1096_p1;
wire   [10:0] add_ln15_7_fu_1106_p2;
wire   [10:0] sub_ln15_20_fu_1111_p2;
wire   [52:0] zext_ln15_43_cast_fu_1130_p3;
wire   [11:0] zext_ln15_21_fu_1127_p1;
wire   [11:0] sub_ln15_22_fu_1152_p2;
wire   [53:0] grp_fu_1193_p1;
wire   [17:0] grp_fu_1206_p1;
wire   [10:0] add_ln15_8_fu_1216_p2;
wire   [10:0] sub_ln15_23_fu_1221_p2;
wire   [63:0] bitcast_ln716_8_fu_1237_p1;
wire   [17:0] trunc_ln15_6_fu_1277_p1;
wire   [17:0] select_ln15_60_fu_1270_p3;
wire   [0:0] xor_ln15_fu_1287_p2;
wire   [0:0] or_ln15_fu_1297_p2;
wire   [0:0] xor_ln15_1_fu_1301_p2;
wire   [0:0] and_ln15_fu_1292_p2;
wire   [0:0] and_ln15_1_fu_1307_p2;
wire   [17:0] x_int_0_fu_1321_p6;
wire   [17:0] x_int_0_fu_1321_p9;
wire   [2:0] x_int_0_fu_1321_p10;
wire   [53:0] grp_fu_1357_p1;
wire   [17:0] grp_fu_1370_p1;
wire   [52:0] zext_ln15_46_cast_fu_1378_p3;
wire   [11:0] zext_ln15_24_fu_1375_p1;
wire   [11:0] sub_ln15_25_fu_1400_p2;
wire   [63:0] bitcast_ln716_9_fu_1422_p1;
wire   [17:0] trunc_ln15_12_fu_1462_p1;
wire   [17:0] select_ln15_61_fu_1455_p3;
wire   [0:0] xor_ln15_2_fu_1472_p2;
wire   [0:0] or_ln15_1_fu_1482_p2;
wire   [0:0] xor_ln15_3_fu_1486_p2;
wire   [0:0] and_ln15_2_fu_1477_p2;
wire   [0:0] and_ln15_3_fu_1492_p2;
wire   [17:0] x_int_1_fu_1506_p6;
wire   [17:0] x_int_1_fu_1506_p9;
wire   [2:0] x_int_1_fu_1506_p10;
wire   [10:0] add_ln15_9_fu_1539_p2;
wire   [10:0] sub_ln15_26_fu_1544_p2;
wire   [52:0] zext_ln15_48_cast_fu_1563_p3;
wire   [11:0] zext_ln15_27_fu_1560_p1;
wire   [11:0] sub_ln15_28_fu_1585_p2;
wire   [63:0] bitcast_ln716_10_fu_1607_p1;
wire   [17:0] trunc_ln15_18_fu_1647_p1;
wire   [17:0] select_ln15_62_fu_1640_p3;
wire   [0:0] xor_ln15_4_fu_1657_p2;
wire   [0:0] or_ln15_2_fu_1667_p2;
wire   [0:0] xor_ln15_5_fu_1671_p2;
wire   [0:0] and_ln15_4_fu_1662_p2;
wire   [0:0] and_ln15_5_fu_1677_p2;
wire   [17:0] x_int_2_fu_1691_p6;
wire   [17:0] x_int_2_fu_1691_p9;
wire   [2:0] x_int_2_fu_1691_p10;
wire   [53:0] grp_fu_1727_p1;
wire   [17:0] grp_fu_1740_p1;
wire   [10:0] add_ln15_10_fu_1750_p2;
wire   [10:0] sub_ln15_29_fu_1755_p2;
wire   [52:0] zext_ln15_50_cast_fu_1774_p3;
wire   [11:0] zext_ln15_30_fu_1771_p1;
wire   [11:0] sub_ln15_31_fu_1796_p2;
wire   [63:0] bitcast_ln716_11_fu_1818_p1;
wire   [17:0] trunc_ln15_24_fu_1853_p1;
wire   [17:0] select_ln15_63_fu_1846_p3;
wire   [0:0] xor_ln15_6_fu_1863_p2;
wire   [0:0] or_ln15_3_fu_1873_p2;
wire   [0:0] xor_ln15_7_fu_1877_p2;
wire   [0:0] and_ln15_6_fu_1868_p2;
wire   [0:0] and_ln15_7_fu_1883_p2;
wire   [17:0] x_int_3_fu_1897_p6;
wire   [17:0] x_int_3_fu_1897_p9;
wire   [2:0] x_int_3_fu_1897_p10;
wire   [53:0] grp_fu_1927_p1;
wire   [17:0] grp_fu_1940_p1;
wire   [10:0] add_ln15_11_fu_1950_p2;
wire   [10:0] sub_ln15_32_fu_1955_p2;
wire   [52:0] zext_ln15_52_cast_fu_1974_p3;
wire   [11:0] zext_ln15_33_fu_1971_p1;
wire   [11:0] sub_ln15_34_fu_1996_p2;
wire   [63:0] bitcast_ln716_12_fu_2018_p1;
wire   [17:0] trunc_ln15_30_fu_2053_p1;
wire   [17:0] select_ln15_64_fu_2046_p3;
wire   [0:0] xor_ln15_8_fu_2063_p2;
wire   [0:0] or_ln15_4_fu_2073_p2;
wire   [0:0] xor_ln15_9_fu_2077_p2;
wire   [0:0] and_ln15_8_fu_2068_p2;
wire   [0:0] and_ln15_9_fu_2083_p2;
wire   [17:0] x_int_4_fu_2097_p6;
wire   [17:0] x_int_4_fu_2097_p9;
wire   [2:0] x_int_4_fu_2097_p10;
wire   [53:0] grp_fu_2133_p1;
wire   [17:0] grp_fu_2146_p1;
wire   [10:0] add_ln15_12_fu_2156_p2;
wire   [10:0] sub_ln15_35_fu_2161_p2;
wire   [52:0] zext_ln15_54_cast_fu_2180_p3;
wire   [11:0] zext_ln15_36_fu_2177_p1;
wire   [11:0] sub_ln15_37_fu_2202_p2;
wire   [63:0] bitcast_ln716_13_fu_2224_p1;
wire   [17:0] trunc_ln15_36_fu_2259_p1;
wire   [17:0] select_ln15_65_fu_2252_p3;
wire   [0:0] xor_ln15_10_fu_2269_p2;
wire   [0:0] or_ln15_5_fu_2279_p2;
wire   [0:0] xor_ln15_11_fu_2283_p2;
wire   [0:0] and_ln15_10_fu_2274_p2;
wire   [0:0] and_ln15_11_fu_2289_p2;
wire   [17:0] x_int_5_fu_2303_p6;
wire   [17:0] x_int_5_fu_2303_p9;
wire   [2:0] x_int_5_fu_2303_p10;
wire   [53:0] grp_fu_2339_p1;
wire   [17:0] grp_fu_2352_p1;
wire   [10:0] add_ln15_13_fu_2362_p2;
wire   [10:0] sub_ln15_38_fu_2367_p2;
wire   [52:0] zext_ln15_56_cast_fu_2386_p3;
wire   [11:0] zext_ln15_39_fu_2383_p1;
wire   [11:0] sub_ln15_40_fu_2408_p2;
wire   [63:0] bitcast_ln716_14_fu_2430_p1;
wire   [17:0] trunc_ln15_42_fu_2465_p1;
wire   [17:0] select_ln15_66_fu_2458_p3;
wire   [0:0] xor_ln15_12_fu_2475_p2;
wire   [0:0] or_ln15_6_fu_2485_p2;
wire   [0:0] xor_ln15_13_fu_2489_p2;
wire   [0:0] and_ln15_12_fu_2480_p2;
wire   [0:0] and_ln15_13_fu_2495_p2;
wire   [17:0] x_int_6_fu_2509_p6;
wire   [17:0] x_int_6_fu_2509_p9;
wire   [2:0] x_int_6_fu_2509_p10;
wire   [53:0] grp_fu_2545_p1;
wire   [17:0] grp_fu_2558_p1;
wire   [10:0] add_ln15_14_fu_2568_p2;
wire   [10:0] sub_ln15_41_fu_2573_p2;
wire   [52:0] zext_ln15_58_cast_fu_2592_p3;
wire   [11:0] zext_ln15_42_fu_2589_p1;
wire   [11:0] sub_ln15_43_fu_2614_p2;
wire   [17:0] trunc_ln15_48_fu_2643_p1;
wire   [17:0] select_ln15_67_fu_2636_p3;
wire   [0:0] xor_ln15_14_fu_2653_p2;
wire   [0:0] or_ln15_7_fu_2663_p2;
wire   [0:0] xor_ln15_15_fu_2667_p2;
wire   [0:0] and_ln15_14_fu_2658_p2;
wire   [0:0] and_ln15_15_fu_2673_p2;
wire   [17:0] x_int_7_fu_2687_p6;
wire   [17:0] x_int_7_fu_2687_p9;
wire   [2:0] x_int_7_fu_2687_p10;
wire   [53:0] grp_fu_2723_p1;
wire   [17:0] grp_fu_2736_p1;
wire   [10:0] add_ln15_15_fu_2746_p2;
wire   [10:0] sub_ln15_44_fu_2751_p2;
wire   [53:0] grp_fu_2781_p1;
wire   [17:0] grp_fu_2794_p1;
wire   [17:0] trunc_ln15_54_fu_2806_p1;
wire   [17:0] select_ln15_68_fu_2799_p3;
wire   [0:0] xor_ln15_16_fu_2816_p2;
wire   [0:0] or_ln15_8_fu_2826_p2;
wire   [0:0] xor_ln15_17_fu_2830_p2;
wire   [0:0] and_ln15_16_fu_2821_p2;
wire   [0:0] and_ln15_17_fu_2836_p2;
wire   [17:0] x_int_9_fu_2850_p6;
wire   [17:0] x_int_9_fu_2850_p9;
wire   [2:0] x_int_9_fu_2850_p10;
wire   [17:0] trunc_ln15_60_fu_2885_p1;
wire   [17:0] select_ln15_69_fu_2878_p3;
wire   [0:0] xor_ln15_18_fu_2895_p2;
wire   [0:0] or_ln15_9_fu_2905_p2;
wire   [0:0] xor_ln15_19_fu_2909_p2;
wire   [0:0] and_ln15_18_fu_2900_p2;
wire   [0:0] and_ln15_19_fu_2915_p2;
wire   [17:0] x_int_s_fu_2929_p6;
wire   [17:0] x_int_s_fu_2929_p9;
wire   [2:0] x_int_s_fu_2929_p10;
wire   [17:0] trunc_ln15_66_fu_2964_p1;
wire   [17:0] select_ln15_70_fu_2957_p3;
wire   [0:0] xor_ln15_20_fu_2974_p2;
wire   [0:0] or_ln15_10_fu_2984_p2;
wire   [0:0] xor_ln15_21_fu_2988_p2;
wire   [0:0] and_ln15_20_fu_2979_p2;
wire   [0:0] and_ln15_21_fu_2994_p2;
wire   [17:0] x_int_8_fu_3008_p6;
wire   [17:0] x_int_8_fu_3008_p9;
wire   [2:0] x_int_8_fu_3008_p10;
wire   [17:0] trunc_ln15_72_fu_3037_p1;
wire   [17:0] select_ln15_71_fu_3030_p3;
wire   [0:0] xor_ln15_22_fu_3047_p2;
wire   [0:0] or_ln15_11_fu_3057_p2;
wire   [0:0] xor_ln15_23_fu_3061_p2;
wire   [0:0] and_ln15_22_fu_3052_p2;
wire   [0:0] and_ln15_23_fu_3067_p2;
wire   [17:0] x_int_10_fu_3081_p6;
wire   [17:0] x_int_10_fu_3081_p9;
wire   [2:0] x_int_10_fu_3081_p10;
wire   [17:0] trunc_ln15_78_fu_3110_p1;
wire   [17:0] select_ln15_72_fu_3103_p3;
wire   [0:0] xor_ln15_24_fu_3120_p2;
wire   [0:0] or_ln15_12_fu_3130_p2;
wire   [0:0] xor_ln15_25_fu_3134_p2;
wire   [0:0] and_ln15_24_fu_3125_p2;
wire   [0:0] and_ln15_25_fu_3140_p2;
wire   [17:0] x_int_11_fu_3154_p6;
wire   [17:0] x_int_11_fu_3154_p9;
wire   [2:0] x_int_11_fu_3154_p10;
wire   [17:0] trunc_ln15_84_fu_3183_p1;
wire   [17:0] select_ln15_73_fu_3176_p3;
wire   [0:0] xor_ln15_26_fu_3193_p2;
wire   [0:0] or_ln15_13_fu_3203_p2;
wire   [0:0] xor_ln15_27_fu_3207_p2;
wire   [0:0] and_ln15_26_fu_3198_p2;
wire   [0:0] and_ln15_27_fu_3213_p2;
wire   [17:0] x_int_12_fu_3227_p6;
wire   [17:0] x_int_12_fu_3227_p9;
wire   [2:0] x_int_12_fu_3227_p10;
wire    ap_block_pp0_stage6;
wire   [17:0] trunc_ln15_90_fu_3256_p1;
wire   [17:0] select_ln15_74_fu_3249_p3;
wire   [0:0] xor_ln15_28_fu_3266_p2;
wire   [0:0] or_ln15_14_fu_3276_p2;
wire   [0:0] xor_ln15_29_fu_3280_p2;
wire   [0:0] and_ln15_28_fu_3271_p2;
wire   [0:0] and_ln15_29_fu_3286_p2;
wire   [17:0] x_int_13_fu_3300_p6;
wire   [17:0] x_int_13_fu_3300_p9;
wire   [2:0] x_int_13_fu_3300_p10;
wire   [17:0] x_int_13_fu_3300_p11;
reg    grp_fu_112_ce;
reg    ap_block_pp0_stage10_11001;
reg    ap_block_pp0_stage11_11001;
reg    ap_block_pp0_stage12_11001;
reg    ap_block_pp0_stage13_11001;
reg    ap_block_pp0_stage14_11001;
reg    ap_block_pp0_stage15_11001;
reg    ap_block_pp0_stage0_11001;
reg    ap_block_pp0_stage1_11001;
reg    ap_block_pp0_stage2_11001;
reg    ap_block_pp0_stage3_11001;
reg    ap_block_pp0_stage4_11001;
reg    ap_block_pp0_stage5_11001;
reg    ap_block_pp0_stage6_11001;
reg    ap_block_pp0_stage7_11001;
reg    ap_block_pp0_stage8_11001;
reg    ap_block_pp0_stage9_11001;
reg    grp_fu_404_ce;
reg    grp_fu_417_ce;
reg    grp_fu_536_ce;
reg    grp_fu_549_ce;
reg    grp_fu_669_ce;
reg    grp_fu_682_ce;
reg    grp_fu_807_ce;
reg    grp_fu_820_ce;
reg    grp_fu_945_ce;
reg    grp_fu_958_ce;
reg    grp_fu_1083_ce;
reg    grp_fu_1096_ce;
reg    grp_fu_1193_ce;
reg    grp_fu_1206_ce;
reg    grp_fu_1357_ce;
reg    grp_fu_1370_ce;
reg    grp_fu_1727_ce;
reg    grp_fu_1740_ce;
reg    grp_fu_1927_ce;
reg    grp_fu_1940_ce;
reg    grp_fu_2133_ce;
reg    grp_fu_2146_ce;
reg    grp_fu_2339_ce;
reg    grp_fu_2352_ce;
reg    grp_fu_2545_ce;
reg    grp_fu_2558_ce;
reg    grp_fu_2723_ce;
reg    grp_fu_2736_ce;
reg    grp_fu_2781_ce;
reg    grp_fu_2794_ce;
reg   [15:0] ap_NS_fsm;
reg    ap_idle_pp0_1to2;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire  signed [2:0] x_int_0_fu_1321_p1;
wire   [2:0] x_int_0_fu_1321_p3;
wire   [2:0] x_int_0_fu_1321_p5;
wire   [2:0] x_int_0_fu_1321_p7;
wire  signed [2:0] x_int_1_fu_1506_p1;
wire   [2:0] x_int_1_fu_1506_p3;
wire   [2:0] x_int_1_fu_1506_p5;
wire   [2:0] x_int_1_fu_1506_p7;
wire  signed [2:0] x_int_2_fu_1691_p1;
wire   [2:0] x_int_2_fu_1691_p3;
wire   [2:0] x_int_2_fu_1691_p5;
wire   [2:0] x_int_2_fu_1691_p7;
wire  signed [2:0] x_int_3_fu_1897_p1;
wire   [2:0] x_int_3_fu_1897_p3;
wire   [2:0] x_int_3_fu_1897_p5;
wire   [2:0] x_int_3_fu_1897_p7;
wire  signed [2:0] x_int_4_fu_2097_p1;
wire   [2:0] x_int_4_fu_2097_p3;
wire   [2:0] x_int_4_fu_2097_p5;
wire   [2:0] x_int_4_fu_2097_p7;
wire  signed [2:0] x_int_5_fu_2303_p1;
wire   [2:0] x_int_5_fu_2303_p3;
wire   [2:0] x_int_5_fu_2303_p5;
wire   [2:0] x_int_5_fu_2303_p7;
wire  signed [2:0] x_int_6_fu_2509_p1;
wire   [2:0] x_int_6_fu_2509_p3;
wire   [2:0] x_int_6_fu_2509_p5;
wire   [2:0] x_int_6_fu_2509_p7;
wire  signed [2:0] x_int_7_fu_2687_p1;
wire   [2:0] x_int_7_fu_2687_p3;
wire   [2:0] x_int_7_fu_2687_p5;
wire   [2:0] x_int_7_fu_2687_p7;
wire  signed [2:0] x_int_9_fu_2850_p1;
wire   [2:0] x_int_9_fu_2850_p3;
wire   [2:0] x_int_9_fu_2850_p5;
wire   [2:0] x_int_9_fu_2850_p7;
wire  signed [2:0] x_int_s_fu_2929_p1;
wire   [2:0] x_int_s_fu_2929_p3;
wire   [2:0] x_int_s_fu_2929_p5;
wire   [2:0] x_int_s_fu_2929_p7;
wire  signed [2:0] x_int_8_fu_3008_p1;
wire   [2:0] x_int_8_fu_3008_p3;
wire   [2:0] x_int_8_fu_3008_p5;
wire   [2:0] x_int_8_fu_3008_p7;
wire  signed [2:0] x_int_10_fu_3081_p1;
wire   [2:0] x_int_10_fu_3081_p3;
wire   [2:0] x_int_10_fu_3081_p5;
wire   [2:0] x_int_10_fu_3081_p7;
wire  signed [2:0] x_int_11_fu_3154_p1;
wire   [2:0] x_int_11_fu_3154_p3;
wire   [2:0] x_int_11_fu_3154_p5;
wire   [2:0] x_int_11_fu_3154_p7;
wire  signed [2:0] x_int_12_fu_3227_p1;
wire   [2:0] x_int_12_fu_3227_p3;
wire   [2:0] x_int_12_fu_3227_p5;
wire   [2:0] x_int_12_fu_3227_p7;
wire  signed [2:0] x_int_13_fu_3300_p1;
wire   [2:0] x_int_13_fu_3300_p3;
wire   [2:0] x_int_13_fu_3300_p5;
wire   [2:0] x_int_13_fu_3300_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 16'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage10_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage11_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage12_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage13_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage14_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage15_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage3_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage4_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage5_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage6_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage7_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage8_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage9_subdone_grp0_done_reg = 1'b0;
end

conifer_jettag_accelerator_fpext_32ns_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_4_no_dsp_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_112_p0),
    .ce(grp_fu_112_ce),
    .dout(grp_fu_112_p1)
);

conifer_jettag_accelerator_ashr_54ns_11ns_54_7_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .OP( 2 ),
    .din0_WIDTH( 54 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 54 ))
ashr_54ns_11ns_54_7_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln15_reg_3516),
    .din1(grp_fu_404_p1),
    .ce(grp_fu_404_ce),
    .dout(grp_fu_404_p2)
);

conifer_jettag_accelerator_shl_18ns_11ns_18_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .OP( 0 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 18 ))
shl_18ns_11ns_18_2_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln15_5_reg_3529),
    .din1(grp_fu_417_p1),
    .ce(grp_fu_417_ce),
    .dout(grp_fu_417_p2)
);

conifer_jettag_accelerator_ashr_54ns_11ns_54_7_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .OP( 2 ),
    .din0_WIDTH( 54 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 54 ))
ashr_54ns_11ns_54_7_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln15_4_reg_3616),
    .din1(grp_fu_536_p1),
    .ce(grp_fu_536_ce),
    .dout(grp_fu_536_p2)
);

conifer_jettag_accelerator_shl_18ns_11ns_18_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .OP( 0 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 18 ))
shl_18ns_11ns_18_2_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln15_11_reg_3629),
    .din1(grp_fu_549_p1),
    .ce(grp_fu_549_ce),
    .dout(grp_fu_549_p2)
);

conifer_jettag_accelerator_ashr_54ns_11ns_54_7_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .OP( 2 ),
    .din0_WIDTH( 54 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 54 ))
ashr_54ns_11ns_54_7_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln15_8_reg_3721),
    .din1(grp_fu_669_p1),
    .ce(grp_fu_669_ce),
    .dout(grp_fu_669_p2)
);

conifer_jettag_accelerator_shl_18ns_11ns_18_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .OP( 0 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 18 ))
shl_18ns_11ns_18_2_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln15_17_reg_3734),
    .din1(grp_fu_682_p1),
    .ce(grp_fu_682_ce),
    .dout(grp_fu_682_p2)
);

conifer_jettag_accelerator_ashr_54ns_11ns_54_7_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .OP( 2 ),
    .din0_WIDTH( 54 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 54 ))
ashr_54ns_11ns_54_7_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln15_12_reg_3826),
    .din1(grp_fu_807_p1),
    .ce(grp_fu_807_ce),
    .dout(grp_fu_807_p2)
);

conifer_jettag_accelerator_shl_18ns_11ns_18_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .OP( 0 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 18 ))
shl_18ns_11ns_18_2_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln15_23_reg_3839),
    .din1(grp_fu_820_p1),
    .ce(grp_fu_820_ce),
    .dout(grp_fu_820_p2)
);

conifer_jettag_accelerator_ashr_54ns_11ns_54_7_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .OP( 2 ),
    .din0_WIDTH( 54 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 54 ))
ashr_54ns_11ns_54_7_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln15_16_reg_3936),
    .din1(grp_fu_945_p1),
    .ce(grp_fu_945_ce),
    .dout(grp_fu_945_p2)
);

conifer_jettag_accelerator_shl_18ns_11ns_18_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .OP( 0 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 18 ))
shl_18ns_11ns_18_2_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln15_29_reg_3949),
    .din1(grp_fu_958_p1),
    .ce(grp_fu_958_ce),
    .dout(grp_fu_958_p2)
);

conifer_jettag_accelerator_ashr_54ns_11ns_54_7_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .OP( 2 ),
    .din0_WIDTH( 54 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 54 ))
ashr_54ns_11ns_54_7_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln15_20_reg_4046),
    .din1(grp_fu_1083_p1),
    .ce(grp_fu_1083_ce),
    .dout(grp_fu_1083_p2)
);

conifer_jettag_accelerator_shl_18ns_11ns_18_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .OP( 0 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 18 ))
shl_18ns_11ns_18_2_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln15_35_reg_4059),
    .din1(grp_fu_1096_p1),
    .ce(grp_fu_1096_ce),
    .dout(grp_fu_1096_p2)
);

conifer_jettag_accelerator_ashr_54ns_11ns_54_7_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .OP( 2 ),
    .din0_WIDTH( 54 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 54 ))
ashr_54ns_11ns_54_7_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln15_24_reg_4156),
    .din1(grp_fu_1193_p1),
    .ce(grp_fu_1193_ce),
    .dout(grp_fu_1193_p2)
);

conifer_jettag_accelerator_shl_18ns_11ns_18_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .OP( 0 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 18 ))
shl_18ns_11ns_18_2_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln15_41_reg_4169),
    .din1(grp_fu_1206_p1),
    .ce(grp_fu_1206_ce),
    .dout(grp_fu_1206_p2)
);

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_9_3_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h4 ),
    .din0_WIDTH( 18 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 18 ),
    .CASE2( 3'h1 ),
    .din2_WIDTH( 18 ),
    .CASE3( 3'h0 ),
    .din3_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 18 ))
sparsemux_9_3_18_1_1_U16(
    .din0(18'd0),
    .din1(trunc_ln15_5_reg_3529),
    .din2(x_int_0_fu_1321_p6),
    .din3(select_ln15_3_reg_3796),
    .def(x_int_0_fu_1321_p9),
    .sel(x_int_0_fu_1321_p10),
    .dout(x_int_0_fu_1321_p11)
);

conifer_jettag_accelerator_ashr_54ns_11ns_54_7_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .OP( 2 ),
    .din0_WIDTH( 54 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 54 ))
ashr_54ns_11ns_54_7_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln15_28_reg_4250),
    .din1(grp_fu_1357_p1),
    .ce(grp_fu_1357_ce),
    .dout(grp_fu_1357_p2)
);

conifer_jettag_accelerator_shl_18ns_11ns_18_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .OP( 0 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 18 ))
shl_18ns_11ns_18_2_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln15_47_reg_4263),
    .din1(grp_fu_1370_p1),
    .ce(grp_fu_1370_ce),
    .dout(grp_fu_1370_p2)
);

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_9_3_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h4 ),
    .din0_WIDTH( 18 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 18 ),
    .CASE2( 3'h1 ),
    .din2_WIDTH( 18 ),
    .CASE3( 3'h0 ),
    .din3_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 18 ))
sparsemux_9_3_18_1_1_U19(
    .din0(18'd0),
    .din1(trunc_ln15_11_reg_3629),
    .din2(x_int_1_fu_1506_p6),
    .din3(select_ln15_7_reg_3906),
    .def(x_int_1_fu_1506_p9),
    .sel(x_int_1_fu_1506_p10),
    .dout(x_int_1_fu_1506_p11)
);

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_9_3_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h4 ),
    .din0_WIDTH( 18 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 18 ),
    .CASE2( 3'h1 ),
    .din2_WIDTH( 18 ),
    .CASE3( 3'h0 ),
    .din3_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 18 ))
sparsemux_9_3_18_1_1_U20(
    .din0(18'd0),
    .din1(trunc_ln15_17_reg_3734),
    .din2(x_int_2_fu_1691_p6),
    .din3(select_ln15_11_reg_4016),
    .def(x_int_2_fu_1691_p9),
    .sel(x_int_2_fu_1691_p10),
    .dout(x_int_2_fu_1691_p11)
);

conifer_jettag_accelerator_ashr_54ns_11ns_54_7_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .OP( 2 ),
    .din0_WIDTH( 54 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 54 ))
ashr_54ns_11ns_54_7_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln15_32_reg_4416),
    .din1(grp_fu_1727_p1),
    .ce(grp_fu_1727_ce),
    .dout(grp_fu_1727_p2)
);

conifer_jettag_accelerator_shl_18ns_11ns_18_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .OP( 0 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 18 ))
shl_18ns_11ns_18_2_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln15_53_reg_4429),
    .din1(grp_fu_1740_p1),
    .ce(grp_fu_1740_ce),
    .dout(grp_fu_1740_p2)
);

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_9_3_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h4 ),
    .din0_WIDTH( 18 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 18 ),
    .CASE2( 3'h1 ),
    .din2_WIDTH( 18 ),
    .CASE3( 3'h0 ),
    .din3_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 18 ))
sparsemux_9_3_18_1_1_U23(
    .din0(18'd0),
    .din1(trunc_ln15_23_reg_3839),
    .din2(x_int_3_fu_1897_p6),
    .din3(select_ln15_15_reg_4126),
    .def(x_int_3_fu_1897_p9),
    .sel(x_int_3_fu_1897_p10),
    .dout(x_int_3_fu_1897_p11)
);

conifer_jettag_accelerator_ashr_54ns_11ns_54_7_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .OP( 2 ),
    .din0_WIDTH( 54 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 54 ))
ashr_54ns_11ns_54_7_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln15_36_reg_4531),
    .din1(grp_fu_1927_p1),
    .ce(grp_fu_1927_ce),
    .dout(grp_fu_1927_p2)
);

conifer_jettag_accelerator_shl_18ns_11ns_18_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .OP( 0 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 18 ))
shl_18ns_11ns_18_2_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln15_59_reg_4544),
    .din1(grp_fu_1940_p1),
    .ce(grp_fu_1940_ce),
    .dout(grp_fu_1940_p2)
);

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_9_3_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h4 ),
    .din0_WIDTH( 18 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 18 ),
    .CASE2( 3'h1 ),
    .din2_WIDTH( 18 ),
    .CASE3( 3'h0 ),
    .din3_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 18 ))
sparsemux_9_3_18_1_1_U26(
    .din0(18'd0),
    .din1(trunc_ln15_29_reg_3949),
    .din2(x_int_4_fu_2097_p6),
    .din3(select_ln15_19_reg_4220),
    .def(x_int_4_fu_2097_p9),
    .sel(x_int_4_fu_2097_p10),
    .dout(x_int_4_fu_2097_p11)
);

conifer_jettag_accelerator_ashr_54ns_11ns_54_7_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .OP( 2 ),
    .din0_WIDTH( 54 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 54 ))
ashr_54ns_11ns_54_7_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln15_40_reg_4641),
    .din1(grp_fu_2133_p1),
    .ce(grp_fu_2133_ce),
    .dout(grp_fu_2133_p2)
);

conifer_jettag_accelerator_shl_18ns_11ns_18_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .OP( 0 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 18 ))
shl_18ns_11ns_18_2_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln15_65_reg_4654),
    .din1(grp_fu_2146_p1),
    .ce(grp_fu_2146_ce),
    .dout(grp_fu_2146_p2)
);

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_9_3_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h4 ),
    .din0_WIDTH( 18 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 18 ),
    .CASE2( 3'h1 ),
    .din2_WIDTH( 18 ),
    .CASE3( 3'h0 ),
    .din3_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 18 ))
sparsemux_9_3_18_1_1_U29(
    .din0(18'd0),
    .din1(trunc_ln15_35_reg_4059),
    .din2(x_int_5_fu_2303_p6),
    .din3(select_ln15_23_reg_4305),
    .def(x_int_5_fu_2303_p9),
    .sel(x_int_5_fu_2303_p10),
    .dout(x_int_5_fu_2303_p11)
);

conifer_jettag_accelerator_ashr_54ns_11ns_54_7_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .OP( 2 ),
    .din0_WIDTH( 54 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 54 ))
ashr_54ns_11ns_54_7_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln15_44_reg_4756),
    .din1(grp_fu_2339_p1),
    .ce(grp_fu_2339_ce),
    .dout(grp_fu_2339_p2)
);

conifer_jettag_accelerator_shl_18ns_11ns_18_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .OP( 0 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 18 ))
shl_18ns_11ns_18_2_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln15_71_reg_4769),
    .din1(grp_fu_2352_p1),
    .ce(grp_fu_2352_ce),
    .dout(grp_fu_2352_p2)
);

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_9_3_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h4 ),
    .din0_WIDTH( 18 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 18 ),
    .CASE2( 3'h1 ),
    .din2_WIDTH( 18 ),
    .CASE3( 3'h0 ),
    .din3_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 18 ))
sparsemux_9_3_18_1_1_U32(
    .din0(18'd0),
    .din1(trunc_ln15_41_reg_4169),
    .din2(x_int_6_fu_2509_p6),
    .din3(select_ln15_27_reg_4406),
    .def(x_int_6_fu_2509_p9),
    .sel(x_int_6_fu_2509_p10),
    .dout(x_int_6_fu_2509_p11)
);

conifer_jettag_accelerator_ashr_54ns_11ns_54_7_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .OP( 2 ),
    .din0_WIDTH( 54 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 54 ))
ashr_54ns_11ns_54_7_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln15_48_reg_4871),
    .din1(grp_fu_2545_p1),
    .ce(grp_fu_2545_ce),
    .dout(grp_fu_2545_p2)
);

conifer_jettag_accelerator_shl_18ns_11ns_18_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .OP( 0 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 18 ))
shl_18ns_11ns_18_2_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln15_77_reg_4884),
    .din1(grp_fu_2558_p1),
    .ce(grp_fu_2558_ce),
    .dout(grp_fu_2558_p2)
);

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_9_3_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h4 ),
    .din0_WIDTH( 18 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 18 ),
    .CASE2( 3'h1 ),
    .din2_WIDTH( 18 ),
    .CASE3( 3'h0 ),
    .din3_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 18 ))
sparsemux_9_3_18_1_1_U35(
    .din0(18'd0),
    .din1(trunc_ln15_47_reg_4263),
    .din2(x_int_7_fu_2687_p6),
    .din3(select_ln15_31_reg_4506),
    .def(x_int_7_fu_2687_p9),
    .sel(x_int_7_fu_2687_p10),
    .dout(x_int_7_fu_2687_p11)
);

conifer_jettag_accelerator_ashr_54ns_11ns_54_7_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .OP( 2 ),
    .din0_WIDTH( 54 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 54 ))
ashr_54ns_11ns_54_7_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln15_52_reg_4986),
    .din1(grp_fu_2723_p1),
    .ce(grp_fu_2723_ce),
    .dout(grp_fu_2723_p2)
);

conifer_jettag_accelerator_shl_18ns_11ns_18_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .OP( 0 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 18 ))
shl_18ns_11ns_18_2_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln15_83_reg_4999),
    .din1(grp_fu_2736_p1),
    .ce(grp_fu_2736_ce),
    .dout(grp_fu_2736_p2)
);

conifer_jettag_accelerator_ashr_54ns_11ns_54_7_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .OP( 2 ),
    .din0_WIDTH( 54 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 54 ))
ashr_54ns_11ns_54_7_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln15_56_reg_5075),
    .din1(grp_fu_2781_p1),
    .ce(grp_fu_2781_ce),
    .dout(grp_fu_2781_p2)
);

conifer_jettag_accelerator_shl_18ns_11ns_18_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .OP( 0 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 18 ))
shl_18ns_11ns_18_2_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln15_89_reg_5088),
    .din1(grp_fu_2794_p1),
    .ce(grp_fu_2794_ce),
    .dout(grp_fu_2794_p2)
);

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_9_3_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h4 ),
    .din0_WIDTH( 18 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 18 ),
    .CASE2( 3'h1 ),
    .din2_WIDTH( 18 ),
    .CASE3( 3'h0 ),
    .din3_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 18 ))
sparsemux_9_3_18_1_1_U40(
    .din0(18'd0),
    .din1(trunc_ln15_53_reg_4429),
    .din2(x_int_9_fu_2850_p6),
    .din3(select_ln15_35_reg_4726),
    .def(x_int_9_fu_2850_p9),
    .sel(x_int_9_fu_2850_p10),
    .dout(x_int_9_fu_2850_p11)
);

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_9_3_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h4 ),
    .din0_WIDTH( 18 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 18 ),
    .CASE2( 3'h1 ),
    .din2_WIDTH( 18 ),
    .CASE3( 3'h0 ),
    .din3_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 18 ))
sparsemux_9_3_18_1_1_U41(
    .din0(18'd0),
    .din1(trunc_ln15_59_reg_4544),
    .din2(x_int_s_fu_2929_p6),
    .din3(select_ln15_39_reg_4841),
    .def(x_int_s_fu_2929_p9),
    .sel(x_int_s_fu_2929_p10),
    .dout(x_int_s_fu_2929_p11)
);

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_9_3_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h4 ),
    .din0_WIDTH( 18 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 18 ),
    .CASE2( 3'h1 ),
    .din2_WIDTH( 18 ),
    .CASE3( 3'h0 ),
    .din3_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 18 ))
sparsemux_9_3_18_1_1_U42(
    .din0(18'd0),
    .din1(trunc_ln15_65_reg_4654),
    .din2(x_int_8_fu_3008_p6),
    .din3(select_ln15_43_reg_4956),
    .def(x_int_8_fu_3008_p9),
    .sel(x_int_8_fu_3008_p10),
    .dout(x_int_8_fu_3008_p11)
);

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_9_3_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h4 ),
    .din0_WIDTH( 18 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 18 ),
    .CASE2( 3'h1 ),
    .din2_WIDTH( 18 ),
    .CASE3( 3'h0 ),
    .din3_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 18 ))
sparsemux_9_3_18_1_1_U43(
    .din0(18'd0),
    .din1(trunc_ln15_71_reg_4769),
    .din2(x_int_10_fu_3081_p6),
    .din3(select_ln15_47_reg_5045),
    .def(x_int_10_fu_3081_p9),
    .sel(x_int_10_fu_3081_p10),
    .dout(x_int_10_fu_3081_p11)
);

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_9_3_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h4 ),
    .din0_WIDTH( 18 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 18 ),
    .CASE2( 3'h1 ),
    .din2_WIDTH( 18 ),
    .CASE3( 3'h0 ),
    .din3_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 18 ))
sparsemux_9_3_18_1_1_U44(
    .din0(18'd0),
    .din1(trunc_ln15_77_reg_4884),
    .din2(x_int_11_fu_3154_p6),
    .din3(select_ln15_51_reg_5099),
    .def(x_int_11_fu_3154_p9),
    .sel(x_int_11_fu_3154_p10),
    .dout(x_int_11_fu_3154_p11)
);

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_9_3_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h4 ),
    .din0_WIDTH( 18 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 18 ),
    .CASE2( 3'h1 ),
    .din2_WIDTH( 18 ),
    .CASE3( 3'h0 ),
    .din3_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 18 ))
sparsemux_9_3_18_1_1_U45(
    .din0(18'd0),
    .din1(trunc_ln15_83_reg_4999),
    .din2(x_int_12_fu_3227_p6),
    .din3(select_ln15_55_reg_5139),
    .def(x_int_12_fu_3227_p9),
    .sel(x_int_12_fu_3227_p10),
    .dout(x_int_12_fu_3227_p11)
);

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_9_3_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h4 ),
    .din0_WIDTH( 18 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 18 ),
    .CASE2( 3'h1 ),
    .din2_WIDTH( 18 ),
    .CASE3( 3'h0 ),
    .din3_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 18 ))
sparsemux_9_3_18_1_1_U46(
    .din0(18'd0),
    .din1(trunc_ln15_89_reg_5088),
    .din2(x_int_13_fu_3300_p6),
    .din3(select_ln15_59_reg_5159),
    .def(x_int_13_fu_3300_p9),
    .sel(x_int_13_fu_3300_p10),
    .dout(x_int_13_fu_3300_p11)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage10_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage10)) begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_block_pp0_stage10_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage10_subdone_grp0)) begin
                ap_block_pp0_stage10_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage11_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage11)) begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_block_pp0_stage11_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage11_subdone_grp0)) begin
                ap_block_pp0_stage11_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage12_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage12)) begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_block_pp0_stage12_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage12_subdone_grp0)) begin
                ap_block_pp0_stage12_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage13_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage13)) begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_block_pp0_stage13_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage13_subdone_grp0)) begin
                ap_block_pp0_stage13_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage14_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage14)) begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_block_pp0_stage14_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage14_subdone_grp0)) begin
                ap_block_pp0_stage14_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage15_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage15)) begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_block_pp0_stage15_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage15_subdone_grp0)) begin
                ap_block_pp0_stage15_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp0)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp0)) begin
                ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone_grp0)) begin
                ap_block_pp0_stage3_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone_grp0)) begin
                ap_block_pp0_stage4_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone_grp0)) begin
                ap_block_pp0_stage5_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage6_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_block_pp0_stage6_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage6_subdone_grp0)) begin
                ap_block_pp0_stage6_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage7_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_block_pp0_stage7_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage7_subdone_grp0)) begin
                ap_block_pp0_stage7_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage8_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage8)) begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_block_pp0_stage8_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage8_subdone_grp0)) begin
                ap_block_pp0_stage8_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage9_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage9)) begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_block_pp0_stage9_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage9_subdone_grp0)) begin
                ap_block_pp0_stage9_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
        ashr_ln15_10_reg_5154 <= grp_fu_2133_p2;
        icmp_ln15_15_reg_3750 <= icmp_ln15_15_fu_600_p2;
        icmp_ln15_16_reg_3763 <= icmp_ln15_16_fu_615_p2;
        icmp_ln15_17_reg_3769 <= icmp_ln15_17_fu_621_p2;
        icmp_ln15_8_reg_3701 <= icmp_ln15_8_fu_528_p2;
        icmp_ln15_9_reg_3711 <= icmp_ln15_9_fu_541_p2;
        select_ln15_59_reg_5159 <= select_ln15_59_fu_2951_p3;
        select_ln15_8_reg_3721 <= select_ln15_8_fu_554_p3;
        select_ln15_9_reg_3726 <= select_ln15_9_fu_569_p3;
        shl_ln15_reg_3696 <= grp_fu_417_p2;
        sub_ln15_9_reg_3745 <= sub_ln15_9_fu_594_p2;
        tmp_20_reg_3786 <= {{bitcast_ln716_4_fu_627_p1[62:52]}};
        tmp_24_reg_3780 <= bitcast_ln716_4_fu_627_p1[32'd63];
        trunc_ln15_17_reg_3734 <= trunc_ln15_17_fu_576_p1;
        trunc_ln15_22_reg_3757 <= trunc_ln15_22_fu_611_p1;
        trunc_ln15_26_reg_3775 <= trunc_ln15_26_fu_631_p1;
        trunc_ln15_27_reg_3791 <= trunc_ln15_27_fu_651_p1;
        x_int_s_reg_5149 <= x_int_s_fu_2929_p11;
        zext_ln15_19_reg_3740[51 : 0] <= zext_ln15_19_fu_590_p1[51 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0))) begin
        ashr_ln15_11_reg_5169 <= grp_fu_2339_p2;
        icmp_ln15_13_reg_3806 <= icmp_ln15_13_fu_661_p2;
        icmp_ln15_14_reg_3816 <= icmp_ln15_14_fu_674_p2;
        icmp_ln15_20_reg_3855 <= icmp_ln15_20_fu_733_p2;
        icmp_ln15_21_reg_3868 <= icmp_ln15_21_fu_748_p2;
        icmp_ln15_22_reg_3874 <= icmp_ln15_22_fu_754_p2;
        select_ln15_12_reg_3826 <= select_ln15_12_fu_687_p3;
        select_ln15_13_reg_3831 <= select_ln15_13_fu_702_p3;
        select_ln15_3_reg_3796 <= select_ln15_3_fu_655_p3;
        shl_ln15_1_reg_3801 <= grp_fu_549_p2;
        sub_ln15_12_reg_3850 <= sub_ln15_12_fu_727_p2;
        tmp_25_reg_3885 <= bitcast_ln716_5_fu_760_p1[32'd63];
        tmp_26_reg_3891 <= {{bitcast_ln716_5_fu_760_p1[62:52]}};
        trunc_ln15_23_reg_3839 <= trunc_ln15_23_fu_709_p1;
        trunc_ln15_28_reg_3862 <= trunc_ln15_28_fu_744_p1;
        trunc_ln15_32_reg_3880 <= trunc_ln15_32_fu_764_p1;
        trunc_ln15_33_reg_3896 <= trunc_ln15_33_fu_784_p1;
        x_int_8_reg_5164 <= x_int_8_fu_3008_p11;
        zext_ln15_25_reg_3845[51 : 0] <= zext_ln15_25_fu_723_p1[51 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))) begin
        ashr_ln15_12_reg_5179 <= grp_fu_2545_p2;
        icmp_ln15_18_reg_3916 <= icmp_ln15_18_fu_799_p2;
        icmp_ln15_19_reg_3926 <= icmp_ln15_19_fu_812_p2;
        icmp_ln15_25_reg_3965 <= icmp_ln15_25_fu_871_p2;
        icmp_ln15_26_reg_3978 <= icmp_ln15_26_fu_886_p2;
        icmp_ln15_27_reg_3984 <= icmp_ln15_27_fu_892_p2;
        select_ln15_16_reg_3936 <= select_ln15_16_fu_825_p3;
        select_ln15_17_reg_3941 <= select_ln15_17_fu_840_p3;
        select_ln15_7_reg_3906 <= select_ln15_7_fu_793_p3;
        shl_ln15_2_reg_3911 <= grp_fu_682_p2;
        sub_ln15_15_reg_3960 <= sub_ln15_15_fu_865_p2;
        tmp_27_reg_3995 <= bitcast_ln716_6_fu_898_p1[32'd63];
        tmp_28_reg_4001 <= {{bitcast_ln716_6_fu_898_p1[62:52]}};
        trunc_ln15_29_reg_3949 <= trunc_ln15_29_fu_847_p1;
        trunc_ln15_34_reg_3972 <= trunc_ln15_34_fu_882_p1;
        trunc_ln15_38_reg_3990 <= trunc_ln15_38_fu_902_p1;
        trunc_ln15_39_reg_4006 <= trunc_ln15_39_fu_922_p1;
        x_int_10_reg_5174 <= x_int_10_fu_3081_p11;
        zext_ln15_31_reg_3955[51 : 0] <= zext_ln15_31_fu_861_p1[51 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0))) begin
        ashr_ln15_13_reg_5189 <= grp_fu_2723_p2;
        icmp_ln15_23_reg_4026 <= icmp_ln15_23_fu_937_p2;
        icmp_ln15_24_reg_4036 <= icmp_ln15_24_fu_950_p2;
        icmp_ln15_30_reg_4075 <= icmp_ln15_30_fu_1009_p2;
        icmp_ln15_31_reg_4088 <= icmp_ln15_31_fu_1024_p2;
        icmp_ln15_32_reg_4094 <= icmp_ln15_32_fu_1030_p2;
        select_ln15_11_reg_4016 <= select_ln15_11_fu_931_p3;
        select_ln15_20_reg_4046 <= select_ln15_20_fu_963_p3;
        select_ln15_21_reg_4051 <= select_ln15_21_fu_978_p3;
        shl_ln15_3_reg_4021 <= grp_fu_820_p2;
        sub_ln15_18_reg_4070 <= sub_ln15_18_fu_1003_p2;
        tmp_29_reg_4105 <= bitcast_ln716_7_fu_1036_p1[32'd63];
        tmp_30_reg_4111 <= {{bitcast_ln716_7_fu_1036_p1[62:52]}};
        trunc_ln15_35_reg_4059 <= trunc_ln15_35_fu_985_p1;
        trunc_ln15_40_reg_4082 <= trunc_ln15_40_fu_1020_p1;
        trunc_ln15_44_reg_4100 <= trunc_ln15_44_fu_1040_p1;
        trunc_ln15_45_reg_4116 <= trunc_ln15_45_fu_1060_p1;
        x_int_11_reg_5184 <= x_int_11_fu_3154_p11;
        zext_ln15_37_reg_4065[51 : 0] <= zext_ln15_37_fu_999_p1[51 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))) begin
        ashr_ln15_14_reg_5199 <= grp_fu_2781_p2;
        icmp_ln15_28_reg_4136 <= icmp_ln15_28_fu_1075_p2;
        icmp_ln15_29_reg_4146 <= icmp_ln15_29_fu_1088_p2;
        icmp_ln15_35_reg_4185 <= icmp_ln15_35_fu_1147_p2;
        icmp_ln15_36_reg_4198 <= icmp_ln15_36_fu_1162_p2;
        icmp_ln15_37_reg_4204 <= icmp_ln15_37_fu_1168_p2;
        select_ln15_15_reg_4126 <= select_ln15_15_fu_1069_p3;
        select_ln15_24_reg_4156 <= select_ln15_24_fu_1101_p3;
        select_ln15_25_reg_4161 <= select_ln15_25_fu_1116_p3;
        shl_ln15_4_reg_4131 <= grp_fu_958_p2;
        sub_ln15_21_reg_4180 <= sub_ln15_21_fu_1141_p2;
        trunc_ln15_41_reg_4169 <= trunc_ln15_41_fu_1123_p1;
        trunc_ln15_46_reg_4192 <= trunc_ln15_46_fu_1158_p1;
        x_int_12_reg_5194 <= x_int_12_fu_3227_p11;
        zext_ln15_43_reg_4175[51 : 0] <= zext_ln15_43_fu_1137_p1[51 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))) begin
        ashr_ln15_1_reg_4300 <= grp_fu_536_p2;
        icmp_ln15_38_reg_4315 <= icmp_ln15_38_fu_1349_p2;
        icmp_ln15_39_reg_4325 <= icmp_ln15_39_fu_1362_p2;
        icmp_ln15_40_reg_4345 <= icmp_ln15_40_fu_1395_p2;
        icmp_ln15_41_reg_4358 <= icmp_ln15_41_fu_1410_p2;
        icmp_ln15_42_reg_4364 <= icmp_ln15_42_fu_1416_p2;
        select_ln15_23_reg_4305 <= select_ln15_23_fu_1343_p3;
        shl_ln15_6_reg_4310 <= grp_fu_1206_p2;
        sub_ln15_24_reg_4340 <= sub_ln15_24_fu_1389_p2;
        tmp_33_reg_4375 <= bitcast_ln716_9_fu_1422_p1[32'd63];
        tmp_34_reg_4381 <= {{bitcast_ln716_9_fu_1422_p1[62:52]}};
        trunc_ln15_52_reg_4352 <= trunc_ln15_52_fu_1406_p1;
        trunc_ln15_56_reg_4370 <= trunc_ln15_56_fu_1426_p1;
        trunc_ln15_57_reg_4386 <= trunc_ln15_57_fu_1446_p1;
        x_int_0_reg_4295 <= x_int_0_fu_1321_p11;
        zext_ln15_46_reg_4335[51 : 0] <= zext_ln15_46_fu_1385_p1[51 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0))) begin
        ashr_ln15_2_reg_4401 <= grp_fu_669_p2;
        icmp_ln15_45_reg_4445 <= icmp_ln15_45_fu_1580_p2;
        icmp_ln15_46_reg_4458 <= icmp_ln15_46_fu_1595_p2;
        icmp_ln15_47_reg_4464 <= icmp_ln15_47_fu_1601_p2;
        select_ln15_27_reg_4406 <= select_ln15_27_fu_1528_p3;
        select_ln15_32_reg_4416 <= select_ln15_32_fu_1534_p3;
        select_ln15_33_reg_4421 <= select_ln15_33_fu_1549_p3;
        shl_ln15_7_reg_4411 <= grp_fu_1370_p2;
        sub_ln15_27_reg_4440 <= sub_ln15_27_fu_1574_p2;
        tmp_35_reg_4475 <= bitcast_ln716_10_fu_1607_p1[32'd63];
        tmp_36_reg_4481 <= {{bitcast_ln716_10_fu_1607_p1[62:52]}};
        trunc_ln15_53_reg_4429 <= trunc_ln15_53_fu_1556_p1;
        trunc_ln15_58_reg_4452 <= trunc_ln15_58_fu_1591_p1;
        trunc_ln15_62_reg_4470 <= trunc_ln15_62_fu_1611_p1;
        trunc_ln15_63_reg_4486 <= trunc_ln15_63_fu_1631_p1;
        x_int_1_reg_4396 <= x_int_1_fu_1506_p11;
        zext_ln15_48_reg_4435[51 : 0] <= zext_ln15_48_fu_1570_p1[51 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage9_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage9_11001_grp0))) begin
        ashr_ln15_3_reg_4501 <= grp_fu_807_p2;
        icmp_ln15_43_reg_4511 <= icmp_ln15_43_fu_1719_p2;
        icmp_ln15_44_reg_4521 <= icmp_ln15_44_fu_1732_p2;
        icmp_ln15_50_reg_4560 <= icmp_ln15_50_fu_1791_p2;
        icmp_ln15_51_reg_4573 <= icmp_ln15_51_fu_1806_p2;
        icmp_ln15_52_reg_4579 <= icmp_ln15_52_fu_1812_p2;
        select_ln15_31_reg_4506 <= select_ln15_31_fu_1713_p3;
        select_ln15_36_reg_4531 <= select_ln15_36_fu_1745_p3;
        select_ln15_37_reg_4536 <= select_ln15_37_fu_1760_p3;
        sub_ln15_30_reg_4555 <= sub_ln15_30_fu_1785_p2;
        tmp_37_reg_4590 <= bitcast_ln716_11_fu_1818_p1[32'd63];
        tmp_38_reg_4596 <= {{bitcast_ln716_11_fu_1818_p1[62:52]}};
        trunc_ln15_59_reg_4544 <= trunc_ln15_59_fu_1767_p1;
        trunc_ln15_64_reg_4567 <= trunc_ln15_64_fu_1802_p1;
        trunc_ln15_68_reg_4585 <= trunc_ln15_68_fu_1822_p1;
        trunc_ln15_69_reg_4601 <= trunc_ln15_69_fu_1842_p1;
        x_int_2_reg_4496 <= x_int_2_fu_1691_p11;
        zext_ln15_50_reg_4550[51 : 0] <= zext_ln15_50_fu_1781_p1[51 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage10_11001_grp0))) begin
        ashr_ln15_4_reg_4611 <= grp_fu_945_p2;
        icmp_ln15_48_reg_4621 <= icmp_ln15_48_fu_1919_p2;
        icmp_ln15_49_reg_4631 <= icmp_ln15_49_fu_1932_p2;
        icmp_ln15_55_reg_4670 <= icmp_ln15_55_fu_1991_p2;
        icmp_ln15_56_reg_4683 <= icmp_ln15_56_fu_2006_p2;
        icmp_ln15_57_reg_4689 <= icmp_ln15_57_fu_2012_p2;
        select_ln15_40_reg_4641 <= select_ln15_40_fu_1945_p3;
        select_ln15_41_reg_4646 <= select_ln15_41_fu_1960_p3;
        shl_ln15_9_reg_4616 <= grp_fu_1740_p2;
        sub_ln15_33_reg_4665 <= sub_ln15_33_fu_1985_p2;
        tmp_39_reg_4700 <= bitcast_ln716_12_fu_2018_p1[32'd63];
        tmp_40_reg_4706 <= {{bitcast_ln716_12_fu_2018_p1[62:52]}};
        trunc_ln15_65_reg_4654 <= trunc_ln15_65_fu_1967_p1;
        trunc_ln15_70_reg_4677 <= trunc_ln15_70_fu_2002_p1;
        trunc_ln15_74_reg_4695 <= trunc_ln15_74_fu_2022_p1;
        trunc_ln15_75_reg_4711 <= trunc_ln15_75_fu_2042_p1;
        x_int_3_reg_4606 <= x_int_3_fu_1897_p11;
        zext_ln15_52_reg_4660[51 : 0] <= zext_ln15_52_fu_1981_p1[51 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage11_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage11_11001_grp0))) begin
        ashr_ln15_5_reg_4721 <= grp_fu_1083_p2;
        icmp_ln15_53_reg_4736 <= icmp_ln15_53_fu_2125_p2;
        icmp_ln15_54_reg_4746 <= icmp_ln15_54_fu_2138_p2;
        icmp_ln15_60_reg_4785 <= icmp_ln15_60_fu_2197_p2;
        icmp_ln15_61_reg_4798 <= icmp_ln15_61_fu_2212_p2;
        icmp_ln15_62_reg_4804 <= icmp_ln15_62_fu_2218_p2;
        select_ln15_35_reg_4726 <= select_ln15_35_fu_2119_p3;
        select_ln15_44_reg_4756 <= select_ln15_44_fu_2151_p3;
        select_ln15_45_reg_4761 <= select_ln15_45_fu_2166_p3;
        shl_ln15_10_reg_4731 <= grp_fu_1940_p2;
        sub_ln15_36_reg_4780 <= sub_ln15_36_fu_2191_p2;
        tmp_41_reg_4815 <= bitcast_ln716_13_fu_2224_p1[32'd63];
        tmp_42_reg_4821 <= {{bitcast_ln716_13_fu_2224_p1[62:52]}};
        trunc_ln15_71_reg_4769 <= trunc_ln15_71_fu_2173_p1;
        trunc_ln15_76_reg_4792 <= trunc_ln15_76_fu_2208_p1;
        trunc_ln15_80_reg_4810 <= trunc_ln15_80_fu_2228_p1;
        trunc_ln15_81_reg_4826 <= trunc_ln15_81_fu_2248_p1;
        x_int_4_reg_4716 <= x_int_4_fu_2097_p11;
        zext_ln15_54_reg_4775[51 : 0] <= zext_ln15_54_fu_2187_p1[51 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage12_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage12_11001_grp0))) begin
        ashr_ln15_6_reg_4836 <= grp_fu_1193_p2;
        icmp_ln15_58_reg_4851 <= icmp_ln15_58_fu_2331_p2;
        icmp_ln15_59_reg_4861 <= icmp_ln15_59_fu_2344_p2;
        icmp_ln15_65_reg_4900 <= icmp_ln15_65_fu_2403_p2;
        icmp_ln15_66_reg_4913 <= icmp_ln15_66_fu_2418_p2;
        icmp_ln15_67_reg_4919 <= icmp_ln15_67_fu_2424_p2;
        select_ln15_39_reg_4841 <= select_ln15_39_fu_2325_p3;
        select_ln15_48_reg_4871 <= select_ln15_48_fu_2357_p3;
        select_ln15_49_reg_4876 <= select_ln15_49_fu_2372_p3;
        shl_ln15_11_reg_4846 <= grp_fu_2146_p2;
        sub_ln15_39_reg_4895 <= sub_ln15_39_fu_2397_p2;
        tmp_43_reg_4930 <= bitcast_ln716_14_fu_2430_p1[32'd63];
        tmp_44_reg_4936 <= {{bitcast_ln716_14_fu_2430_p1[62:52]}};
        trunc_ln15_77_reg_4884 <= trunc_ln15_77_fu_2379_p1;
        trunc_ln15_82_reg_4907 <= trunc_ln15_82_fu_2414_p1;
        trunc_ln15_86_reg_4925 <= trunc_ln15_86_fu_2434_p1;
        trunc_ln15_87_reg_4941 <= trunc_ln15_87_fu_2454_p1;
        x_int_5_reg_4831 <= x_int_5_fu_2303_p11;
        zext_ln15_56_reg_4890[51 : 0] <= zext_ln15_56_fu_2393_p1[51 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage13_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage13_11001_grp0))) begin
        ashr_ln15_7_reg_4951 <= grp_fu_1357_p2;
        icmp_ln15_63_reg_4966 <= icmp_ln15_63_fu_2537_p2;
        icmp_ln15_64_reg_4976 <= icmp_ln15_64_fu_2550_p2;
        icmp_ln15_70_reg_5015 <= icmp_ln15_70_fu_2609_p2;
        icmp_ln15_71_reg_5028 <= icmp_ln15_71_fu_2624_p2;
        icmp_ln15_72_reg_5034 <= icmp_ln15_72_fu_2630_p2;
        select_ln15_43_reg_4956 <= select_ln15_43_fu_2531_p3;
        select_ln15_52_reg_4986 <= select_ln15_52_fu_2563_p3;
        select_ln15_53_reg_4991 <= select_ln15_53_fu_2578_p3;
        shl_ln15_12_reg_4961 <= grp_fu_2352_p2;
        sub_ln15_42_reg_5010 <= sub_ln15_42_fu_2603_p2;
        tmp_reg_3434 <= bitcast_ln716_fu_177_p1[32'd63];
        tmp_s_reg_3440 <= {{bitcast_ln716_fu_177_p1[62:52]}};
        trunc_ln15_1_reg_3429 <= trunc_ln15_1_fu_181_p1;
        trunc_ln15_3_reg_3445 <= trunc_ln15_3_fu_201_p1;
        trunc_ln15_83_reg_4999 <= trunc_ln15_83_fu_2585_p1;
        trunc_ln15_88_reg_5022 <= trunc_ln15_88_fu_2620_p1;
        x_int_6_reg_4946 <= x_int_6_fu_2509_p11;
        zext_ln15_58_reg_5005[51 : 0] <= zext_ln15_58_fu_2599_p1[51 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0))) begin
        ashr_ln15_8_reg_5094 <= grp_fu_1727_p2;
        icmp_ln15_5_reg_3545 <= icmp_ln15_5_fu_336_p2;
        icmp_ln15_6_reg_3558 <= icmp_ln15_6_fu_351_p2;
        icmp_ln15_73_reg_5109 <= icmp_ln15_73_fu_2773_p2;
        icmp_ln15_74_reg_5119 <= icmp_ln15_74_fu_2786_p2;
        icmp_ln15_7_reg_3564 <= icmp_ln15_7_fu_357_p2;
        select_ln15_1_reg_3521 <= select_ln15_1_fu_305_p3;
        select_ln15_51_reg_5099 <= select_ln15_51_fu_2767_p3;
        select_ln15_reg_3516 <= select_ln15_fu_290_p3;
        shl_ln15_14_reg_5104 <= grp_fu_2736_p2;
        sub_ln15_3_reg_3540 <= sub_ln15_3_fu_330_p2;
        tmp_18_reg_3581 <= {{bitcast_ln716_2_fu_363_p1[62:52]}};
        tmp_22_reg_3575 <= bitcast_ln716_2_fu_363_p1[32'd63];
        trunc_ln15_10_reg_3552 <= trunc_ln15_10_fu_347_p1;
        trunc_ln15_14_reg_3570 <= trunc_ln15_14_fu_367_p1;
        trunc_ln15_15_reg_3586 <= trunc_ln15_15_fu_387_p1;
        trunc_ln15_5_reg_3529 <= trunc_ln15_5_fu_312_p1;
        zext_ln15_7_reg_3535[51 : 0] <= zext_ln15_7_fu_326_p1[51 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        ashr_ln15_9_reg_5134 <= grp_fu_1927_p2;
        icmp_ln15_10_reg_3645 <= icmp_ln15_10_fu_468_p2;
        icmp_ln15_11_reg_3658 <= icmp_ln15_11_fu_483_p2;
        icmp_ln15_12_reg_3664 <= icmp_ln15_12_fu_489_p2;
        icmp_ln15_3_reg_3596 <= icmp_ln15_3_fu_396_p2;
        icmp_ln15_4_reg_3606 <= icmp_ln15_4_fu_409_p2;
        select_ln15_4_reg_3616 <= select_ln15_4_fu_422_p3;
        select_ln15_55_reg_5139 <= select_ln15_55_fu_2872_p3;
        select_ln15_5_reg_3621 <= select_ln15_5_fu_437_p3;
        shl_ln15_15_reg_5144 <= grp_fu_2794_p2;
        sub_ln15_6_reg_3640 <= sub_ln15_6_fu_462_p2;
        tmp_19_reg_3681 <= {{bitcast_ln716_3_fu_495_p1[62:52]}};
        tmp_23_reg_3675 <= bitcast_ln716_3_fu_495_p1[32'd63];
        trunc_ln15_11_reg_3629 <= trunc_ln15_11_fu_444_p1;
        trunc_ln15_16_reg_3652 <= trunc_ln15_16_fu_479_p1;
        trunc_ln15_20_reg_3670 <= trunc_ln15_20_fu_499_p1;
        trunc_ln15_21_reg_3686 <= trunc_ln15_21_fu_519_p1;
        trunc_ln15_2_reg_3398 <= {{add_ln15_fu_131_p2[31:2]}};
        x_int_9_reg_5129 <= x_int_9_fu_2850_p11;
        zext_ln15_13_reg_3635[51 : 0] <= zext_ln15_13_fu_458_p1[51 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0))) begin
        ashr_ln15_reg_4215 <= grp_fu_404_p2;
        icmp_ln15_33_reg_4230 <= icmp_ln15_33_fu_1185_p2;
        icmp_ln15_34_reg_4240 <= icmp_ln15_34_fu_1198_p2;
        select_ln15_19_reg_4220 <= select_ln15_19_fu_1179_p3;
        select_ln15_28_reg_4250 <= select_ln15_28_fu_1211_p3;
        select_ln15_29_reg_4255 <= select_ln15_29_fu_1226_p3;
        shl_ln15_5_reg_4225 <= grp_fu_1096_p2;
        tmp_31_reg_4274 <= bitcast_ln716_8_fu_1237_p1[32'd63];
        tmp_32_reg_4280 <= {{bitcast_ln716_8_fu_1237_p1[62:52]}};
        trunc_ln15_47_reg_4263 <= trunc_ln15_47_fu_1233_p1;
        trunc_ln15_50_reg_4269 <= trunc_ln15_50_fu_1241_p1;
        trunc_ln15_51_reg_4285 <= trunc_ln15_51_fu_1261_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage14_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage14_11001_grp0))) begin
        icmp_ln15_1_reg_3478 <= icmp_ln15_1_fu_245_p2;
        icmp_ln15_2_reg_3484 <= icmp_ln15_2_fu_251_p2;
        icmp_ln15_68_reg_5055 <= icmp_ln15_68_fu_2715_p2;
        icmp_ln15_69_reg_5065 <= icmp_ln15_69_fu_2728_p2;
        icmp_ln15_reg_3465 <= icmp_ln15_fu_230_p2;
        select_ln15_47_reg_5045 <= select_ln15_47_fu_2709_p3;
        select_ln15_56_reg_5075 <= select_ln15_56_fu_2741_p3;
        select_ln15_57_reg_5080 <= select_ln15_57_fu_2756_p3;
        shl_ln15_13_reg_5050 <= grp_fu_2558_p2;
        sub_ln15_reg_3460 <= sub_ln15_fu_224_p2;
        tmp_17_reg_3501 <= {{bitcast_ln716_1_fu_257_p1[62:52]}};
        tmp_21_reg_3495 <= bitcast_ln716_1_fu_257_p1[32'd63];
        trunc_ln15_4_reg_3472 <= trunc_ln15_4_fu_241_p1;
        trunc_ln15_89_reg_5088 <= trunc_ln15_89_fu_2763_p1;
        trunc_ln15_8_reg_3490 <= trunc_ln15_8_fu_261_p1;
        trunc_ln15_9_reg_3506 <= trunc_ln15_9_fu_281_p1;
        x_int_7_reg_5040 <= x_int_7_fu_2687_p11;
        zext_ln15_1_reg_3455[51 : 0] <= zext_ln15_1_fu_220_p1[51 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage15_11001_grp8) & (ap_enable_reg_pp0_iter0_reg == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001_grp17)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001_grp9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001_grp16)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage6_11001_grp15)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001_grp14)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001_grp13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 
    == ap_block_pp0_stage3_11001_grp12)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001_grp11)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage14_11001_grp7) & (ap_enable_reg_pp0_iter0_reg == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage13_11001_grp6) & (ap_enable_reg_pp0_iter0_reg == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage12_11001_grp5) & (ap_enable_reg_pp0_iter0_reg == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage11_11001_grp4) & (ap_enable_reg_pp0_iter0_reg == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001_grp3) & (ap_enable_reg_pp0_iter0_reg == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage9_11001_grp2) & (ap_enable_reg_pp0_iter0_reg == 1'b1)))) begin
        reg_115 <= m_axi_gmem0_0_RDATA;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_subdone) & (ap_enable_reg_pp0_iter0_reg == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to1 == 1'b1) & (ap_start == 1'b0))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_grp1) & (ap_enable_reg_pp0_iter0_reg == 1'b1))) begin
        gmem0_blk_n_AR = m_axi_gmem0_0_ARREADY;
    end else begin
        gmem0_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_grp8) & (ap_enable_reg_pp0_iter0_reg == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_grp17)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_grp9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_grp16)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_grp15)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_grp14)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_grp13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_grp12)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_grp11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_grp1)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_grp7) & (ap_enable_reg_pp0_iter0_reg == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_grp6) & (ap_enable_reg_pp0_iter0_reg == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_grp5) & (ap_enable_reg_pp0_iter0_reg == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_grp4) & (ap_enable_reg_pp0_iter0_reg == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_grp3) & (ap_enable_reg_pp0_iter0_reg == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_grp2) & (ap_enable_reg_pp0_iter0_reg == 1'b1)))) begin
        gmem0_blk_n_R = m_axi_gmem0_0_RVALID;
    end else begin
        gmem0_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage11_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage10_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage9_11001_grp0))))) begin
        grp_fu_1083_ce = 1'b1;
    end else begin
        grp_fu_1083_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0))))) begin
        grp_fu_1096_ce = 1'b1;
    end else begin
        grp_fu_1096_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) 
    & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage14_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage13_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage12_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage11_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage10_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage9_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 
    == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))))) begin
        grp_fu_112_ce = 1'b1;
    end else begin
        grp_fu_112_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_grp0))) begin
        grp_fu_112_p0 = bitcast_ln15_14_fu_1635_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_grp0))) begin
        grp_fu_112_p0 = bitcast_ln15_13_fu_1450_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_grp0))) begin
        grp_fu_112_p0 = bitcast_ln15_12_fu_1265_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_grp0))) begin
        grp_fu_112_p0 = bitcast_ln15_11_fu_1174_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_grp0))) begin
        grp_fu_112_p0 = bitcast_ln15_10_fu_1064_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_grp0))) begin
        grp_fu_112_p0 = bitcast_ln15_9_fu_926_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_grp0))) begin
        grp_fu_112_p0 = bitcast_ln15_8_fu_788_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_grp0))) begin
        grp_fu_112_p0 = bitcast_ln15_7_fu_523_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_grp0))) begin
        grp_fu_112_p0 = bitcast_ln15_6_fu_391_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_grp0) & (ap_enable_reg_pp0_iter0_reg == 1'b1))) begin
        grp_fu_112_p0 = bitcast_ln15_5_fu_285_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_grp0) & (ap_enable_reg_pp0_iter0_reg == 1'b1))) begin
        grp_fu_112_p0 = bitcast_ln15_4_fu_205_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_grp0) & (ap_enable_reg_pp0_iter0_reg == 1'b1))) begin
        grp_fu_112_p0 = bitcast_ln15_3_fu_172_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_grp0) & (ap_enable_reg_pp0_iter0_reg == 1'b1))) begin
        grp_fu_112_p0 = bitcast_ln15_2_fu_167_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_grp0) & (ap_enable_reg_pp0_iter0_reg == 1'b1))) begin
        grp_fu_112_p0 = bitcast_ln15_1_fu_162_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_grp0) & (ap_enable_reg_pp0_iter0_reg == 1'b1))) begin
        grp_fu_112_p0 = bitcast_ln15_fu_157_p1;
    end else begin
        grp_fu_112_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage12_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage11_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage10_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage9_11001_grp0))))) begin
        grp_fu_1193_ce = 1'b1;
    end else begin
        grp_fu_1193_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0))))) begin
        grp_fu_1206_ce = 1'b1;
    end else begin
        grp_fu_1206_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage13_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage12_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage11_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage10_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage9_11001_grp0))))) begin
        grp_fu_1357_ce = 1'b1;
    end else begin
        grp_fu_1357_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0))))) begin
        grp_fu_1370_ce = 1'b1;
    end else begin
        grp_fu_1370_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage14_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage13_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage12_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage11_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage10_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage9_11001_grp0))))) begin
        grp_fu_1727_ce = 1'b1;
    end else begin
        grp_fu_1727_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage10_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage9_11001_grp0))))) begin
        grp_fu_1740_ce = 1'b1;
    end else begin
        grp_fu_1740_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage14_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage13_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage12_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage11_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage10_11001_grp0))))) begin
        grp_fu_1927_ce = 1'b1;
    end else begin
        grp_fu_1927_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage11_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage10_11001_grp0))))) begin
        grp_fu_1940_ce = 1'b1;
    end else begin
        grp_fu_1940_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage14_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage13_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage12_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage11_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))))) begin
        grp_fu_2133_ce = 1'b1;
    end else begin
        grp_fu_2133_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage12_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage11_11001_grp0))))) begin
        grp_fu_2146_ce = 1'b1;
    end else begin
        grp_fu_2146_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage14_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage13_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage12_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))))) begin
        grp_fu_2339_ce = 1'b1;
    end else begin
        grp_fu_2339_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage13_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage12_11001_grp0))))) begin
        grp_fu_2352_ce = 1'b1;
    end else begin
        grp_fu_2352_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage14_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage13_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))))) begin
        grp_fu_2545_ce = 1'b1;
    end else begin
        grp_fu_2545_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage14_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage13_11001_grp0))))) begin
        grp_fu_2558_ce = 1'b1;
    end else begin
        grp_fu_2558_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage14_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))))) begin
        grp_fu_2723_ce = 1'b1;
    end else begin
        grp_fu_2723_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage14_11001_grp0))))) begin
        grp_fu_2736_ce = 1'b1;
    end else begin
        grp_fu_2736_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))))) begin
        grp_fu_2781_ce = 1'b1;
    end else begin
        grp_fu_2781_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage15_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))))) begin
        grp_fu_2794_ce = 1'b1;
    end else begin
        grp_fu_2794_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))))) begin
        grp_fu_404_ce = 1'b1;
    end else begin
        grp_fu_404_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))))) begin
        grp_fu_417_ce = 1'b1;
    end else begin
        grp_fu_417_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))))) begin
        grp_fu_536_ce = 1'b1;
    end else begin
        grp_fu_536_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))))) begin
        grp_fu_549_ce = 1'b1;
    end else begin
        grp_fu_549_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0))))) begin
        grp_fu_669_ce = 1'b1;
    end else begin
        grp_fu_669_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0))))) begin
        grp_fu_682_ce = 1'b1;
    end else begin
        grp_fu_682_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage9_11001_grp0))))) begin
        grp_fu_807_ce = 1'b1;
    end else begin
        grp_fu_807_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage3_11001_grp0))))) begin
        grp_fu_820_ce = 1'b1;
    end else begin
        grp_fu_820_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage8_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage7_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage6_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage10_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage9_11001_grp0))))) begin
        grp_fu_945_ce = 1'b1;
    end else begin
        grp_fu_945_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage5_11001_grp0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage4_11001_grp0))))) begin
        grp_fu_958_ce = 1'b1;
    end else begin
        grp_fu_958_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001_grp1) & (ap_enable_reg_pp0_iter0_reg == 1'b1))) begin
        m_axi_gmem0_0_ARVALID = 1'b1;
    end else begin
        m_axi_gmem0_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage15_11001_grp8) & (ap_enable_reg_pp0_iter0_reg == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001_grp17)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001_grp9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage7_11001_grp16)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage6_11001_grp15)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage5_11001_grp14)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage4_11001_grp13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_ce) & (1'b0 
    == ap_block_pp0_stage3_11001_grp12)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage2_11001_grp11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage1_11001_grp1)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage14_11001_grp7) & (ap_enable_reg_pp0_iter0_reg == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage13_11001_grp6) & (ap_enable_reg_pp0_iter0_reg == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage12_11001_grp5) & (ap_enable_reg_pp0_iter0_reg == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage11_11001_grp4) & (ap_enable_reg_pp0_iter0_reg == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage10_11001_grp3) & (ap_enable_reg_pp0_iter0_reg == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage9) 
    & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage9_11001_grp2) & (ap_enable_reg_pp0_iter0_reg == 1'b1)))) begin
        m_axi_gmem0_0_RREADY = 1'b1;
    end else begin
        m_axi_gmem0_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_idle_pp0_1to2 == 1'b1) & (ap_start == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if (((ap_reset_idle_pp0 == 1'b0) & (1'b0 == ap_block_pp0_stage6_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else if (((ap_reset_idle_pp0 == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln15_10_fu_1750_p2 = ($signed(trunc_ln15_58_reg_4452) + $signed(11'd2038));

assign add_ln15_11_fu_1950_p2 = ($signed(trunc_ln15_64_reg_4567) + $signed(11'd2038));

assign add_ln15_12_fu_2156_p2 = ($signed(trunc_ln15_70_reg_4677) + $signed(11'd2038));

assign add_ln15_13_fu_2362_p2 = ($signed(trunc_ln15_76_reg_4792) + $signed(11'd2038));

assign add_ln15_14_fu_2568_p2 = ($signed(trunc_ln15_82_reg_4907) + $signed(11'd2038));

assign add_ln15_15_fu_2746_p2 = ($signed(trunc_ln15_88_reg_5022) + $signed(11'd2038));

assign add_ln15_1_fu_295_p2 = ($signed(trunc_ln15_4_reg_3472) + $signed(11'd2038));

assign add_ln15_2_fu_427_p2 = ($signed(trunc_ln15_10_reg_3552) + $signed(11'd2038));

assign add_ln15_3_fu_559_p2 = ($signed(trunc_ln15_16_reg_3652) + $signed(11'd2038));

assign add_ln15_4_fu_692_p2 = ($signed(trunc_ln15_22_reg_3757) + $signed(11'd2038));

assign add_ln15_5_fu_830_p2 = ($signed(trunc_ln15_28_reg_3862) + $signed(11'd2038));

assign add_ln15_6_fu_968_p2 = ($signed(trunc_ln15_34_reg_3972) + $signed(11'd2038));

assign add_ln15_7_fu_1106_p2 = ($signed(trunc_ln15_40_reg_4082) + $signed(11'd2038));

assign add_ln15_8_fu_1216_p2 = ($signed(trunc_ln15_46_reg_4192) + $signed(11'd2038));

assign add_ln15_9_fu_1539_p2 = ($signed(trunc_ln15_52_reg_4352) + $signed(11'd2038));

assign add_ln15_fu_131_p2 = (shl_ln15_8_fu_123_p3 + x_in);

assign and_ln15_10_fu_2274_p2 = (xor_ln15_10_fu_2269_p2 & icmp_ln15_27_reg_3984);

assign and_ln15_11_fu_2289_p2 = (xor_ln15_11_fu_2283_p2 & icmp_ln15_26_reg_3978);

assign and_ln15_12_fu_2480_p2 = (xor_ln15_12_fu_2475_p2 & icmp_ln15_32_reg_4094);

assign and_ln15_13_fu_2495_p2 = (xor_ln15_13_fu_2489_p2 & icmp_ln15_31_reg_4088);

assign and_ln15_14_fu_2658_p2 = (xor_ln15_14_fu_2653_p2 & icmp_ln15_37_reg_4204);

assign and_ln15_15_fu_2673_p2 = (xor_ln15_15_fu_2667_p2 & icmp_ln15_36_reg_4198);

assign and_ln15_16_fu_2821_p2 = (xor_ln15_16_fu_2816_p2 & icmp_ln15_42_reg_4364);

assign and_ln15_17_fu_2836_p2 = (xor_ln15_17_fu_2830_p2 & icmp_ln15_41_reg_4358);

assign and_ln15_18_fu_2900_p2 = (xor_ln15_18_fu_2895_p2 & icmp_ln15_47_reg_4464);

assign and_ln15_19_fu_2915_p2 = (xor_ln15_19_fu_2909_p2 & icmp_ln15_46_reg_4458);

assign and_ln15_1_fu_1307_p2 = (xor_ln15_1_fu_1301_p2 & icmp_ln15_1_reg_3478);

assign and_ln15_20_fu_2979_p2 = (xor_ln15_20_fu_2974_p2 & icmp_ln15_52_reg_4579);

assign and_ln15_21_fu_2994_p2 = (xor_ln15_21_fu_2988_p2 & icmp_ln15_51_reg_4573);

assign and_ln15_22_fu_3052_p2 = (xor_ln15_22_fu_3047_p2 & icmp_ln15_57_reg_4689);

assign and_ln15_23_fu_3067_p2 = (xor_ln15_23_fu_3061_p2 & icmp_ln15_56_reg_4683);

assign and_ln15_24_fu_3125_p2 = (xor_ln15_24_fu_3120_p2 & icmp_ln15_62_reg_4804);

assign and_ln15_25_fu_3140_p2 = (xor_ln15_25_fu_3134_p2 & icmp_ln15_61_reg_4798);

assign and_ln15_26_fu_3198_p2 = (xor_ln15_26_fu_3193_p2 & icmp_ln15_67_reg_4919);

assign and_ln15_27_fu_3213_p2 = (xor_ln15_27_fu_3207_p2 & icmp_ln15_66_reg_4913);

assign and_ln15_28_fu_3271_p2 = (xor_ln15_28_fu_3266_p2 & icmp_ln15_72_reg_5034);

assign and_ln15_29_fu_3286_p2 = (xor_ln15_29_fu_3280_p2 & icmp_ln15_71_reg_5028);

assign and_ln15_2_fu_1477_p2 = (xor_ln15_2_fu_1472_p2 & icmp_ln15_7_reg_3564);

assign and_ln15_3_fu_1492_p2 = (xor_ln15_3_fu_1486_p2 & icmp_ln15_6_reg_3558);

assign and_ln15_4_fu_1662_p2 = (xor_ln15_4_fu_1657_p2 & icmp_ln15_12_reg_3664);

assign and_ln15_5_fu_1677_p2 = (xor_ln15_5_fu_1671_p2 & icmp_ln15_11_reg_3658);

assign and_ln15_6_fu_1868_p2 = (xor_ln15_6_fu_1863_p2 & icmp_ln15_17_reg_3769);

assign and_ln15_7_fu_1883_p2 = (xor_ln15_7_fu_1877_p2 & icmp_ln15_16_reg_3763);

assign and_ln15_8_fu_2068_p2 = (xor_ln15_8_fu_2063_p2 & icmp_ln15_22_reg_3874);

assign and_ln15_9_fu_2083_p2 = (xor_ln15_9_fu_2077_p2 & icmp_ln15_21_reg_3868);

assign and_ln15_fu_1292_p2 = (xor_ln15_fu_1287_p2 & icmp_ln15_2_reg_3484);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp9 = ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage0_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp0 = (1'b0 == ap_ce);
end

always @ (*) begin
    ap_block_pp0_stage10_11001 = ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1));
end

assign ap_block_pp0_stage10_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_11001_grp3 = ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1));
end

assign ap_block_pp0_stage10_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_grp3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_subdone = ((1'b0 == ap_ce) | ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage10_subdone_grp0 = (1'b0 == ap_ce);
end

always @ (*) begin
    ap_block_pp0_stage11_11001 = ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1));
end

assign ap_block_pp0_stage11_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_11001_grp4 = ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1));
end

assign ap_block_pp0_stage11_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_grp4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_subdone = ((1'b0 == ap_ce) | ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage11_subdone_grp0 = (1'b0 == ap_ce);
end

always @ (*) begin
    ap_block_pp0_stage12_11001 = ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1));
end

assign ap_block_pp0_stage12_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_11001_grp5 = ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1));
end

assign ap_block_pp0_stage12_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_grp5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_subdone = ((1'b0 == ap_ce) | ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage12_subdone_grp0 = (1'b0 == ap_ce);
end

always @ (*) begin
    ap_block_pp0_stage13_11001 = ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1));
end

assign ap_block_pp0_stage13_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_11001_grp6 = ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1));
end

assign ap_block_pp0_stage13_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_grp6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_subdone = ((1'b0 == ap_ce) | ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage13_subdone_grp0 = (1'b0 == ap_ce);
end

always @ (*) begin
    ap_block_pp0_stage14_11001 = ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1));
end

assign ap_block_pp0_stage14_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_11001_grp7 = ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1));
end

assign ap_block_pp0_stage14_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_grp7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_subdone = ((1'b0 == ap_ce) | ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage14_subdone_grp0 = (1'b0 == ap_ce);
end

always @ (*) begin
    ap_block_pp0_stage15_11001 = ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1));
end

assign ap_block_pp0_stage15_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_11001_grp8 = ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1));
end

assign ap_block_pp0_stage15_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_grp8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_subdone = ((1'b0 == ap_ce) | ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage15_subdone_grp0 = (1'b0 == ap_ce);
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((m_axi_gmem0_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1)) | ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage1_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001_grp1 = (((m_axi_gmem0_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1)) | ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_pp0_stage1_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((1'b0 == ap_ce) | ((m_axi_gmem0_0_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1)) | ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone_grp0 = (1'b0 == ap_ce);
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage2_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001_grp11 = ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage2_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_grp11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((1'b0 == ap_ce) | ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone_grp0 = (1'b0 == ap_ce);
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage3_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001_grp12 = ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage3_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_grp12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((1'b0 == ap_ce) | ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone_grp0 = (1'b0 == ap_ce);
end

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage4_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001_grp13 = ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage4_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_grp13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((1'b0 == ap_ce) | ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone_grp0 = (1'b0 == ap_ce);
end

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage5_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001_grp14 = ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage5_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_grp14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((1'b0 == ap_ce) | ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone_grp0 = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage6_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001_grp15 = ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage6_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_grp15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((1'b0 == ap_ce) | ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone_grp0 = (1'b0 == ap_ce);
end

always @ (*) begin
    ap_block_pp0_stage7_11001 = ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage7_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001_grp16 = ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage7_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_grp16 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((1'b0 == ap_ce) | ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone_grp0 = (1'b0 == ap_ce);
end

always @ (*) begin
    ap_block_pp0_stage8_11001 = ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage8_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_11001_grp17 = ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage8_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_grp17 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_subdone = ((1'b0 == ap_ce) | ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone_grp0 = (1'b0 == ap_ce);
end

always @ (*) begin
    ap_block_pp0_stage9_11001 = ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1));
end

assign ap_block_pp0_stage9_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_11001_grp2 = ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1));
end

assign ap_block_pp0_stage9_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_grp2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_subdone = ((1'b0 == ap_ce) | ((m_axi_gmem0_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter0_reg == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage9_subdone_grp0 = (1'b0 == ap_ce);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_return_0 = x_int_0_reg_4295;

assign ap_return_1 = x_int_1_reg_4396;

assign ap_return_10 = x_int_8_reg_5164;

assign ap_return_11 = x_int_10_reg_5174;

assign ap_return_12 = x_int_11_reg_5184;

assign ap_return_13 = x_int_12_reg_5194;

assign ap_return_14 = x_int_13_fu_3300_p11;

assign ap_return_2 = x_int_2_reg_4496;

assign ap_return_3 = x_int_3_reg_4606;

assign ap_return_4 = x_int_4_reg_4716;

assign ap_return_5 = x_int_5_reg_4831;

assign ap_return_6 = x_int_6_reg_4946;

assign ap_return_7 = x_int_7_reg_5040;

assign ap_return_8 = x_int_9_reg_5129;

assign ap_return_9 = x_int_s_reg_5149;

assign bitcast_ln15_10_fu_1064_p1 = reg_115;

assign bitcast_ln15_11_fu_1174_p1 = reg_115;

assign bitcast_ln15_12_fu_1265_p1 = reg_115;

assign bitcast_ln15_13_fu_1450_p1 = reg_115;

assign bitcast_ln15_14_fu_1635_p1 = reg_115;

assign bitcast_ln15_1_fu_162_p1 = reg_115;

assign bitcast_ln15_2_fu_167_p1 = reg_115;

assign bitcast_ln15_3_fu_172_p1 = reg_115;

assign bitcast_ln15_4_fu_205_p1 = reg_115;

assign bitcast_ln15_5_fu_285_p1 = reg_115;

assign bitcast_ln15_6_fu_391_p1 = reg_115;

assign bitcast_ln15_7_fu_523_p1 = reg_115;

assign bitcast_ln15_8_fu_788_p1 = reg_115;

assign bitcast_ln15_9_fu_926_p1 = reg_115;

assign bitcast_ln15_fu_157_p1 = reg_115;

assign bitcast_ln716_10_fu_1607_p1 = grp_fu_112_p1;

assign bitcast_ln716_11_fu_1818_p1 = grp_fu_112_p1;

assign bitcast_ln716_12_fu_2018_p1 = grp_fu_112_p1;

assign bitcast_ln716_13_fu_2224_p1 = grp_fu_112_p1;

assign bitcast_ln716_14_fu_2430_p1 = grp_fu_112_p1;

assign bitcast_ln716_1_fu_257_p1 = grp_fu_112_p1;

assign bitcast_ln716_2_fu_363_p1 = grp_fu_112_p1;

assign bitcast_ln716_3_fu_495_p1 = grp_fu_112_p1;

assign bitcast_ln716_4_fu_627_p1 = grp_fu_112_p1;

assign bitcast_ln716_5_fu_760_p1 = grp_fu_112_p1;

assign bitcast_ln716_6_fu_898_p1 = grp_fu_112_p1;

assign bitcast_ln716_7_fu_1036_p1 = grp_fu_112_p1;

assign bitcast_ln716_8_fu_1237_p1 = grp_fu_112_p1;

assign bitcast_ln716_9_fu_1422_p1 = grp_fu_112_p1;

assign bitcast_ln716_fu_177_p1 = grp_fu_112_p1;

assign grp_fu_1083_p1 = select_ln15_21_reg_4051;

assign grp_fu_1096_p1 = select_ln15_21_reg_4051;

assign grp_fu_1193_p1 = select_ln15_25_reg_4161;

assign grp_fu_1206_p1 = select_ln15_25_reg_4161;

assign grp_fu_1357_p1 = select_ln15_29_reg_4255;

assign grp_fu_1370_p1 = select_ln15_29_reg_4255;

assign grp_fu_1727_p1 = select_ln15_33_reg_4421;

assign grp_fu_1740_p1 = select_ln15_33_reg_4421;

assign grp_fu_1927_p1 = select_ln15_37_reg_4536;

assign grp_fu_1940_p1 = select_ln15_37_reg_4536;

assign grp_fu_2133_p1 = select_ln15_41_reg_4646;

assign grp_fu_2146_p1 = select_ln15_41_reg_4646;

assign grp_fu_2339_p1 = select_ln15_45_reg_4761;

assign grp_fu_2352_p1 = select_ln15_45_reg_4761;

assign grp_fu_2545_p1 = select_ln15_49_reg_4876;

assign grp_fu_2558_p1 = select_ln15_49_reg_4876;

assign grp_fu_2723_p1 = select_ln15_53_reg_4991;

assign grp_fu_2736_p1 = select_ln15_53_reg_4991;

assign grp_fu_2781_p1 = select_ln15_57_reg_5080;

assign grp_fu_2794_p1 = select_ln15_57_reg_5080;

assign grp_fu_404_p1 = select_ln15_1_reg_3521;

assign grp_fu_417_p1 = select_ln15_1_reg_3521;

assign grp_fu_536_p1 = select_ln15_5_reg_3621;

assign grp_fu_549_p1 = select_ln15_5_reg_3621;

assign grp_fu_669_p1 = select_ln15_9_reg_3726;

assign grp_fu_682_p1 = select_ln15_9_reg_3726;

assign grp_fu_807_p1 = select_ln15_13_reg_3831;

assign grp_fu_820_p1 = select_ln15_13_reg_3831;

assign grp_fu_945_p1 = select_ln15_17_reg_3941;

assign grp_fu_958_p1 = select_ln15_17_reg_3941;

assign icmp_ln15_10_fu_468_p2 = ((trunc_ln15_14_reg_3570 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln15_11_fu_483_p2 = (($signed(sub_ln15_7_fu_473_p2) > $signed(12'd10)) ? 1'b1 : 1'b0);

assign icmp_ln15_12_fu_489_p2 = ((sub_ln15_7_fu_473_p2 == 12'd10) ? 1'b1 : 1'b0);

assign icmp_ln15_13_fu_661_p2 = ((select_ln15_9_reg_3726 < 11'd54) ? 1'b1 : 1'b0);

assign icmp_ln15_14_fu_674_p2 = ((select_ln15_9_reg_3726 < 11'd18) ? 1'b1 : 1'b0);

assign icmp_ln15_15_fu_600_p2 = ((trunc_ln15_20_reg_3670 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln15_16_fu_615_p2 = (($signed(sub_ln15_10_fu_605_p2) > $signed(12'd10)) ? 1'b1 : 1'b0);

assign icmp_ln15_17_fu_621_p2 = ((sub_ln15_10_fu_605_p2 == 12'd10) ? 1'b1 : 1'b0);

assign icmp_ln15_18_fu_799_p2 = ((select_ln15_13_reg_3831 < 11'd54) ? 1'b1 : 1'b0);

assign icmp_ln15_19_fu_812_p2 = ((select_ln15_13_reg_3831 < 11'd18) ? 1'b1 : 1'b0);

assign icmp_ln15_1_fu_245_p2 = (($signed(sub_ln15_1_fu_235_p2) > $signed(12'd10)) ? 1'b1 : 1'b0);

assign icmp_ln15_20_fu_733_p2 = ((trunc_ln15_26_reg_3775 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln15_21_fu_748_p2 = (($signed(sub_ln15_13_fu_738_p2) > $signed(12'd10)) ? 1'b1 : 1'b0);

assign icmp_ln15_22_fu_754_p2 = ((sub_ln15_13_fu_738_p2 == 12'd10) ? 1'b1 : 1'b0);

assign icmp_ln15_23_fu_937_p2 = ((select_ln15_17_reg_3941 < 11'd54) ? 1'b1 : 1'b0);

assign icmp_ln15_24_fu_950_p2 = ((select_ln15_17_reg_3941 < 11'd18) ? 1'b1 : 1'b0);

assign icmp_ln15_25_fu_871_p2 = ((trunc_ln15_32_reg_3880 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln15_26_fu_886_p2 = (($signed(sub_ln15_16_fu_876_p2) > $signed(12'd10)) ? 1'b1 : 1'b0);

assign icmp_ln15_27_fu_892_p2 = ((sub_ln15_16_fu_876_p2 == 12'd10) ? 1'b1 : 1'b0);

assign icmp_ln15_28_fu_1075_p2 = ((select_ln15_21_reg_4051 < 11'd54) ? 1'b1 : 1'b0);

assign icmp_ln15_29_fu_1088_p2 = ((select_ln15_21_reg_4051 < 11'd18) ? 1'b1 : 1'b0);

assign icmp_ln15_2_fu_251_p2 = ((sub_ln15_1_fu_235_p2 == 12'd10) ? 1'b1 : 1'b0);

assign icmp_ln15_30_fu_1009_p2 = ((trunc_ln15_38_reg_3990 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln15_31_fu_1024_p2 = (($signed(sub_ln15_19_fu_1014_p2) > $signed(12'd10)) ? 1'b1 : 1'b0);

assign icmp_ln15_32_fu_1030_p2 = ((sub_ln15_19_fu_1014_p2 == 12'd10) ? 1'b1 : 1'b0);

assign icmp_ln15_33_fu_1185_p2 = ((select_ln15_25_reg_4161 < 11'd54) ? 1'b1 : 1'b0);

assign icmp_ln15_34_fu_1198_p2 = ((select_ln15_25_reg_4161 < 11'd18) ? 1'b1 : 1'b0);

assign icmp_ln15_35_fu_1147_p2 = ((trunc_ln15_44_reg_4100 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln15_36_fu_1162_p2 = (($signed(sub_ln15_22_fu_1152_p2) > $signed(12'd10)) ? 1'b1 : 1'b0);

assign icmp_ln15_37_fu_1168_p2 = ((sub_ln15_22_fu_1152_p2 == 12'd10) ? 1'b1 : 1'b0);

assign icmp_ln15_38_fu_1349_p2 = ((select_ln15_29_reg_4255 < 11'd54) ? 1'b1 : 1'b0);

assign icmp_ln15_39_fu_1362_p2 = ((select_ln15_29_reg_4255 < 11'd18) ? 1'b1 : 1'b0);

assign icmp_ln15_3_fu_396_p2 = ((select_ln15_1_reg_3521 < 11'd54) ? 1'b1 : 1'b0);

assign icmp_ln15_40_fu_1395_p2 = ((trunc_ln15_50_reg_4269 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln15_41_fu_1410_p2 = (($signed(sub_ln15_25_fu_1400_p2) > $signed(12'd10)) ? 1'b1 : 1'b0);

assign icmp_ln15_42_fu_1416_p2 = ((sub_ln15_25_fu_1400_p2 == 12'd10) ? 1'b1 : 1'b0);

assign icmp_ln15_43_fu_1719_p2 = ((select_ln15_33_reg_4421 < 11'd54) ? 1'b1 : 1'b0);

assign icmp_ln15_44_fu_1732_p2 = ((select_ln15_33_reg_4421 < 11'd18) ? 1'b1 : 1'b0);

assign icmp_ln15_45_fu_1580_p2 = ((trunc_ln15_56_reg_4370 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln15_46_fu_1595_p2 = (($signed(sub_ln15_28_fu_1585_p2) > $signed(12'd10)) ? 1'b1 : 1'b0);

assign icmp_ln15_47_fu_1601_p2 = ((sub_ln15_28_fu_1585_p2 == 12'd10) ? 1'b1 : 1'b0);

assign icmp_ln15_48_fu_1919_p2 = ((select_ln15_37_reg_4536 < 11'd54) ? 1'b1 : 1'b0);

assign icmp_ln15_49_fu_1932_p2 = ((select_ln15_37_reg_4536 < 11'd18) ? 1'b1 : 1'b0);

assign icmp_ln15_4_fu_409_p2 = ((select_ln15_1_reg_3521 < 11'd18) ? 1'b1 : 1'b0);

assign icmp_ln15_50_fu_1791_p2 = ((trunc_ln15_62_reg_4470 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln15_51_fu_1806_p2 = (($signed(sub_ln15_31_fu_1796_p2) > $signed(12'd10)) ? 1'b1 : 1'b0);

assign icmp_ln15_52_fu_1812_p2 = ((sub_ln15_31_fu_1796_p2 == 12'd10) ? 1'b1 : 1'b0);

assign icmp_ln15_53_fu_2125_p2 = ((select_ln15_41_reg_4646 < 11'd54) ? 1'b1 : 1'b0);

assign icmp_ln15_54_fu_2138_p2 = ((select_ln15_41_reg_4646 < 11'd18) ? 1'b1 : 1'b0);

assign icmp_ln15_55_fu_1991_p2 = ((trunc_ln15_68_reg_4585 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln15_56_fu_2006_p2 = (($signed(sub_ln15_34_fu_1996_p2) > $signed(12'd10)) ? 1'b1 : 1'b0);

assign icmp_ln15_57_fu_2012_p2 = ((sub_ln15_34_fu_1996_p2 == 12'd10) ? 1'b1 : 1'b0);

assign icmp_ln15_58_fu_2331_p2 = ((select_ln15_45_reg_4761 < 11'd54) ? 1'b1 : 1'b0);

assign icmp_ln15_59_fu_2344_p2 = ((select_ln15_45_reg_4761 < 11'd18) ? 1'b1 : 1'b0);

assign icmp_ln15_5_fu_336_p2 = ((trunc_ln15_8_reg_3490 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln15_60_fu_2197_p2 = ((trunc_ln15_74_reg_4695 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln15_61_fu_2212_p2 = (($signed(sub_ln15_37_fu_2202_p2) > $signed(12'd10)) ? 1'b1 : 1'b0);

assign icmp_ln15_62_fu_2218_p2 = ((sub_ln15_37_fu_2202_p2 == 12'd10) ? 1'b1 : 1'b0);

assign icmp_ln15_63_fu_2537_p2 = ((select_ln15_49_reg_4876 < 11'd54) ? 1'b1 : 1'b0);

assign icmp_ln15_64_fu_2550_p2 = ((select_ln15_49_reg_4876 < 11'd18) ? 1'b1 : 1'b0);

assign icmp_ln15_65_fu_2403_p2 = ((trunc_ln15_80_reg_4810 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln15_66_fu_2418_p2 = (($signed(sub_ln15_40_fu_2408_p2) > $signed(12'd10)) ? 1'b1 : 1'b0);

assign icmp_ln15_67_fu_2424_p2 = ((sub_ln15_40_fu_2408_p2 == 12'd10) ? 1'b1 : 1'b0);

assign icmp_ln15_68_fu_2715_p2 = ((select_ln15_53_reg_4991 < 11'd54) ? 1'b1 : 1'b0);

assign icmp_ln15_69_fu_2728_p2 = ((select_ln15_53_reg_4991 < 11'd18) ? 1'b1 : 1'b0);

assign icmp_ln15_6_fu_351_p2 = (($signed(sub_ln15_4_fu_341_p2) > $signed(12'd10)) ? 1'b1 : 1'b0);

assign icmp_ln15_70_fu_2609_p2 = ((trunc_ln15_86_reg_4925 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln15_71_fu_2624_p2 = (($signed(sub_ln15_43_fu_2614_p2) > $signed(12'd10)) ? 1'b1 : 1'b0);

assign icmp_ln15_72_fu_2630_p2 = ((sub_ln15_43_fu_2614_p2 == 12'd10) ? 1'b1 : 1'b0);

assign icmp_ln15_73_fu_2773_p2 = ((select_ln15_57_reg_5080 < 11'd54) ? 1'b1 : 1'b0);

assign icmp_ln15_74_fu_2786_p2 = ((select_ln15_57_reg_5080 < 11'd18) ? 1'b1 : 1'b0);

assign icmp_ln15_7_fu_357_p2 = ((sub_ln15_4_fu_341_p2 == 12'd10) ? 1'b1 : 1'b0);

assign icmp_ln15_8_fu_528_p2 = ((select_ln15_5_reg_3621 < 11'd54) ? 1'b1 : 1'b0);

assign icmp_ln15_9_fu_541_p2 = ((select_ln15_5_reg_3621 < 11'd18) ? 1'b1 : 1'b0);

assign icmp_ln15_fu_230_p2 = ((trunc_ln15_1_reg_3429 == 63'd0) ? 1'b1 : 1'b0);

assign m_axi_gmem0_0_ARADDR = sext_ln15_fu_147_p1;

assign m_axi_gmem0_0_ARBURST = 2'd0;

assign m_axi_gmem0_0_ARCACHE = 4'd0;

assign m_axi_gmem0_0_ARID = 1'd0;

assign m_axi_gmem0_0_ARLEN = 32'd16;

assign m_axi_gmem0_0_ARLOCK = 2'd0;

assign m_axi_gmem0_0_ARPROT = 3'd0;

assign m_axi_gmem0_0_ARQOS = 4'd0;

assign m_axi_gmem0_0_ARREGION = 4'd0;

assign m_axi_gmem0_0_ARSIZE = 3'd0;

assign m_axi_gmem0_0_ARUSER = 1'd0;

assign m_axi_gmem0_0_AWADDR = 32'd0;

assign m_axi_gmem0_0_AWBURST = 2'd0;

assign m_axi_gmem0_0_AWCACHE = 4'd0;

assign m_axi_gmem0_0_AWID = 1'd0;

assign m_axi_gmem0_0_AWLEN = 32'd0;

assign m_axi_gmem0_0_AWLOCK = 2'd0;

assign m_axi_gmem0_0_AWPROT = 3'd0;

assign m_axi_gmem0_0_AWQOS = 4'd0;

assign m_axi_gmem0_0_AWREGION = 4'd0;

assign m_axi_gmem0_0_AWSIZE = 3'd0;

assign m_axi_gmem0_0_AWUSER = 1'd0;

assign m_axi_gmem0_0_AWVALID = 1'b0;

assign m_axi_gmem0_0_BREADY = 1'b0;

assign m_axi_gmem0_0_WDATA = 32'd0;

assign m_axi_gmem0_0_WID = 1'd0;

assign m_axi_gmem0_0_WLAST = 1'b0;

assign m_axi_gmem0_0_WSTRB = 4'd0;

assign m_axi_gmem0_0_WUSER = 1'd0;

assign m_axi_gmem0_0_WVALID = 1'b0;

assign or_ln15_10_fu_2984_p2 = (icmp_ln15_52_reg_4579 | icmp_ln15_50_reg_4560);

assign or_ln15_11_fu_3057_p2 = (icmp_ln15_57_reg_4689 | icmp_ln15_55_reg_4670);

assign or_ln15_12_fu_3130_p2 = (icmp_ln15_62_reg_4804 | icmp_ln15_60_reg_4785);

assign or_ln15_13_fu_3203_p2 = (icmp_ln15_67_reg_4919 | icmp_ln15_65_reg_4900);

assign or_ln15_14_fu_3276_p2 = (icmp_ln15_72_reg_5034 | icmp_ln15_70_reg_5015);

assign or_ln15_1_fu_1482_p2 = (icmp_ln15_7_reg_3564 | icmp_ln15_5_reg_3545);

assign or_ln15_2_fu_1667_p2 = (icmp_ln15_12_reg_3664 | icmp_ln15_10_reg_3645);

assign or_ln15_3_fu_1873_p2 = (icmp_ln15_17_reg_3769 | icmp_ln15_15_reg_3750);

assign or_ln15_4_fu_2073_p2 = (icmp_ln15_22_reg_3874 | icmp_ln15_20_reg_3855);

assign or_ln15_5_fu_2279_p2 = (icmp_ln15_27_reg_3984 | icmp_ln15_25_reg_3965);

assign or_ln15_6_fu_2485_p2 = (icmp_ln15_32_reg_4094 | icmp_ln15_30_reg_4075);

assign or_ln15_7_fu_2663_p2 = (icmp_ln15_37_reg_4204 | icmp_ln15_35_reg_4185);

assign or_ln15_8_fu_2826_p2 = (icmp_ln15_42_reg_4364 | icmp_ln15_40_reg_4345);

assign or_ln15_9_fu_2905_p2 = (icmp_ln15_47_reg_4464 | icmp_ln15_45_reg_4445);

assign or_ln15_fu_1297_p2 = (icmp_ln15_reg_3465 | icmp_ln15_2_reg_3484);

assign select_ln15_11_fu_931_p3 = ((icmp_ln15_14_reg_3816[0:0] == 1'b1) ? shl_ln15_2_reg_3911 : 18'd0);

assign select_ln15_12_fu_687_p3 = ((tmp_23_reg_3675[0:0] == 1'b1) ? sub_ln15_9_reg_3745 : zext_ln15_19_reg_3740);

assign select_ln15_13_fu_702_p3 = ((icmp_ln15_16_reg_3763[0:0] == 1'b1) ? add_ln15_4_fu_692_p2 : sub_ln15_11_fu_697_p2);

assign select_ln15_15_fu_1069_p3 = ((icmp_ln15_19_reg_3926[0:0] == 1'b1) ? shl_ln15_3_reg_4021 : 18'd0);

assign select_ln15_16_fu_825_p3 = ((tmp_24_reg_3780[0:0] == 1'b1) ? sub_ln15_12_reg_3850 : zext_ln15_25_reg_3845);

assign select_ln15_17_fu_840_p3 = ((icmp_ln15_21_reg_3868[0:0] == 1'b1) ? add_ln15_5_fu_830_p2 : sub_ln15_14_fu_835_p2);

assign select_ln15_19_fu_1179_p3 = ((icmp_ln15_24_reg_4036[0:0] == 1'b1) ? shl_ln15_4_reg_4131 : 18'd0);

assign select_ln15_1_fu_305_p3 = ((icmp_ln15_1_reg_3478[0:0] == 1'b1) ? add_ln15_1_fu_295_p2 : sub_ln15_2_fu_300_p2);

assign select_ln15_20_fu_963_p3 = ((tmp_25_reg_3885[0:0] == 1'b1) ? sub_ln15_15_reg_3960 : zext_ln15_31_reg_3955);

assign select_ln15_21_fu_978_p3 = ((icmp_ln15_26_reg_3978[0:0] == 1'b1) ? add_ln15_6_fu_968_p2 : sub_ln15_17_fu_973_p2);

assign select_ln15_23_fu_1343_p3 = ((icmp_ln15_29_reg_4146[0:0] == 1'b1) ? shl_ln15_5_reg_4225 : 18'd0);

assign select_ln15_24_fu_1101_p3 = ((tmp_27_reg_3995[0:0] == 1'b1) ? sub_ln15_18_reg_4070 : zext_ln15_37_reg_4065);

assign select_ln15_25_fu_1116_p3 = ((icmp_ln15_31_reg_4088[0:0] == 1'b1) ? add_ln15_7_fu_1106_p2 : sub_ln15_20_fu_1111_p2);

assign select_ln15_27_fu_1528_p3 = ((icmp_ln15_34_reg_4240[0:0] == 1'b1) ? shl_ln15_6_reg_4310 : 18'd0);

assign select_ln15_28_fu_1211_p3 = ((tmp_29_reg_4105[0:0] == 1'b1) ? sub_ln15_21_reg_4180 : zext_ln15_43_reg_4175);

assign select_ln15_29_fu_1226_p3 = ((icmp_ln15_36_reg_4198[0:0] == 1'b1) ? add_ln15_8_fu_1216_p2 : sub_ln15_23_fu_1221_p2);

assign select_ln15_31_fu_1713_p3 = ((icmp_ln15_39_reg_4325[0:0] == 1'b1) ? shl_ln15_7_reg_4411 : 18'd0);

assign select_ln15_32_fu_1534_p3 = ((tmp_31_reg_4274[0:0] == 1'b1) ? sub_ln15_24_reg_4340 : zext_ln15_46_reg_4335);

assign select_ln15_33_fu_1549_p3 = ((icmp_ln15_41_reg_4358[0:0] == 1'b1) ? add_ln15_9_fu_1539_p2 : sub_ln15_26_fu_1544_p2);

assign select_ln15_35_fu_2119_p3 = ((icmp_ln15_44_reg_4521[0:0] == 1'b1) ? shl_ln15_9_reg_4616 : 18'd0);

assign select_ln15_36_fu_1745_p3 = ((tmp_33_reg_4375[0:0] == 1'b1) ? sub_ln15_27_reg_4440 : zext_ln15_48_reg_4435);

assign select_ln15_37_fu_1760_p3 = ((icmp_ln15_46_reg_4458[0:0] == 1'b1) ? add_ln15_10_fu_1750_p2 : sub_ln15_29_fu_1755_p2);

assign select_ln15_39_fu_2325_p3 = ((icmp_ln15_49_reg_4631[0:0] == 1'b1) ? shl_ln15_10_reg_4731 : 18'd0);

assign select_ln15_3_fu_655_p3 = ((icmp_ln15_4_reg_3606[0:0] == 1'b1) ? shl_ln15_reg_3696 : 18'd0);

assign select_ln15_40_fu_1945_p3 = ((tmp_35_reg_4475[0:0] == 1'b1) ? sub_ln15_30_reg_4555 : zext_ln15_50_reg_4550);

assign select_ln15_41_fu_1960_p3 = ((icmp_ln15_51_reg_4573[0:0] == 1'b1) ? add_ln15_11_fu_1950_p2 : sub_ln15_32_fu_1955_p2);

assign select_ln15_43_fu_2531_p3 = ((icmp_ln15_54_reg_4746[0:0] == 1'b1) ? shl_ln15_11_reg_4846 : 18'd0);

assign select_ln15_44_fu_2151_p3 = ((tmp_37_reg_4590[0:0] == 1'b1) ? sub_ln15_33_reg_4665 : zext_ln15_52_reg_4660);

assign select_ln15_45_fu_2166_p3 = ((icmp_ln15_56_reg_4683[0:0] == 1'b1) ? add_ln15_12_fu_2156_p2 : sub_ln15_35_fu_2161_p2);

assign select_ln15_47_fu_2709_p3 = ((icmp_ln15_59_reg_4861[0:0] == 1'b1) ? shl_ln15_12_reg_4961 : 18'd0);

assign select_ln15_48_fu_2357_p3 = ((tmp_39_reg_4700[0:0] == 1'b1) ? sub_ln15_36_reg_4780 : zext_ln15_54_reg_4775);

assign select_ln15_49_fu_2372_p3 = ((icmp_ln15_61_reg_4798[0:0] == 1'b1) ? add_ln15_13_fu_2362_p2 : sub_ln15_38_fu_2367_p2);

assign select_ln15_4_fu_422_p3 = ((tmp_21_reg_3495[0:0] == 1'b1) ? sub_ln15_3_reg_3540 : zext_ln15_7_reg_3535);

assign select_ln15_51_fu_2767_p3 = ((icmp_ln15_64_reg_4976[0:0] == 1'b1) ? shl_ln15_13_reg_5050 : 18'd0);

assign select_ln15_52_fu_2563_p3 = ((tmp_41_reg_4815[0:0] == 1'b1) ? sub_ln15_39_reg_4895 : zext_ln15_56_reg_4890);

assign select_ln15_53_fu_2578_p3 = ((icmp_ln15_66_reg_4913[0:0] == 1'b1) ? add_ln15_14_fu_2568_p2 : sub_ln15_41_fu_2573_p2);

assign select_ln15_55_fu_2872_p3 = ((icmp_ln15_69_reg_5065[0:0] == 1'b1) ? shl_ln15_14_reg_5104 : 18'd0);

assign select_ln15_56_fu_2741_p3 = ((tmp_43_reg_4930[0:0] == 1'b1) ? sub_ln15_42_reg_5010 : zext_ln15_58_reg_5005);

assign select_ln15_57_fu_2756_p3 = ((icmp_ln15_71_reg_5028[0:0] == 1'b1) ? add_ln15_15_fu_2746_p2 : sub_ln15_44_fu_2751_p2);

assign select_ln15_59_fu_2951_p3 = ((icmp_ln15_74_reg_5119[0:0] == 1'b1) ? shl_ln15_15_reg_5144 : 18'd0);

assign select_ln15_5_fu_437_p3 = ((icmp_ln15_6_reg_3558[0:0] == 1'b1) ? add_ln15_2_fu_427_p2 : sub_ln15_5_fu_432_p2);

assign select_ln15_60_fu_1270_p3 = ((tmp_reg_3434[0:0] == 1'b1) ? 18'd262143 : 18'd0);

assign select_ln15_61_fu_1455_p3 = ((tmp_21_reg_3495[0:0] == 1'b1) ? 18'd262143 : 18'd0);

assign select_ln15_62_fu_1640_p3 = ((tmp_22_reg_3575[0:0] == 1'b1) ? 18'd262143 : 18'd0);

assign select_ln15_63_fu_1846_p3 = ((tmp_23_reg_3675[0:0] == 1'b1) ? 18'd262143 : 18'd0);

assign select_ln15_64_fu_2046_p3 = ((tmp_24_reg_3780[0:0] == 1'b1) ? 18'd262143 : 18'd0);

assign select_ln15_65_fu_2252_p3 = ((tmp_25_reg_3885[0:0] == 1'b1) ? 18'd262143 : 18'd0);

assign select_ln15_66_fu_2458_p3 = ((tmp_27_reg_3995[0:0] == 1'b1) ? 18'd262143 : 18'd0);

assign select_ln15_67_fu_2636_p3 = ((tmp_29_reg_4105[0:0] == 1'b1) ? 18'd262143 : 18'd0);

assign select_ln15_68_fu_2799_p3 = ((tmp_31_reg_4274[0:0] == 1'b1) ? 18'd262143 : 18'd0);

assign select_ln15_69_fu_2878_p3 = ((tmp_33_reg_4375[0:0] == 1'b1) ? 18'd262143 : 18'd0);

assign select_ln15_70_fu_2957_p3 = ((tmp_35_reg_4475[0:0] == 1'b1) ? 18'd262143 : 18'd0);

assign select_ln15_71_fu_3030_p3 = ((tmp_37_reg_4590[0:0] == 1'b1) ? 18'd262143 : 18'd0);

assign select_ln15_72_fu_3103_p3 = ((tmp_39_reg_4700[0:0] == 1'b1) ? 18'd262143 : 18'd0);

assign select_ln15_73_fu_3176_p3 = ((tmp_41_reg_4815[0:0] == 1'b1) ? 18'd262143 : 18'd0);

assign select_ln15_74_fu_3249_p3 = ((tmp_43_reg_4930[0:0] == 1'b1) ? 18'd262143 : 18'd0);

assign select_ln15_7_fu_793_p3 = ((icmp_ln15_9_reg_3711[0:0] == 1'b1) ? shl_ln15_1_reg_3801 : 18'd0);

assign select_ln15_8_fu_554_p3 = ((tmp_22_reg_3575[0:0] == 1'b1) ? sub_ln15_6_reg_3640 : zext_ln15_13_reg_3635);

assign select_ln15_9_fu_569_p3 = ((icmp_ln15_11_reg_3658[0:0] == 1'b1) ? add_ln15_3_fu_559_p2 : sub_ln15_8_fu_564_p2);

assign select_ln15_fu_290_p3 = ((tmp_reg_3434[0:0] == 1'b1) ? sub_ln15_reg_3460 : zext_ln15_1_reg_3455);

assign sext_ln15_fu_147_p1 = $signed(trunc_ln15_2_reg_3398);

assign shl_ln15_8_fu_123_p3 = {{trunc_ln15_fu_119_p1}, {6'd0}};

assign sub_ln15_10_fu_605_p2 = (12'd1075 - zext_ln15_9_fu_580_p1);

assign sub_ln15_11_fu_697_p2 = (11'd10 - trunc_ln15_22_reg_3757);

assign sub_ln15_12_fu_727_p2 = (54'd0 - zext_ln15_25_fu_723_p1);

assign sub_ln15_13_fu_738_p2 = (12'd1075 - zext_ln15_12_fu_713_p1);

assign sub_ln15_14_fu_835_p2 = (11'd10 - trunc_ln15_28_reg_3862);

assign sub_ln15_15_fu_865_p2 = (54'd0 - zext_ln15_31_fu_861_p1);

assign sub_ln15_16_fu_876_p2 = (12'd1075 - zext_ln15_15_fu_851_p1);

assign sub_ln15_17_fu_973_p2 = (11'd10 - trunc_ln15_34_reg_3972);

assign sub_ln15_18_fu_1003_p2 = (54'd0 - zext_ln15_37_fu_999_p1);

assign sub_ln15_19_fu_1014_p2 = (12'd1075 - zext_ln15_18_fu_989_p1);

assign sub_ln15_1_fu_235_p2 = (12'd1075 - zext_ln15_fu_210_p1);

assign sub_ln15_20_fu_1111_p2 = (11'd10 - trunc_ln15_40_reg_4082);

assign sub_ln15_21_fu_1141_p2 = (54'd0 - zext_ln15_43_fu_1137_p1);

assign sub_ln15_22_fu_1152_p2 = (12'd1075 - zext_ln15_21_fu_1127_p1);

assign sub_ln15_23_fu_1221_p2 = (11'd10 - trunc_ln15_46_reg_4192);

assign sub_ln15_24_fu_1389_p2 = (54'd0 - zext_ln15_46_fu_1385_p1);

assign sub_ln15_25_fu_1400_p2 = (12'd1075 - zext_ln15_24_fu_1375_p1);

assign sub_ln15_26_fu_1544_p2 = (11'd10 - trunc_ln15_52_reg_4352);

assign sub_ln15_27_fu_1574_p2 = (54'd0 - zext_ln15_48_fu_1570_p1);

assign sub_ln15_28_fu_1585_p2 = (12'd1075 - zext_ln15_27_fu_1560_p1);

assign sub_ln15_29_fu_1755_p2 = (11'd10 - trunc_ln15_58_reg_4452);

assign sub_ln15_2_fu_300_p2 = (11'd10 - trunc_ln15_4_reg_3472);

assign sub_ln15_30_fu_1785_p2 = (54'd0 - zext_ln15_50_fu_1781_p1);

assign sub_ln15_31_fu_1796_p2 = (12'd1075 - zext_ln15_30_fu_1771_p1);

assign sub_ln15_32_fu_1955_p2 = (11'd10 - trunc_ln15_64_reg_4567);

assign sub_ln15_33_fu_1985_p2 = (54'd0 - zext_ln15_52_fu_1981_p1);

assign sub_ln15_34_fu_1996_p2 = (12'd1075 - zext_ln15_33_fu_1971_p1);

assign sub_ln15_35_fu_2161_p2 = (11'd10 - trunc_ln15_70_reg_4677);

assign sub_ln15_36_fu_2191_p2 = (54'd0 - zext_ln15_54_fu_2187_p1);

assign sub_ln15_37_fu_2202_p2 = (12'd1075 - zext_ln15_36_fu_2177_p1);

assign sub_ln15_38_fu_2367_p2 = (11'd10 - trunc_ln15_76_reg_4792);

assign sub_ln15_39_fu_2397_p2 = (54'd0 - zext_ln15_56_fu_2393_p1);

assign sub_ln15_3_fu_330_p2 = (54'd0 - zext_ln15_7_fu_326_p1);

assign sub_ln15_40_fu_2408_p2 = (12'd1075 - zext_ln15_39_fu_2383_p1);

assign sub_ln15_41_fu_2573_p2 = (11'd10 - trunc_ln15_82_reg_4907);

assign sub_ln15_42_fu_2603_p2 = (54'd0 - zext_ln15_58_fu_2599_p1);

assign sub_ln15_43_fu_2614_p2 = (12'd1075 - zext_ln15_42_fu_2589_p1);

assign sub_ln15_44_fu_2751_p2 = (11'd10 - trunc_ln15_88_reg_5022);

assign sub_ln15_4_fu_341_p2 = (12'd1075 - zext_ln15_3_fu_316_p1);

assign sub_ln15_5_fu_432_p2 = (11'd10 - trunc_ln15_10_reg_3552);

assign sub_ln15_6_fu_462_p2 = (54'd0 - zext_ln15_13_fu_458_p1);

assign sub_ln15_7_fu_473_p2 = (12'd1075 - zext_ln15_6_fu_448_p1);

assign sub_ln15_8_fu_564_p2 = (11'd10 - trunc_ln15_16_reg_3652);

assign sub_ln15_9_fu_594_p2 = (54'd0 - zext_ln15_19_fu_590_p1);

assign sub_ln15_fu_224_p2 = (54'd0 - zext_ln15_1_fu_220_p1);

assign trunc_ln15_10_fu_347_p1 = sub_ln15_4_fu_341_p2[10:0];

assign trunc_ln15_11_fu_444_p1 = select_ln15_4_fu_422_p3[17:0];

assign trunc_ln15_12_fu_1462_p1 = ashr_ln15_1_reg_4300[17:0];

assign trunc_ln15_14_fu_367_p1 = bitcast_ln716_2_fu_363_p1[62:0];

assign trunc_ln15_15_fu_387_p1 = bitcast_ln716_2_fu_363_p1[51:0];

assign trunc_ln15_16_fu_479_p1 = sub_ln15_7_fu_473_p2[10:0];

assign trunc_ln15_17_fu_576_p1 = select_ln15_8_fu_554_p3[17:0];

assign trunc_ln15_18_fu_1647_p1 = ashr_ln15_2_reg_4401[17:0];

assign trunc_ln15_1_fu_181_p1 = bitcast_ln716_fu_177_p1[62:0];

assign trunc_ln15_20_fu_499_p1 = bitcast_ln716_3_fu_495_p1[62:0];

assign trunc_ln15_21_fu_519_p1 = bitcast_ln716_3_fu_495_p1[51:0];

assign trunc_ln15_22_fu_611_p1 = sub_ln15_10_fu_605_p2[10:0];

assign trunc_ln15_23_fu_709_p1 = select_ln15_12_fu_687_p3[17:0];

assign trunc_ln15_24_fu_1853_p1 = ashr_ln15_3_reg_4501[17:0];

assign trunc_ln15_26_fu_631_p1 = bitcast_ln716_4_fu_627_p1[62:0];

assign trunc_ln15_27_fu_651_p1 = bitcast_ln716_4_fu_627_p1[51:0];

assign trunc_ln15_28_fu_744_p1 = sub_ln15_13_fu_738_p2[10:0];

assign trunc_ln15_29_fu_847_p1 = select_ln15_16_fu_825_p3[17:0];

assign trunc_ln15_30_fu_2053_p1 = ashr_ln15_4_reg_4611[17:0];

assign trunc_ln15_32_fu_764_p1 = bitcast_ln716_5_fu_760_p1[62:0];

assign trunc_ln15_33_fu_784_p1 = bitcast_ln716_5_fu_760_p1[51:0];

assign trunc_ln15_34_fu_882_p1 = sub_ln15_16_fu_876_p2[10:0];

assign trunc_ln15_35_fu_985_p1 = select_ln15_20_fu_963_p3[17:0];

assign trunc_ln15_36_fu_2259_p1 = ashr_ln15_5_reg_4721[17:0];

assign trunc_ln15_38_fu_902_p1 = bitcast_ln716_6_fu_898_p1[62:0];

assign trunc_ln15_39_fu_922_p1 = bitcast_ln716_6_fu_898_p1[51:0];

assign trunc_ln15_3_fu_201_p1 = bitcast_ln716_fu_177_p1[51:0];

assign trunc_ln15_40_fu_1020_p1 = sub_ln15_19_fu_1014_p2[10:0];

assign trunc_ln15_41_fu_1123_p1 = select_ln15_24_fu_1101_p3[17:0];

assign trunc_ln15_42_fu_2465_p1 = ashr_ln15_6_reg_4836[17:0];

assign trunc_ln15_44_fu_1040_p1 = bitcast_ln716_7_fu_1036_p1[62:0];

assign trunc_ln15_45_fu_1060_p1 = bitcast_ln716_7_fu_1036_p1[51:0];

assign trunc_ln15_46_fu_1158_p1 = sub_ln15_22_fu_1152_p2[10:0];

assign trunc_ln15_47_fu_1233_p1 = select_ln15_28_fu_1211_p3[17:0];

assign trunc_ln15_48_fu_2643_p1 = ashr_ln15_7_reg_4951[17:0];

assign trunc_ln15_4_fu_241_p1 = sub_ln15_1_fu_235_p2[10:0];

assign trunc_ln15_50_fu_1241_p1 = bitcast_ln716_8_fu_1237_p1[62:0];

assign trunc_ln15_51_fu_1261_p1 = bitcast_ln716_8_fu_1237_p1[51:0];

assign trunc_ln15_52_fu_1406_p1 = sub_ln15_25_fu_1400_p2[10:0];

assign trunc_ln15_53_fu_1556_p1 = select_ln15_32_fu_1534_p3[17:0];

assign trunc_ln15_54_fu_2806_p1 = ashr_ln15_8_reg_5094[17:0];

assign trunc_ln15_56_fu_1426_p1 = bitcast_ln716_9_fu_1422_p1[62:0];

assign trunc_ln15_57_fu_1446_p1 = bitcast_ln716_9_fu_1422_p1[51:0];

assign trunc_ln15_58_fu_1591_p1 = sub_ln15_28_fu_1585_p2[10:0];

assign trunc_ln15_59_fu_1767_p1 = select_ln15_36_fu_1745_p3[17:0];

assign trunc_ln15_5_fu_312_p1 = select_ln15_fu_290_p3[17:0];

assign trunc_ln15_60_fu_2885_p1 = ashr_ln15_9_reg_5134[17:0];

assign trunc_ln15_62_fu_1611_p1 = bitcast_ln716_10_fu_1607_p1[62:0];

assign trunc_ln15_63_fu_1631_p1 = bitcast_ln716_10_fu_1607_p1[51:0];

assign trunc_ln15_64_fu_1802_p1 = sub_ln15_31_fu_1796_p2[10:0];

assign trunc_ln15_65_fu_1967_p1 = select_ln15_40_fu_1945_p3[17:0];

assign trunc_ln15_66_fu_2964_p1 = ashr_ln15_10_reg_5154[17:0];

assign trunc_ln15_68_fu_1822_p1 = bitcast_ln716_11_fu_1818_p1[62:0];

assign trunc_ln15_69_fu_1842_p1 = bitcast_ln716_11_fu_1818_p1[51:0];

assign trunc_ln15_6_fu_1277_p1 = ashr_ln15_reg_4215[17:0];

assign trunc_ln15_70_fu_2002_p1 = sub_ln15_34_fu_1996_p2[10:0];

assign trunc_ln15_71_fu_2173_p1 = select_ln15_44_fu_2151_p3[17:0];

assign trunc_ln15_72_fu_3037_p1 = ashr_ln15_11_reg_5169[17:0];

assign trunc_ln15_74_fu_2022_p1 = bitcast_ln716_12_fu_2018_p1[62:0];

assign trunc_ln15_75_fu_2042_p1 = bitcast_ln716_12_fu_2018_p1[51:0];

assign trunc_ln15_76_fu_2208_p1 = sub_ln15_37_fu_2202_p2[10:0];

assign trunc_ln15_77_fu_2379_p1 = select_ln15_48_fu_2357_p3[17:0];

assign trunc_ln15_78_fu_3110_p1 = ashr_ln15_12_reg_5179[17:0];

assign trunc_ln15_80_fu_2228_p1 = bitcast_ln716_13_fu_2224_p1[62:0];

assign trunc_ln15_81_fu_2248_p1 = bitcast_ln716_13_fu_2224_p1[51:0];

assign trunc_ln15_82_fu_2414_p1 = sub_ln15_40_fu_2408_p2[10:0];

assign trunc_ln15_83_fu_2585_p1 = select_ln15_52_fu_2563_p3[17:0];

assign trunc_ln15_84_fu_3183_p1 = ashr_ln15_13_reg_5189[17:0];

assign trunc_ln15_86_fu_2434_p1 = bitcast_ln716_14_fu_2430_p1[62:0];

assign trunc_ln15_87_fu_2454_p1 = bitcast_ln716_14_fu_2430_p1[51:0];

assign trunc_ln15_88_fu_2620_p1 = sub_ln15_43_fu_2614_p2[10:0];

assign trunc_ln15_89_fu_2763_p1 = select_ln15_56_fu_2741_p3[17:0];

assign trunc_ln15_8_fu_261_p1 = bitcast_ln716_1_fu_257_p1[62:0];

assign trunc_ln15_90_fu_3256_p1 = ashr_ln15_14_reg_5199[17:0];

assign trunc_ln15_9_fu_281_p1 = bitcast_ln716_1_fu_257_p1[51:0];

assign trunc_ln15_fu_119_p1 = n[25:0];

assign x_int_0_fu_1321_p10 = {{{icmp_ln15_reg_3465}, {and_ln15_fu_1292_p2}}, {and_ln15_1_fu_1307_p2}};

assign x_int_0_fu_1321_p6 = ((icmp_ln15_3_reg_3596[0:0] == 1'b1) ? trunc_ln15_6_fu_1277_p1 : select_ln15_60_fu_1270_p3);

assign x_int_0_fu_1321_p9 = 'bx;

assign x_int_10_fu_3081_p10 = {{{icmp_ln15_55_reg_4670}, {and_ln15_22_fu_3052_p2}}, {and_ln15_23_fu_3067_p2}};

assign x_int_10_fu_3081_p6 = ((icmp_ln15_58_reg_4851[0:0] == 1'b1) ? trunc_ln15_72_fu_3037_p1 : select_ln15_71_fu_3030_p3);

assign x_int_10_fu_3081_p9 = 'bx;

assign x_int_11_fu_3154_p10 = {{{icmp_ln15_60_reg_4785}, {and_ln15_24_fu_3125_p2}}, {and_ln15_25_fu_3140_p2}};

assign x_int_11_fu_3154_p6 = ((icmp_ln15_63_reg_4966[0:0] == 1'b1) ? trunc_ln15_78_fu_3110_p1 : select_ln15_72_fu_3103_p3);

assign x_int_11_fu_3154_p9 = 'bx;

assign x_int_12_fu_3227_p10 = {{{icmp_ln15_65_reg_4900}, {and_ln15_26_fu_3198_p2}}, {and_ln15_27_fu_3213_p2}};

assign x_int_12_fu_3227_p6 = ((icmp_ln15_68_reg_5055[0:0] == 1'b1) ? trunc_ln15_84_fu_3183_p1 : select_ln15_73_fu_3176_p3);

assign x_int_12_fu_3227_p9 = 'bx;

assign x_int_13_fu_3300_p10 = {{{icmp_ln15_70_reg_5015}, {and_ln15_28_fu_3271_p2}}, {and_ln15_29_fu_3286_p2}};

assign x_int_13_fu_3300_p6 = ((icmp_ln15_73_reg_5109[0:0] == 1'b1) ? trunc_ln15_90_fu_3256_p1 : select_ln15_74_fu_3249_p3);

assign x_int_13_fu_3300_p9 = 'bx;

assign x_int_1_fu_1506_p10 = {{{icmp_ln15_5_reg_3545}, {and_ln15_2_fu_1477_p2}}, {and_ln15_3_fu_1492_p2}};

assign x_int_1_fu_1506_p6 = ((icmp_ln15_8_reg_3701[0:0] == 1'b1) ? trunc_ln15_12_fu_1462_p1 : select_ln15_61_fu_1455_p3);

assign x_int_1_fu_1506_p9 = 'bx;

assign x_int_2_fu_1691_p10 = {{{icmp_ln15_10_reg_3645}, {and_ln15_4_fu_1662_p2}}, {and_ln15_5_fu_1677_p2}};

assign x_int_2_fu_1691_p6 = ((icmp_ln15_13_reg_3806[0:0] == 1'b1) ? trunc_ln15_18_fu_1647_p1 : select_ln15_62_fu_1640_p3);

assign x_int_2_fu_1691_p9 = 'bx;

assign x_int_3_fu_1897_p10 = {{{icmp_ln15_15_reg_3750}, {and_ln15_6_fu_1868_p2}}, {and_ln15_7_fu_1883_p2}};

assign x_int_3_fu_1897_p6 = ((icmp_ln15_18_reg_3916[0:0] == 1'b1) ? trunc_ln15_24_fu_1853_p1 : select_ln15_63_fu_1846_p3);

assign x_int_3_fu_1897_p9 = 'bx;

assign x_int_4_fu_2097_p10 = {{{icmp_ln15_20_reg_3855}, {and_ln15_8_fu_2068_p2}}, {and_ln15_9_fu_2083_p2}};

assign x_int_4_fu_2097_p6 = ((icmp_ln15_23_reg_4026[0:0] == 1'b1) ? trunc_ln15_30_fu_2053_p1 : select_ln15_64_fu_2046_p3);

assign x_int_4_fu_2097_p9 = 'bx;

assign x_int_5_fu_2303_p10 = {{{icmp_ln15_25_reg_3965}, {and_ln15_10_fu_2274_p2}}, {and_ln15_11_fu_2289_p2}};

assign x_int_5_fu_2303_p6 = ((icmp_ln15_28_reg_4136[0:0] == 1'b1) ? trunc_ln15_36_fu_2259_p1 : select_ln15_65_fu_2252_p3);

assign x_int_5_fu_2303_p9 = 'bx;

assign x_int_6_fu_2509_p10 = {{{icmp_ln15_30_reg_4075}, {and_ln15_12_fu_2480_p2}}, {and_ln15_13_fu_2495_p2}};

assign x_int_6_fu_2509_p6 = ((icmp_ln15_33_reg_4230[0:0] == 1'b1) ? trunc_ln15_42_fu_2465_p1 : select_ln15_66_fu_2458_p3);

assign x_int_6_fu_2509_p9 = 'bx;

assign x_int_7_fu_2687_p10 = {{{icmp_ln15_35_reg_4185}, {and_ln15_14_fu_2658_p2}}, {and_ln15_15_fu_2673_p2}};

assign x_int_7_fu_2687_p6 = ((icmp_ln15_38_reg_4315[0:0] == 1'b1) ? trunc_ln15_48_fu_2643_p1 : select_ln15_67_fu_2636_p3);

assign x_int_7_fu_2687_p9 = 'bx;

assign x_int_8_fu_3008_p10 = {{{icmp_ln15_50_reg_4560}, {and_ln15_20_fu_2979_p2}}, {and_ln15_21_fu_2994_p2}};

assign x_int_8_fu_3008_p6 = ((icmp_ln15_53_reg_4736[0:0] == 1'b1) ? trunc_ln15_66_fu_2964_p1 : select_ln15_70_fu_2957_p3);

assign x_int_8_fu_3008_p9 = 'bx;

assign x_int_9_fu_2850_p10 = {{{icmp_ln15_40_reg_4345}, {and_ln15_16_fu_2821_p2}}, {and_ln15_17_fu_2836_p2}};

assign x_int_9_fu_2850_p6 = ((icmp_ln15_43_reg_4511[0:0] == 1'b1) ? trunc_ln15_54_fu_2806_p1 : select_ln15_68_fu_2799_p3);

assign x_int_9_fu_2850_p9 = 'bx;

assign x_int_s_fu_2929_p10 = {{{icmp_ln15_45_reg_4445}, {and_ln15_18_fu_2900_p2}}, {and_ln15_19_fu_2915_p2}};

assign x_int_s_fu_2929_p6 = ((icmp_ln15_48_reg_4621[0:0] == 1'b1) ? trunc_ln15_60_fu_2885_p1 : select_ln15_69_fu_2878_p3);

assign x_int_s_fu_2929_p9 = 'bx;

assign xor_ln15_10_fu_2269_p2 = (icmp_ln15_25_reg_3965 ^ 1'd1);

assign xor_ln15_11_fu_2283_p2 = (or_ln15_5_fu_2279_p2 ^ 1'd1);

assign xor_ln15_12_fu_2475_p2 = (icmp_ln15_30_reg_4075 ^ 1'd1);

assign xor_ln15_13_fu_2489_p2 = (or_ln15_6_fu_2485_p2 ^ 1'd1);

assign xor_ln15_14_fu_2653_p2 = (icmp_ln15_35_reg_4185 ^ 1'd1);

assign xor_ln15_15_fu_2667_p2 = (or_ln15_7_fu_2663_p2 ^ 1'd1);

assign xor_ln15_16_fu_2816_p2 = (icmp_ln15_40_reg_4345 ^ 1'd1);

assign xor_ln15_17_fu_2830_p2 = (or_ln15_8_fu_2826_p2 ^ 1'd1);

assign xor_ln15_18_fu_2895_p2 = (icmp_ln15_45_reg_4445 ^ 1'd1);

assign xor_ln15_19_fu_2909_p2 = (or_ln15_9_fu_2905_p2 ^ 1'd1);

assign xor_ln15_1_fu_1301_p2 = (or_ln15_fu_1297_p2 ^ 1'd1);

assign xor_ln15_20_fu_2974_p2 = (icmp_ln15_50_reg_4560 ^ 1'd1);

assign xor_ln15_21_fu_2988_p2 = (or_ln15_10_fu_2984_p2 ^ 1'd1);

assign xor_ln15_22_fu_3047_p2 = (icmp_ln15_55_reg_4670 ^ 1'd1);

assign xor_ln15_23_fu_3061_p2 = (or_ln15_11_fu_3057_p2 ^ 1'd1);

assign xor_ln15_24_fu_3120_p2 = (icmp_ln15_60_reg_4785 ^ 1'd1);

assign xor_ln15_25_fu_3134_p2 = (or_ln15_12_fu_3130_p2 ^ 1'd1);

assign xor_ln15_26_fu_3193_p2 = (icmp_ln15_65_reg_4900 ^ 1'd1);

assign xor_ln15_27_fu_3207_p2 = (or_ln15_13_fu_3203_p2 ^ 1'd1);

assign xor_ln15_28_fu_3266_p2 = (icmp_ln15_70_reg_5015 ^ 1'd1);

assign xor_ln15_29_fu_3280_p2 = (or_ln15_14_fu_3276_p2 ^ 1'd1);

assign xor_ln15_2_fu_1472_p2 = (icmp_ln15_5_reg_3545 ^ 1'd1);

assign xor_ln15_3_fu_1486_p2 = (or_ln15_1_fu_1482_p2 ^ 1'd1);

assign xor_ln15_4_fu_1657_p2 = (icmp_ln15_10_reg_3645 ^ 1'd1);

assign xor_ln15_5_fu_1671_p2 = (or_ln15_2_fu_1667_p2 ^ 1'd1);

assign xor_ln15_6_fu_1863_p2 = (icmp_ln15_15_reg_3750 ^ 1'd1);

assign xor_ln15_7_fu_1877_p2 = (or_ln15_3_fu_1873_p2 ^ 1'd1);

assign xor_ln15_8_fu_2063_p2 = (icmp_ln15_20_reg_3855 ^ 1'd1);

assign xor_ln15_9_fu_2077_p2 = (or_ln15_4_fu_2073_p2 ^ 1'd1);

assign xor_ln15_fu_1287_p2 = (icmp_ln15_reg_3465 ^ 1'd1);

assign zext_ln15_12_fu_713_p1 = tmp_20_reg_3786;

assign zext_ln15_13_cast_fu_451_p3 = {{1'd1}, {trunc_ln15_15_reg_3586}};

assign zext_ln15_13_fu_458_p1 = zext_ln15_13_cast_fu_451_p3;

assign zext_ln15_15_fu_851_p1 = tmp_26_reg_3891;

assign zext_ln15_18_fu_989_p1 = tmp_28_reg_4001;

assign zext_ln15_19_cast_fu_583_p3 = {{1'd1}, {trunc_ln15_21_reg_3686}};

assign zext_ln15_19_fu_590_p1 = zext_ln15_19_cast_fu_583_p3;

assign zext_ln15_1_cast_fu_213_p3 = {{1'd1}, {trunc_ln15_3_reg_3445}};

assign zext_ln15_1_fu_220_p1 = zext_ln15_1_cast_fu_213_p3;

assign zext_ln15_21_fu_1127_p1 = tmp_30_reg_4111;

assign zext_ln15_24_fu_1375_p1 = tmp_32_reg_4280;

assign zext_ln15_25_cast_fu_716_p3 = {{1'd1}, {trunc_ln15_27_reg_3791}};

assign zext_ln15_25_fu_723_p1 = zext_ln15_25_cast_fu_716_p3;

assign zext_ln15_27_fu_1560_p1 = tmp_34_reg_4381;

assign zext_ln15_30_fu_1771_p1 = tmp_36_reg_4481;

assign zext_ln15_31_cast_fu_854_p3 = {{1'd1}, {trunc_ln15_33_reg_3896}};

assign zext_ln15_31_fu_861_p1 = zext_ln15_31_cast_fu_854_p3;

assign zext_ln15_33_fu_1971_p1 = tmp_38_reg_4596;

assign zext_ln15_36_fu_2177_p1 = tmp_40_reg_4706;

assign zext_ln15_37_cast_fu_992_p3 = {{1'd1}, {trunc_ln15_39_reg_4006}};

assign zext_ln15_37_fu_999_p1 = zext_ln15_37_cast_fu_992_p3;

assign zext_ln15_39_fu_2383_p1 = tmp_42_reg_4821;

assign zext_ln15_3_fu_316_p1 = tmp_17_reg_3501;

assign zext_ln15_42_fu_2589_p1 = tmp_44_reg_4936;

assign zext_ln15_43_cast_fu_1130_p3 = {{1'd1}, {trunc_ln15_45_reg_4116}};

assign zext_ln15_43_fu_1137_p1 = zext_ln15_43_cast_fu_1130_p3;

assign zext_ln15_46_cast_fu_1378_p3 = {{1'd1}, {trunc_ln15_51_reg_4285}};

assign zext_ln15_46_fu_1385_p1 = zext_ln15_46_cast_fu_1378_p3;

assign zext_ln15_48_cast_fu_1563_p3 = {{1'd1}, {trunc_ln15_57_reg_4386}};

assign zext_ln15_48_fu_1570_p1 = zext_ln15_48_cast_fu_1563_p3;

assign zext_ln15_50_cast_fu_1774_p3 = {{1'd1}, {trunc_ln15_63_reg_4486}};

assign zext_ln15_50_fu_1781_p1 = zext_ln15_50_cast_fu_1774_p3;

assign zext_ln15_52_cast_fu_1974_p3 = {{1'd1}, {trunc_ln15_69_reg_4601}};

assign zext_ln15_52_fu_1981_p1 = zext_ln15_52_cast_fu_1974_p3;

assign zext_ln15_54_cast_fu_2180_p3 = {{1'd1}, {trunc_ln15_75_reg_4711}};

assign zext_ln15_54_fu_2187_p1 = zext_ln15_54_cast_fu_2180_p3;

assign zext_ln15_56_cast_fu_2386_p3 = {{1'd1}, {trunc_ln15_81_reg_4826}};

assign zext_ln15_56_fu_2393_p1 = zext_ln15_56_cast_fu_2386_p3;

assign zext_ln15_58_cast_fu_2592_p3 = {{1'd1}, {trunc_ln15_87_reg_4941}};

assign zext_ln15_58_fu_2599_p1 = zext_ln15_58_cast_fu_2592_p3;

assign zext_ln15_6_fu_448_p1 = tmp_18_reg_3581;

assign zext_ln15_7_cast_fu_319_p3 = {{1'd1}, {trunc_ln15_9_reg_3506}};

assign zext_ln15_7_fu_326_p1 = zext_ln15_7_cast_fu_319_p3;

assign zext_ln15_9_fu_580_p1 = tmp_19_reg_3681;

assign zext_ln15_fu_210_p1 = tmp_s_reg_3440;

always @ (posedge ap_clk) begin
    zext_ln15_1_reg_3455[53:52] <= 2'b01;
    zext_ln15_7_reg_3535[53:52] <= 2'b01;
    zext_ln15_13_reg_3635[53:52] <= 2'b01;
    zext_ln15_19_reg_3740[53:52] <= 2'b01;
    zext_ln15_25_reg_3845[53:52] <= 2'b01;
    zext_ln15_31_reg_3955[53:52] <= 2'b01;
    zext_ln15_37_reg_4065[53:52] <= 2'b01;
    zext_ln15_43_reg_4175[53:52] <= 2'b01;
    zext_ln15_46_reg_4335[53:52] <= 2'b01;
    zext_ln15_48_reg_4435[53:52] <= 2'b01;
    zext_ln15_50_reg_4550[53:52] <= 2'b01;
    zext_ln15_52_reg_4660[53:52] <= 2'b01;
    zext_ln15_54_reg_4775[53:52] <= 2'b01;
    zext_ln15_56_reg_4890[53:52] <= 2'b01;
    zext_ln15_58_reg_5005[53:52] <= 2'b01;
end

endmodule //conifer_jettag_accelerator_copy_input
