|DreamTangle_HDL
iClk27 => iClk27~0.IN3
iClk50 => iClk50~0.IN2
oLEDR[0] <= USB_FIFO:USB_FIFO0.full
oLEDR[1] <= <GND>
oLEDR[2] <= <GND>
oLEDR[3] <= <GND>
oLEDR[4] <= <GND>
oLEDR[5] <= <GND>
oLEDR[6] <= <GND>
oLEDR[7] <= <GND>
oLEDR[8] <= <GND>
oLEDR[9] <= <GND>
oLEDR[10] <= <GND>
oLEDR[11] <= <GND>
oLEDR[12] <= <GND>
oLEDR[13] <= <GND>
oLEDR[14] <= <GND>
oLEDR[15] <= <GND>
oLEDR[16] <= <GND>
oLEDR[17] <= <GND>
iSwitch[0] => LessThan0.IN10
iSwitch[1] => LessThan0.IN9
iSwitch[2] => LessThan0.IN8
iSwitch[3] => LessThan0.IN7
iSwitch[4] => LessThan0.IN6
iSwitch[5] => LessThan0.IN5
iSwitch[6] => LessThan0.IN4
iSwitch[7] => LessThan0.IN3
iSwitch[8] => LessThan0.IN2
iSwitch[9] => LessThan0.IN1
iSwitch[10] => LessThan1.IN8
iSwitch[11] => LessThan1.IN7
iSwitch[12] => LessThan1.IN6
iSwitch[13] => LessThan1.IN5
iSwitch[14] => LessThan1.IN4
iSwitch[15] => LessThan1.IN3
iSwitch[16] => LessThan1.IN2
iSwitch[17] => LessThan1.IN1
iButton_[0] => iButton_[0]~0.IN1
iButton_[2] => LessThan1.IN10
iButton_[3] => LessThan1.IN9
oHex7[0] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[7].Digit.oMatrix
oHex7[1] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[7].Digit.oMatrix
oHex7[2] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[7].Digit.oMatrix
oHex7[3] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[7].Digit.oMatrix
oHex7[4] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[7].Digit.oMatrix
oHex7[5] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[7].Digit.oMatrix
oHex7[6] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[7].Digit.oMatrix
oHex6[0] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[6].Digit.oMatrix
oHex6[1] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[6].Digit.oMatrix
oHex6[2] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[6].Digit.oMatrix
oHex6[3] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[6].Digit.oMatrix
oHex6[4] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[6].Digit.oMatrix
oHex6[5] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[6].Digit.oMatrix
oHex6[6] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[6].Digit.oMatrix
oHex5[0] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[5].Digit.oMatrix
oHex5[1] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[5].Digit.oMatrix
oHex5[2] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[5].Digit.oMatrix
oHex5[3] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[5].Digit.oMatrix
oHex5[4] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[5].Digit.oMatrix
oHex5[5] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[5].Digit.oMatrix
oHex5[6] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[5].Digit.oMatrix
oHex4[0] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[4].Digit.oMatrix
oHex4[1] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[4].Digit.oMatrix
oHex4[2] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[4].Digit.oMatrix
oHex4[3] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[4].Digit.oMatrix
oHex4[4] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[4].Digit.oMatrix
oHex4[5] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[4].Digit.oMatrix
oHex4[6] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[4].Digit.oMatrix
oHex3[0] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[3].Digit.oMatrix
oHex3[1] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[3].Digit.oMatrix
oHex3[2] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[3].Digit.oMatrix
oHex3[3] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[3].Digit.oMatrix
oHex3[4] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[3].Digit.oMatrix
oHex3[5] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[3].Digit.oMatrix
oHex3[6] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[3].Digit.oMatrix
oHex2[0] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[2].Digit.oMatrix
oHex2[1] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[2].Digit.oMatrix
oHex2[2] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[2].Digit.oMatrix
oHex2[3] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[2].Digit.oMatrix
oHex2[4] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[2].Digit.oMatrix
oHex2[5] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[2].Digit.oMatrix
oHex2[6] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[2].Digit.oMatrix
oHex1[0] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[1].Digit.oMatrix
oHex1[1] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[1].Digit.oMatrix
oHex1[2] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[1].Digit.oMatrix
oHex1[3] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[1].Digit.oMatrix
oHex1[4] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[1].Digit.oMatrix
oHex1[5] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[1].Digit.oMatrix
oHex1[6] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[1].Digit.oMatrix
oHex0[0] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[0].Digit.oMatrix
oHex0[1] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[0].Digit.oMatrix
oHex0[2] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[0].Digit.oMatrix
oHex0[3] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[0].Digit.oMatrix
oHex0[4] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[0].Digit.oMatrix
oHex0[5] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[0].Digit.oMatrix
oHex0[6] <= SSHLEDMDCtrl:gSSHLEDMDCtrl[0].Digit.oMatrix
iUSB_INT1 => ~NO_FANOUT~
iUSB_INT2 => iUSB_INT2~0.IN1
iUSB_DACK1_ => ~NO_FANOUT~
iUSB_DACK2_ => ~NO_FANOUT~
ioUSB_D[0] <= USB:USB0.ioD
ioUSB_D[1] <= USB:USB0.ioD
ioUSB_D[2] <= USB:USB0.ioD
ioUSB_D[3] <= USB:USB0.ioD
ioUSB_D[4] <= USB:USB0.ioD
ioUSB_D[5] <= USB:USB0.ioD
ioUSB_D[6] <= USB:USB0.ioD
ioUSB_D[7] <= USB:USB0.ioD
ioUSB_D[8] <= USB:USB0.ioD
ioUSB_D[9] <= USB:USB0.ioD
ioUSB_D[10] <= USB:USB0.ioD
ioUSB_D[11] <= USB:USB0.ioD
ioUSB_D[12] <= USB:USB0.ioD
ioUSB_D[13] <= USB:USB0.ioD
ioUSB_D[14] <= USB:USB0.ioD
ioUSB_D[15] <= USB:USB0.ioD
oUSB_OTG_DP1 <= USB:USB0.oOTG_DP1
oUSB_OTG_DM1 <= USB:USB0.oOTG_DM1
oUSB_A[0] <= USB:USB0.oA
oUSB_A[1] <= USB:USB0.oA
oUSB_RD_ <= USB:USB0.oRD_
oUSB_WR_ <= USB:USB0.oWR_
oUSB_CS_ <= USB:USB0.oCS_
oUSB_RESET_ <= USB:USB0.oRESET_
oUSB_DREQ1 <= <GND>
oUSB_DREQ2 <= <GND>
ioSDRAM_DQ[0] <= Video:Video0.ioSDRAM_DQ
ioSDRAM_DQ[1] <= Video:Video0.ioSDRAM_DQ
ioSDRAM_DQ[2] <= Video:Video0.ioSDRAM_DQ
ioSDRAM_DQ[3] <= Video:Video0.ioSDRAM_DQ
ioSDRAM_DQ[4] <= Video:Video0.ioSDRAM_DQ
ioSDRAM_DQ[5] <= Video:Video0.ioSDRAM_DQ
ioSDRAM_DQ[6] <= Video:Video0.ioSDRAM_DQ
ioSDRAM_DQ[7] <= Video:Video0.ioSDRAM_DQ
ioSDRAM_DQ[8] <= Video:Video0.ioSDRAM_DQ
ioSDRAM_DQ[9] <= Video:Video0.ioSDRAM_DQ
ioSDRAM_DQ[10] <= Video:Video0.ioSDRAM_DQ
ioSDRAM_DQ[11] <= Video:Video0.ioSDRAM_DQ
ioSDRAM_DQ[12] <= Video:Video0.ioSDRAM_DQ
ioSDRAM_DQ[13] <= Video:Video0.ioSDRAM_DQ
ioSDRAM_DQ[14] <= Video:Video0.ioSDRAM_DQ
ioSDRAM_DQ[15] <= Video:Video0.ioSDRAM_DQ
oSDRAM_A[0] <= Video:Video0.oSDRAM_A
oSDRAM_A[1] <= Video:Video0.oSDRAM_A
oSDRAM_A[2] <= Video:Video0.oSDRAM_A
oSDRAM_A[3] <= Video:Video0.oSDRAM_A
oSDRAM_A[4] <= Video:Video0.oSDRAM_A
oSDRAM_A[5] <= Video:Video0.oSDRAM_A
oSDRAM_A[6] <= Video:Video0.oSDRAM_A
oSDRAM_A[7] <= Video:Video0.oSDRAM_A
oSDRAM_A[8] <= Video:Video0.oSDRAM_A
oSDRAM_A[9] <= Video:Video0.oSDRAM_A
oSDRAM_A[10] <= Video:Video0.oSDRAM_A
oSDRAM_A[11] <= Video:Video0.oSDRAM_A
oSDRAM_LDQM <= Video:Video0.oSDRAM_LDQM
oSDRAM_DQM <= Video:Video0.oSDRAM_DQM
oSDRAM_WE_ <= Video:Video0.oSDRAM_WE_
oSDRAM_CAS_ <= Video:Video0.oSDRAM_CAS_
oSDRAM_RAS_ <= Video:Video0.oSDRAM_RAS_
oSDRAM_CS_ <= Video:Video0.oSDRAM_CS_
oSDRAM_BA_[0] <= Video:Video0.oSDRAM_BA_
oSDRAM_BA_[1] <= Video:Video0.oSDRAM_BA_
oSDRAM_CLK <= Video:Video0.oSDRAM_CLK
oSDRAM_CKE <= Video:Video0.oSDRAM_CKE
oI2C_SCLK <= Video:Video0.oI2C_SCLK
ioI2C_SDAT <= Video:Video0.ioI2C_SDAT
oVGA_CLK <= Video:Video0.oVGA_CLK
oVGA_HS <= Video:Video0.oVGA_HS
oVGA_VS <= Video:Video0.oVGA_VS
oVGA_BLANK <= Video:Video0.oVGA_BLANK
oVGA_SYNC <= Video:Video0.oVGA_SYNC
oVGA_RGB[0] <= Video:Video0.oVGA_RGB
oVGA_RGB[1] <= Video:Video0.oVGA_RGB
oVGA_RGB[2] <= Video:Video0.oVGA_RGB
oVGA_RGB[3] <= Video:Video0.oVGA_RGB
oVGA_RGB[4] <= Video:Video0.oVGA_RGB
oVGA_RGB[5] <= Video:Video0.oVGA_RGB
oVGA_RGB[6] <= Video:Video0.oVGA_RGB
oVGA_RGB[7] <= Video:Video0.oVGA_RGB
oVGA_RGB[8] <= Video:Video0.oVGA_RGB
oVGA_RGB[9] <= Video:Video0.oVGA_RGB
oVGA_RGB[10] <= Video:Video0.oVGA_RGB
oVGA_RGB[11] <= Video:Video0.oVGA_RGB
oVGA_RGB[12] <= Video:Video0.oVGA_RGB
oVGA_RGB[13] <= Video:Video0.oVGA_RGB
oVGA_RGB[14] <= Video:Video0.oVGA_RGB
oVGA_RGB[15] <= Video:Video0.oVGA_RGB
oVGA_RGB[16] <= Video:Video0.oVGA_RGB
oVGA_RGB[17] <= Video:Video0.oVGA_RGB
oVGA_RGB[18] <= Video:Video0.oVGA_RGB
oVGA_RGB[19] <= Video:Video0.oVGA_RGB
oVGA_RGB[20] <= Video:Video0.oVGA_RGB
oVGA_RGB[21] <= Video:Video0.oVGA_RGB
oVGA_RGB[22] <= Video:Video0.oVGA_RGB
oVGA_RGB[23] <= Video:Video0.oVGA_RGB
oVGA_RGB[24] <= Video:Video0.oVGA_RGB
oVGA_RGB[25] <= Video:Video0.oVGA_RGB
oVGA_RGB[26] <= Video:Video0.oVGA_RGB
oVGA_RGB[27] <= Video:Video0.oVGA_RGB
oVGA_RGB[28] <= Video:Video0.oVGA_RGB
oVGA_RGB[29] <= Video:Video0.oVGA_RGB
iTD_DATA[0] => iTD_DATA[0]~7.IN1
iTD_DATA[1] => iTD_DATA[1]~6.IN1
iTD_DATA[2] => iTD_DATA[2]~5.IN1
iTD_DATA[3] => iTD_DATA[3]~4.IN1
iTD_DATA[4] => iTD_DATA[4]~3.IN1
iTD_DATA[5] => iTD_DATA[5]~2.IN1
iTD_DATA[6] => iTD_DATA[6]~1.IN1
iTD_DATA[7] => iTD_DATA[7]~0.IN1
iTD_HS => iTD_HS~0.IN1
iTD_VS => iTD_VS~0.IN1
iTD_CLK => iTD_CLK~0.IN1
oTD_RESET <= Video:Video0.oTD_RESET


|DreamTangle_HDL|PLL_Sys:PLL_Sys0
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk


|DreamTangle_HDL|PLL_Sys:PLL_Sys0|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <= <GND>
clk[0] <= clk[0]~1.DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1]~0.DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1~0.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>


|DreamTangle_HDL|SSHLEDMDCtrl:gSSHLEDMDCtrl[0].Digit
iBCD[0] => Decoder0.IN3
iBCD[1] => Decoder0.IN2
iBCD[2] => Decoder0.IN1
iBCD[3] => Decoder0.IN0
oMatrix[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|SSHLEDMDCtrl:gSSHLEDMDCtrl[1].Digit
iBCD[0] => Decoder0.IN3
iBCD[1] => Decoder0.IN2
iBCD[2] => Decoder0.IN1
iBCD[3] => Decoder0.IN0
oMatrix[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|SSHLEDMDCtrl:gSSHLEDMDCtrl[2].Digit
iBCD[0] => Decoder0.IN3
iBCD[1] => Decoder0.IN2
iBCD[2] => Decoder0.IN1
iBCD[3] => Decoder0.IN0
oMatrix[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|SSHLEDMDCtrl:gSSHLEDMDCtrl[3].Digit
iBCD[0] => Decoder0.IN3
iBCD[1] => Decoder0.IN2
iBCD[2] => Decoder0.IN1
iBCD[3] => Decoder0.IN0
oMatrix[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|SSHLEDMDCtrl:gSSHLEDMDCtrl[4].Digit
iBCD[0] => Decoder0.IN3
iBCD[1] => Decoder0.IN2
iBCD[2] => Decoder0.IN1
iBCD[3] => Decoder0.IN0
oMatrix[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|SSHLEDMDCtrl:gSSHLEDMDCtrl[5].Digit
iBCD[0] => Decoder0.IN3
iBCD[1] => Decoder0.IN2
iBCD[2] => Decoder0.IN1
iBCD[3] => Decoder0.IN0
oMatrix[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|SSHLEDMDCtrl:gSSHLEDMDCtrl[6].Digit
iBCD[0] => Decoder0.IN3
iBCD[1] => Decoder0.IN2
iBCD[2] => Decoder0.IN1
iBCD[3] => Decoder0.IN0
oMatrix[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|SSHLEDMDCtrl:gSSHLEDMDCtrl[7].Digit
iBCD[0] => Decoder0.IN3
iBCD[1] => Decoder0.IN2
iBCD[2] => Decoder0.IN1
iBCD[3] => Decoder0.IN0
oMatrix[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oMatrix[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|POR_Dly:POR_Dly0
iClk27 => _Cnt[15].CLK
iClk27 => _Cnt[14].CLK
iClk27 => _Cnt[13].CLK
iClk27 => _Cnt[12].CLK
iClk27 => _Cnt[11].CLK
iClk27 => _Cnt[10].CLK
iClk27 => _Cnt[9].CLK
iClk27 => _Cnt[8].CLK
iClk27 => _Cnt[7].CLK
iClk27 => _Cnt[6].CLK
iClk27 => _Cnt[5].CLK
iClk27 => _Cnt[4].CLK
iClk27 => _Cnt[3].CLK
iClk27 => _Cnt[2].CLK
iClk27 => _Cnt[1].CLK
iClk27 => _Cnt[0].CLK
iClk100 => _DoneA.CLK
iClk100 => _DoneB.CLK
iClk100 => _DoneC.CLK
iClk100 => _Done.CLK
oDone <= _Done.DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0
iClk27 => iClk27~0.IN8
iClk50 => iClk50~0.IN2
iRst => iRst~0.IN2
ioSDRAM_DQ[0] <= Sdram_Control_4Port:u6.DQ
ioSDRAM_DQ[1] <= Sdram_Control_4Port:u6.DQ
ioSDRAM_DQ[2] <= Sdram_Control_4Port:u6.DQ
ioSDRAM_DQ[3] <= Sdram_Control_4Port:u6.DQ
ioSDRAM_DQ[4] <= Sdram_Control_4Port:u6.DQ
ioSDRAM_DQ[5] <= Sdram_Control_4Port:u6.DQ
ioSDRAM_DQ[6] <= Sdram_Control_4Port:u6.DQ
ioSDRAM_DQ[7] <= Sdram_Control_4Port:u6.DQ
ioSDRAM_DQ[8] <= Sdram_Control_4Port:u6.DQ
ioSDRAM_DQ[9] <= Sdram_Control_4Port:u6.DQ
ioSDRAM_DQ[10] <= Sdram_Control_4Port:u6.DQ
ioSDRAM_DQ[11] <= Sdram_Control_4Port:u6.DQ
ioSDRAM_DQ[12] <= Sdram_Control_4Port:u6.DQ
ioSDRAM_DQ[13] <= Sdram_Control_4Port:u6.DQ
ioSDRAM_DQ[14] <= Sdram_Control_4Port:u6.DQ
ioSDRAM_DQ[15] <= Sdram_Control_4Port:u6.DQ
oSDRAM_A[0] <= Sdram_Control_4Port:u6.SA
oSDRAM_A[1] <= Sdram_Control_4Port:u6.SA
oSDRAM_A[2] <= Sdram_Control_4Port:u6.SA
oSDRAM_A[3] <= Sdram_Control_4Port:u6.SA
oSDRAM_A[4] <= Sdram_Control_4Port:u6.SA
oSDRAM_A[5] <= Sdram_Control_4Port:u6.SA
oSDRAM_A[6] <= Sdram_Control_4Port:u6.SA
oSDRAM_A[7] <= Sdram_Control_4Port:u6.SA
oSDRAM_A[8] <= Sdram_Control_4Port:u6.SA
oSDRAM_A[9] <= Sdram_Control_4Port:u6.SA
oSDRAM_A[10] <= Sdram_Control_4Port:u6.SA
oSDRAM_A[11] <= Sdram_Control_4Port:u6.SA
oSDRAM_LDQM <= Sdram_Control_4Port:u6.DQM
oSDRAM_DQM <= Sdram_Control_4Port:u6.DQM
oSDRAM_WE_ <= Sdram_Control_4Port:u6.WE_N
oSDRAM_CAS_ <= Sdram_Control_4Port:u6.CAS_N
oSDRAM_RAS_ <= Sdram_Control_4Port:u6.RAS_N
oSDRAM_CS_ <= Sdram_Control_4Port:u6.CS_N
oSDRAM_BA_[0] <= Sdram_Control_4Port:u6.BA
oSDRAM_BA_[1] <= Sdram_Control_4Port:u6.BA
oSDRAM_CLK <= Sdram_Control_4Port:u6.SDR_CLK
oSDRAM_CKE <= Sdram_Control_4Port:u6.CKE
oVGA_CLK <= VGA_Ctrl:u9.oVGA_CLOCK
oVGA_HS <= VGA_Ctrl:u9.oVGA_HS
oVGA_VS <= VGA_Ctrl:u9.oVGA_VS
oVGA_BLANK <= VGA_Ctrl:u9.oVGA_BLANK
oVGA_SYNC <= VGA_Ctrl:u9.oVGA_SYNC
oVGA_RGB[0] <= VGA_Ctrl:u9.oVGA_B
oVGA_RGB[1] <= VGA_Ctrl:u9.oVGA_B
oVGA_RGB[2] <= VGA_Ctrl:u9.oVGA_B
oVGA_RGB[3] <= VGA_Ctrl:u9.oVGA_B
oVGA_RGB[4] <= VGA_Ctrl:u9.oVGA_B
oVGA_RGB[5] <= VGA_Ctrl:u9.oVGA_B
oVGA_RGB[6] <= VGA_Ctrl:u9.oVGA_B
oVGA_RGB[7] <= VGA_Ctrl:u9.oVGA_B
oVGA_RGB[8] <= VGA_Ctrl:u9.oVGA_B
oVGA_RGB[9] <= VGA_Ctrl:u9.oVGA_B
oVGA_RGB[10] <= VGA_Ctrl:u9.oVGA_G
oVGA_RGB[11] <= VGA_Ctrl:u9.oVGA_G
oVGA_RGB[12] <= VGA_Ctrl:u9.oVGA_G
oVGA_RGB[13] <= VGA_Ctrl:u9.oVGA_G
oVGA_RGB[14] <= VGA_Ctrl:u9.oVGA_G
oVGA_RGB[15] <= VGA_Ctrl:u9.oVGA_G
oVGA_RGB[16] <= VGA_Ctrl:u9.oVGA_G
oVGA_RGB[17] <= VGA_Ctrl:u9.oVGA_G
oVGA_RGB[18] <= VGA_Ctrl:u9.oVGA_G
oVGA_RGB[19] <= VGA_Ctrl:u9.oVGA_G
oVGA_RGB[20] <= VGA_Ctrl:u9.oVGA_R
oVGA_RGB[21] <= VGA_Ctrl:u9.oVGA_R
oVGA_RGB[22] <= VGA_Ctrl:u9.oVGA_R
oVGA_RGB[23] <= VGA_Ctrl:u9.oVGA_R
oVGA_RGB[24] <= VGA_Ctrl:u9.oVGA_R
oVGA_RGB[25] <= VGA_Ctrl:u9.oVGA_R
oVGA_RGB[26] <= VGA_Ctrl:u9.oVGA_R
oVGA_RGB[27] <= VGA_Ctrl:u9.oVGA_R
oVGA_RGB[28] <= VGA_Ctrl:u9.oVGA_R
oVGA_RGB[29] <= VGA_Ctrl:u9.oVGA_R
oVGA_X[0] <= oVGA_X[0]~10.DB_MAX_OUTPUT_PORT_TYPE
oVGA_X[1] <= oVGA_X[1]~9.DB_MAX_OUTPUT_PORT_TYPE
oVGA_X[2] <= oVGA_X[2]~8.DB_MAX_OUTPUT_PORT_TYPE
oVGA_X[3] <= oVGA_X[3]~7.DB_MAX_OUTPUT_PORT_TYPE
oVGA_X[4] <= oVGA_X[4]~6.DB_MAX_OUTPUT_PORT_TYPE
oVGA_X[5] <= oVGA_X[5]~5.DB_MAX_OUTPUT_PORT_TYPE
oVGA_X[6] <= oVGA_X[6]~4.DB_MAX_OUTPUT_PORT_TYPE
oVGA_X[7] <= oVGA_X[7]~3.DB_MAX_OUTPUT_PORT_TYPE
oVGA_X[8] <= oVGA_X[8]~2.DB_MAX_OUTPUT_PORT_TYPE
oVGA_X[9] <= oVGA_X[9]~1.DB_MAX_OUTPUT_PORT_TYPE
oVGA_X[10] <= oVGA_X[10]~0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_Y[0] <= VGA_Ctrl:u9.oCurrent_Y
oVGA_Y[1] <= VGA_Ctrl:u9.oCurrent_Y
oVGA_Y[2] <= VGA_Ctrl:u9.oCurrent_Y
oVGA_Y[3] <= VGA_Ctrl:u9.oCurrent_Y
oVGA_Y[4] <= VGA_Ctrl:u9.oCurrent_Y
oVGA_Y[5] <= VGA_Ctrl:u9.oCurrent_Y
oVGA_Y[6] <= VGA_Ctrl:u9.oCurrent_Y
oVGA_Y[7] <= VGA_Ctrl:u9.oCurrent_Y
oVGA_Y[8] <= VGA_Ctrl:u9.oCurrent_Y
oVGA_Y[9] <= VGA_Ctrl:u9.oCurrent_Y
oVGA_Y[10] <= VGA_Ctrl:u9.oCurrent_Y
oI2C_SCLK <= I2C_AV_Config:u1.I2C_SCLK
ioI2C_SDAT <= I2C_AV_Config:u1.I2C_SDAT
iTD_DATA[0] => iTD_DATA[0]~7.IN1
iTD_DATA[1] => iTD_DATA[1]~6.IN1
iTD_DATA[2] => iTD_DATA[2]~5.IN1
iTD_DATA[3] => iTD_DATA[3]~4.IN1
iTD_DATA[4] => iTD_DATA[4]~3.IN1
iTD_DATA[5] => iTD_DATA[5]~2.IN1
iTD_DATA[6] => iTD_DATA[6]~1.IN1
iTD_DATA[7] => iTD_DATA[7]~0.IN1
iTD_HS => iTD_HS~0.IN1
iTD_VS => iTD_VS~0.IN1
iTD_CLK => iTD_CLK~0.IN3
oTD_RESET <= iRst~0.DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Line_Buffer:u10
clken => clken~0.IN1
clock => clock~0.IN1
shiftin[0] => shiftin[0]~15.IN1
shiftin[1] => shiftin[1]~14.IN1
shiftin[2] => shiftin[2]~13.IN1
shiftin[3] => shiftin[3]~12.IN1
shiftin[4] => shiftin[4]~11.IN1
shiftin[5] => shiftin[5]~10.IN1
shiftin[6] => shiftin[6]~9.IN1
shiftin[7] => shiftin[7]~8.IN1
shiftin[8] => shiftin[8]~7.IN1
shiftin[9] => shiftin[9]~6.IN1
shiftin[10] => shiftin[10]~5.IN1
shiftin[11] => shiftin[11]~4.IN1
shiftin[12] => shiftin[12]~3.IN1
shiftin[13] => shiftin[13]~2.IN1
shiftin[14] => shiftin[14]~1.IN1
shiftin[15] => shiftin[15]~0.IN1
shiftout[0] <= altshift_taps:altshift_taps_component.shiftout
shiftout[1] <= altshift_taps:altshift_taps_component.shiftout
shiftout[2] <= altshift_taps:altshift_taps_component.shiftout
shiftout[3] <= altshift_taps:altshift_taps_component.shiftout
shiftout[4] <= altshift_taps:altshift_taps_component.shiftout
shiftout[5] <= altshift_taps:altshift_taps_component.shiftout
shiftout[6] <= altshift_taps:altshift_taps_component.shiftout
shiftout[7] <= altshift_taps:altshift_taps_component.shiftout
shiftout[8] <= altshift_taps:altshift_taps_component.shiftout
shiftout[9] <= altshift_taps:altshift_taps_component.shiftout
shiftout[10] <= altshift_taps:altshift_taps_component.shiftout
shiftout[11] <= altshift_taps:altshift_taps_component.shiftout
shiftout[12] <= altshift_taps:altshift_taps_component.shiftout
shiftout[13] <= altshift_taps:altshift_taps_component.shiftout
shiftout[14] <= altshift_taps:altshift_taps_component.shiftout
shiftout[15] <= altshift_taps:altshift_taps_component.shiftout
taps[0] <= altshift_taps:altshift_taps_component.taps
taps[1] <= altshift_taps:altshift_taps_component.taps
taps[2] <= altshift_taps:altshift_taps_component.taps
taps[3] <= altshift_taps:altshift_taps_component.taps
taps[4] <= altshift_taps:altshift_taps_component.taps
taps[5] <= altshift_taps:altshift_taps_component.taps
taps[6] <= altshift_taps:altshift_taps_component.taps
taps[7] <= altshift_taps:altshift_taps_component.taps
taps[8] <= altshift_taps:altshift_taps_component.taps
taps[9] <= altshift_taps:altshift_taps_component.taps
taps[10] <= altshift_taps:altshift_taps_component.taps
taps[11] <= altshift_taps:altshift_taps_component.taps
taps[12] <= altshift_taps:altshift_taps_component.taps
taps[13] <= altshift_taps:altshift_taps_component.taps
taps[14] <= altshift_taps:altshift_taps_component.taps
taps[15] <= altshift_taps:altshift_taps_component.taps


|DreamTangle_HDL|Video:Video0|Line_Buffer:u10|altshift_taps:altshift_taps_component
shiftin[0] => shift_taps_rin:auto_generated.shiftin[0]
shiftin[1] => shift_taps_rin:auto_generated.shiftin[1]
shiftin[2] => shift_taps_rin:auto_generated.shiftin[2]
shiftin[3] => shift_taps_rin:auto_generated.shiftin[3]
shiftin[4] => shift_taps_rin:auto_generated.shiftin[4]
shiftin[5] => shift_taps_rin:auto_generated.shiftin[5]
shiftin[6] => shift_taps_rin:auto_generated.shiftin[6]
shiftin[7] => shift_taps_rin:auto_generated.shiftin[7]
shiftin[8] => shift_taps_rin:auto_generated.shiftin[8]
shiftin[9] => shift_taps_rin:auto_generated.shiftin[9]
shiftin[10] => shift_taps_rin:auto_generated.shiftin[10]
shiftin[11] => shift_taps_rin:auto_generated.shiftin[11]
shiftin[12] => shift_taps_rin:auto_generated.shiftin[12]
shiftin[13] => shift_taps_rin:auto_generated.shiftin[13]
shiftin[14] => shift_taps_rin:auto_generated.shiftin[14]
shiftin[15] => shift_taps_rin:auto_generated.shiftin[15]
clock => shift_taps_rin:auto_generated.clock
clken => shift_taps_rin:auto_generated.clken
shiftout[0] <= shift_taps_rin:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_rin:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_rin:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_rin:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_rin:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_rin:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_rin:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_rin:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_rin:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_rin:auto_generated.shiftout[9]
shiftout[10] <= shift_taps_rin:auto_generated.shiftout[10]
shiftout[11] <= shift_taps_rin:auto_generated.shiftout[11]
shiftout[12] <= shift_taps_rin:auto_generated.shiftout[12]
shiftout[13] <= shift_taps_rin:auto_generated.shiftout[13]
shiftout[14] <= shift_taps_rin:auto_generated.shiftout[14]
shiftout[15] <= shift_taps_rin:auto_generated.shiftout[15]
taps[0] <= shift_taps_rin:auto_generated.taps[0]
taps[1] <= shift_taps_rin:auto_generated.taps[1]
taps[2] <= shift_taps_rin:auto_generated.taps[2]
taps[3] <= shift_taps_rin:auto_generated.taps[3]
taps[4] <= shift_taps_rin:auto_generated.taps[4]
taps[5] <= shift_taps_rin:auto_generated.taps[5]
taps[6] <= shift_taps_rin:auto_generated.taps[6]
taps[7] <= shift_taps_rin:auto_generated.taps[7]
taps[8] <= shift_taps_rin:auto_generated.taps[8]
taps[9] <= shift_taps_rin:auto_generated.taps[9]
taps[10] <= shift_taps_rin:auto_generated.taps[10]
taps[11] <= shift_taps_rin:auto_generated.taps[11]
taps[12] <= shift_taps_rin:auto_generated.taps[12]
taps[13] <= shift_taps_rin:auto_generated.taps[13]
taps[14] <= shift_taps_rin:auto_generated.taps[14]
taps[15] <= shift_taps_rin:auto_generated.taps[15]


|DreamTangle_HDL|Video:Video0|Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_rin:auto_generated
clken => altsyncram_1j81:altsyncram2.clocken0
clken => cntr_hpf:cntr1.clk_en
clock => altsyncram_1j81:altsyncram2.clock0
clock => cntr_hpf:cntr1.clock
shiftin[0] => altsyncram_1j81:altsyncram2.data_a[0]
shiftin[1] => altsyncram_1j81:altsyncram2.data_a[1]
shiftin[2] => altsyncram_1j81:altsyncram2.data_a[2]
shiftin[3] => altsyncram_1j81:altsyncram2.data_a[3]
shiftin[4] => altsyncram_1j81:altsyncram2.data_a[4]
shiftin[5] => altsyncram_1j81:altsyncram2.data_a[5]
shiftin[6] => altsyncram_1j81:altsyncram2.data_a[6]
shiftin[7] => altsyncram_1j81:altsyncram2.data_a[7]
shiftin[8] => altsyncram_1j81:altsyncram2.data_a[8]
shiftin[9] => altsyncram_1j81:altsyncram2.data_a[9]
shiftin[10] => altsyncram_1j81:altsyncram2.data_a[10]
shiftin[11] => altsyncram_1j81:altsyncram2.data_a[11]
shiftin[12] => altsyncram_1j81:altsyncram2.data_a[12]
shiftin[13] => altsyncram_1j81:altsyncram2.data_a[13]
shiftin[14] => altsyncram_1j81:altsyncram2.data_a[14]
shiftin[15] => altsyncram_1j81:altsyncram2.data_a[15]
shiftout[0] <= altsyncram_1j81:altsyncram2.q_b[0]
shiftout[1] <= altsyncram_1j81:altsyncram2.q_b[1]
shiftout[2] <= altsyncram_1j81:altsyncram2.q_b[2]
shiftout[3] <= altsyncram_1j81:altsyncram2.q_b[3]
shiftout[4] <= altsyncram_1j81:altsyncram2.q_b[4]
shiftout[5] <= altsyncram_1j81:altsyncram2.q_b[5]
shiftout[6] <= altsyncram_1j81:altsyncram2.q_b[6]
shiftout[7] <= altsyncram_1j81:altsyncram2.q_b[7]
shiftout[8] <= altsyncram_1j81:altsyncram2.q_b[8]
shiftout[9] <= altsyncram_1j81:altsyncram2.q_b[9]
shiftout[10] <= altsyncram_1j81:altsyncram2.q_b[10]
shiftout[11] <= altsyncram_1j81:altsyncram2.q_b[11]
shiftout[12] <= altsyncram_1j81:altsyncram2.q_b[12]
shiftout[13] <= altsyncram_1j81:altsyncram2.q_b[13]
shiftout[14] <= altsyncram_1j81:altsyncram2.q_b[14]
shiftout[15] <= altsyncram_1j81:altsyncram2.q_b[15]
taps[0] <= altsyncram_1j81:altsyncram2.q_b[0]
taps[1] <= altsyncram_1j81:altsyncram2.q_b[1]
taps[2] <= altsyncram_1j81:altsyncram2.q_b[2]
taps[3] <= altsyncram_1j81:altsyncram2.q_b[3]
taps[4] <= altsyncram_1j81:altsyncram2.q_b[4]
taps[5] <= altsyncram_1j81:altsyncram2.q_b[5]
taps[6] <= altsyncram_1j81:altsyncram2.q_b[6]
taps[7] <= altsyncram_1j81:altsyncram2.q_b[7]
taps[8] <= altsyncram_1j81:altsyncram2.q_b[8]
taps[9] <= altsyncram_1j81:altsyncram2.q_b[9]
taps[10] <= altsyncram_1j81:altsyncram2.q_b[10]
taps[11] <= altsyncram_1j81:altsyncram2.q_b[11]
taps[12] <= altsyncram_1j81:altsyncram2.q_b[12]
taps[13] <= altsyncram_1j81:altsyncram2.q_b[13]
taps[14] <= altsyncram_1j81:altsyncram2.q_b[14]
taps[15] <= altsyncram_1j81:altsyncram2.q_b[15]


|DreamTangle_HDL|Video:Video0|Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_rin:auto_generated|altsyncram_1j81:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
clocken0 => ram_block3a12.ENA0
clocken0 => ram_block3a13.ENA0
clocken0 => ram_block3a14.ENA0
clocken0 => ram_block3a15.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE


|DreamTangle_HDL|Video:Video0|Line_Buffer:u10|altshift_taps:altshift_taps_component|shift_taps_rin:auto_generated|cntr_hpf:cntr1
clock => counter_reg_bit4a[9].CLK
clock => counter_reg_bit4a[8].CLK
clock => counter_reg_bit4a[7].CLK
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
q[7] <= counter_reg_bit4a[7].REGOUT
q[8] <= counter_reg_bit4a[8].REGOUT
q[9] <= counter_reg_bit4a[9].REGOUT


|DreamTangle_HDL|Video:Video0|Line_Buffer:u11
clken => clken~0.IN1
clock => clock~0.IN1
shiftin[0] => shiftin[0]~15.IN1
shiftin[1] => shiftin[1]~14.IN1
shiftin[2] => shiftin[2]~13.IN1
shiftin[3] => shiftin[3]~12.IN1
shiftin[4] => shiftin[4]~11.IN1
shiftin[5] => shiftin[5]~10.IN1
shiftin[6] => shiftin[6]~9.IN1
shiftin[7] => shiftin[7]~8.IN1
shiftin[8] => shiftin[8]~7.IN1
shiftin[9] => shiftin[9]~6.IN1
shiftin[10] => shiftin[10]~5.IN1
shiftin[11] => shiftin[11]~4.IN1
shiftin[12] => shiftin[12]~3.IN1
shiftin[13] => shiftin[13]~2.IN1
shiftin[14] => shiftin[14]~1.IN1
shiftin[15] => shiftin[15]~0.IN1
shiftout[0] <= altshift_taps:altshift_taps_component.shiftout
shiftout[1] <= altshift_taps:altshift_taps_component.shiftout
shiftout[2] <= altshift_taps:altshift_taps_component.shiftout
shiftout[3] <= altshift_taps:altshift_taps_component.shiftout
shiftout[4] <= altshift_taps:altshift_taps_component.shiftout
shiftout[5] <= altshift_taps:altshift_taps_component.shiftout
shiftout[6] <= altshift_taps:altshift_taps_component.shiftout
shiftout[7] <= altshift_taps:altshift_taps_component.shiftout
shiftout[8] <= altshift_taps:altshift_taps_component.shiftout
shiftout[9] <= altshift_taps:altshift_taps_component.shiftout
shiftout[10] <= altshift_taps:altshift_taps_component.shiftout
shiftout[11] <= altshift_taps:altshift_taps_component.shiftout
shiftout[12] <= altshift_taps:altshift_taps_component.shiftout
shiftout[13] <= altshift_taps:altshift_taps_component.shiftout
shiftout[14] <= altshift_taps:altshift_taps_component.shiftout
shiftout[15] <= altshift_taps:altshift_taps_component.shiftout
taps[0] <= altshift_taps:altshift_taps_component.taps
taps[1] <= altshift_taps:altshift_taps_component.taps
taps[2] <= altshift_taps:altshift_taps_component.taps
taps[3] <= altshift_taps:altshift_taps_component.taps
taps[4] <= altshift_taps:altshift_taps_component.taps
taps[5] <= altshift_taps:altshift_taps_component.taps
taps[6] <= altshift_taps:altshift_taps_component.taps
taps[7] <= altshift_taps:altshift_taps_component.taps
taps[8] <= altshift_taps:altshift_taps_component.taps
taps[9] <= altshift_taps:altshift_taps_component.taps
taps[10] <= altshift_taps:altshift_taps_component.taps
taps[11] <= altshift_taps:altshift_taps_component.taps
taps[12] <= altshift_taps:altshift_taps_component.taps
taps[13] <= altshift_taps:altshift_taps_component.taps
taps[14] <= altshift_taps:altshift_taps_component.taps
taps[15] <= altshift_taps:altshift_taps_component.taps


|DreamTangle_HDL|Video:Video0|Line_Buffer:u11|altshift_taps:altshift_taps_component
shiftin[0] => shift_taps_rin:auto_generated.shiftin[0]
shiftin[1] => shift_taps_rin:auto_generated.shiftin[1]
shiftin[2] => shift_taps_rin:auto_generated.shiftin[2]
shiftin[3] => shift_taps_rin:auto_generated.shiftin[3]
shiftin[4] => shift_taps_rin:auto_generated.shiftin[4]
shiftin[5] => shift_taps_rin:auto_generated.shiftin[5]
shiftin[6] => shift_taps_rin:auto_generated.shiftin[6]
shiftin[7] => shift_taps_rin:auto_generated.shiftin[7]
shiftin[8] => shift_taps_rin:auto_generated.shiftin[8]
shiftin[9] => shift_taps_rin:auto_generated.shiftin[9]
shiftin[10] => shift_taps_rin:auto_generated.shiftin[10]
shiftin[11] => shift_taps_rin:auto_generated.shiftin[11]
shiftin[12] => shift_taps_rin:auto_generated.shiftin[12]
shiftin[13] => shift_taps_rin:auto_generated.shiftin[13]
shiftin[14] => shift_taps_rin:auto_generated.shiftin[14]
shiftin[15] => shift_taps_rin:auto_generated.shiftin[15]
clock => shift_taps_rin:auto_generated.clock
clken => shift_taps_rin:auto_generated.clken
shiftout[0] <= shift_taps_rin:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_rin:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_rin:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_rin:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_rin:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_rin:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_rin:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_rin:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_rin:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_rin:auto_generated.shiftout[9]
shiftout[10] <= shift_taps_rin:auto_generated.shiftout[10]
shiftout[11] <= shift_taps_rin:auto_generated.shiftout[11]
shiftout[12] <= shift_taps_rin:auto_generated.shiftout[12]
shiftout[13] <= shift_taps_rin:auto_generated.shiftout[13]
shiftout[14] <= shift_taps_rin:auto_generated.shiftout[14]
shiftout[15] <= shift_taps_rin:auto_generated.shiftout[15]
taps[0] <= shift_taps_rin:auto_generated.taps[0]
taps[1] <= shift_taps_rin:auto_generated.taps[1]
taps[2] <= shift_taps_rin:auto_generated.taps[2]
taps[3] <= shift_taps_rin:auto_generated.taps[3]
taps[4] <= shift_taps_rin:auto_generated.taps[4]
taps[5] <= shift_taps_rin:auto_generated.taps[5]
taps[6] <= shift_taps_rin:auto_generated.taps[6]
taps[7] <= shift_taps_rin:auto_generated.taps[7]
taps[8] <= shift_taps_rin:auto_generated.taps[8]
taps[9] <= shift_taps_rin:auto_generated.taps[9]
taps[10] <= shift_taps_rin:auto_generated.taps[10]
taps[11] <= shift_taps_rin:auto_generated.taps[11]
taps[12] <= shift_taps_rin:auto_generated.taps[12]
taps[13] <= shift_taps_rin:auto_generated.taps[13]
taps[14] <= shift_taps_rin:auto_generated.taps[14]
taps[15] <= shift_taps_rin:auto_generated.taps[15]


|DreamTangle_HDL|Video:Video0|Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_rin:auto_generated
clken => altsyncram_1j81:altsyncram2.clocken0
clken => cntr_hpf:cntr1.clk_en
clock => altsyncram_1j81:altsyncram2.clock0
clock => cntr_hpf:cntr1.clock
shiftin[0] => altsyncram_1j81:altsyncram2.data_a[0]
shiftin[1] => altsyncram_1j81:altsyncram2.data_a[1]
shiftin[2] => altsyncram_1j81:altsyncram2.data_a[2]
shiftin[3] => altsyncram_1j81:altsyncram2.data_a[3]
shiftin[4] => altsyncram_1j81:altsyncram2.data_a[4]
shiftin[5] => altsyncram_1j81:altsyncram2.data_a[5]
shiftin[6] => altsyncram_1j81:altsyncram2.data_a[6]
shiftin[7] => altsyncram_1j81:altsyncram2.data_a[7]
shiftin[8] => altsyncram_1j81:altsyncram2.data_a[8]
shiftin[9] => altsyncram_1j81:altsyncram2.data_a[9]
shiftin[10] => altsyncram_1j81:altsyncram2.data_a[10]
shiftin[11] => altsyncram_1j81:altsyncram2.data_a[11]
shiftin[12] => altsyncram_1j81:altsyncram2.data_a[12]
shiftin[13] => altsyncram_1j81:altsyncram2.data_a[13]
shiftin[14] => altsyncram_1j81:altsyncram2.data_a[14]
shiftin[15] => altsyncram_1j81:altsyncram2.data_a[15]
shiftout[0] <= altsyncram_1j81:altsyncram2.q_b[0]
shiftout[1] <= altsyncram_1j81:altsyncram2.q_b[1]
shiftout[2] <= altsyncram_1j81:altsyncram2.q_b[2]
shiftout[3] <= altsyncram_1j81:altsyncram2.q_b[3]
shiftout[4] <= altsyncram_1j81:altsyncram2.q_b[4]
shiftout[5] <= altsyncram_1j81:altsyncram2.q_b[5]
shiftout[6] <= altsyncram_1j81:altsyncram2.q_b[6]
shiftout[7] <= altsyncram_1j81:altsyncram2.q_b[7]
shiftout[8] <= altsyncram_1j81:altsyncram2.q_b[8]
shiftout[9] <= altsyncram_1j81:altsyncram2.q_b[9]
shiftout[10] <= altsyncram_1j81:altsyncram2.q_b[10]
shiftout[11] <= altsyncram_1j81:altsyncram2.q_b[11]
shiftout[12] <= altsyncram_1j81:altsyncram2.q_b[12]
shiftout[13] <= altsyncram_1j81:altsyncram2.q_b[13]
shiftout[14] <= altsyncram_1j81:altsyncram2.q_b[14]
shiftout[15] <= altsyncram_1j81:altsyncram2.q_b[15]
taps[0] <= altsyncram_1j81:altsyncram2.q_b[0]
taps[1] <= altsyncram_1j81:altsyncram2.q_b[1]
taps[2] <= altsyncram_1j81:altsyncram2.q_b[2]
taps[3] <= altsyncram_1j81:altsyncram2.q_b[3]
taps[4] <= altsyncram_1j81:altsyncram2.q_b[4]
taps[5] <= altsyncram_1j81:altsyncram2.q_b[5]
taps[6] <= altsyncram_1j81:altsyncram2.q_b[6]
taps[7] <= altsyncram_1j81:altsyncram2.q_b[7]
taps[8] <= altsyncram_1j81:altsyncram2.q_b[8]
taps[9] <= altsyncram_1j81:altsyncram2.q_b[9]
taps[10] <= altsyncram_1j81:altsyncram2.q_b[10]
taps[11] <= altsyncram_1j81:altsyncram2.q_b[11]
taps[12] <= altsyncram_1j81:altsyncram2.q_b[12]
taps[13] <= altsyncram_1j81:altsyncram2.q_b[13]
taps[14] <= altsyncram_1j81:altsyncram2.q_b[14]
taps[15] <= altsyncram_1j81:altsyncram2.q_b[15]


|DreamTangle_HDL|Video:Video0|Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_rin:auto_generated|altsyncram_1j81:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
clocken0 => ram_block3a12.ENA0
clocken0 => ram_block3a13.ENA0
clocken0 => ram_block3a14.ENA0
clocken0 => ram_block3a15.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE


|DreamTangle_HDL|Video:Video0|Line_Buffer:u11|altshift_taps:altshift_taps_component|shift_taps_rin:auto_generated|cntr_hpf:cntr1
clock => counter_reg_bit4a[9].CLK
clock => counter_reg_bit4a[8].CLK
clock => counter_reg_bit4a[7].CLK
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
q[7] <= counter_reg_bit4a[7].REGOUT
q[8] <= counter_reg_bit4a[8].REGOUT
q[9] <= counter_reg_bit4a[9].REGOUT


|DreamTangle_HDL|Video:Video0|I2C_AV_Config:u1
iCLK => mI2C_CTRL_CLK.CLK
iCLK => mI2C_CLK_DIV[15].CLK
iCLK => mI2C_CLK_DIV[14].CLK
iCLK => mI2C_CLK_DIV[13].CLK
iCLK => mI2C_CLK_DIV[12].CLK
iCLK => mI2C_CLK_DIV[11].CLK
iCLK => mI2C_CLK_DIV[10].CLK
iCLK => mI2C_CLK_DIV[9].CLK
iCLK => mI2C_CLK_DIV[8].CLK
iCLK => mI2C_CLK_DIV[7].CLK
iCLK => mI2C_CLK_DIV[6].CLK
iCLK => mI2C_CLK_DIV[5].CLK
iCLK => mI2C_CLK_DIV[4].CLK
iCLK => mI2C_CLK_DIV[3].CLK
iCLK => mI2C_CLK_DIV[2].CLK
iCLK => mI2C_CLK_DIV[1].CLK
iCLK => mI2C_CLK_DIV[0].CLK
iRST_N => iRST_N~0.IN1
I2C_SCLK <= I2C_Controller:u0.I2C_SCLK
I2C_SDAT <= I2C_Controller:u0.I2C_SDAT


|DreamTangle_HDL|Video:Video0|I2C_AV_Config:u1|I2C_Controller:u0
CLOCK => SD_COUNTER[5]~reg0.CLK
CLOCK => SD_COUNTER[4]~reg0.CLK
CLOCK => SD_COUNTER[3]~reg0.CLK
CLOCK => SD_COUNTER[2]~reg0.CLK
CLOCK => SD_COUNTER[1]~reg0.CLK
CLOCK => SD_COUNTER[0]~reg0.CLK
CLOCK => SCLK.CLK
CLOCK => SDO~reg0.CLK
CLOCK => ACK1.CLK
CLOCK => ACK2.CLK
CLOCK => ACK3.CLK
CLOCK => END~reg0.CLK
CLOCK => SD[23].CLK
CLOCK => SD[22].CLK
CLOCK => SD[21].CLK
CLOCK => SD[20].CLK
CLOCK => SD[19].CLK
CLOCK => SD[18].CLK
CLOCK => SD[17].CLK
CLOCK => SD[16].CLK
CLOCK => SD[15].CLK
CLOCK => SD[14].CLK
CLOCK => SD[13].CLK
CLOCK => SD[12].CLK
CLOCK => SD[11].CLK
CLOCK => SD[10].CLK
CLOCK => SD[9].CLK
CLOCK => SD[8].CLK
CLOCK => SD[7].CLK
CLOCK => SD[6].CLK
CLOCK => SD[5].CLK
CLOCK => SD[4].CLK
CLOCK => SD[3].CLK
CLOCK => SD[2].CLK
CLOCK => SD[1].CLK
CLOCK => SD[0].CLK
CLOCK => comb~1.DATAB
I2C_SCLK <= comb~2.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <= I2C_SDAT~0
I2C_DATA[0] => SD~23.DATAB
I2C_DATA[1] => SD~22.DATAB
I2C_DATA[2] => SD~21.DATAB
I2C_DATA[3] => SD~20.DATAB
I2C_DATA[4] => SD~19.DATAB
I2C_DATA[5] => SD~18.DATAB
I2C_DATA[6] => SD~17.DATAB
I2C_DATA[7] => SD~16.DATAB
I2C_DATA[8] => SD~15.DATAB
I2C_DATA[9] => SD~14.DATAB
I2C_DATA[10] => SD~13.DATAB
I2C_DATA[11] => SD~12.DATAB
I2C_DATA[12] => SD~11.DATAB
I2C_DATA[13] => SD~10.DATAB
I2C_DATA[14] => SD~9.DATAB
I2C_DATA[15] => SD~8.DATAB
I2C_DATA[16] => SD~7.DATAB
I2C_DATA[17] => SD~6.DATAB
I2C_DATA[18] => SD~5.DATAB
I2C_DATA[19] => SD~4.DATAB
I2C_DATA[20] => SD~3.DATAB
I2C_DATA[21] => SD~2.DATAB
I2C_DATA[22] => SD~1.DATAB
I2C_DATA[23] => SD~0.DATAB
GO => SD_COUNTER~11.OUTPUTSELECT
GO => SD_COUNTER~10.OUTPUTSELECT
GO => SD_COUNTER~9.OUTPUTSELECT
GO => SD_COUNTER~8.OUTPUTSELECT
GO => SD_COUNTER~7.OUTPUTSELECT
GO => SD_COUNTER~6.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_R => ~NO_FANOUT~
ACK <= comb~4.DB_MAX_OUTPUT_PORT_TYPE
RESET => SD_COUNTER[0]~reg0.PRESET
RESET => SD_COUNTER[1]~reg0.PRESET
RESET => SD_COUNTER[2]~reg0.PRESET
RESET => SD_COUNTER[3]~reg0.PRESET
RESET => SD_COUNTER[4]~reg0.PRESET
RESET => SD_COUNTER[5]~reg0.PRESET
RESET => SCLK.PRESET
RESET => SDO~reg0.PRESET
RESET => ACK1.ACLR
RESET => ACK2.ACLR
RESET => ACK3.ACLR
RESET => END~reg0.PRESET
RESET => SD[0].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA
SD_COUNTER[0] <= SD_COUNTER[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[1] <= SD_COUNTER[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[2] <= SD_COUNTER[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[3] <= SD_COUNTER[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[4] <= SD_COUNTER[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[5] <= SD_COUNTER[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDO <= SDO~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|TD_Detect:u2
oTD_Stable <= TD_Stable.DB_MAX_OUTPUT_PORT_TYPE
iTD_VS => Pre_VS.DATAIN
iTD_VS => Stable_Cont~7.OUTPUTSELECT
iTD_VS => Stable_Cont~6.OUTPUTSELECT
iTD_VS => Stable_Cont~5.OUTPUTSELECT
iTD_VS => Stable_Cont~4.OUTPUTSELECT
iTD_VS => Stable_Cont~3.OUTPUTSELECT
iTD_VS => Stable_Cont~2.OUTPUTSELECT
iTD_VS => Stable_Cont~1.OUTPUTSELECT
iTD_VS => Stable_Cont~0.OUTPUTSELECT
iTD_VS => Equal0.IN0
iTD_HS => TD_Stable.CLK
iTD_HS => Stable_Cont[7].CLK
iTD_HS => Stable_Cont[6].CLK
iTD_HS => Stable_Cont[5].CLK
iTD_HS => Stable_Cont[4].CLK
iTD_HS => Stable_Cont[3].CLK
iTD_HS => Stable_Cont[2].CLK
iTD_HS => Stable_Cont[1].CLK
iTD_HS => Stable_Cont[0].CLK
iTD_HS => Pre_VS.CLK
iRST_N => TD_Stable.ACLR
iRST_N => Stable_Cont[7].ACLR
iRST_N => Stable_Cont[6].ACLR
iRST_N => Stable_Cont[5].ACLR
iRST_N => Stable_Cont[4].ACLR
iRST_N => Stable_Cont[3].ACLR
iRST_N => Stable_Cont[2].ACLR
iRST_N => Stable_Cont[1].ACLR
iRST_N => Stable_Cont[0].ACLR
iRST_N => Pre_VS.ACLR


|DreamTangle_HDL|Video:Video0|Reset_Delay:u3
iCLK => Cont[21].CLK
iCLK => Cont[20].CLK
iCLK => Cont[19].CLK
iCLK => Cont[18].CLK
iCLK => Cont[17].CLK
iCLK => Cont[16].CLK
iCLK => Cont[15].CLK
iCLK => Cont[14].CLK
iCLK => Cont[13].CLK
iCLK => Cont[12].CLK
iCLK => Cont[11].CLK
iCLK => Cont[10].CLK
iCLK => Cont[9].CLK
iCLK => Cont[8].CLK
iCLK => Cont[7].CLK
iCLK => Cont[6].CLK
iCLK => Cont[5].CLK
iCLK => Cont[4].CLK
iCLK => Cont[3].CLK
iCLK => Cont[2].CLK
iCLK => Cont[1].CLK
iCLK => Cont[0].CLK
iCLK => oRST_0~reg0.CLK
iCLK => oRST_1~reg0.CLK
iCLK => oRST_2~reg0.CLK
iRST => Cont[21].ACLR
iRST => Cont[20].ACLR
iRST => Cont[19].ACLR
iRST => Cont[18].ACLR
iRST => Cont[17].ACLR
iRST => Cont[16].ACLR
iRST => Cont[15].ACLR
iRST => Cont[14].ACLR
iRST => Cont[13].ACLR
iRST => Cont[12].ACLR
iRST => Cont[11].ACLR
iRST => Cont[10].ACLR
iRST => Cont[9].ACLR
iRST => Cont[8].ACLR
iRST => Cont[7].ACLR
iRST => Cont[6].ACLR
iRST => Cont[5].ACLR
iRST => Cont[4].ACLR
iRST => Cont[3].ACLR
iRST => Cont[2].ACLR
iRST => Cont[1].ACLR
iRST => Cont[0].ACLR
iRST => oRST_0~reg0.ACLR
iRST => oRST_1~reg0.ACLR
iRST => oRST_2~reg0.ACLR
oRST_0 <= oRST_0~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_1 <= oRST_1~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_2 <= oRST_2~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|ITU_656_Decoder:u4
iTD_DATA[0] => Window[0].DATAIN
iTD_DATA[0] => Cb[0].DATAIN
iTD_DATA[0] => Cr[0].DATAIN
iTD_DATA[0] => YCbCr[8].DATAIN
iTD_DATA[1] => Window[1].DATAIN
iTD_DATA[1] => Cb[1].DATAIN
iTD_DATA[1] => Cr[1].DATAIN
iTD_DATA[1] => YCbCr[9].DATAIN
iTD_DATA[2] => Window[2].DATAIN
iTD_DATA[2] => Cb[2].DATAIN
iTD_DATA[2] => Cr[2].DATAIN
iTD_DATA[2] => YCbCr[10].DATAIN
iTD_DATA[3] => Window[3].DATAIN
iTD_DATA[3] => Cb[3].DATAIN
iTD_DATA[3] => Cr[3].DATAIN
iTD_DATA[3] => YCbCr[11].DATAIN
iTD_DATA[4] => Window[4].DATAIN
iTD_DATA[4] => SAV.IN1
iTD_DATA[4] => Cb[4].DATAIN
iTD_DATA[4] => Cr[4].DATAIN
iTD_DATA[4] => YCbCr[12].DATAIN
iTD_DATA[5] => Window[5].DATAIN
iTD_DATA[5] => Cb[5].DATAIN
iTD_DATA[5] => Cr[5].DATAIN
iTD_DATA[5] => YCbCr[13].DATAIN
iTD_DATA[5] => FVAL.DATAIN
iTD_DATA[6] => Window[6].DATAIN
iTD_DATA[6] => Field.DATAIN
iTD_DATA[6] => Cb[6].DATAIN
iTD_DATA[6] => Cr[6].DATAIN
iTD_DATA[6] => YCbCr[14].DATAIN
iTD_DATA[7] => Window[7].DATAIN
iTD_DATA[7] => Cb[7].DATAIN
iTD_DATA[7] => Cr[7].DATAIN
iTD_DATA[7] => YCbCr[15].DATAIN
oTV_X[0] <= Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oTV_X[1] <= Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oTV_X[2] <= Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oTV_X[3] <= Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oTV_X[4] <= Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oTV_X[5] <= Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oTV_X[6] <= Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oTV_X[7] <= Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oTV_X[8] <= Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oTV_X[9] <= Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oTV_Y[0] <= TV_Y[0].DB_MAX_OUTPUT_PORT_TYPE
oTV_Y[1] <= TV_Y[1].DB_MAX_OUTPUT_PORT_TYPE
oTV_Y[2] <= TV_Y[2].DB_MAX_OUTPUT_PORT_TYPE
oTV_Y[3] <= TV_Y[3].DB_MAX_OUTPUT_PORT_TYPE
oTV_Y[4] <= TV_Y[4].DB_MAX_OUTPUT_PORT_TYPE
oTV_Y[5] <= TV_Y[5].DB_MAX_OUTPUT_PORT_TYPE
oTV_Y[6] <= TV_Y[6].DB_MAX_OUTPUT_PORT_TYPE
oTV_Y[7] <= TV_Y[7].DB_MAX_OUTPUT_PORT_TYPE
oTV_Y[8] <= TV_Y[8].DB_MAX_OUTPUT_PORT_TYPE
oTV_Y[9] <= TV_Y[9].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[0] <= Data_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[1] <= Data_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[2] <= Data_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[3] <= Data_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[4] <= Data_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[5] <= Data_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[6] <= Data_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[7] <= Data_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[8] <= Data_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[9] <= Data_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[10] <= Data_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[11] <= Data_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[12] <= Data_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[13] <= Data_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[14] <= Data_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[15] <= Data_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[16] <= Data_Cont[16].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[17] <= Data_Cont[17].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[18] <= Data_Cont[18].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[19] <= Data_Cont[19].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[20] <= Data_Cont[20].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[21] <= Data_Cont[21].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[22] <= Data_Cont[22].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[23] <= Data_Cont[23].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[24] <= Data_Cont[24].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[25] <= Data_Cont[25].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[26] <= Data_Cont[26].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[27] <= Data_Cont[27].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[28] <= Data_Cont[28].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[29] <= Data_Cont[29].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[30] <= Data_Cont[30].DB_MAX_OUTPUT_PORT_TYPE
oTV_Cont[31] <= Data_Cont[31].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[0] <= YCbCr[0].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[1] <= YCbCr[1].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[2] <= YCbCr[2].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[3] <= YCbCr[3].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[4] <= YCbCr[4].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[5] <= YCbCr[5].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[6] <= YCbCr[6].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[7] <= YCbCr[7].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[8] <= YCbCr[8].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[9] <= YCbCr[9].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[10] <= YCbCr[10].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[11] <= YCbCr[11].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[12] <= YCbCr[12].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[13] <= YCbCr[13].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[14] <= YCbCr[14].DB_MAX_OUTPUT_PORT_TYPE
oYCbCr[15] <= YCbCr[15].DB_MAX_OUTPUT_PORT_TYPE
oDVAL <= Data_Valid.DB_MAX_OUTPUT_PORT_TYPE
iSwap_CbCr => YCbCr~7.OUTPUTSELECT
iSwap_CbCr => YCbCr~6.OUTPUTSELECT
iSwap_CbCr => YCbCr~5.OUTPUTSELECT
iSwap_CbCr => YCbCr~4.OUTPUTSELECT
iSwap_CbCr => YCbCr~3.OUTPUTSELECT
iSwap_CbCr => YCbCr~2.OUTPUTSELECT
iSwap_CbCr => YCbCr~1.OUTPUTSELECT
iSwap_CbCr => YCbCr~0.OUTPUTSELECT
iSkip => always0~3.IN1
iRST_N => Active_Video.ACLR
iRST_N => Start.ACLR
iRST_N => Data_Valid.ACLR
iRST_N => Pre_Field.ACLR
iRST_N => Field.ACLR
iRST_N => Window[23].ACLR
iRST_N => Window[22].ACLR
iRST_N => Window[21].ACLR
iRST_N => Window[20].ACLR
iRST_N => Window[19].ACLR
iRST_N => Window[18].ACLR
iRST_N => Window[17].ACLR
iRST_N => Window[16].ACLR
iRST_N => Window[15].ACLR
iRST_N => Window[14].ACLR
iRST_N => Window[13].ACLR
iRST_N => Window[12].ACLR
iRST_N => Window[11].ACLR
iRST_N => Window[10].ACLR
iRST_N => Window[9].ACLR
iRST_N => Window[8].ACLR
iRST_N => Window[7].ACLR
iRST_N => Window[6].ACLR
iRST_N => Window[5].ACLR
iRST_N => Window[4].ACLR
iRST_N => Window[3].ACLR
iRST_N => Window[2].ACLR
iRST_N => Window[1].ACLR
iRST_N => Window[0].ACLR
iRST_N => Cont[17].ACLR
iRST_N => Cont[16].ACLR
iRST_N => Cont[15].ACLR
iRST_N => Cont[14].ACLR
iRST_N => Cont[13].ACLR
iRST_N => Cont[12].ACLR
iRST_N => Cont[11].ACLR
iRST_N => Cont[10].ACLR
iRST_N => Cont[9].ACLR
iRST_N => Cont[8].ACLR
iRST_N => Cont[7].ACLR
iRST_N => Cont[6].ACLR
iRST_N => Cont[5].ACLR
iRST_N => Cont[4].ACLR
iRST_N => Cont[3].ACLR
iRST_N => Cont[2].ACLR
iRST_N => Cont[1].ACLR
iRST_N => Cont[0].ACLR
iRST_N => Cb[7].ACLR
iRST_N => Cb[6].ACLR
iRST_N => Cb[5].ACLR
iRST_N => Cb[4].ACLR
iRST_N => Cb[3].ACLR
iRST_N => Cb[2].ACLR
iRST_N => Cb[1].ACLR
iRST_N => Cb[0].ACLR
iRST_N => Cr[7].ACLR
iRST_N => Cr[6].ACLR
iRST_N => Cr[5].ACLR
iRST_N => Cr[4].ACLR
iRST_N => Cr[3].ACLR
iRST_N => Cr[2].ACLR
iRST_N => Cr[1].ACLR
iRST_N => Cr[0].ACLR
iRST_N => YCbCr[15].ACLR
iRST_N => YCbCr[14].ACLR
iRST_N => YCbCr[13].ACLR
iRST_N => YCbCr[12].ACLR
iRST_N => YCbCr[11].ACLR
iRST_N => YCbCr[10].ACLR
iRST_N => YCbCr[9].ACLR
iRST_N => YCbCr[8].ACLR
iRST_N => YCbCr[7].ACLR
iRST_N => YCbCr[6].ACLR
iRST_N => YCbCr[5].ACLR
iRST_N => YCbCr[4].ACLR
iRST_N => YCbCr[3].ACLR
iRST_N => YCbCr[2].ACLR
iRST_N => YCbCr[1].ACLR
iRST_N => YCbCr[0].ACLR
iRST_N => FVAL.ACLR
iRST_N => TV_Y[9].ACLR
iRST_N => TV_Y[8].ACLR
iRST_N => TV_Y[7].ACLR
iRST_N => TV_Y[6].ACLR
iRST_N => TV_Y[5].ACLR
iRST_N => TV_Y[4].ACLR
iRST_N => TV_Y[3].ACLR
iRST_N => TV_Y[2].ACLR
iRST_N => TV_Y[1].ACLR
iRST_N => TV_Y[0].ACLR
iRST_N => Data_Cont[31].ACLR
iRST_N => Data_Cont[30].ACLR
iRST_N => Data_Cont[29].ACLR
iRST_N => Data_Cont[28].ACLR
iRST_N => Data_Cont[27].ACLR
iRST_N => Data_Cont[26].ACLR
iRST_N => Data_Cont[25].ACLR
iRST_N => Data_Cont[24].ACLR
iRST_N => Data_Cont[23].ACLR
iRST_N => Data_Cont[22].ACLR
iRST_N => Data_Cont[21].ACLR
iRST_N => Data_Cont[20].ACLR
iRST_N => Data_Cont[19].ACLR
iRST_N => Data_Cont[18].ACLR
iRST_N => Data_Cont[17].ACLR
iRST_N => Data_Cont[16].ACLR
iRST_N => Data_Cont[15].ACLR
iRST_N => Data_Cont[14].ACLR
iRST_N => Data_Cont[13].ACLR
iRST_N => Data_Cont[12].ACLR
iRST_N => Data_Cont[11].ACLR
iRST_N => Data_Cont[10].ACLR
iRST_N => Data_Cont[9].ACLR
iRST_N => Data_Cont[8].ACLR
iRST_N => Data_Cont[7].ACLR
iRST_N => Data_Cont[6].ACLR
iRST_N => Data_Cont[5].ACLR
iRST_N => Data_Cont[4].ACLR
iRST_N => Data_Cont[3].ACLR
iRST_N => Data_Cont[2].ACLR
iRST_N => Data_Cont[1].ACLR
iRST_N => Data_Cont[0].ACLR
iCLK_27 => Active_Video.CLK
iCLK_27 => Start.CLK
iCLK_27 => Data_Valid.CLK
iCLK_27 => Pre_Field.CLK
iCLK_27 => Field.CLK
iCLK_27 => Window[23].CLK
iCLK_27 => Window[22].CLK
iCLK_27 => Window[21].CLK
iCLK_27 => Window[20].CLK
iCLK_27 => Window[19].CLK
iCLK_27 => Window[18].CLK
iCLK_27 => Window[17].CLK
iCLK_27 => Window[16].CLK
iCLK_27 => Window[15].CLK
iCLK_27 => Window[14].CLK
iCLK_27 => Window[13].CLK
iCLK_27 => Window[12].CLK
iCLK_27 => Window[11].CLK
iCLK_27 => Window[10].CLK
iCLK_27 => Window[9].CLK
iCLK_27 => Window[8].CLK
iCLK_27 => Window[7].CLK
iCLK_27 => Window[6].CLK
iCLK_27 => Window[5].CLK
iCLK_27 => Window[4].CLK
iCLK_27 => Window[3].CLK
iCLK_27 => Window[2].CLK
iCLK_27 => Window[1].CLK
iCLK_27 => Window[0].CLK
iCLK_27 => Cont[17].CLK
iCLK_27 => Cont[16].CLK
iCLK_27 => Cont[15].CLK
iCLK_27 => Cont[14].CLK
iCLK_27 => Cont[13].CLK
iCLK_27 => Cont[12].CLK
iCLK_27 => Cont[11].CLK
iCLK_27 => Cont[10].CLK
iCLK_27 => Cont[9].CLK
iCLK_27 => Cont[8].CLK
iCLK_27 => Cont[7].CLK
iCLK_27 => Cont[6].CLK
iCLK_27 => Cont[5].CLK
iCLK_27 => Cont[4].CLK
iCLK_27 => Cont[3].CLK
iCLK_27 => Cont[2].CLK
iCLK_27 => Cont[1].CLK
iCLK_27 => Cont[0].CLK
iCLK_27 => Cb[7].CLK
iCLK_27 => Cb[6].CLK
iCLK_27 => Cb[5].CLK
iCLK_27 => Cb[4].CLK
iCLK_27 => Cb[3].CLK
iCLK_27 => Cb[2].CLK
iCLK_27 => Cb[1].CLK
iCLK_27 => Cb[0].CLK
iCLK_27 => Cr[7].CLK
iCLK_27 => Cr[6].CLK
iCLK_27 => Cr[5].CLK
iCLK_27 => Cr[4].CLK
iCLK_27 => Cr[3].CLK
iCLK_27 => Cr[2].CLK
iCLK_27 => Cr[1].CLK
iCLK_27 => Cr[0].CLK
iCLK_27 => YCbCr[15].CLK
iCLK_27 => YCbCr[14].CLK
iCLK_27 => YCbCr[13].CLK
iCLK_27 => YCbCr[12].CLK
iCLK_27 => YCbCr[11].CLK
iCLK_27 => YCbCr[10].CLK
iCLK_27 => YCbCr[9].CLK
iCLK_27 => YCbCr[8].CLK
iCLK_27 => YCbCr[7].CLK
iCLK_27 => YCbCr[6].CLK
iCLK_27 => YCbCr[5].CLK
iCLK_27 => YCbCr[4].CLK
iCLK_27 => YCbCr[3].CLK
iCLK_27 => YCbCr[2].CLK
iCLK_27 => YCbCr[1].CLK
iCLK_27 => YCbCr[0].CLK
iCLK_27 => FVAL.CLK
iCLK_27 => TV_Y[9].CLK
iCLK_27 => TV_Y[8].CLK
iCLK_27 => TV_Y[7].CLK
iCLK_27 => TV_Y[6].CLK
iCLK_27 => TV_Y[5].CLK
iCLK_27 => TV_Y[4].CLK
iCLK_27 => TV_Y[3].CLK
iCLK_27 => TV_Y[2].CLK
iCLK_27 => TV_Y[1].CLK
iCLK_27 => TV_Y[0].CLK
iCLK_27 => Data_Cont[31].CLK
iCLK_27 => Data_Cont[30].CLK
iCLK_27 => Data_Cont[29].CLK
iCLK_27 => Data_Cont[28].CLK
iCLK_27 => Data_Cont[27].CLK
iCLK_27 => Data_Cont[26].CLK
iCLK_27 => Data_Cont[25].CLK
iCLK_27 => Data_Cont[24].CLK
iCLK_27 => Data_Cont[23].CLK
iCLK_27 => Data_Cont[22].CLK
iCLK_27 => Data_Cont[21].CLK
iCLK_27 => Data_Cont[20].CLK
iCLK_27 => Data_Cont[19].CLK
iCLK_27 => Data_Cont[18].CLK
iCLK_27 => Data_Cont[17].CLK
iCLK_27 => Data_Cont[16].CLK
iCLK_27 => Data_Cont[15].CLK
iCLK_27 => Data_Cont[14].CLK
iCLK_27 => Data_Cont[13].CLK
iCLK_27 => Data_Cont[12].CLK
iCLK_27 => Data_Cont[11].CLK
iCLK_27 => Data_Cont[10].CLK
iCLK_27 => Data_Cont[9].CLK
iCLK_27 => Data_Cont[8].CLK
iCLK_27 => Data_Cont[7].CLK
iCLK_27 => Data_Cont[6].CLK
iCLK_27 => Data_Cont[5].CLK
iCLK_27 => Data_Cont[4].CLK
iCLK_27 => Data_Cont[3].CLK
iCLK_27 => Data_Cont[2].CLK
iCLK_27 => Data_Cont[1].CLK
iCLK_27 => Data_Cont[0].CLK


|DreamTangle_HDL|Video:Video0|DIV:u5
aclr => aclr~0.IN1
clock => clock~0.IN1
denom[0] => denom[0]~3.IN1
denom[1] => denom[1]~2.IN1
denom[2] => denom[2]~1.IN1
denom[3] => denom[3]~0.IN1
numer[0] => numer[0]~9.IN1
numer[1] => numer[1]~8.IN1
numer[2] => numer[2]~7.IN1
numer[3] => numer[3]~6.IN1
numer[4] => numer[4]~5.IN1
numer[5] => numer[5]~4.IN1
numer[6] => numer[6]~3.IN1
numer[7] => numer[7]~2.IN1
numer[8] => numer[8]~1.IN1
numer[9] => numer[9]~0.IN1
quotient[0] <= lpm_divide:lpm_divide_component.quotient
quotient[1] <= lpm_divide:lpm_divide_component.quotient
quotient[2] <= lpm_divide:lpm_divide_component.quotient
quotient[3] <= lpm_divide:lpm_divide_component.quotient
quotient[4] <= lpm_divide:lpm_divide_component.quotient
quotient[5] <= lpm_divide:lpm_divide_component.quotient
quotient[6] <= lpm_divide:lpm_divide_component.quotient
quotient[7] <= lpm_divide:lpm_divide_component.quotient
quotient[8] <= lpm_divide:lpm_divide_component.quotient
quotient[9] <= lpm_divide:lpm_divide_component.quotient
remain[0] <= lpm_divide:lpm_divide_component.remain
remain[1] <= lpm_divide:lpm_divide_component.remain
remain[2] <= lpm_divide:lpm_divide_component.remain
remain[3] <= lpm_divide:lpm_divide_component.remain


|DreamTangle_HDL|Video:Video0|DIV:u5|lpm_divide:lpm_divide_component
numer[0] => lpm_divide_h6t:auto_generated.numer[0]
numer[1] => lpm_divide_h6t:auto_generated.numer[1]
numer[2] => lpm_divide_h6t:auto_generated.numer[2]
numer[3] => lpm_divide_h6t:auto_generated.numer[3]
numer[4] => lpm_divide_h6t:auto_generated.numer[4]
numer[5] => lpm_divide_h6t:auto_generated.numer[5]
numer[6] => lpm_divide_h6t:auto_generated.numer[6]
numer[7] => lpm_divide_h6t:auto_generated.numer[7]
numer[8] => lpm_divide_h6t:auto_generated.numer[8]
numer[9] => lpm_divide_h6t:auto_generated.numer[9]
denom[0] => lpm_divide_h6t:auto_generated.denom[0]
denom[1] => lpm_divide_h6t:auto_generated.denom[1]
denom[2] => lpm_divide_h6t:auto_generated.denom[2]
denom[3] => lpm_divide_h6t:auto_generated.denom[3]
clock => lpm_divide_h6t:auto_generated.clock
aclr => lpm_divide_h6t:auto_generated.aclr
clken => ~NO_FANOUT~
quotient[0] <= lpm_divide_h6t:auto_generated.quotient[0]
quotient[1] <= lpm_divide_h6t:auto_generated.quotient[1]
quotient[2] <= lpm_divide_h6t:auto_generated.quotient[2]
quotient[3] <= lpm_divide_h6t:auto_generated.quotient[3]
quotient[4] <= lpm_divide_h6t:auto_generated.quotient[4]
quotient[5] <= lpm_divide_h6t:auto_generated.quotient[5]
quotient[6] <= lpm_divide_h6t:auto_generated.quotient[6]
quotient[7] <= lpm_divide_h6t:auto_generated.quotient[7]
quotient[8] <= lpm_divide_h6t:auto_generated.quotient[8]
quotient[9] <= lpm_divide_h6t:auto_generated.quotient[9]
remain[0] <= lpm_divide_h6t:auto_generated.remain[0]
remain[1] <= lpm_divide_h6t:auto_generated.remain[1]
remain[2] <= lpm_divide_h6t:auto_generated.remain[2]
remain[3] <= lpm_divide_h6t:auto_generated.remain[3]


|DreamTangle_HDL|Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated
aclr => sign_div_unsign_7li:divider.aclr
clken => ~NO_FANOUT~
clock => sign_div_unsign_7li:divider.clock
denom[0] => sign_div_unsign_7li:divider.denominator[0]
denom[1] => sign_div_unsign_7li:divider.denominator[1]
denom[2] => sign_div_unsign_7li:divider.denominator[2]
denom[3] => sign_div_unsign_7li:divider.denominator[3]
numer[0] => sign_div_unsign_7li:divider.numerator[0]
numer[1] => sign_div_unsign_7li:divider.numerator[1]
numer[2] => sign_div_unsign_7li:divider.numerator[2]
numer[3] => sign_div_unsign_7li:divider.numerator[3]
numer[4] => sign_div_unsign_7li:divider.numerator[4]
numer[5] => sign_div_unsign_7li:divider.numerator[5]
numer[6] => sign_div_unsign_7li:divider.numerator[6]
numer[7] => sign_div_unsign_7li:divider.numerator[7]
numer[8] => sign_div_unsign_7li:divider.numerator[8]
numer[9] => sign_div_unsign_7li:divider.numerator[9]
quotient[0] <= sign_div_unsign_7li:divider.quotient[0]
quotient[1] <= sign_div_unsign_7li:divider.quotient[1]
quotient[2] <= sign_div_unsign_7li:divider.quotient[2]
quotient[3] <= sign_div_unsign_7li:divider.quotient[3]
quotient[4] <= sign_div_unsign_7li:divider.quotient[4]
quotient[5] <= sign_div_unsign_7li:divider.quotient[5]
quotient[6] <= sign_div_unsign_7li:divider.quotient[6]
quotient[7] <= sign_div_unsign_7li:divider.quotient[7]
quotient[8] <= sign_div_unsign_7li:divider.quotient[8]
quotient[9] <= sign_div_unsign_7li:divider.quotient[9]
remain[0] <= sign_div_unsign_7li:divider.remainder[0]
remain[1] <= sign_div_unsign_7li:divider.remainder[1]
remain[2] <= sign_div_unsign_7li:divider.remainder[2]
remain[3] <= sign_div_unsign_7li:divider.remainder[3]


|DreamTangle_HDL|Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider
aclr => alt_u_div_bqg:divider.aclr
clock => alt_u_div_bqg:divider.clock
denominator[0] => alt_u_div_bqg:divider.denominator[0]
denominator[1] => alt_u_div_bqg:divider.denominator[1]
denominator[2] => alt_u_div_bqg:divider.denominator[2]
denominator[3] => alt_u_div_bqg:divider.denominator[3]
numerator[0] => alt_u_div_bqg:divider.numerator[0]
numerator[1] => alt_u_div_bqg:divider.numerator[1]
numerator[2] => alt_u_div_bqg:divider.numerator[2]
numerator[3] => alt_u_div_bqg:divider.numerator[3]
numerator[4] => alt_u_div_bqg:divider.numerator[4]
numerator[5] => alt_u_div_bqg:divider.numerator[5]
numerator[6] => alt_u_div_bqg:divider.numerator[6]
numerator[7] => alt_u_div_bqg:divider.numerator[7]
numerator[8] => alt_u_div_bqg:divider.numerator[8]
numerator[9] => alt_u_div_bqg:divider.numerator[9]
quotient[0] <= protect_quotient[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= protect_quotient[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= protect_quotient[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= protect_quotient[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= protect_quotient[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= protect_quotient[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= protect_quotient[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= protect_quotient[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= protect_quotient[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= protect_quotient[9].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= protect_remainder[0].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= protect_remainder[1].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= protect_remainder[2].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= protect_remainder[3].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider
clock => DFFDenominator[3].CLK
clock => DFFDenominator[2].CLK
clock => DFFDenominator[1].CLK
clock => DFFDenominator[0].CLK
clock => DFFNumerator[9].CLK
clock => DFFNumerator[8].CLK
clock => DFFNumerator[7].CLK
clock => DFFNumerator[6].CLK
clock => DFFNumerator[5].CLK
clock => DFFNumerator[4].CLK
clock => DFFNumerator[3].CLK
clock => DFFNumerator[2].CLK
clock => DFFNumerator[1].CLK
clock => DFFNumerator[0].CLK
clock => DFFQuotient[9].CLK
clock => DFFQuotient[8].CLK
clock => DFFQuotient[7].CLK
clock => DFFQuotient[6].CLK
clock => DFFQuotient[5].CLK
clock => DFFQuotient[4].CLK
clock => DFFQuotient[3].CLK
clock => DFFQuotient[2].CLK
clock => DFFQuotient[1].CLK
clock => DFFQuotient[0].CLK
clock => DFFStage[4].CLK
clock => DFFStage[3].CLK
clock => DFFStage[2].CLK
clock => DFFStage[1].CLK
clock => DFFStage[0].CLK
den_out[0] <= DFFDenominator[0].DB_MAX_OUTPUT_PORT_TYPE
den_out[1] <= DFFDenominator[1].DB_MAX_OUTPUT_PORT_TYPE
den_out[2] <= DFFDenominator[2].DB_MAX_OUTPUT_PORT_TYPE
den_out[3] <= DFFDenominator[3].DB_MAX_OUTPUT_PORT_TYPE
denominator[0] => DFFDenominator[0].DATAIN
denominator[0] => DenominatorIn[0].IN1
denominator[1] => DFFDenominator[1].DATAIN
denominator[1] => DenominatorIn[1].IN1
denominator[2] => DFFDenominator[2].DATAIN
denominator[2] => DenominatorIn[2].IN1
denominator[3] => DFFDenominator[3].DATAIN
denominator[3] => DenominatorIn[3].IN1
numerator[0] => DFFNumerator[0].DATAIN
numerator[0] => NumeratorIn[0].IN1
numerator[1] => DFFNumerator[1].DATAIN
numerator[1] => NumeratorIn[1].IN1
numerator[2] => DFFNumerator[2].DATAIN
numerator[2] => NumeratorIn[2].IN1
numerator[3] => DFFNumerator[3].DATAIN
numerator[3] => NumeratorIn[3].IN1
numerator[4] => DFFNumerator[4].DATAIN
numerator[4] => NumeratorIn[4].IN1
numerator[5] => DFFNumerator[5].DATAIN
numerator[5] => NumeratorIn[5].IN1
numerator[6] => DFFNumerator[6].DATAIN
numerator[6] => NumeratorIn[6].IN1
numerator[7] => DFFNumerator[7].DATAIN
numerator[7] => NumeratorIn[7].IN1
numerator[8] => DFFNumerator[8].DATAIN
numerator[8] => NumeratorIn[8].IN1
numerator[9] => DFFNumerator[9].DATAIN
numerator[9] => NumeratorIn[9].IN1
quotient[0] <= quotient_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= DFFQuotient[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= DFFQuotient[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= DFFQuotient[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= DFFQuotient[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= DFFQuotient[9].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= StageIn[50].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= StageIn[51].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= StageIn[52].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= StageIn[53].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|add_sub_lkc:add_sub_0
cout <= carry_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
datab[0] => datab_node[0].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|DIV:u5|lpm_divide:lpm_divide_component|lpm_divide_h6t:auto_generated|sign_div_unsign_7li:divider|alt_u_div_bqg:divider|add_sub_mkc:add_sub_1
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6
REF_CLK => REF_CLK~0.IN1
RESET_N => RESET_N~0.IN3
CLK <= CLK~0.DB_MAX_OUTPUT_PORT_TYPE
CLK_18 <= Sdram_PLL:sdram_pll1.c2
WR1_DATA[0] => WR1_DATA[0]~15.IN1
WR1_DATA[1] => WR1_DATA[1]~14.IN1
WR1_DATA[2] => WR1_DATA[2]~13.IN1
WR1_DATA[3] => WR1_DATA[3]~12.IN1
WR1_DATA[4] => WR1_DATA[4]~11.IN1
WR1_DATA[5] => WR1_DATA[5]~10.IN1
WR1_DATA[6] => WR1_DATA[6]~9.IN1
WR1_DATA[7] => WR1_DATA[7]~8.IN1
WR1_DATA[8] => WR1_DATA[8]~7.IN1
WR1_DATA[9] => WR1_DATA[9]~6.IN1
WR1_DATA[10] => WR1_DATA[10]~5.IN1
WR1_DATA[11] => WR1_DATA[11]~4.IN1
WR1_DATA[12] => WR1_DATA[12]~3.IN1
WR1_DATA[13] => WR1_DATA[13]~2.IN1
WR1_DATA[14] => WR1_DATA[14]~1.IN1
WR1_DATA[15] => WR1_DATA[15]~0.IN1
WR1 => WR1~0.IN1
WR1_ADDR[0] => rWR1_ADDR~68.DATAB
WR1_ADDR[0] => rWR1_ADDR~22.DATAA
WR1_ADDR[1] => rWR1_ADDR~67.DATAB
WR1_ADDR[1] => rWR1_ADDR~21.DATAA
WR1_ADDR[2] => rWR1_ADDR~66.DATAB
WR1_ADDR[2] => rWR1_ADDR~20.DATAA
WR1_ADDR[3] => rWR1_ADDR~65.DATAB
WR1_ADDR[3] => rWR1_ADDR~19.DATAA
WR1_ADDR[4] => rWR1_ADDR~64.DATAB
WR1_ADDR[4] => rWR1_ADDR~18.DATAA
WR1_ADDR[5] => rWR1_ADDR~63.DATAB
WR1_ADDR[5] => rWR1_ADDR~17.DATAA
WR1_ADDR[6] => rWR1_ADDR~62.DATAB
WR1_ADDR[6] => rWR1_ADDR~16.DATAA
WR1_ADDR[7] => rWR1_ADDR~61.DATAB
WR1_ADDR[7] => rWR1_ADDR~15.DATAA
WR1_ADDR[8] => rWR1_ADDR~60.DATAB
WR1_ADDR[8] => rWR1_ADDR~14.DATAA
WR1_ADDR[9] => rWR1_ADDR~59.DATAB
WR1_ADDR[9] => rWR1_ADDR~13.DATAA
WR1_ADDR[10] => rWR1_ADDR~58.DATAB
WR1_ADDR[10] => rWR1_ADDR~12.DATAA
WR1_ADDR[11] => rWR1_ADDR~57.DATAB
WR1_ADDR[11] => rWR1_ADDR~11.DATAA
WR1_ADDR[12] => rWR1_ADDR~56.DATAB
WR1_ADDR[12] => rWR1_ADDR~10.DATAA
WR1_ADDR[13] => rWR1_ADDR~55.DATAB
WR1_ADDR[13] => rWR1_ADDR~9.DATAA
WR1_ADDR[14] => rWR1_ADDR~54.DATAB
WR1_ADDR[14] => rWR1_ADDR~8.DATAA
WR1_ADDR[15] => rWR1_ADDR~53.DATAB
WR1_ADDR[15] => rWR1_ADDR~7.DATAA
WR1_ADDR[16] => rWR1_ADDR~52.DATAB
WR1_ADDR[16] => rWR1_ADDR~6.DATAA
WR1_ADDR[17] => rWR1_ADDR~51.DATAB
WR1_ADDR[17] => rWR1_ADDR~5.DATAA
WR1_ADDR[18] => rWR1_ADDR~50.DATAB
WR1_ADDR[18] => rWR1_ADDR~4.DATAA
WR1_ADDR[19] => rWR1_ADDR~49.DATAB
WR1_ADDR[19] => rWR1_ADDR~3.DATAA
WR1_ADDR[20] => rWR1_ADDR~48.DATAB
WR1_ADDR[20] => rWR1_ADDR~2.DATAA
WR1_ADDR[21] => rWR1_ADDR~47.DATAB
WR1_ADDR[21] => rWR1_ADDR~1.DATAA
WR1_ADDR[22] => rWR1_ADDR~46.DATAB
WR1_ADDR[22] => rWR1_ADDR~0.DATAA
WR1_MAX_ADDR[0] => ~NO_FANOUT~
WR1_MAX_ADDR[1] => ~NO_FANOUT~
WR1_MAX_ADDR[2] => ~NO_FANOUT~
WR1_MAX_ADDR[3] => ~NO_FANOUT~
WR1_MAX_ADDR[4] => ~NO_FANOUT~
WR1_MAX_ADDR[5] => ~NO_FANOUT~
WR1_MAX_ADDR[6] => ~NO_FANOUT~
WR1_MAX_ADDR[7] => ~NO_FANOUT~
WR1_MAX_ADDR[8] => ~NO_FANOUT~
WR1_MAX_ADDR[9] => ~NO_FANOUT~
WR1_MAX_ADDR[10] => ~NO_FANOUT~
WR1_MAX_ADDR[11] => ~NO_FANOUT~
WR1_MAX_ADDR[12] => ~NO_FANOUT~
WR1_MAX_ADDR[13] => ~NO_FANOUT~
WR1_MAX_ADDR[14] => ~NO_FANOUT~
WR1_MAX_ADDR[15] => ~NO_FANOUT~
WR1_MAX_ADDR[16] => ~NO_FANOUT~
WR1_MAX_ADDR[17] => ~NO_FANOUT~
WR1_MAX_ADDR[18] => ~NO_FANOUT~
WR1_MAX_ADDR[19] => ~NO_FANOUT~
WR1_MAX_ADDR[20] => ~NO_FANOUT~
WR1_MAX_ADDR[21] => ~NO_FANOUT~
WR1_MAX_ADDR[22] => ~NO_FANOUT~
WR1_LENGTH[0] => rWR1_LENGTH[0].DATAIN
WR1_LENGTH[1] => rWR1_LENGTH[1].DATAIN
WR1_LENGTH[2] => rWR1_LENGTH[2].DATAIN
WR1_LENGTH[3] => rWR1_LENGTH[3].DATAIN
WR1_LENGTH[4] => rWR1_LENGTH[4].DATAIN
WR1_LENGTH[5] => rWR1_LENGTH[5].DATAIN
WR1_LENGTH[6] => rWR1_LENGTH[6].DATAIN
WR1_LENGTH[7] => rWR1_LENGTH[7].DATAIN
WR1_LENGTH[8] => rWR1_LENGTH[8].DATAIN
WR1_LOAD => WR1_LOAD~0.IN1
WR1_CLK => WR1_CLK~0.IN1
WR1_FULL <= Sdram_WR_FIFO:write_fifo1.wrfull
WR1_USE[0] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[1] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[2] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[3] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[4] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[5] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[6] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[7] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[8] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[9] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[10] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[11] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[12] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[13] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[14] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR1_USE[15] <= Sdram_WR_FIFO:write_fifo1.wrusedw
WR2_DATA[0] => WR2_DATA[0]~15.IN1
WR2_DATA[1] => WR2_DATA[1]~14.IN1
WR2_DATA[2] => WR2_DATA[2]~13.IN1
WR2_DATA[3] => WR2_DATA[3]~12.IN1
WR2_DATA[4] => WR2_DATA[4]~11.IN1
WR2_DATA[5] => WR2_DATA[5]~10.IN1
WR2_DATA[6] => WR2_DATA[6]~9.IN1
WR2_DATA[7] => WR2_DATA[7]~8.IN1
WR2_DATA[8] => WR2_DATA[8]~7.IN1
WR2_DATA[9] => WR2_DATA[9]~6.IN1
WR2_DATA[10] => WR2_DATA[10]~5.IN1
WR2_DATA[11] => WR2_DATA[11]~4.IN1
WR2_DATA[12] => WR2_DATA[12]~3.IN1
WR2_DATA[13] => WR2_DATA[13]~2.IN1
WR2_DATA[14] => WR2_DATA[14]~1.IN1
WR2_DATA[15] => WR2_DATA[15]~0.IN1
WR2 => WR2~0.IN1
WR2_ADDR[0] => rWR2_ADDR~68.DATAB
WR2_ADDR[0] => rWR2_ADDR~22.DATAA
WR2_ADDR[1] => rWR2_ADDR~67.DATAB
WR2_ADDR[1] => rWR2_ADDR~21.DATAA
WR2_ADDR[2] => rWR2_ADDR~66.DATAB
WR2_ADDR[2] => rWR2_ADDR~20.DATAA
WR2_ADDR[3] => rWR2_ADDR~65.DATAB
WR2_ADDR[3] => rWR2_ADDR~19.DATAA
WR2_ADDR[4] => rWR2_ADDR~64.DATAB
WR2_ADDR[4] => rWR2_ADDR~18.DATAA
WR2_ADDR[5] => rWR2_ADDR~63.DATAB
WR2_ADDR[5] => rWR2_ADDR~17.DATAA
WR2_ADDR[6] => rWR2_ADDR~62.DATAB
WR2_ADDR[6] => rWR2_ADDR~16.DATAA
WR2_ADDR[7] => rWR2_ADDR~61.DATAB
WR2_ADDR[7] => rWR2_ADDR~15.DATAA
WR2_ADDR[8] => rWR2_ADDR~60.DATAB
WR2_ADDR[8] => rWR2_ADDR~14.DATAA
WR2_ADDR[9] => rWR2_ADDR~59.DATAB
WR2_ADDR[9] => rWR2_ADDR~13.DATAA
WR2_ADDR[10] => rWR2_ADDR~58.DATAB
WR2_ADDR[10] => rWR2_ADDR~12.DATAA
WR2_ADDR[11] => rWR2_ADDR~57.DATAB
WR2_ADDR[11] => rWR2_ADDR~11.DATAA
WR2_ADDR[12] => rWR2_ADDR~56.DATAB
WR2_ADDR[12] => rWR2_ADDR~10.DATAA
WR2_ADDR[13] => rWR2_ADDR~55.DATAB
WR2_ADDR[13] => rWR2_ADDR~9.DATAA
WR2_ADDR[14] => rWR2_ADDR~54.DATAB
WR2_ADDR[14] => rWR2_ADDR~8.DATAA
WR2_ADDR[15] => rWR2_ADDR~53.DATAB
WR2_ADDR[15] => rWR2_ADDR~7.DATAA
WR2_ADDR[16] => rWR2_ADDR~52.DATAB
WR2_ADDR[16] => rWR2_ADDR~6.DATAA
WR2_ADDR[17] => rWR2_ADDR~51.DATAB
WR2_ADDR[17] => rWR2_ADDR~5.DATAA
WR2_ADDR[18] => rWR2_ADDR~50.DATAB
WR2_ADDR[18] => rWR2_ADDR~4.DATAA
WR2_ADDR[19] => rWR2_ADDR~49.DATAB
WR2_ADDR[19] => rWR2_ADDR~3.DATAA
WR2_ADDR[20] => rWR2_ADDR~48.DATAB
WR2_ADDR[20] => rWR2_ADDR~2.DATAA
WR2_ADDR[21] => rWR2_ADDR~47.DATAB
WR2_ADDR[21] => rWR2_ADDR~1.DATAA
WR2_ADDR[22] => rWR2_ADDR~46.DATAB
WR2_ADDR[22] => rWR2_ADDR~0.DATAA
WR2_MAX_ADDR[0] => ~NO_FANOUT~
WR2_MAX_ADDR[1] => ~NO_FANOUT~
WR2_MAX_ADDR[2] => ~NO_FANOUT~
WR2_MAX_ADDR[3] => ~NO_FANOUT~
WR2_MAX_ADDR[4] => ~NO_FANOUT~
WR2_MAX_ADDR[5] => ~NO_FANOUT~
WR2_MAX_ADDR[6] => ~NO_FANOUT~
WR2_MAX_ADDR[7] => ~NO_FANOUT~
WR2_MAX_ADDR[8] => ~NO_FANOUT~
WR2_MAX_ADDR[9] => ~NO_FANOUT~
WR2_MAX_ADDR[10] => ~NO_FANOUT~
WR2_MAX_ADDR[11] => ~NO_FANOUT~
WR2_MAX_ADDR[12] => ~NO_FANOUT~
WR2_MAX_ADDR[13] => ~NO_FANOUT~
WR2_MAX_ADDR[14] => ~NO_FANOUT~
WR2_MAX_ADDR[15] => ~NO_FANOUT~
WR2_MAX_ADDR[16] => ~NO_FANOUT~
WR2_MAX_ADDR[17] => ~NO_FANOUT~
WR2_MAX_ADDR[18] => ~NO_FANOUT~
WR2_MAX_ADDR[19] => ~NO_FANOUT~
WR2_MAX_ADDR[20] => ~NO_FANOUT~
WR2_MAX_ADDR[21] => ~NO_FANOUT~
WR2_MAX_ADDR[22] => ~NO_FANOUT~
WR2_LENGTH[0] => rWR2_LENGTH[0].DATAIN
WR2_LENGTH[1] => rWR2_LENGTH[1].DATAIN
WR2_LENGTH[2] => rWR2_LENGTH[2].DATAIN
WR2_LENGTH[3] => rWR2_LENGTH[3].DATAIN
WR2_LENGTH[4] => rWR2_LENGTH[4].DATAIN
WR2_LENGTH[5] => rWR2_LENGTH[5].DATAIN
WR2_LENGTH[6] => rWR2_LENGTH[6].DATAIN
WR2_LENGTH[7] => rWR2_LENGTH[7].DATAIN
WR2_LENGTH[8] => rWR2_LENGTH[8].DATAIN
WR2_LOAD => WR2_LOAD~0.IN1
WR2_CLK => WR2_CLK~0.IN1
WR2_FULL <= Sdram_WR_FIFO:write_fifo2.wrfull
WR2_USE[0] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[1] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[2] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[3] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[4] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[5] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[6] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[7] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[8] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[9] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[10] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[11] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[12] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[13] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[14] <= Sdram_WR_FIFO:write_fifo2.wrusedw
WR2_USE[15] <= Sdram_WR_FIFO:write_fifo2.wrusedw
RD1_DATA[0] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[1] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[2] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[3] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[4] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[5] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[6] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[7] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[8] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[9] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[10] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[11] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[12] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[13] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[14] <= Sdram_RD_FIFO:read_fifo1.q
RD1_DATA[15] <= Sdram_RD_FIFO:read_fifo1.q
RD1 => RD1~0.IN1
RD1_ADDR[0] => rRD1_ADDR~68.DATAB
RD1_ADDR[0] => rRD1_ADDR~22.DATAA
RD1_ADDR[1] => rRD1_ADDR~67.DATAB
RD1_ADDR[1] => rRD1_ADDR~21.DATAA
RD1_ADDR[2] => rRD1_ADDR~66.DATAB
RD1_ADDR[2] => rRD1_ADDR~20.DATAA
RD1_ADDR[3] => rRD1_ADDR~65.DATAB
RD1_ADDR[3] => rRD1_ADDR~19.DATAA
RD1_ADDR[4] => rRD1_ADDR~64.DATAB
RD1_ADDR[4] => rRD1_ADDR~18.DATAA
RD1_ADDR[5] => rRD1_ADDR~63.DATAB
RD1_ADDR[5] => rRD1_ADDR~17.DATAA
RD1_ADDR[6] => rRD1_ADDR~62.DATAB
RD1_ADDR[6] => rRD1_ADDR~16.DATAA
RD1_ADDR[7] => rRD1_ADDR~61.DATAB
RD1_ADDR[7] => rRD1_ADDR~15.DATAA
RD1_ADDR[8] => rRD1_ADDR~60.DATAB
RD1_ADDR[8] => rRD1_ADDR~14.DATAA
RD1_ADDR[9] => rRD1_ADDR~59.DATAB
RD1_ADDR[9] => rRD1_ADDR~13.DATAA
RD1_ADDR[10] => rRD1_ADDR~58.DATAB
RD1_ADDR[10] => rRD1_ADDR~12.DATAA
RD1_ADDR[11] => rRD1_ADDR~57.DATAB
RD1_ADDR[11] => rRD1_ADDR~11.DATAA
RD1_ADDR[12] => rRD1_ADDR~56.DATAB
RD1_ADDR[12] => rRD1_ADDR~10.DATAA
RD1_ADDR[13] => rRD1_ADDR~55.DATAB
RD1_ADDR[13] => rRD1_ADDR~9.DATAA
RD1_ADDR[14] => rRD1_ADDR~54.DATAB
RD1_ADDR[14] => rRD1_ADDR~8.DATAA
RD1_ADDR[15] => rRD1_ADDR~53.DATAB
RD1_ADDR[15] => rRD1_ADDR~7.DATAA
RD1_ADDR[16] => rRD1_ADDR~52.DATAB
RD1_ADDR[16] => rRD1_ADDR~6.DATAA
RD1_ADDR[17] => rRD1_ADDR~51.DATAB
RD1_ADDR[17] => rRD1_ADDR~5.DATAA
RD1_ADDR[18] => rRD1_ADDR~50.DATAB
RD1_ADDR[18] => rRD1_ADDR~4.DATAA
RD1_ADDR[19] => rRD1_ADDR~49.DATAB
RD1_ADDR[19] => rRD1_ADDR~3.DATAA
RD1_ADDR[20] => rRD1_ADDR~48.DATAB
RD1_ADDR[20] => rRD1_ADDR~2.DATAA
RD1_ADDR[21] => rRD1_ADDR~47.DATAB
RD1_ADDR[21] => rRD1_ADDR~1.DATAA
RD1_ADDR[22] => rRD1_ADDR~46.DATAB
RD1_ADDR[22] => rRD1_ADDR~0.DATAA
RD1_MAX_ADDR[0] => ~NO_FANOUT~
RD1_MAX_ADDR[1] => ~NO_FANOUT~
RD1_MAX_ADDR[2] => ~NO_FANOUT~
RD1_MAX_ADDR[3] => ~NO_FANOUT~
RD1_MAX_ADDR[4] => ~NO_FANOUT~
RD1_MAX_ADDR[5] => ~NO_FANOUT~
RD1_MAX_ADDR[6] => ~NO_FANOUT~
RD1_MAX_ADDR[7] => ~NO_FANOUT~
RD1_MAX_ADDR[8] => ~NO_FANOUT~
RD1_MAX_ADDR[9] => ~NO_FANOUT~
RD1_MAX_ADDR[10] => ~NO_FANOUT~
RD1_MAX_ADDR[11] => ~NO_FANOUT~
RD1_MAX_ADDR[12] => ~NO_FANOUT~
RD1_MAX_ADDR[13] => ~NO_FANOUT~
RD1_MAX_ADDR[14] => ~NO_FANOUT~
RD1_MAX_ADDR[15] => ~NO_FANOUT~
RD1_MAX_ADDR[16] => ~NO_FANOUT~
RD1_MAX_ADDR[17] => ~NO_FANOUT~
RD1_MAX_ADDR[18] => ~NO_FANOUT~
RD1_MAX_ADDR[19] => ~NO_FANOUT~
RD1_MAX_ADDR[20] => ~NO_FANOUT~
RD1_MAX_ADDR[21] => ~NO_FANOUT~
RD1_MAX_ADDR[22] => ~NO_FANOUT~
RD1_LENGTH[0] => rRD1_LENGTH[0].DATAIN
RD1_LENGTH[1] => rRD1_LENGTH[1].DATAIN
RD1_LENGTH[2] => rRD1_LENGTH[2].DATAIN
RD1_LENGTH[3] => rRD1_LENGTH[3].DATAIN
RD1_LENGTH[4] => rRD1_LENGTH[4].DATAIN
RD1_LENGTH[5] => rRD1_LENGTH[5].DATAIN
RD1_LENGTH[6] => rRD1_LENGTH[6].DATAIN
RD1_LENGTH[7] => rRD1_LENGTH[7].DATAIN
RD1_LENGTH[8] => rRD1_LENGTH[8].DATAIN
RD1_LOAD => RD1_LOAD~0.IN1
RD1_CLK => RD1_CLK~0.IN1
RD1_EMPTY <= Sdram_RD_FIFO:read_fifo1.rdempty
RD1_USE[0] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[1] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[2] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[3] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[4] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[5] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[6] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[7] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[8] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[9] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[10] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[11] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[12] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[13] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[14] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD1_USE[15] <= Sdram_RD_FIFO:read_fifo1.rdusedw
RD2_DATA[0] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[1] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[2] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[3] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[4] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[5] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[6] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[7] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[8] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[9] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[10] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[11] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[12] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[13] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[14] <= Sdram_RD_FIFO:read_fifo2.q
RD2_DATA[15] <= Sdram_RD_FIFO:read_fifo2.q
RD2 => RD2~0.IN1
RD2_ADDR[0] => rRD2_ADDR~68.DATAB
RD2_ADDR[0] => rRD2_ADDR~22.DATAA
RD2_ADDR[1] => rRD2_ADDR~67.DATAB
RD2_ADDR[1] => rRD2_ADDR~21.DATAA
RD2_ADDR[2] => rRD2_ADDR~66.DATAB
RD2_ADDR[2] => rRD2_ADDR~20.DATAA
RD2_ADDR[3] => rRD2_ADDR~65.DATAB
RD2_ADDR[3] => rRD2_ADDR~19.DATAA
RD2_ADDR[4] => rRD2_ADDR~64.DATAB
RD2_ADDR[4] => rRD2_ADDR~18.DATAA
RD2_ADDR[5] => rRD2_ADDR~63.DATAB
RD2_ADDR[5] => rRD2_ADDR~17.DATAA
RD2_ADDR[6] => rRD2_ADDR~62.DATAB
RD2_ADDR[6] => rRD2_ADDR~16.DATAA
RD2_ADDR[7] => rRD2_ADDR~61.DATAB
RD2_ADDR[7] => rRD2_ADDR~15.DATAA
RD2_ADDR[8] => rRD2_ADDR~60.DATAB
RD2_ADDR[8] => rRD2_ADDR~14.DATAA
RD2_ADDR[9] => rRD2_ADDR~59.DATAB
RD2_ADDR[9] => rRD2_ADDR~13.DATAA
RD2_ADDR[10] => rRD2_ADDR~58.DATAB
RD2_ADDR[10] => rRD2_ADDR~12.DATAA
RD2_ADDR[11] => rRD2_ADDR~57.DATAB
RD2_ADDR[11] => rRD2_ADDR~11.DATAA
RD2_ADDR[12] => rRD2_ADDR~56.DATAB
RD2_ADDR[12] => rRD2_ADDR~10.DATAA
RD2_ADDR[13] => rRD2_ADDR~55.DATAB
RD2_ADDR[13] => rRD2_ADDR~9.DATAA
RD2_ADDR[14] => rRD2_ADDR~54.DATAB
RD2_ADDR[14] => rRD2_ADDR~8.DATAA
RD2_ADDR[15] => rRD2_ADDR~53.DATAB
RD2_ADDR[15] => rRD2_ADDR~7.DATAA
RD2_ADDR[16] => rRD2_ADDR~52.DATAB
RD2_ADDR[16] => rRD2_ADDR~6.DATAA
RD2_ADDR[17] => rRD2_ADDR~51.DATAB
RD2_ADDR[17] => rRD2_ADDR~5.DATAA
RD2_ADDR[18] => rRD2_ADDR~50.DATAB
RD2_ADDR[18] => rRD2_ADDR~4.DATAA
RD2_ADDR[19] => rRD2_ADDR~49.DATAB
RD2_ADDR[19] => rRD2_ADDR~3.DATAA
RD2_ADDR[20] => rRD2_ADDR~48.DATAB
RD2_ADDR[20] => rRD2_ADDR~2.DATAA
RD2_ADDR[21] => rRD2_ADDR~47.DATAB
RD2_ADDR[21] => rRD2_ADDR~1.DATAA
RD2_ADDR[22] => rRD2_ADDR~46.DATAB
RD2_ADDR[22] => rRD2_ADDR~0.DATAA
RD2_MAX_ADDR[0] => ~NO_FANOUT~
RD2_MAX_ADDR[1] => ~NO_FANOUT~
RD2_MAX_ADDR[2] => ~NO_FANOUT~
RD2_MAX_ADDR[3] => ~NO_FANOUT~
RD2_MAX_ADDR[4] => ~NO_FANOUT~
RD2_MAX_ADDR[5] => ~NO_FANOUT~
RD2_MAX_ADDR[6] => ~NO_FANOUT~
RD2_MAX_ADDR[7] => ~NO_FANOUT~
RD2_MAX_ADDR[8] => ~NO_FANOUT~
RD2_MAX_ADDR[9] => ~NO_FANOUT~
RD2_MAX_ADDR[10] => ~NO_FANOUT~
RD2_MAX_ADDR[11] => ~NO_FANOUT~
RD2_MAX_ADDR[12] => ~NO_FANOUT~
RD2_MAX_ADDR[13] => ~NO_FANOUT~
RD2_MAX_ADDR[14] => ~NO_FANOUT~
RD2_MAX_ADDR[15] => ~NO_FANOUT~
RD2_MAX_ADDR[16] => ~NO_FANOUT~
RD2_MAX_ADDR[17] => ~NO_FANOUT~
RD2_MAX_ADDR[18] => ~NO_FANOUT~
RD2_MAX_ADDR[19] => ~NO_FANOUT~
RD2_MAX_ADDR[20] => ~NO_FANOUT~
RD2_MAX_ADDR[21] => ~NO_FANOUT~
RD2_MAX_ADDR[22] => ~NO_FANOUT~
RD2_LENGTH[0] => rRD2_LENGTH[0].DATAIN
RD2_LENGTH[1] => rRD2_LENGTH[1].DATAIN
RD2_LENGTH[2] => rRD2_LENGTH[2].DATAIN
RD2_LENGTH[3] => rRD2_LENGTH[3].DATAIN
RD2_LENGTH[4] => rRD2_LENGTH[4].DATAIN
RD2_LENGTH[5] => rRD2_LENGTH[5].DATAIN
RD2_LENGTH[6] => rRD2_LENGTH[6].DATAIN
RD2_LENGTH[7] => rRD2_LENGTH[7].DATAIN
RD2_LENGTH[8] => rRD2_LENGTH[8].DATAIN
RD2_LOAD => RD2_LOAD~0.IN1
RD2_CLK => RD2_CLK~0.IN1
RD2_EMPTY <= Sdram_RD_FIFO:read_fifo2.rdempty
RD2_USE[0] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[1] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[2] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[3] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[4] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[5] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[6] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[7] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[8] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[9] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[10] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[11] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[12] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[13] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[14] <= Sdram_RD_FIFO:read_fifo2.rdusedw
RD2_USE[15] <= Sdram_RD_FIFO:read_fifo2.rdusedw
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQ[0] <= DQ[0]~0
DQ[1] <= DQ[1]~1
DQ[2] <= DQ[2]~2
DQ[3] <= DQ[3]~3
DQ[4] <= DQ[4]~4
DQ[5] <= DQ[5]~5
DQ[6] <= DQ[6]~6
DQ[7] <= DQ[7]~7
DQ[8] <= DQ[8]~8
DQ[9] <= DQ[9]~9
DQ[10] <= DQ[10]~10
DQ[11] <= DQ[11]~11
DQ[12] <= DQ[12]~12
DQ[13] <= DQ[13]~13
DQ[14] <= DQ[14]~14
DQ[15] <= DQ[15]~15
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDR_CLK <= Sdram_PLL:sdram_pll1.c1


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1
inclk0 => sub_wire5[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <= <GND>
clk[0] <= clk[0]~2.DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1]~1.DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2]~0.DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1~0.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|control_interface:control1
CLK => NOP~reg0.CLK
CLK => READA~reg0.CLK
CLK => WRITEA~reg0.CLK
CLK => SADDR[22]~reg0.CLK
CLK => SADDR[21]~reg0.CLK
CLK => SADDR[20]~reg0.CLK
CLK => SADDR[19]~reg0.CLK
CLK => SADDR[18]~reg0.CLK
CLK => SADDR[17]~reg0.CLK
CLK => SADDR[16]~reg0.CLK
CLK => SADDR[15]~reg0.CLK
CLK => SADDR[14]~reg0.CLK
CLK => SADDR[13]~reg0.CLK
CLK => SADDR[12]~reg0.CLK
CLK => SADDR[11]~reg0.CLK
CLK => SADDR[10]~reg0.CLK
CLK => SADDR[9]~reg0.CLK
CLK => SADDR[8]~reg0.CLK
CLK => SADDR[7]~reg0.CLK
CLK => SADDR[6]~reg0.CLK
CLK => SADDR[5]~reg0.CLK
CLK => SADDR[4]~reg0.CLK
CLK => SADDR[3]~reg0.CLK
CLK => SADDR[2]~reg0.CLK
CLK => SADDR[1]~reg0.CLK
CLK => SADDR[0]~reg0.CLK
CLK => CMD_ACK~reg0.CLK
CLK => timer[15].CLK
CLK => timer[14].CLK
CLK => timer[13].CLK
CLK => timer[12].CLK
CLK => timer[11].CLK
CLK => timer[10].CLK
CLK => timer[9].CLK
CLK => timer[8].CLK
CLK => timer[7].CLK
CLK => timer[6].CLK
CLK => timer[5].CLK
CLK => timer[4].CLK
CLK => timer[3].CLK
CLK => timer[2].CLK
CLK => timer[1].CLK
CLK => timer[0].CLK
CLK => REF_REQ~reg0.CLK
CLK => init_timer[15].CLK
CLK => init_timer[14].CLK
CLK => init_timer[13].CLK
CLK => init_timer[12].CLK
CLK => init_timer[11].CLK
CLK => init_timer[10].CLK
CLK => init_timer[9].CLK
CLK => init_timer[8].CLK
CLK => init_timer[7].CLK
CLK => init_timer[6].CLK
CLK => init_timer[5].CLK
CLK => init_timer[4].CLK
CLK => init_timer[3].CLK
CLK => init_timer[2].CLK
CLK => init_timer[1].CLK
CLK => init_timer[0].CLK
CLK => REFRESH~reg0.CLK
CLK => PRECHARGE~reg0.CLK
CLK => LOAD_MODE~reg0.CLK
CLK => INIT_REQ~reg0.CLK
RESET_N => CMD_ACK~reg0.ACLR
RESET_N => REF_REQ~reg0.ACLR
RESET_N => timer[0].ACLR
RESET_N => timer[1].ACLR
RESET_N => timer[2].ACLR
RESET_N => timer[3].ACLR
RESET_N => timer[4].ACLR
RESET_N => timer[5].ACLR
RESET_N => timer[6].ACLR
RESET_N => timer[7].ACLR
RESET_N => timer[8].ACLR
RESET_N => timer[9].ACLR
RESET_N => timer[10].ACLR
RESET_N => timer[11].ACLR
RESET_N => timer[12].ACLR
RESET_N => timer[13].ACLR
RESET_N => timer[14].ACLR
RESET_N => timer[15].ACLR
RESET_N => INIT_REQ~reg0.ACLR
RESET_N => LOAD_MODE~reg0.ACLR
RESET_N => PRECHARGE~reg0.ACLR
RESET_N => REFRESH~reg0.ACLR
RESET_N => init_timer[0].ACLR
RESET_N => init_timer[1].ACLR
RESET_N => init_timer[2].ACLR
RESET_N => init_timer[3].ACLR
RESET_N => init_timer[4].ACLR
RESET_N => init_timer[5].ACLR
RESET_N => init_timer[6].ACLR
RESET_N => init_timer[7].ACLR
RESET_N => init_timer[8].ACLR
RESET_N => init_timer[9].ACLR
RESET_N => init_timer[10].ACLR
RESET_N => init_timer[11].ACLR
RESET_N => init_timer[12].ACLR
RESET_N => init_timer[13].ACLR
RESET_N => init_timer[14].ACLR
RESET_N => init_timer[15].ACLR
RESET_N => NOP~reg0.ACLR
RESET_N => READA~reg0.ACLR
RESET_N => WRITEA~reg0.ACLR
RESET_N => SADDR[22]~reg0.ACLR
RESET_N => SADDR[21]~reg0.ACLR
RESET_N => SADDR[20]~reg0.ACLR
RESET_N => SADDR[19]~reg0.ACLR
RESET_N => SADDR[18]~reg0.ACLR
RESET_N => SADDR[17]~reg0.ACLR
RESET_N => SADDR[16]~reg0.ACLR
RESET_N => SADDR[15]~reg0.ACLR
RESET_N => SADDR[14]~reg0.ACLR
RESET_N => SADDR[13]~reg0.ACLR
RESET_N => SADDR[12]~reg0.ACLR
RESET_N => SADDR[11]~reg0.ACLR
RESET_N => SADDR[10]~reg0.ACLR
RESET_N => SADDR[9]~reg0.ACLR
RESET_N => SADDR[8]~reg0.ACLR
RESET_N => SADDR[7]~reg0.ACLR
RESET_N => SADDR[6]~reg0.ACLR
RESET_N => SADDR[5]~reg0.ACLR
RESET_N => SADDR[4]~reg0.ACLR
RESET_N => SADDR[3]~reg0.ACLR
RESET_N => SADDR[2]~reg0.ACLR
RESET_N => SADDR[1]~reg0.ACLR
RESET_N => SADDR[0]~reg0.ACLR
CMD[0] => Equal0.IN0
CMD[0] => Equal1.IN0
CMD[0] => Equal2.IN1
CMD[1] => Equal0.IN1
CMD[1] => Equal1.IN1
CMD[1] => Equal2.IN0
CMD[2] => Equal0.IN2
CMD[2] => Equal1.IN2
CMD[2] => Equal2.IN2
ADDR[0] => SADDR[0]~reg0.DATAIN
ADDR[1] => SADDR[1]~reg0.DATAIN
ADDR[2] => SADDR[2]~reg0.DATAIN
ADDR[3] => SADDR[3]~reg0.DATAIN
ADDR[4] => SADDR[4]~reg0.DATAIN
ADDR[5] => SADDR[5]~reg0.DATAIN
ADDR[6] => SADDR[6]~reg0.DATAIN
ADDR[7] => SADDR[7]~reg0.DATAIN
ADDR[8] => SADDR[8]~reg0.DATAIN
ADDR[9] => SADDR[9]~reg0.DATAIN
ADDR[10] => SADDR[10]~reg0.DATAIN
ADDR[11] => SADDR[11]~reg0.DATAIN
ADDR[12] => SADDR[12]~reg0.DATAIN
ADDR[13] => SADDR[13]~reg0.DATAIN
ADDR[14] => SADDR[14]~reg0.DATAIN
ADDR[15] => SADDR[15]~reg0.DATAIN
ADDR[16] => SADDR[16]~reg0.DATAIN
ADDR[17] => SADDR[17]~reg0.DATAIN
ADDR[18] => SADDR[18]~reg0.DATAIN
ADDR[19] => SADDR[19]~reg0.DATAIN
ADDR[20] => SADDR[20]~reg0.DATAIN
ADDR[21] => SADDR[21]~reg0.DATAIN
ADDR[22] => SADDR[22]~reg0.DATAIN
REF_ACK => REF_REQ~1.OUTPUTSELECT
REF_ACK => timer~31.OUTPUTSELECT
REF_ACK => timer~30.OUTPUTSELECT
REF_ACK => timer~29.OUTPUTSELECT
REF_ACK => timer~28.OUTPUTSELECT
REF_ACK => timer~27.OUTPUTSELECT
REF_ACK => timer~26.OUTPUTSELECT
REF_ACK => timer~25.OUTPUTSELECT
REF_ACK => timer~24.OUTPUTSELECT
REF_ACK => timer~23.OUTPUTSELECT
REF_ACK => timer~22.OUTPUTSELECT
REF_ACK => timer~21.OUTPUTSELECT
REF_ACK => timer~20.OUTPUTSELECT
REF_ACK => timer~19.OUTPUTSELECT
REF_ACK => timer~18.OUTPUTSELECT
REF_ACK => timer~17.OUTPUTSELECT
REF_ACK => timer~16.OUTPUTSELECT
INIT_ACK => ~NO_FANOUT~
CM_ACK => always1~0.IN1
NOP <= NOP~reg0.DB_MAX_OUTPUT_PORT_TYPE
READA <= READA~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEA <= WRITEA~reg0.DB_MAX_OUTPUT_PORT_TYPE
REFRESH <= REFRESH~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRECHARGE <= PRECHARGE~reg0.DB_MAX_OUTPUT_PORT_TYPE
LOAD_MODE <= LOAD_MODE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[0] <= SADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[1] <= SADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[2] <= SADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[3] <= SADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[4] <= SADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[5] <= SADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[6] <= SADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[7] <= SADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[8] <= SADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[9] <= SADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[10] <= SADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[11] <= SADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[12] <= SADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[13] <= SADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[14] <= SADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[15] <= SADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[16] <= SADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[17] <= SADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[18] <= SADDR[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[19] <= SADDR[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[20] <= SADDR[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[21] <= SADDR[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[22] <= SADDR[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REF_REQ <= REF_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
INIT_REQ <= INIT_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMD_ACK <= CMD_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|command:command1
CLK => do_reada.CLK
CLK => do_writea.CLK
CLK => do_refresh.CLK
CLK => do_precharge.CLK
CLK => do_load_mode.CLK
CLK => do_initial.CLK
CLK => command_done.CLK
CLK => command_delay[7].CLK
CLK => command_delay[6].CLK
CLK => command_delay[5].CLK
CLK => command_delay[4].CLK
CLK => command_delay[3].CLK
CLK => command_delay[2].CLK
CLK => command_delay[1].CLK
CLK => command_delay[0].CLK
CLK => rw_flag.CLK
CLK => rp_shift[3].CLK
CLK => rp_shift[2].CLK
CLK => rp_shift[1].CLK
CLK => rp_shift[0].CLK
CLK => rp_done.CLK
CLK => ex_read.CLK
CLK => ex_write.CLK
CLK => OE~reg0.CLK
CLK => oe4.CLK
CLK => rw_shift[1].CLK
CLK => rw_shift[0].CLK
CLK => do_rw.CLK
CLK => CM_ACK~reg0.CLK
CLK => REF_ACK~reg0.CLK
CLK => SA[11]~reg0.CLK
CLK => SA[10]~reg0.CLK
CLK => SA[9]~reg0.CLK
CLK => SA[8]~reg0.CLK
CLK => SA[7]~reg0.CLK
CLK => SA[6]~reg0.CLK
CLK => SA[5]~reg0.CLK
CLK => SA[4]~reg0.CLK
CLK => SA[3]~reg0.CLK
CLK => SA[2]~reg0.CLK
CLK => SA[1]~reg0.CLK
CLK => SA[0]~reg0.CLK
CLK => BA[1]~reg0.CLK
CLK => BA[0]~reg0.CLK
CLK => CS_N[1]~reg0.CLK
CLK => CS_N[0]~reg0.CLK
CLK => RAS_N~reg0.CLK
CLK => CAS_N~reg0.CLK
CLK => WE_N~reg0.CLK
CLK => CKE~reg0.CLK
RESET_N => CKE~reg0.DATAIN
RESET_N => do_rw.ACLR
RESET_N => rw_shift[0].ACLR
RESET_N => rw_shift[1].ACLR
RESET_N => ex_write.ACLR
RESET_N => ex_read.ACLR
RESET_N => rp_done.ACLR
RESET_N => rp_shift[0].ACLR
RESET_N => rp_shift[1].ACLR
RESET_N => rp_shift[2].ACLR
RESET_N => rp_shift[3].ACLR
RESET_N => rw_flag.ACLR
RESET_N => command_delay[0].ACLR
RESET_N => command_delay[1].ACLR
RESET_N => command_delay[2].ACLR
RESET_N => command_delay[3].ACLR
RESET_N => command_delay[4].ACLR
RESET_N => command_delay[5].ACLR
RESET_N => command_delay[6].ACLR
RESET_N => command_delay[7].ACLR
RESET_N => command_done.ACLR
RESET_N => do_initial.ACLR
RESET_N => do_load_mode.ACLR
RESET_N => do_precharge.ACLR
RESET_N => do_refresh.ACLR
RESET_N => do_writea.ACLR
RESET_N => do_reada.ACLR
RESET_N => REF_ACK~reg0.ACLR
RESET_N => CM_ACK~reg0.ACLR
RESET_N => OE~reg0.ACLR
RESET_N => WE_N~6.OUTPUTSELECT
RESET_N => CAS_N~5.OUTPUTSELECT
RESET_N => RAS_N~4.OUTPUTSELECT
RESET_N => CS_N~3.OUTPUTSELECT
RESET_N => CS_N~2.OUTPUTSELECT
RESET_N => BA~3.OUTPUTSELECT
RESET_N => BA~2.OUTPUTSELECT
RESET_N => SA~36.OUTPUTSELECT
RESET_N => SA~35.OUTPUTSELECT
RESET_N => SA~34.OUTPUTSELECT
RESET_N => SA~33.OUTPUTSELECT
RESET_N => SA~32.OUTPUTSELECT
RESET_N => SA~31.OUTPUTSELECT
RESET_N => SA~30.OUTPUTSELECT
RESET_N => SA~29.OUTPUTSELECT
RESET_N => SA~28.OUTPUTSELECT
RESET_N => SA~27.OUTPUTSELECT
RESET_N => SA~26.OUTPUTSELECT
RESET_N => SA~25.OUTPUTSELECT
RESET_N => oe4.ENA
SADDR[0] => SA~11.DATAA
SADDR[1] => SA~10.DATAA
SADDR[2] => SA~9.DATAA
SADDR[3] => SA~8.DATAA
SADDR[4] => SA~7.DATAA
SADDR[5] => SA~6.DATAA
SADDR[6] => SA~5.DATAA
SADDR[7] => SA~4.DATAA
SADDR[8] => SA~11.DATAB
SADDR[9] => SA~10.DATAB
SADDR[10] => SA~9.DATAB
SADDR[11] => SA~8.DATAB
SADDR[12] => SA~7.DATAB
SADDR[13] => SA~6.DATAB
SADDR[14] => SA~5.DATAB
SADDR[15] => SA~4.DATAB
SADDR[16] => SA~3.DATAB
SADDR[17] => SA~2.DATAB
SADDR[18] => SA~1.DATAB
SADDR[19] => SA~0.DATAB
SADDR[20] => BA~1.DATAA
SADDR[21] => BA~0.DATAA
SADDR[22] => CS_N~1.DATAA
SADDR[22] => CS_N~0.DATAA
NOP => ~NO_FANOUT~
READA => always0~6.IN1
WRITEA => always0~10.IN1
REFRESH => always0~0.IN1
PRECHARGE => always0~14.IN1
LOAD_MODE => always0~16.IN1
REF_REQ => always3~0.IN1
REF_REQ => always0~0.IN0
REF_REQ => always0~13.IN0
REF_REQ => always0~9.IN1
INIT_REQ => do_initial.DATAIN
INIT_REQ => ex_write~4.OUTPUTSELECT
INIT_REQ => ex_read~4.OUTPUTSELECT
INIT_REQ => rp_done~3.OUTPUTSELECT
INIT_REQ => rp_shift~15.OUTPUTSELECT
INIT_REQ => rp_shift~14.OUTPUTSELECT
INIT_REQ => rp_shift~13.OUTPUTSELECT
INIT_REQ => rp_shift~12.OUTPUTSELECT
INIT_REQ => rw_flag~1.OUTPUTSELECT
INIT_REQ => command_delay~14.OUTPUTSELECT
INIT_REQ => command_delay~13.OUTPUTSELECT
INIT_REQ => command_delay~12.OUTPUTSELECT
INIT_REQ => command_delay~11.OUTPUTSELECT
INIT_REQ => command_delay~10.OUTPUTSELECT
INIT_REQ => command_delay~9.OUTPUTSELECT
INIT_REQ => command_delay~8.OUTPUTSELECT
INIT_REQ => command_delay~7.OUTPUTSELECT
INIT_REQ => command_done~1.OUTPUTSELECT
INIT_REQ => do_load_mode~0.OUTPUTSELECT
INIT_REQ => do_precharge~0.OUTPUTSELECT
INIT_REQ => do_refresh~0.OUTPUTSELECT
INIT_REQ => do_writea~0.OUTPUTSELECT
INIT_REQ => do_reada~0.OUTPUTSELECT
PM_STOP => always1~3.IN0
PM_STOP => ex_write~1.OUTPUTSELECT
PM_STOP => ex_read~1.OUTPUTSELECT
PM_STOP => rp_done~0.OUTPUTSELECT
PM_STOP => rp_shift~3.OUTPUTSELECT
PM_STOP => rp_shift~2.OUTPUTSELECT
PM_STOP => rp_shift~1.OUTPUTSELECT
PM_STOP => rp_shift~0.OUTPUTSELECT
PM_DONE => ~NO_FANOUT~
REF_ACK <= REF_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CM_ACK <= CM_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
OE <= OE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|sdr_data_path:data_path1
CLK => DQM[1]~reg0.CLK
CLK => DQM[0]~reg0.CLK
RESET_N => DQM[1]~reg0.ACLR
RESET_N => DQM[0]~reg0.PRESET
DATAIN[0] => DQOUT[0].DATAIN
DATAIN[1] => DQOUT[1].DATAIN
DATAIN[2] => DQOUT[2].DATAIN
DATAIN[3] => DQOUT[3].DATAIN
DATAIN[4] => DQOUT[4].DATAIN
DATAIN[5] => DQOUT[5].DATAIN
DATAIN[6] => DQOUT[6].DATAIN
DATAIN[7] => DQOUT[7].DATAIN
DATAIN[8] => DQOUT[8].DATAIN
DATAIN[9] => DQOUT[9].DATAIN
DATAIN[10] => DQOUT[10].DATAIN
DATAIN[11] => DQOUT[11].DATAIN
DATAIN[12] => DQOUT[12].DATAIN
DATAIN[13] => DQOUT[13].DATAIN
DATAIN[14] => DQOUT[14].DATAIN
DATAIN[15] => DQOUT[15].DATAIN
DM[0] => DQM[0]~reg0.DATAIN
DM[1] => DQM[1]~reg0.DATAIN
DQOUT[0] <= DATAIN[0].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[1] <= DATAIN[1].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[2] <= DATAIN[2].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[3] <= DATAIN[3].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[4] <= DATAIN[4].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[5] <= DATAIN[5].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[6] <= DATAIN[6].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[7] <= DATAIN[7].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[8] <= DATAIN[8].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[9] <= DATAIN[9].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[10] <= DATAIN[10].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[11] <= DATAIN[11].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[12] <= DATAIN[12].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[13] <= DATAIN[13].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[14] <= DATAIN[14].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[15] <= DATAIN[15].DB_MAX_OUTPUT_PORT_TYPE
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1
aclr => aclr~0.IN1
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
rdclk => rdclk~0.IN1
rdreq => rdreq~0.IN1
wrclk => wrclk~0.IN1
wrreq => wrreq~0.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
data[0] => dcfifo_hlk1:auto_generated.data[0]
data[1] => dcfifo_hlk1:auto_generated.data[1]
data[2] => dcfifo_hlk1:auto_generated.data[2]
data[3] => dcfifo_hlk1:auto_generated.data[3]
data[4] => dcfifo_hlk1:auto_generated.data[4]
data[5] => dcfifo_hlk1:auto_generated.data[5]
data[6] => dcfifo_hlk1:auto_generated.data[6]
data[7] => dcfifo_hlk1:auto_generated.data[7]
data[8] => dcfifo_hlk1:auto_generated.data[8]
data[9] => dcfifo_hlk1:auto_generated.data[9]
data[10] => dcfifo_hlk1:auto_generated.data[10]
data[11] => dcfifo_hlk1:auto_generated.data[11]
data[12] => dcfifo_hlk1:auto_generated.data[12]
data[13] => dcfifo_hlk1:auto_generated.data[13]
data[14] => dcfifo_hlk1:auto_generated.data[14]
data[15] => dcfifo_hlk1:auto_generated.data[15]
q[0] <= dcfifo_hlk1:auto_generated.q[0]
q[1] <= dcfifo_hlk1:auto_generated.q[1]
q[2] <= dcfifo_hlk1:auto_generated.q[2]
q[3] <= dcfifo_hlk1:auto_generated.q[3]
q[4] <= dcfifo_hlk1:auto_generated.q[4]
q[5] <= dcfifo_hlk1:auto_generated.q[5]
q[6] <= dcfifo_hlk1:auto_generated.q[6]
q[7] <= dcfifo_hlk1:auto_generated.q[7]
q[8] <= dcfifo_hlk1:auto_generated.q[8]
q[9] <= dcfifo_hlk1:auto_generated.q[9]
q[10] <= dcfifo_hlk1:auto_generated.q[10]
q[11] <= dcfifo_hlk1:auto_generated.q[11]
q[12] <= dcfifo_hlk1:auto_generated.q[12]
q[13] <= dcfifo_hlk1:auto_generated.q[13]
q[14] <= dcfifo_hlk1:auto_generated.q[14]
q[15] <= dcfifo_hlk1:auto_generated.q[15]
rdclk => dcfifo_hlk1:auto_generated.rdclk
rdreq => dcfifo_hlk1:auto_generated.rdreq
wrclk => dcfifo_hlk1:auto_generated.wrclk
wrreq => dcfifo_hlk1:auto_generated.wrreq
aclr => dcfifo_hlk1:auto_generated.aclr
rdempty <= dcfifo_hlk1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_hlk1:auto_generated.wrfull
rdusedw[0] <= dcfifo_hlk1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_hlk1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_hlk1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_hlk1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_hlk1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_hlk1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_hlk1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_hlk1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_hlk1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_hlk1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_hlk1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_hlk1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_hlk1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_hlk1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_hlk1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_hlk1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_hlk1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_hlk1:auto_generated.wrusedw[8]


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated
aclr => a_graycounter_fgc:wrptr_g1p.aclr
aclr => a_graycounter_egc:wrptr_gp.aclr
aclr => altsyncram_q631:fifo_ram.aclr1
data[0] => altsyncram_q631:fifo_ram.data_a[0]
data[1] => altsyncram_q631:fifo_ram.data_a[1]
data[2] => altsyncram_q631:fifo_ram.data_a[2]
data[3] => altsyncram_q631:fifo_ram.data_a[3]
data[4] => altsyncram_q631:fifo_ram.data_a[4]
data[5] => altsyncram_q631:fifo_ram.data_a[5]
data[6] => altsyncram_q631:fifo_ram.data_a[6]
data[7] => altsyncram_q631:fifo_ram.data_a[7]
data[8] => altsyncram_q631:fifo_ram.data_a[8]
data[9] => altsyncram_q631:fifo_ram.data_a[9]
data[10] => altsyncram_q631:fifo_ram.data_a[10]
data[11] => altsyncram_q631:fifo_ram.data_a[11]
data[12] => altsyncram_q631:fifo_ram.data_a[12]
data[13] => altsyncram_q631:fifo_ram.data_a[13]
data[14] => altsyncram_q631:fifo_ram.data_a[14]
data[15] => altsyncram_q631:fifo_ram.data_a[15]
q[0] <= altsyncram_q631:fifo_ram.q_b[0]
q[1] <= altsyncram_q631:fifo_ram.q_b[1]
q[2] <= altsyncram_q631:fifo_ram.q_b[2]
q[3] <= altsyncram_q631:fifo_ram.q_b[3]
q[4] <= altsyncram_q631:fifo_ram.q_b[4]
q[5] <= altsyncram_q631:fifo_ram.q_b[5]
q[6] <= altsyncram_q631:fifo_ram.q_b[6]
q[7] <= altsyncram_q631:fifo_ram.q_b[7]
q[8] <= altsyncram_q631:fifo_ram.q_b[8]
q[9] <= altsyncram_q631:fifo_ram.q_b[9]
q[10] <= altsyncram_q631:fifo_ram.q_b[10]
q[11] <= altsyncram_q631:fifo_ram.q_b[11]
q[12] <= altsyncram_q631:fifo_ram.q_b[12]
q[13] <= altsyncram_q631:fifo_ram.q_b[13]
q[14] <= altsyncram_q631:fifo_ram.q_b[14]
q[15] <= altsyncram_q631:fifo_ram.q_b[15]
rdclk => a_graycounter_o96:rdptr_g1p.clock
rdclk => altsyncram_q631:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_vd8:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= rdempty_eq_comp_aeb_int.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_fgc:wrptr_g1p.clock
wrclk => a_graycounter_egc:wrptr_gp.clock
wrclk => altsyncram_q631:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_0e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= wrfull_eq_comp_aeb_int.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_o96:rdptr_g1p
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p
clock => counter_ffa0.CLK
clock => counter_ffa1.CLK
clock => counter_ffa2.CLK
clock => counter_ffa3.CLK
clock => counter_ffa4.CLK
clock => counter_ffa5.CLK
clock => counter_ffa6.CLK
clock => counter_ffa7.CLK
clock => counter_ffa8.CLK
clock => counter_ffa9.CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa9.DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram
aclr1 => altsyncram_k1g1:altsyncram3.aclr1
address_a[0] => altsyncram_k1g1:altsyncram3.address_b[0]
address_a[1] => altsyncram_k1g1:altsyncram3.address_b[1]
address_a[2] => altsyncram_k1g1:altsyncram3.address_b[2]
address_a[3] => altsyncram_k1g1:altsyncram3.address_b[3]
address_a[4] => altsyncram_k1g1:altsyncram3.address_b[4]
address_a[5] => altsyncram_k1g1:altsyncram3.address_b[5]
address_a[6] => altsyncram_k1g1:altsyncram3.address_b[6]
address_a[7] => altsyncram_k1g1:altsyncram3.address_b[7]
address_a[8] => altsyncram_k1g1:altsyncram3.address_b[8]
address_b[0] => altsyncram_k1g1:altsyncram3.address_a[0]
address_b[1] => altsyncram_k1g1:altsyncram3.address_a[1]
address_b[2] => altsyncram_k1g1:altsyncram3.address_a[2]
address_b[3] => altsyncram_k1g1:altsyncram3.address_a[3]
address_b[4] => altsyncram_k1g1:altsyncram3.address_a[4]
address_b[5] => altsyncram_k1g1:altsyncram3.address_a[5]
address_b[6] => altsyncram_k1g1:altsyncram3.address_a[6]
address_b[7] => altsyncram_k1g1:altsyncram3.address_a[7]
address_b[8] => altsyncram_k1g1:altsyncram3.address_a[8]
addressstall_b => altsyncram_k1g1:altsyncram3.addressstall_a
clock0 => altsyncram_k1g1:altsyncram3.clock1
clock1 => altsyncram_k1g1:altsyncram3.clock0
clocken1 => altsyncram_k1g1:altsyncram3.clocken0
data_a[0] => altsyncram_k1g1:altsyncram3.data_b[0]
data_a[1] => altsyncram_k1g1:altsyncram3.data_b[1]
data_a[2] => altsyncram_k1g1:altsyncram3.data_b[2]
data_a[3] => altsyncram_k1g1:altsyncram3.data_b[3]
data_a[4] => altsyncram_k1g1:altsyncram3.data_b[4]
data_a[5] => altsyncram_k1g1:altsyncram3.data_b[5]
data_a[6] => altsyncram_k1g1:altsyncram3.data_b[6]
data_a[7] => altsyncram_k1g1:altsyncram3.data_b[7]
data_a[8] => altsyncram_k1g1:altsyncram3.data_b[8]
data_a[9] => altsyncram_k1g1:altsyncram3.data_b[9]
data_a[10] => altsyncram_k1g1:altsyncram3.data_b[10]
data_a[11] => altsyncram_k1g1:altsyncram3.data_b[11]
data_a[12] => altsyncram_k1g1:altsyncram3.data_b[12]
data_a[13] => altsyncram_k1g1:altsyncram3.data_b[13]
data_a[14] => altsyncram_k1g1:altsyncram3.data_b[14]
data_a[15] => altsyncram_k1g1:altsyncram3.data_b[15]
q_b[0] <= altsyncram_k1g1:altsyncram3.q_a[0]
q_b[1] <= altsyncram_k1g1:altsyncram3.q_a[1]
q_b[2] <= altsyncram_k1g1:altsyncram3.q_a[2]
q_b[3] <= altsyncram_k1g1:altsyncram3.q_a[3]
q_b[4] <= altsyncram_k1g1:altsyncram3.q_a[4]
q_b[5] <= altsyncram_k1g1:altsyncram3.q_a[5]
q_b[6] <= altsyncram_k1g1:altsyncram3.q_a[6]
q_b[7] <= altsyncram_k1g1:altsyncram3.q_a[7]
q_b[8] <= altsyncram_k1g1:altsyncram3.q_a[8]
q_b[9] <= altsyncram_k1g1:altsyncram3.q_a[9]
q_b[10] <= altsyncram_k1g1:altsyncram3.q_a[10]
q_b[11] <= altsyncram_k1g1:altsyncram3.q_a[11]
q_b[12] <= altsyncram_k1g1:altsyncram3.q_a[12]
q_b[13] <= altsyncram_k1g1:altsyncram3.q_a[13]
q_b[14] <= altsyncram_k1g1:altsyncram3.q_a[14]
q_b[15] <= altsyncram_k1g1:altsyncram3.q_a[15]
wren_a => altsyncram_k1g1:altsyncram3.wren_b


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram|altsyncram_k1g1:altsyncram3
aclr1 => ram_block4a0.CLR1
aclr1 => ram_block4a1.CLR1
aclr1 => ram_block4a2.CLR1
aclr1 => ram_block4a3.CLR1
aclr1 => ram_block4a4.CLR1
aclr1 => ram_block4a5.CLR1
aclr1 => ram_block4a6.CLR1
aclr1 => ram_block4a7.CLR1
aclr1 => ram_block4a8.CLR1
aclr1 => ram_block4a9.CLR1
aclr1 => ram_block4a10.CLR1
aclr1 => ram_block4a11.CLR1
aclr1 => ram_block4a12.CLR1
aclr1 => ram_block4a13.CLR1
aclr1 => ram_block4a14.CLR1
aclr1 => ram_block4a15.CLR1
address_a[0] => ram_block4a0.PORTAADDR
address_a[0] => ram_block4a1.PORTAADDR
address_a[0] => ram_block4a2.PORTAADDR
address_a[0] => ram_block4a3.PORTAADDR
address_a[0] => ram_block4a4.PORTAADDR
address_a[0] => ram_block4a5.PORTAADDR
address_a[0] => ram_block4a6.PORTAADDR
address_a[0] => ram_block4a7.PORTAADDR
address_a[0] => ram_block4a8.PORTAADDR
address_a[0] => ram_block4a9.PORTAADDR
address_a[0] => ram_block4a10.PORTAADDR
address_a[0] => ram_block4a11.PORTAADDR
address_a[0] => ram_block4a12.PORTAADDR
address_a[0] => ram_block4a13.PORTAADDR
address_a[0] => ram_block4a14.PORTAADDR
address_a[0] => ram_block4a15.PORTAADDR
address_a[1] => ram_block4a0.PORTAADDR1
address_a[1] => ram_block4a1.PORTAADDR1
address_a[1] => ram_block4a2.PORTAADDR1
address_a[1] => ram_block4a3.PORTAADDR1
address_a[1] => ram_block4a4.PORTAADDR1
address_a[1] => ram_block4a5.PORTAADDR1
address_a[1] => ram_block4a6.PORTAADDR1
address_a[1] => ram_block4a7.PORTAADDR1
address_a[1] => ram_block4a8.PORTAADDR1
address_a[1] => ram_block4a9.PORTAADDR1
address_a[1] => ram_block4a10.PORTAADDR1
address_a[1] => ram_block4a11.PORTAADDR1
address_a[1] => ram_block4a12.PORTAADDR1
address_a[1] => ram_block4a13.PORTAADDR1
address_a[1] => ram_block4a14.PORTAADDR1
address_a[1] => ram_block4a15.PORTAADDR1
address_a[2] => ram_block4a0.PORTAADDR2
address_a[2] => ram_block4a1.PORTAADDR2
address_a[2] => ram_block4a2.PORTAADDR2
address_a[2] => ram_block4a3.PORTAADDR2
address_a[2] => ram_block4a4.PORTAADDR2
address_a[2] => ram_block4a5.PORTAADDR2
address_a[2] => ram_block4a6.PORTAADDR2
address_a[2] => ram_block4a7.PORTAADDR2
address_a[2] => ram_block4a8.PORTAADDR2
address_a[2] => ram_block4a9.PORTAADDR2
address_a[2] => ram_block4a10.PORTAADDR2
address_a[2] => ram_block4a11.PORTAADDR2
address_a[2] => ram_block4a12.PORTAADDR2
address_a[2] => ram_block4a13.PORTAADDR2
address_a[2] => ram_block4a14.PORTAADDR2
address_a[2] => ram_block4a15.PORTAADDR2
address_a[3] => ram_block4a0.PORTAADDR3
address_a[3] => ram_block4a1.PORTAADDR3
address_a[3] => ram_block4a2.PORTAADDR3
address_a[3] => ram_block4a3.PORTAADDR3
address_a[3] => ram_block4a4.PORTAADDR3
address_a[3] => ram_block4a5.PORTAADDR3
address_a[3] => ram_block4a6.PORTAADDR3
address_a[3] => ram_block4a7.PORTAADDR3
address_a[3] => ram_block4a8.PORTAADDR3
address_a[3] => ram_block4a9.PORTAADDR3
address_a[3] => ram_block4a10.PORTAADDR3
address_a[3] => ram_block4a11.PORTAADDR3
address_a[3] => ram_block4a12.PORTAADDR3
address_a[3] => ram_block4a13.PORTAADDR3
address_a[3] => ram_block4a14.PORTAADDR3
address_a[3] => ram_block4a15.PORTAADDR3
address_a[4] => ram_block4a0.PORTAADDR4
address_a[4] => ram_block4a1.PORTAADDR4
address_a[4] => ram_block4a2.PORTAADDR4
address_a[4] => ram_block4a3.PORTAADDR4
address_a[4] => ram_block4a4.PORTAADDR4
address_a[4] => ram_block4a5.PORTAADDR4
address_a[4] => ram_block4a6.PORTAADDR4
address_a[4] => ram_block4a7.PORTAADDR4
address_a[4] => ram_block4a8.PORTAADDR4
address_a[4] => ram_block4a9.PORTAADDR4
address_a[4] => ram_block4a10.PORTAADDR4
address_a[4] => ram_block4a11.PORTAADDR4
address_a[4] => ram_block4a12.PORTAADDR4
address_a[4] => ram_block4a13.PORTAADDR4
address_a[4] => ram_block4a14.PORTAADDR4
address_a[4] => ram_block4a15.PORTAADDR4
address_a[5] => ram_block4a0.PORTAADDR5
address_a[5] => ram_block4a1.PORTAADDR5
address_a[5] => ram_block4a2.PORTAADDR5
address_a[5] => ram_block4a3.PORTAADDR5
address_a[5] => ram_block4a4.PORTAADDR5
address_a[5] => ram_block4a5.PORTAADDR5
address_a[5] => ram_block4a6.PORTAADDR5
address_a[5] => ram_block4a7.PORTAADDR5
address_a[5] => ram_block4a8.PORTAADDR5
address_a[5] => ram_block4a9.PORTAADDR5
address_a[5] => ram_block4a10.PORTAADDR5
address_a[5] => ram_block4a11.PORTAADDR5
address_a[5] => ram_block4a12.PORTAADDR5
address_a[5] => ram_block4a13.PORTAADDR5
address_a[5] => ram_block4a14.PORTAADDR5
address_a[5] => ram_block4a15.PORTAADDR5
address_a[6] => ram_block4a0.PORTAADDR6
address_a[6] => ram_block4a1.PORTAADDR6
address_a[6] => ram_block4a2.PORTAADDR6
address_a[6] => ram_block4a3.PORTAADDR6
address_a[6] => ram_block4a4.PORTAADDR6
address_a[6] => ram_block4a5.PORTAADDR6
address_a[6] => ram_block4a6.PORTAADDR6
address_a[6] => ram_block4a7.PORTAADDR6
address_a[6] => ram_block4a8.PORTAADDR6
address_a[6] => ram_block4a9.PORTAADDR6
address_a[6] => ram_block4a10.PORTAADDR6
address_a[6] => ram_block4a11.PORTAADDR6
address_a[6] => ram_block4a12.PORTAADDR6
address_a[6] => ram_block4a13.PORTAADDR6
address_a[6] => ram_block4a14.PORTAADDR6
address_a[6] => ram_block4a15.PORTAADDR6
address_a[7] => ram_block4a0.PORTAADDR7
address_a[7] => ram_block4a1.PORTAADDR7
address_a[7] => ram_block4a2.PORTAADDR7
address_a[7] => ram_block4a3.PORTAADDR7
address_a[7] => ram_block4a4.PORTAADDR7
address_a[7] => ram_block4a5.PORTAADDR7
address_a[7] => ram_block4a6.PORTAADDR7
address_a[7] => ram_block4a7.PORTAADDR7
address_a[7] => ram_block4a8.PORTAADDR7
address_a[7] => ram_block4a9.PORTAADDR7
address_a[7] => ram_block4a10.PORTAADDR7
address_a[7] => ram_block4a11.PORTAADDR7
address_a[7] => ram_block4a12.PORTAADDR7
address_a[7] => ram_block4a13.PORTAADDR7
address_a[7] => ram_block4a14.PORTAADDR7
address_a[7] => ram_block4a15.PORTAADDR7
address_a[8] => ram_block4a0.PORTAADDR8
address_a[8] => ram_block4a1.PORTAADDR8
address_a[8] => ram_block4a2.PORTAADDR8
address_a[8] => ram_block4a3.PORTAADDR8
address_a[8] => ram_block4a4.PORTAADDR8
address_a[8] => ram_block4a5.PORTAADDR8
address_a[8] => ram_block4a6.PORTAADDR8
address_a[8] => ram_block4a7.PORTAADDR8
address_a[8] => ram_block4a8.PORTAADDR8
address_a[8] => ram_block4a9.PORTAADDR8
address_a[8] => ram_block4a10.PORTAADDR8
address_a[8] => ram_block4a11.PORTAADDR8
address_a[8] => ram_block4a12.PORTAADDR8
address_a[8] => ram_block4a13.PORTAADDR8
address_a[8] => ram_block4a14.PORTAADDR8
address_a[8] => ram_block4a15.PORTAADDR8
address_b[0] => ram_block4a0.PORTBADDR
address_b[0] => ram_block4a1.PORTBADDR
address_b[0] => ram_block4a2.PORTBADDR
address_b[0] => ram_block4a3.PORTBADDR
address_b[0] => ram_block4a4.PORTBADDR
address_b[0] => ram_block4a5.PORTBADDR
address_b[0] => ram_block4a6.PORTBADDR
address_b[0] => ram_block4a7.PORTBADDR
address_b[0] => ram_block4a8.PORTBADDR
address_b[0] => ram_block4a9.PORTBADDR
address_b[0] => ram_block4a10.PORTBADDR
address_b[0] => ram_block4a11.PORTBADDR
address_b[0] => ram_block4a12.PORTBADDR
address_b[0] => ram_block4a13.PORTBADDR
address_b[0] => ram_block4a14.PORTBADDR
address_b[0] => ram_block4a15.PORTBADDR
address_b[1] => ram_block4a0.PORTBADDR1
address_b[1] => ram_block4a1.PORTBADDR1
address_b[1] => ram_block4a2.PORTBADDR1
address_b[1] => ram_block4a3.PORTBADDR1
address_b[1] => ram_block4a4.PORTBADDR1
address_b[1] => ram_block4a5.PORTBADDR1
address_b[1] => ram_block4a6.PORTBADDR1
address_b[1] => ram_block4a7.PORTBADDR1
address_b[1] => ram_block4a8.PORTBADDR1
address_b[1] => ram_block4a9.PORTBADDR1
address_b[1] => ram_block4a10.PORTBADDR1
address_b[1] => ram_block4a11.PORTBADDR1
address_b[1] => ram_block4a12.PORTBADDR1
address_b[1] => ram_block4a13.PORTBADDR1
address_b[1] => ram_block4a14.PORTBADDR1
address_b[1] => ram_block4a15.PORTBADDR1
address_b[2] => ram_block4a0.PORTBADDR2
address_b[2] => ram_block4a1.PORTBADDR2
address_b[2] => ram_block4a2.PORTBADDR2
address_b[2] => ram_block4a3.PORTBADDR2
address_b[2] => ram_block4a4.PORTBADDR2
address_b[2] => ram_block4a5.PORTBADDR2
address_b[2] => ram_block4a6.PORTBADDR2
address_b[2] => ram_block4a7.PORTBADDR2
address_b[2] => ram_block4a8.PORTBADDR2
address_b[2] => ram_block4a9.PORTBADDR2
address_b[2] => ram_block4a10.PORTBADDR2
address_b[2] => ram_block4a11.PORTBADDR2
address_b[2] => ram_block4a12.PORTBADDR2
address_b[2] => ram_block4a13.PORTBADDR2
address_b[2] => ram_block4a14.PORTBADDR2
address_b[2] => ram_block4a15.PORTBADDR2
address_b[3] => ram_block4a0.PORTBADDR3
address_b[3] => ram_block4a1.PORTBADDR3
address_b[3] => ram_block4a2.PORTBADDR3
address_b[3] => ram_block4a3.PORTBADDR3
address_b[3] => ram_block4a4.PORTBADDR3
address_b[3] => ram_block4a5.PORTBADDR3
address_b[3] => ram_block4a6.PORTBADDR3
address_b[3] => ram_block4a7.PORTBADDR3
address_b[3] => ram_block4a8.PORTBADDR3
address_b[3] => ram_block4a9.PORTBADDR3
address_b[3] => ram_block4a10.PORTBADDR3
address_b[3] => ram_block4a11.PORTBADDR3
address_b[3] => ram_block4a12.PORTBADDR3
address_b[3] => ram_block4a13.PORTBADDR3
address_b[3] => ram_block4a14.PORTBADDR3
address_b[3] => ram_block4a15.PORTBADDR3
address_b[4] => ram_block4a0.PORTBADDR4
address_b[4] => ram_block4a1.PORTBADDR4
address_b[4] => ram_block4a2.PORTBADDR4
address_b[4] => ram_block4a3.PORTBADDR4
address_b[4] => ram_block4a4.PORTBADDR4
address_b[4] => ram_block4a5.PORTBADDR4
address_b[4] => ram_block4a6.PORTBADDR4
address_b[4] => ram_block4a7.PORTBADDR4
address_b[4] => ram_block4a8.PORTBADDR4
address_b[4] => ram_block4a9.PORTBADDR4
address_b[4] => ram_block4a10.PORTBADDR4
address_b[4] => ram_block4a11.PORTBADDR4
address_b[4] => ram_block4a12.PORTBADDR4
address_b[4] => ram_block4a13.PORTBADDR4
address_b[4] => ram_block4a14.PORTBADDR4
address_b[4] => ram_block4a15.PORTBADDR4
address_b[5] => ram_block4a0.PORTBADDR5
address_b[5] => ram_block4a1.PORTBADDR5
address_b[5] => ram_block4a2.PORTBADDR5
address_b[5] => ram_block4a3.PORTBADDR5
address_b[5] => ram_block4a4.PORTBADDR5
address_b[5] => ram_block4a5.PORTBADDR5
address_b[5] => ram_block4a6.PORTBADDR5
address_b[5] => ram_block4a7.PORTBADDR5
address_b[5] => ram_block4a8.PORTBADDR5
address_b[5] => ram_block4a9.PORTBADDR5
address_b[5] => ram_block4a10.PORTBADDR5
address_b[5] => ram_block4a11.PORTBADDR5
address_b[5] => ram_block4a12.PORTBADDR5
address_b[5] => ram_block4a13.PORTBADDR5
address_b[5] => ram_block4a14.PORTBADDR5
address_b[5] => ram_block4a15.PORTBADDR5
address_b[6] => ram_block4a0.PORTBADDR6
address_b[6] => ram_block4a1.PORTBADDR6
address_b[6] => ram_block4a2.PORTBADDR6
address_b[6] => ram_block4a3.PORTBADDR6
address_b[6] => ram_block4a4.PORTBADDR6
address_b[6] => ram_block4a5.PORTBADDR6
address_b[6] => ram_block4a6.PORTBADDR6
address_b[6] => ram_block4a7.PORTBADDR6
address_b[6] => ram_block4a8.PORTBADDR6
address_b[6] => ram_block4a9.PORTBADDR6
address_b[6] => ram_block4a10.PORTBADDR6
address_b[6] => ram_block4a11.PORTBADDR6
address_b[6] => ram_block4a12.PORTBADDR6
address_b[6] => ram_block4a13.PORTBADDR6
address_b[6] => ram_block4a14.PORTBADDR6
address_b[6] => ram_block4a15.PORTBADDR6
address_b[7] => ram_block4a0.PORTBADDR7
address_b[7] => ram_block4a1.PORTBADDR7
address_b[7] => ram_block4a2.PORTBADDR7
address_b[7] => ram_block4a3.PORTBADDR7
address_b[7] => ram_block4a4.PORTBADDR7
address_b[7] => ram_block4a5.PORTBADDR7
address_b[7] => ram_block4a6.PORTBADDR7
address_b[7] => ram_block4a7.PORTBADDR7
address_b[7] => ram_block4a8.PORTBADDR7
address_b[7] => ram_block4a9.PORTBADDR7
address_b[7] => ram_block4a10.PORTBADDR7
address_b[7] => ram_block4a11.PORTBADDR7
address_b[7] => ram_block4a12.PORTBADDR7
address_b[7] => ram_block4a13.PORTBADDR7
address_b[7] => ram_block4a14.PORTBADDR7
address_b[7] => ram_block4a15.PORTBADDR7
address_b[8] => ram_block4a0.PORTBADDR8
address_b[8] => ram_block4a1.PORTBADDR8
address_b[8] => ram_block4a2.PORTBADDR8
address_b[8] => ram_block4a3.PORTBADDR8
address_b[8] => ram_block4a4.PORTBADDR8
address_b[8] => ram_block4a5.PORTBADDR8
address_b[8] => ram_block4a6.PORTBADDR8
address_b[8] => ram_block4a7.PORTBADDR8
address_b[8] => ram_block4a8.PORTBADDR8
address_b[8] => ram_block4a9.PORTBADDR8
address_b[8] => ram_block4a10.PORTBADDR8
address_b[8] => ram_block4a11.PORTBADDR8
address_b[8] => ram_block4a12.PORTBADDR8
address_b[8] => ram_block4a13.PORTBADDR8
address_b[8] => ram_block4a14.PORTBADDR8
address_b[8] => ram_block4a15.PORTBADDR8
addressstall_a => ram_block4a0.PORTAADDRSTALL
addressstall_a => ram_block4a1.PORTAADDRSTALL
addressstall_a => ram_block4a2.PORTAADDRSTALL
addressstall_a => ram_block4a3.PORTAADDRSTALL
addressstall_a => ram_block4a4.PORTAADDRSTALL
addressstall_a => ram_block4a5.PORTAADDRSTALL
addressstall_a => ram_block4a6.PORTAADDRSTALL
addressstall_a => ram_block4a7.PORTAADDRSTALL
addressstall_a => ram_block4a8.PORTAADDRSTALL
addressstall_a => ram_block4a9.PORTAADDRSTALL
addressstall_a => ram_block4a10.PORTAADDRSTALL
addressstall_a => ram_block4a11.PORTAADDRSTALL
addressstall_a => ram_block4a12.PORTAADDRSTALL
addressstall_a => ram_block4a13.PORTAADDRSTALL
addressstall_a => ram_block4a14.PORTAADDRSTALL
addressstall_a => ram_block4a15.PORTAADDRSTALL
clock0 => ram_block4a0.CLK0
clock0 => ram_block4a1.CLK0
clock0 => ram_block4a2.CLK0
clock0 => ram_block4a3.CLK0
clock0 => ram_block4a4.CLK0
clock0 => ram_block4a5.CLK0
clock0 => ram_block4a6.CLK0
clock0 => ram_block4a7.CLK0
clock0 => ram_block4a8.CLK0
clock0 => ram_block4a9.CLK0
clock0 => ram_block4a10.CLK0
clock0 => ram_block4a11.CLK0
clock0 => ram_block4a12.CLK0
clock0 => ram_block4a13.CLK0
clock0 => ram_block4a14.CLK0
clock0 => ram_block4a15.CLK0
clock1 => ram_block4a0.CLK1
clock1 => ram_block4a1.CLK1
clock1 => ram_block4a2.CLK1
clock1 => ram_block4a3.CLK1
clock1 => ram_block4a4.CLK1
clock1 => ram_block4a5.CLK1
clock1 => ram_block4a6.CLK1
clock1 => ram_block4a7.CLK1
clock1 => ram_block4a8.CLK1
clock1 => ram_block4a9.CLK1
clock1 => ram_block4a10.CLK1
clock1 => ram_block4a11.CLK1
clock1 => ram_block4a12.CLK1
clock1 => ram_block4a13.CLK1
clock1 => ram_block4a14.CLK1
clock1 => ram_block4a15.CLK1
clocken0 => ram_block4a0.ENA0
clocken0 => ram_block4a1.ENA0
clocken0 => ram_block4a2.ENA0
clocken0 => ram_block4a3.ENA0
clocken0 => ram_block4a4.ENA0
clocken0 => ram_block4a5.ENA0
clocken0 => ram_block4a6.ENA0
clocken0 => ram_block4a7.ENA0
clocken0 => ram_block4a8.ENA0
clocken0 => ram_block4a9.ENA0
clocken0 => ram_block4a10.ENA0
clocken0 => ram_block4a11.ENA0
clocken0 => ram_block4a12.ENA0
clocken0 => ram_block4a13.ENA0
clocken0 => ram_block4a14.ENA0
clocken0 => ram_block4a15.ENA0
data_a[0] => ram_block4a0.PORTADATAIN
data_a[1] => ram_block4a1.PORTADATAIN
data_a[2] => ram_block4a2.PORTADATAIN
data_a[3] => ram_block4a3.PORTADATAIN
data_a[4] => ram_block4a4.PORTADATAIN
data_a[5] => ram_block4a5.PORTADATAIN
data_a[6] => ram_block4a6.PORTADATAIN
data_a[7] => ram_block4a7.PORTADATAIN
data_a[8] => ram_block4a8.PORTADATAIN
data_a[9] => ram_block4a9.PORTADATAIN
data_a[10] => ram_block4a10.PORTADATAIN
data_a[11] => ram_block4a11.PORTADATAIN
data_a[12] => ram_block4a12.PORTADATAIN
data_a[13] => ram_block4a13.PORTADATAIN
data_a[14] => ram_block4a14.PORTADATAIN
data_a[15] => ram_block4a15.PORTADATAIN
data_b[0] => ram_block4a0.PORTBDATAIN
data_b[1] => ram_block4a1.PORTBDATAIN
data_b[2] => ram_block4a2.PORTBDATAIN
data_b[3] => ram_block4a3.PORTBDATAIN
data_b[4] => ram_block4a4.PORTBDATAIN
data_b[5] => ram_block4a5.PORTBDATAIN
data_b[6] => ram_block4a6.PORTBDATAIN
data_b[7] => ram_block4a7.PORTBDATAIN
data_b[8] => ram_block4a8.PORTBDATAIN
data_b[9] => ram_block4a9.PORTBDATAIN
data_b[10] => ram_block4a10.PORTBDATAIN
data_b[11] => ram_block4a11.PORTBDATAIN
data_b[12] => ram_block4a12.PORTBDATAIN
data_b[13] => ram_block4a13.PORTBDATAIN
data_b[14] => ram_block4a14.PORTBDATAIN
data_b[15] => ram_block4a15.PORTBDATAIN
q_a[0] <= ram_block4a0.PORTADATAOUT
q_a[1] <= ram_block4a1.PORTADATAOUT
q_a[2] <= ram_block4a2.PORTADATAOUT
q_a[3] <= ram_block4a3.PORTADATAOUT
q_a[4] <= ram_block4a4.PORTADATAOUT
q_a[5] <= ram_block4a5.PORTADATAOUT
q_a[6] <= ram_block4a6.PORTADATAOUT
q_a[7] <= ram_block4a7.PORTADATAOUT
q_a[8] <= ram_block4a8.PORTADATAOUT
q_a[9] <= ram_block4a9.PORTADATAOUT
q_a[10] <= ram_block4a10.PORTADATAOUT
q_a[11] <= ram_block4a11.PORTADATAOUT
q_a[12] <= ram_block4a12.PORTADATAOUT
q_a[13] <= ram_block4a13.PORTADATAOUT
q_a[14] <= ram_block4a14.PORTADATAOUT
q_a[15] <= ram_block4a15.PORTADATAOUT
q_b[0] <= ram_block4a0.PORTBDATAOUT
q_b[1] <= ram_block4a1.PORTBDATAOUT
q_b[2] <= ram_block4a2.PORTBDATAOUT
q_b[3] <= ram_block4a3.PORTBDATAOUT
q_b[4] <= ram_block4a4.PORTBDATAOUT
q_b[5] <= ram_block4a5.PORTBDATAOUT
q_b[6] <= ram_block4a6.PORTBDATAOUT
q_b[7] <= ram_block4a7.PORTBDATAOUT
q_b[8] <= ram_block4a8.PORTBDATAOUT
q_b[9] <= ram_block4a9.PORTBDATAOUT
q_b[10] <= ram_block4a10.PORTBDATAOUT
q_b[11] <= ram_block4a11.PORTBDATAOUT
q_b[12] <= ram_block4a12.PORTBDATAOUT
q_b[13] <= ram_block4a13.PORTBDATAOUT
q_b[14] <= ram_block4a14.PORTBDATAOUT
q_b[15] <= ram_block4a15.PORTBDATAOUT
wren_a => ram_block4a0.PORTAWE
wren_a => ram_block4a1.PORTAWE
wren_a => ram_block4a2.PORTAWE
wren_a => ram_block4a3.PORTAWE
wren_a => ram_block4a4.PORTAWE
wren_a => ram_block4a5.PORTAWE
wren_a => ram_block4a6.PORTAWE
wren_a => ram_block4a7.PORTAWE
wren_a => ram_block4a8.PORTAWE
wren_a => ram_block4a9.PORTAWE
wren_a => ram_block4a10.PORTAWE
wren_a => ram_block4a11.PORTAWE
wren_a => ram_block4a12.PORTAWE
wren_a => ram_block4a13.PORTAWE
wren_a => ram_block4a14.PORTAWE
wren_a => ram_block4a15.PORTAWE
wren_b => ram_block4a0.PORTBRE
wren_b => ram_block4a1.PORTBRE
wren_b => ram_block4a2.PORTBRE
wren_b => ram_block4a3.PORTBRE
wren_b => ram_block4a4.PORTBRE
wren_b => ram_block4a5.PORTBRE
wren_b => ram_block4a6.PORTBRE
wren_b => ram_block4a7.PORTBRE
wren_b => ram_block4a8.PORTBRE
wren_b => ram_block4a9.PORTBRE
wren_b => ram_block4a10.PORTBRE
wren_b => ram_block4a11.PORTBRE
wren_b => ram_block4a12.PORTBRE
wren_b => ram_block4a13.PORTBRE
wren_b => ram_block4a14.PORTBRE
wren_b => ram_block4a15.PORTBRE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_mcc:rdaclr
clock => dffe5a[0].CLK
clrn => dffe5a[0].ACLR
q[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe6a[9].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe6a[9].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
clock => dffpipe_pe9:dffpipe7.clock
clrn => dffpipe_pe9:dffpipe7.clrn
d[0] => dffpipe_pe9:dffpipe7.d[0]
d[1] => dffpipe_pe9:dffpipe7.d[1]
d[2] => dffpipe_pe9:dffpipe7.d[2]
d[3] => dffpipe_pe9:dffpipe7.d[3]
d[4] => dffpipe_pe9:dffpipe7.d[4]
d[5] => dffpipe_pe9:dffpipe7.d[5]
d[6] => dffpipe_pe9:dffpipe7.d[6]
d[7] => dffpipe_pe9:dffpipe7.d[7]
d[8] => dffpipe_pe9:dffpipe7.d[8]
d[9] => dffpipe_pe9:dffpipe7.d[9]
q[0] <= dffpipe_pe9:dffpipe7.q[0]
q[1] <= dffpipe_pe9:dffpipe7.q[1]
q[2] <= dffpipe_pe9:dffpipe7.q[2]
q[3] <= dffpipe_pe9:dffpipe7.q[3]
q[4] <= dffpipe_pe9:dffpipe7.q[4]
q[5] <= dffpipe_pe9:dffpipe7.q[5]
q[6] <= dffpipe_pe9:dffpipe7.q[6]
q[7] <= dffpipe_pe9:dffpipe7.q[7]
q[8] <= dffpipe_pe9:dffpipe7.q[8]
q[9] <= dffpipe_pe9:dffpipe7.q[9]


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
clrn => dffe9a[9].ACLR
clrn => dffe9a[8].ACLR
clrn => dffe9a[7].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
q[0] <= dffe9a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe9a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe9a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe9a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe9a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe9a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe9a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe9a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe9a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe9a[9].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe6a[9].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe6a[9].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
clock => dffpipe_qe9:dffpipe10.clock
clrn => dffpipe_qe9:dffpipe10.clrn
d[0] => dffpipe_qe9:dffpipe10.d[0]
d[1] => dffpipe_qe9:dffpipe10.d[1]
d[2] => dffpipe_qe9:dffpipe10.d[2]
d[3] => dffpipe_qe9:dffpipe10.d[3]
d[4] => dffpipe_qe9:dffpipe10.d[4]
d[5] => dffpipe_qe9:dffpipe10.d[5]
d[6] => dffpipe_qe9:dffpipe10.d[6]
d[7] => dffpipe_qe9:dffpipe10.d[7]
d[8] => dffpipe_qe9:dffpipe10.d[8]
d[9] => dffpipe_qe9:dffpipe10.d[9]
q[0] <= dffpipe_qe9:dffpipe10.q[0]
q[1] <= dffpipe_qe9:dffpipe10.q[1]
q[2] <= dffpipe_qe9:dffpipe10.q[2]
q[3] <= dffpipe_qe9:dffpipe10.q[3]
q[4] <= dffpipe_qe9:dffpipe10.q[4]
q[5] <= dffpipe_qe9:dffpipe10.q[5]
q[6] <= dffpipe_qe9:dffpipe10.q[6]
q[7] <= dffpipe_qe9:dffpipe10.q[7]
q[8] <= dffpipe_qe9:dffpipe10.q[8]
q[9] <= dffpipe_qe9:dffpipe10.q[9]


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2
aclr => aclr~0.IN1
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
rdclk => rdclk~0.IN1
rdreq => rdreq~0.IN1
wrclk => wrclk~0.IN1
wrreq => wrreq~0.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
data[0] => dcfifo_hlk1:auto_generated.data[0]
data[1] => dcfifo_hlk1:auto_generated.data[1]
data[2] => dcfifo_hlk1:auto_generated.data[2]
data[3] => dcfifo_hlk1:auto_generated.data[3]
data[4] => dcfifo_hlk1:auto_generated.data[4]
data[5] => dcfifo_hlk1:auto_generated.data[5]
data[6] => dcfifo_hlk1:auto_generated.data[6]
data[7] => dcfifo_hlk1:auto_generated.data[7]
data[8] => dcfifo_hlk1:auto_generated.data[8]
data[9] => dcfifo_hlk1:auto_generated.data[9]
data[10] => dcfifo_hlk1:auto_generated.data[10]
data[11] => dcfifo_hlk1:auto_generated.data[11]
data[12] => dcfifo_hlk1:auto_generated.data[12]
data[13] => dcfifo_hlk1:auto_generated.data[13]
data[14] => dcfifo_hlk1:auto_generated.data[14]
data[15] => dcfifo_hlk1:auto_generated.data[15]
q[0] <= dcfifo_hlk1:auto_generated.q[0]
q[1] <= dcfifo_hlk1:auto_generated.q[1]
q[2] <= dcfifo_hlk1:auto_generated.q[2]
q[3] <= dcfifo_hlk1:auto_generated.q[3]
q[4] <= dcfifo_hlk1:auto_generated.q[4]
q[5] <= dcfifo_hlk1:auto_generated.q[5]
q[6] <= dcfifo_hlk1:auto_generated.q[6]
q[7] <= dcfifo_hlk1:auto_generated.q[7]
q[8] <= dcfifo_hlk1:auto_generated.q[8]
q[9] <= dcfifo_hlk1:auto_generated.q[9]
q[10] <= dcfifo_hlk1:auto_generated.q[10]
q[11] <= dcfifo_hlk1:auto_generated.q[11]
q[12] <= dcfifo_hlk1:auto_generated.q[12]
q[13] <= dcfifo_hlk1:auto_generated.q[13]
q[14] <= dcfifo_hlk1:auto_generated.q[14]
q[15] <= dcfifo_hlk1:auto_generated.q[15]
rdclk => dcfifo_hlk1:auto_generated.rdclk
rdreq => dcfifo_hlk1:auto_generated.rdreq
wrclk => dcfifo_hlk1:auto_generated.wrclk
wrreq => dcfifo_hlk1:auto_generated.wrreq
aclr => dcfifo_hlk1:auto_generated.aclr
rdempty <= dcfifo_hlk1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_hlk1:auto_generated.wrfull
rdusedw[0] <= dcfifo_hlk1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_hlk1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_hlk1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_hlk1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_hlk1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_hlk1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_hlk1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_hlk1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_hlk1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_hlk1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_hlk1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_hlk1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_hlk1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_hlk1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_hlk1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_hlk1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_hlk1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_hlk1:auto_generated.wrusedw[8]


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated
aclr => a_graycounter_fgc:wrptr_g1p.aclr
aclr => a_graycounter_egc:wrptr_gp.aclr
aclr => altsyncram_q631:fifo_ram.aclr1
data[0] => altsyncram_q631:fifo_ram.data_a[0]
data[1] => altsyncram_q631:fifo_ram.data_a[1]
data[2] => altsyncram_q631:fifo_ram.data_a[2]
data[3] => altsyncram_q631:fifo_ram.data_a[3]
data[4] => altsyncram_q631:fifo_ram.data_a[4]
data[5] => altsyncram_q631:fifo_ram.data_a[5]
data[6] => altsyncram_q631:fifo_ram.data_a[6]
data[7] => altsyncram_q631:fifo_ram.data_a[7]
data[8] => altsyncram_q631:fifo_ram.data_a[8]
data[9] => altsyncram_q631:fifo_ram.data_a[9]
data[10] => altsyncram_q631:fifo_ram.data_a[10]
data[11] => altsyncram_q631:fifo_ram.data_a[11]
data[12] => altsyncram_q631:fifo_ram.data_a[12]
data[13] => altsyncram_q631:fifo_ram.data_a[13]
data[14] => altsyncram_q631:fifo_ram.data_a[14]
data[15] => altsyncram_q631:fifo_ram.data_a[15]
q[0] <= altsyncram_q631:fifo_ram.q_b[0]
q[1] <= altsyncram_q631:fifo_ram.q_b[1]
q[2] <= altsyncram_q631:fifo_ram.q_b[2]
q[3] <= altsyncram_q631:fifo_ram.q_b[3]
q[4] <= altsyncram_q631:fifo_ram.q_b[4]
q[5] <= altsyncram_q631:fifo_ram.q_b[5]
q[6] <= altsyncram_q631:fifo_ram.q_b[6]
q[7] <= altsyncram_q631:fifo_ram.q_b[7]
q[8] <= altsyncram_q631:fifo_ram.q_b[8]
q[9] <= altsyncram_q631:fifo_ram.q_b[9]
q[10] <= altsyncram_q631:fifo_ram.q_b[10]
q[11] <= altsyncram_q631:fifo_ram.q_b[11]
q[12] <= altsyncram_q631:fifo_ram.q_b[12]
q[13] <= altsyncram_q631:fifo_ram.q_b[13]
q[14] <= altsyncram_q631:fifo_ram.q_b[14]
q[15] <= altsyncram_q631:fifo_ram.q_b[15]
rdclk => a_graycounter_o96:rdptr_g1p.clock
rdclk => altsyncram_q631:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_vd8:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= rdempty_eq_comp_aeb_int.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_fgc:wrptr_g1p.clock
wrclk => a_graycounter_egc:wrptr_gp.clock
wrclk => altsyncram_q631:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_0e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= wrfull_eq_comp_aeb_int.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_o96:rdptr_g1p
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p
clock => counter_ffa0.CLK
clock => counter_ffa1.CLK
clock => counter_ffa2.CLK
clock => counter_ffa3.CLK
clock => counter_ffa4.CLK
clock => counter_ffa5.CLK
clock => counter_ffa6.CLK
clock => counter_ffa7.CLK
clock => counter_ffa8.CLK
clock => counter_ffa9.CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa9.DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram
aclr1 => altsyncram_k1g1:altsyncram3.aclr1
address_a[0] => altsyncram_k1g1:altsyncram3.address_b[0]
address_a[1] => altsyncram_k1g1:altsyncram3.address_b[1]
address_a[2] => altsyncram_k1g1:altsyncram3.address_b[2]
address_a[3] => altsyncram_k1g1:altsyncram3.address_b[3]
address_a[4] => altsyncram_k1g1:altsyncram3.address_b[4]
address_a[5] => altsyncram_k1g1:altsyncram3.address_b[5]
address_a[6] => altsyncram_k1g1:altsyncram3.address_b[6]
address_a[7] => altsyncram_k1g1:altsyncram3.address_b[7]
address_a[8] => altsyncram_k1g1:altsyncram3.address_b[8]
address_b[0] => altsyncram_k1g1:altsyncram3.address_a[0]
address_b[1] => altsyncram_k1g1:altsyncram3.address_a[1]
address_b[2] => altsyncram_k1g1:altsyncram3.address_a[2]
address_b[3] => altsyncram_k1g1:altsyncram3.address_a[3]
address_b[4] => altsyncram_k1g1:altsyncram3.address_a[4]
address_b[5] => altsyncram_k1g1:altsyncram3.address_a[5]
address_b[6] => altsyncram_k1g1:altsyncram3.address_a[6]
address_b[7] => altsyncram_k1g1:altsyncram3.address_a[7]
address_b[8] => altsyncram_k1g1:altsyncram3.address_a[8]
addressstall_b => altsyncram_k1g1:altsyncram3.addressstall_a
clock0 => altsyncram_k1g1:altsyncram3.clock1
clock1 => altsyncram_k1g1:altsyncram3.clock0
clocken1 => altsyncram_k1g1:altsyncram3.clocken0
data_a[0] => altsyncram_k1g1:altsyncram3.data_b[0]
data_a[1] => altsyncram_k1g1:altsyncram3.data_b[1]
data_a[2] => altsyncram_k1g1:altsyncram3.data_b[2]
data_a[3] => altsyncram_k1g1:altsyncram3.data_b[3]
data_a[4] => altsyncram_k1g1:altsyncram3.data_b[4]
data_a[5] => altsyncram_k1g1:altsyncram3.data_b[5]
data_a[6] => altsyncram_k1g1:altsyncram3.data_b[6]
data_a[7] => altsyncram_k1g1:altsyncram3.data_b[7]
data_a[8] => altsyncram_k1g1:altsyncram3.data_b[8]
data_a[9] => altsyncram_k1g1:altsyncram3.data_b[9]
data_a[10] => altsyncram_k1g1:altsyncram3.data_b[10]
data_a[11] => altsyncram_k1g1:altsyncram3.data_b[11]
data_a[12] => altsyncram_k1g1:altsyncram3.data_b[12]
data_a[13] => altsyncram_k1g1:altsyncram3.data_b[13]
data_a[14] => altsyncram_k1g1:altsyncram3.data_b[14]
data_a[15] => altsyncram_k1g1:altsyncram3.data_b[15]
q_b[0] <= altsyncram_k1g1:altsyncram3.q_a[0]
q_b[1] <= altsyncram_k1g1:altsyncram3.q_a[1]
q_b[2] <= altsyncram_k1g1:altsyncram3.q_a[2]
q_b[3] <= altsyncram_k1g1:altsyncram3.q_a[3]
q_b[4] <= altsyncram_k1g1:altsyncram3.q_a[4]
q_b[5] <= altsyncram_k1g1:altsyncram3.q_a[5]
q_b[6] <= altsyncram_k1g1:altsyncram3.q_a[6]
q_b[7] <= altsyncram_k1g1:altsyncram3.q_a[7]
q_b[8] <= altsyncram_k1g1:altsyncram3.q_a[8]
q_b[9] <= altsyncram_k1g1:altsyncram3.q_a[9]
q_b[10] <= altsyncram_k1g1:altsyncram3.q_a[10]
q_b[11] <= altsyncram_k1g1:altsyncram3.q_a[11]
q_b[12] <= altsyncram_k1g1:altsyncram3.q_a[12]
q_b[13] <= altsyncram_k1g1:altsyncram3.q_a[13]
q_b[14] <= altsyncram_k1g1:altsyncram3.q_a[14]
q_b[15] <= altsyncram_k1g1:altsyncram3.q_a[15]
wren_a => altsyncram_k1g1:altsyncram3.wren_b


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram|altsyncram_k1g1:altsyncram3
aclr1 => ram_block4a0.CLR1
aclr1 => ram_block4a1.CLR1
aclr1 => ram_block4a2.CLR1
aclr1 => ram_block4a3.CLR1
aclr1 => ram_block4a4.CLR1
aclr1 => ram_block4a5.CLR1
aclr1 => ram_block4a6.CLR1
aclr1 => ram_block4a7.CLR1
aclr1 => ram_block4a8.CLR1
aclr1 => ram_block4a9.CLR1
aclr1 => ram_block4a10.CLR1
aclr1 => ram_block4a11.CLR1
aclr1 => ram_block4a12.CLR1
aclr1 => ram_block4a13.CLR1
aclr1 => ram_block4a14.CLR1
aclr1 => ram_block4a15.CLR1
address_a[0] => ram_block4a0.PORTAADDR
address_a[0] => ram_block4a1.PORTAADDR
address_a[0] => ram_block4a2.PORTAADDR
address_a[0] => ram_block4a3.PORTAADDR
address_a[0] => ram_block4a4.PORTAADDR
address_a[0] => ram_block4a5.PORTAADDR
address_a[0] => ram_block4a6.PORTAADDR
address_a[0] => ram_block4a7.PORTAADDR
address_a[0] => ram_block4a8.PORTAADDR
address_a[0] => ram_block4a9.PORTAADDR
address_a[0] => ram_block4a10.PORTAADDR
address_a[0] => ram_block4a11.PORTAADDR
address_a[0] => ram_block4a12.PORTAADDR
address_a[0] => ram_block4a13.PORTAADDR
address_a[0] => ram_block4a14.PORTAADDR
address_a[0] => ram_block4a15.PORTAADDR
address_a[1] => ram_block4a0.PORTAADDR1
address_a[1] => ram_block4a1.PORTAADDR1
address_a[1] => ram_block4a2.PORTAADDR1
address_a[1] => ram_block4a3.PORTAADDR1
address_a[1] => ram_block4a4.PORTAADDR1
address_a[1] => ram_block4a5.PORTAADDR1
address_a[1] => ram_block4a6.PORTAADDR1
address_a[1] => ram_block4a7.PORTAADDR1
address_a[1] => ram_block4a8.PORTAADDR1
address_a[1] => ram_block4a9.PORTAADDR1
address_a[1] => ram_block4a10.PORTAADDR1
address_a[1] => ram_block4a11.PORTAADDR1
address_a[1] => ram_block4a12.PORTAADDR1
address_a[1] => ram_block4a13.PORTAADDR1
address_a[1] => ram_block4a14.PORTAADDR1
address_a[1] => ram_block4a15.PORTAADDR1
address_a[2] => ram_block4a0.PORTAADDR2
address_a[2] => ram_block4a1.PORTAADDR2
address_a[2] => ram_block4a2.PORTAADDR2
address_a[2] => ram_block4a3.PORTAADDR2
address_a[2] => ram_block4a4.PORTAADDR2
address_a[2] => ram_block4a5.PORTAADDR2
address_a[2] => ram_block4a6.PORTAADDR2
address_a[2] => ram_block4a7.PORTAADDR2
address_a[2] => ram_block4a8.PORTAADDR2
address_a[2] => ram_block4a9.PORTAADDR2
address_a[2] => ram_block4a10.PORTAADDR2
address_a[2] => ram_block4a11.PORTAADDR2
address_a[2] => ram_block4a12.PORTAADDR2
address_a[2] => ram_block4a13.PORTAADDR2
address_a[2] => ram_block4a14.PORTAADDR2
address_a[2] => ram_block4a15.PORTAADDR2
address_a[3] => ram_block4a0.PORTAADDR3
address_a[3] => ram_block4a1.PORTAADDR3
address_a[3] => ram_block4a2.PORTAADDR3
address_a[3] => ram_block4a3.PORTAADDR3
address_a[3] => ram_block4a4.PORTAADDR3
address_a[3] => ram_block4a5.PORTAADDR3
address_a[3] => ram_block4a6.PORTAADDR3
address_a[3] => ram_block4a7.PORTAADDR3
address_a[3] => ram_block4a8.PORTAADDR3
address_a[3] => ram_block4a9.PORTAADDR3
address_a[3] => ram_block4a10.PORTAADDR3
address_a[3] => ram_block4a11.PORTAADDR3
address_a[3] => ram_block4a12.PORTAADDR3
address_a[3] => ram_block4a13.PORTAADDR3
address_a[3] => ram_block4a14.PORTAADDR3
address_a[3] => ram_block4a15.PORTAADDR3
address_a[4] => ram_block4a0.PORTAADDR4
address_a[4] => ram_block4a1.PORTAADDR4
address_a[4] => ram_block4a2.PORTAADDR4
address_a[4] => ram_block4a3.PORTAADDR4
address_a[4] => ram_block4a4.PORTAADDR4
address_a[4] => ram_block4a5.PORTAADDR4
address_a[4] => ram_block4a6.PORTAADDR4
address_a[4] => ram_block4a7.PORTAADDR4
address_a[4] => ram_block4a8.PORTAADDR4
address_a[4] => ram_block4a9.PORTAADDR4
address_a[4] => ram_block4a10.PORTAADDR4
address_a[4] => ram_block4a11.PORTAADDR4
address_a[4] => ram_block4a12.PORTAADDR4
address_a[4] => ram_block4a13.PORTAADDR4
address_a[4] => ram_block4a14.PORTAADDR4
address_a[4] => ram_block4a15.PORTAADDR4
address_a[5] => ram_block4a0.PORTAADDR5
address_a[5] => ram_block4a1.PORTAADDR5
address_a[5] => ram_block4a2.PORTAADDR5
address_a[5] => ram_block4a3.PORTAADDR5
address_a[5] => ram_block4a4.PORTAADDR5
address_a[5] => ram_block4a5.PORTAADDR5
address_a[5] => ram_block4a6.PORTAADDR5
address_a[5] => ram_block4a7.PORTAADDR5
address_a[5] => ram_block4a8.PORTAADDR5
address_a[5] => ram_block4a9.PORTAADDR5
address_a[5] => ram_block4a10.PORTAADDR5
address_a[5] => ram_block4a11.PORTAADDR5
address_a[5] => ram_block4a12.PORTAADDR5
address_a[5] => ram_block4a13.PORTAADDR5
address_a[5] => ram_block4a14.PORTAADDR5
address_a[5] => ram_block4a15.PORTAADDR5
address_a[6] => ram_block4a0.PORTAADDR6
address_a[6] => ram_block4a1.PORTAADDR6
address_a[6] => ram_block4a2.PORTAADDR6
address_a[6] => ram_block4a3.PORTAADDR6
address_a[6] => ram_block4a4.PORTAADDR6
address_a[6] => ram_block4a5.PORTAADDR6
address_a[6] => ram_block4a6.PORTAADDR6
address_a[6] => ram_block4a7.PORTAADDR6
address_a[6] => ram_block4a8.PORTAADDR6
address_a[6] => ram_block4a9.PORTAADDR6
address_a[6] => ram_block4a10.PORTAADDR6
address_a[6] => ram_block4a11.PORTAADDR6
address_a[6] => ram_block4a12.PORTAADDR6
address_a[6] => ram_block4a13.PORTAADDR6
address_a[6] => ram_block4a14.PORTAADDR6
address_a[6] => ram_block4a15.PORTAADDR6
address_a[7] => ram_block4a0.PORTAADDR7
address_a[7] => ram_block4a1.PORTAADDR7
address_a[7] => ram_block4a2.PORTAADDR7
address_a[7] => ram_block4a3.PORTAADDR7
address_a[7] => ram_block4a4.PORTAADDR7
address_a[7] => ram_block4a5.PORTAADDR7
address_a[7] => ram_block4a6.PORTAADDR7
address_a[7] => ram_block4a7.PORTAADDR7
address_a[7] => ram_block4a8.PORTAADDR7
address_a[7] => ram_block4a9.PORTAADDR7
address_a[7] => ram_block4a10.PORTAADDR7
address_a[7] => ram_block4a11.PORTAADDR7
address_a[7] => ram_block4a12.PORTAADDR7
address_a[7] => ram_block4a13.PORTAADDR7
address_a[7] => ram_block4a14.PORTAADDR7
address_a[7] => ram_block4a15.PORTAADDR7
address_a[8] => ram_block4a0.PORTAADDR8
address_a[8] => ram_block4a1.PORTAADDR8
address_a[8] => ram_block4a2.PORTAADDR8
address_a[8] => ram_block4a3.PORTAADDR8
address_a[8] => ram_block4a4.PORTAADDR8
address_a[8] => ram_block4a5.PORTAADDR8
address_a[8] => ram_block4a6.PORTAADDR8
address_a[8] => ram_block4a7.PORTAADDR8
address_a[8] => ram_block4a8.PORTAADDR8
address_a[8] => ram_block4a9.PORTAADDR8
address_a[8] => ram_block4a10.PORTAADDR8
address_a[8] => ram_block4a11.PORTAADDR8
address_a[8] => ram_block4a12.PORTAADDR8
address_a[8] => ram_block4a13.PORTAADDR8
address_a[8] => ram_block4a14.PORTAADDR8
address_a[8] => ram_block4a15.PORTAADDR8
address_b[0] => ram_block4a0.PORTBADDR
address_b[0] => ram_block4a1.PORTBADDR
address_b[0] => ram_block4a2.PORTBADDR
address_b[0] => ram_block4a3.PORTBADDR
address_b[0] => ram_block4a4.PORTBADDR
address_b[0] => ram_block4a5.PORTBADDR
address_b[0] => ram_block4a6.PORTBADDR
address_b[0] => ram_block4a7.PORTBADDR
address_b[0] => ram_block4a8.PORTBADDR
address_b[0] => ram_block4a9.PORTBADDR
address_b[0] => ram_block4a10.PORTBADDR
address_b[0] => ram_block4a11.PORTBADDR
address_b[0] => ram_block4a12.PORTBADDR
address_b[0] => ram_block4a13.PORTBADDR
address_b[0] => ram_block4a14.PORTBADDR
address_b[0] => ram_block4a15.PORTBADDR
address_b[1] => ram_block4a0.PORTBADDR1
address_b[1] => ram_block4a1.PORTBADDR1
address_b[1] => ram_block4a2.PORTBADDR1
address_b[1] => ram_block4a3.PORTBADDR1
address_b[1] => ram_block4a4.PORTBADDR1
address_b[1] => ram_block4a5.PORTBADDR1
address_b[1] => ram_block4a6.PORTBADDR1
address_b[1] => ram_block4a7.PORTBADDR1
address_b[1] => ram_block4a8.PORTBADDR1
address_b[1] => ram_block4a9.PORTBADDR1
address_b[1] => ram_block4a10.PORTBADDR1
address_b[1] => ram_block4a11.PORTBADDR1
address_b[1] => ram_block4a12.PORTBADDR1
address_b[1] => ram_block4a13.PORTBADDR1
address_b[1] => ram_block4a14.PORTBADDR1
address_b[1] => ram_block4a15.PORTBADDR1
address_b[2] => ram_block4a0.PORTBADDR2
address_b[2] => ram_block4a1.PORTBADDR2
address_b[2] => ram_block4a2.PORTBADDR2
address_b[2] => ram_block4a3.PORTBADDR2
address_b[2] => ram_block4a4.PORTBADDR2
address_b[2] => ram_block4a5.PORTBADDR2
address_b[2] => ram_block4a6.PORTBADDR2
address_b[2] => ram_block4a7.PORTBADDR2
address_b[2] => ram_block4a8.PORTBADDR2
address_b[2] => ram_block4a9.PORTBADDR2
address_b[2] => ram_block4a10.PORTBADDR2
address_b[2] => ram_block4a11.PORTBADDR2
address_b[2] => ram_block4a12.PORTBADDR2
address_b[2] => ram_block4a13.PORTBADDR2
address_b[2] => ram_block4a14.PORTBADDR2
address_b[2] => ram_block4a15.PORTBADDR2
address_b[3] => ram_block4a0.PORTBADDR3
address_b[3] => ram_block4a1.PORTBADDR3
address_b[3] => ram_block4a2.PORTBADDR3
address_b[3] => ram_block4a3.PORTBADDR3
address_b[3] => ram_block4a4.PORTBADDR3
address_b[3] => ram_block4a5.PORTBADDR3
address_b[3] => ram_block4a6.PORTBADDR3
address_b[3] => ram_block4a7.PORTBADDR3
address_b[3] => ram_block4a8.PORTBADDR3
address_b[3] => ram_block4a9.PORTBADDR3
address_b[3] => ram_block4a10.PORTBADDR3
address_b[3] => ram_block4a11.PORTBADDR3
address_b[3] => ram_block4a12.PORTBADDR3
address_b[3] => ram_block4a13.PORTBADDR3
address_b[3] => ram_block4a14.PORTBADDR3
address_b[3] => ram_block4a15.PORTBADDR3
address_b[4] => ram_block4a0.PORTBADDR4
address_b[4] => ram_block4a1.PORTBADDR4
address_b[4] => ram_block4a2.PORTBADDR4
address_b[4] => ram_block4a3.PORTBADDR4
address_b[4] => ram_block4a4.PORTBADDR4
address_b[4] => ram_block4a5.PORTBADDR4
address_b[4] => ram_block4a6.PORTBADDR4
address_b[4] => ram_block4a7.PORTBADDR4
address_b[4] => ram_block4a8.PORTBADDR4
address_b[4] => ram_block4a9.PORTBADDR4
address_b[4] => ram_block4a10.PORTBADDR4
address_b[4] => ram_block4a11.PORTBADDR4
address_b[4] => ram_block4a12.PORTBADDR4
address_b[4] => ram_block4a13.PORTBADDR4
address_b[4] => ram_block4a14.PORTBADDR4
address_b[4] => ram_block4a15.PORTBADDR4
address_b[5] => ram_block4a0.PORTBADDR5
address_b[5] => ram_block4a1.PORTBADDR5
address_b[5] => ram_block4a2.PORTBADDR5
address_b[5] => ram_block4a3.PORTBADDR5
address_b[5] => ram_block4a4.PORTBADDR5
address_b[5] => ram_block4a5.PORTBADDR5
address_b[5] => ram_block4a6.PORTBADDR5
address_b[5] => ram_block4a7.PORTBADDR5
address_b[5] => ram_block4a8.PORTBADDR5
address_b[5] => ram_block4a9.PORTBADDR5
address_b[5] => ram_block4a10.PORTBADDR5
address_b[5] => ram_block4a11.PORTBADDR5
address_b[5] => ram_block4a12.PORTBADDR5
address_b[5] => ram_block4a13.PORTBADDR5
address_b[5] => ram_block4a14.PORTBADDR5
address_b[5] => ram_block4a15.PORTBADDR5
address_b[6] => ram_block4a0.PORTBADDR6
address_b[6] => ram_block4a1.PORTBADDR6
address_b[6] => ram_block4a2.PORTBADDR6
address_b[6] => ram_block4a3.PORTBADDR6
address_b[6] => ram_block4a4.PORTBADDR6
address_b[6] => ram_block4a5.PORTBADDR6
address_b[6] => ram_block4a6.PORTBADDR6
address_b[6] => ram_block4a7.PORTBADDR6
address_b[6] => ram_block4a8.PORTBADDR6
address_b[6] => ram_block4a9.PORTBADDR6
address_b[6] => ram_block4a10.PORTBADDR6
address_b[6] => ram_block4a11.PORTBADDR6
address_b[6] => ram_block4a12.PORTBADDR6
address_b[6] => ram_block4a13.PORTBADDR6
address_b[6] => ram_block4a14.PORTBADDR6
address_b[6] => ram_block4a15.PORTBADDR6
address_b[7] => ram_block4a0.PORTBADDR7
address_b[7] => ram_block4a1.PORTBADDR7
address_b[7] => ram_block4a2.PORTBADDR7
address_b[7] => ram_block4a3.PORTBADDR7
address_b[7] => ram_block4a4.PORTBADDR7
address_b[7] => ram_block4a5.PORTBADDR7
address_b[7] => ram_block4a6.PORTBADDR7
address_b[7] => ram_block4a7.PORTBADDR7
address_b[7] => ram_block4a8.PORTBADDR7
address_b[7] => ram_block4a9.PORTBADDR7
address_b[7] => ram_block4a10.PORTBADDR7
address_b[7] => ram_block4a11.PORTBADDR7
address_b[7] => ram_block4a12.PORTBADDR7
address_b[7] => ram_block4a13.PORTBADDR7
address_b[7] => ram_block4a14.PORTBADDR7
address_b[7] => ram_block4a15.PORTBADDR7
address_b[8] => ram_block4a0.PORTBADDR8
address_b[8] => ram_block4a1.PORTBADDR8
address_b[8] => ram_block4a2.PORTBADDR8
address_b[8] => ram_block4a3.PORTBADDR8
address_b[8] => ram_block4a4.PORTBADDR8
address_b[8] => ram_block4a5.PORTBADDR8
address_b[8] => ram_block4a6.PORTBADDR8
address_b[8] => ram_block4a7.PORTBADDR8
address_b[8] => ram_block4a8.PORTBADDR8
address_b[8] => ram_block4a9.PORTBADDR8
address_b[8] => ram_block4a10.PORTBADDR8
address_b[8] => ram_block4a11.PORTBADDR8
address_b[8] => ram_block4a12.PORTBADDR8
address_b[8] => ram_block4a13.PORTBADDR8
address_b[8] => ram_block4a14.PORTBADDR8
address_b[8] => ram_block4a15.PORTBADDR8
addressstall_a => ram_block4a0.PORTAADDRSTALL
addressstall_a => ram_block4a1.PORTAADDRSTALL
addressstall_a => ram_block4a2.PORTAADDRSTALL
addressstall_a => ram_block4a3.PORTAADDRSTALL
addressstall_a => ram_block4a4.PORTAADDRSTALL
addressstall_a => ram_block4a5.PORTAADDRSTALL
addressstall_a => ram_block4a6.PORTAADDRSTALL
addressstall_a => ram_block4a7.PORTAADDRSTALL
addressstall_a => ram_block4a8.PORTAADDRSTALL
addressstall_a => ram_block4a9.PORTAADDRSTALL
addressstall_a => ram_block4a10.PORTAADDRSTALL
addressstall_a => ram_block4a11.PORTAADDRSTALL
addressstall_a => ram_block4a12.PORTAADDRSTALL
addressstall_a => ram_block4a13.PORTAADDRSTALL
addressstall_a => ram_block4a14.PORTAADDRSTALL
addressstall_a => ram_block4a15.PORTAADDRSTALL
clock0 => ram_block4a0.CLK0
clock0 => ram_block4a1.CLK0
clock0 => ram_block4a2.CLK0
clock0 => ram_block4a3.CLK0
clock0 => ram_block4a4.CLK0
clock0 => ram_block4a5.CLK0
clock0 => ram_block4a6.CLK0
clock0 => ram_block4a7.CLK0
clock0 => ram_block4a8.CLK0
clock0 => ram_block4a9.CLK0
clock0 => ram_block4a10.CLK0
clock0 => ram_block4a11.CLK0
clock0 => ram_block4a12.CLK0
clock0 => ram_block4a13.CLK0
clock0 => ram_block4a14.CLK0
clock0 => ram_block4a15.CLK0
clock1 => ram_block4a0.CLK1
clock1 => ram_block4a1.CLK1
clock1 => ram_block4a2.CLK1
clock1 => ram_block4a3.CLK1
clock1 => ram_block4a4.CLK1
clock1 => ram_block4a5.CLK1
clock1 => ram_block4a6.CLK1
clock1 => ram_block4a7.CLK1
clock1 => ram_block4a8.CLK1
clock1 => ram_block4a9.CLK1
clock1 => ram_block4a10.CLK1
clock1 => ram_block4a11.CLK1
clock1 => ram_block4a12.CLK1
clock1 => ram_block4a13.CLK1
clock1 => ram_block4a14.CLK1
clock1 => ram_block4a15.CLK1
clocken0 => ram_block4a0.ENA0
clocken0 => ram_block4a1.ENA0
clocken0 => ram_block4a2.ENA0
clocken0 => ram_block4a3.ENA0
clocken0 => ram_block4a4.ENA0
clocken0 => ram_block4a5.ENA0
clocken0 => ram_block4a6.ENA0
clocken0 => ram_block4a7.ENA0
clocken0 => ram_block4a8.ENA0
clocken0 => ram_block4a9.ENA0
clocken0 => ram_block4a10.ENA0
clocken0 => ram_block4a11.ENA0
clocken0 => ram_block4a12.ENA0
clocken0 => ram_block4a13.ENA0
clocken0 => ram_block4a14.ENA0
clocken0 => ram_block4a15.ENA0
data_a[0] => ram_block4a0.PORTADATAIN
data_a[1] => ram_block4a1.PORTADATAIN
data_a[2] => ram_block4a2.PORTADATAIN
data_a[3] => ram_block4a3.PORTADATAIN
data_a[4] => ram_block4a4.PORTADATAIN
data_a[5] => ram_block4a5.PORTADATAIN
data_a[6] => ram_block4a6.PORTADATAIN
data_a[7] => ram_block4a7.PORTADATAIN
data_a[8] => ram_block4a8.PORTADATAIN
data_a[9] => ram_block4a9.PORTADATAIN
data_a[10] => ram_block4a10.PORTADATAIN
data_a[11] => ram_block4a11.PORTADATAIN
data_a[12] => ram_block4a12.PORTADATAIN
data_a[13] => ram_block4a13.PORTADATAIN
data_a[14] => ram_block4a14.PORTADATAIN
data_a[15] => ram_block4a15.PORTADATAIN
data_b[0] => ram_block4a0.PORTBDATAIN
data_b[1] => ram_block4a1.PORTBDATAIN
data_b[2] => ram_block4a2.PORTBDATAIN
data_b[3] => ram_block4a3.PORTBDATAIN
data_b[4] => ram_block4a4.PORTBDATAIN
data_b[5] => ram_block4a5.PORTBDATAIN
data_b[6] => ram_block4a6.PORTBDATAIN
data_b[7] => ram_block4a7.PORTBDATAIN
data_b[8] => ram_block4a8.PORTBDATAIN
data_b[9] => ram_block4a9.PORTBDATAIN
data_b[10] => ram_block4a10.PORTBDATAIN
data_b[11] => ram_block4a11.PORTBDATAIN
data_b[12] => ram_block4a12.PORTBDATAIN
data_b[13] => ram_block4a13.PORTBDATAIN
data_b[14] => ram_block4a14.PORTBDATAIN
data_b[15] => ram_block4a15.PORTBDATAIN
q_a[0] <= ram_block4a0.PORTADATAOUT
q_a[1] <= ram_block4a1.PORTADATAOUT
q_a[2] <= ram_block4a2.PORTADATAOUT
q_a[3] <= ram_block4a3.PORTADATAOUT
q_a[4] <= ram_block4a4.PORTADATAOUT
q_a[5] <= ram_block4a5.PORTADATAOUT
q_a[6] <= ram_block4a6.PORTADATAOUT
q_a[7] <= ram_block4a7.PORTADATAOUT
q_a[8] <= ram_block4a8.PORTADATAOUT
q_a[9] <= ram_block4a9.PORTADATAOUT
q_a[10] <= ram_block4a10.PORTADATAOUT
q_a[11] <= ram_block4a11.PORTADATAOUT
q_a[12] <= ram_block4a12.PORTADATAOUT
q_a[13] <= ram_block4a13.PORTADATAOUT
q_a[14] <= ram_block4a14.PORTADATAOUT
q_a[15] <= ram_block4a15.PORTADATAOUT
q_b[0] <= ram_block4a0.PORTBDATAOUT
q_b[1] <= ram_block4a1.PORTBDATAOUT
q_b[2] <= ram_block4a2.PORTBDATAOUT
q_b[3] <= ram_block4a3.PORTBDATAOUT
q_b[4] <= ram_block4a4.PORTBDATAOUT
q_b[5] <= ram_block4a5.PORTBDATAOUT
q_b[6] <= ram_block4a6.PORTBDATAOUT
q_b[7] <= ram_block4a7.PORTBDATAOUT
q_b[8] <= ram_block4a8.PORTBDATAOUT
q_b[9] <= ram_block4a9.PORTBDATAOUT
q_b[10] <= ram_block4a10.PORTBDATAOUT
q_b[11] <= ram_block4a11.PORTBDATAOUT
q_b[12] <= ram_block4a12.PORTBDATAOUT
q_b[13] <= ram_block4a13.PORTBDATAOUT
q_b[14] <= ram_block4a14.PORTBDATAOUT
q_b[15] <= ram_block4a15.PORTBDATAOUT
wren_a => ram_block4a0.PORTAWE
wren_a => ram_block4a1.PORTAWE
wren_a => ram_block4a2.PORTAWE
wren_a => ram_block4a3.PORTAWE
wren_a => ram_block4a4.PORTAWE
wren_a => ram_block4a5.PORTAWE
wren_a => ram_block4a6.PORTAWE
wren_a => ram_block4a7.PORTAWE
wren_a => ram_block4a8.PORTAWE
wren_a => ram_block4a9.PORTAWE
wren_a => ram_block4a10.PORTAWE
wren_a => ram_block4a11.PORTAWE
wren_a => ram_block4a12.PORTAWE
wren_a => ram_block4a13.PORTAWE
wren_a => ram_block4a14.PORTAWE
wren_a => ram_block4a15.PORTAWE
wren_b => ram_block4a0.PORTBRE
wren_b => ram_block4a1.PORTBRE
wren_b => ram_block4a2.PORTBRE
wren_b => ram_block4a3.PORTBRE
wren_b => ram_block4a4.PORTBRE
wren_b => ram_block4a5.PORTBRE
wren_b => ram_block4a6.PORTBRE
wren_b => ram_block4a7.PORTBRE
wren_b => ram_block4a8.PORTBRE
wren_b => ram_block4a9.PORTBRE
wren_b => ram_block4a10.PORTBRE
wren_b => ram_block4a11.PORTBRE
wren_b => ram_block4a12.PORTBRE
wren_b => ram_block4a13.PORTBRE
wren_b => ram_block4a14.PORTBRE
wren_b => ram_block4a15.PORTBRE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_mcc:rdaclr
clock => dffe5a[0].CLK
clrn => dffe5a[0].ACLR
q[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe6a[9].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe6a[9].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
clock => dffpipe_pe9:dffpipe7.clock
clrn => dffpipe_pe9:dffpipe7.clrn
d[0] => dffpipe_pe9:dffpipe7.d[0]
d[1] => dffpipe_pe9:dffpipe7.d[1]
d[2] => dffpipe_pe9:dffpipe7.d[2]
d[3] => dffpipe_pe9:dffpipe7.d[3]
d[4] => dffpipe_pe9:dffpipe7.d[4]
d[5] => dffpipe_pe9:dffpipe7.d[5]
d[6] => dffpipe_pe9:dffpipe7.d[6]
d[7] => dffpipe_pe9:dffpipe7.d[7]
d[8] => dffpipe_pe9:dffpipe7.d[8]
d[9] => dffpipe_pe9:dffpipe7.d[9]
q[0] <= dffpipe_pe9:dffpipe7.q[0]
q[1] <= dffpipe_pe9:dffpipe7.q[1]
q[2] <= dffpipe_pe9:dffpipe7.q[2]
q[3] <= dffpipe_pe9:dffpipe7.q[3]
q[4] <= dffpipe_pe9:dffpipe7.q[4]
q[5] <= dffpipe_pe9:dffpipe7.q[5]
q[6] <= dffpipe_pe9:dffpipe7.q[6]
q[7] <= dffpipe_pe9:dffpipe7.q[7]
q[8] <= dffpipe_pe9:dffpipe7.q[8]
q[9] <= dffpipe_pe9:dffpipe7.q[9]


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
clrn => dffe9a[9].ACLR
clrn => dffe9a[8].ACLR
clrn => dffe9a[7].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
q[0] <= dffe9a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe9a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe9a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe9a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe9a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe9a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe9a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe9a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe9a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe9a[9].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe6a[9].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe6a[9].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
clock => dffpipe_qe9:dffpipe10.clock
clrn => dffpipe_qe9:dffpipe10.clrn
d[0] => dffpipe_qe9:dffpipe10.d[0]
d[1] => dffpipe_qe9:dffpipe10.d[1]
d[2] => dffpipe_qe9:dffpipe10.d[2]
d[3] => dffpipe_qe9:dffpipe10.d[3]
d[4] => dffpipe_qe9:dffpipe10.d[4]
d[5] => dffpipe_qe9:dffpipe10.d[5]
d[6] => dffpipe_qe9:dffpipe10.d[6]
d[7] => dffpipe_qe9:dffpipe10.d[7]
d[8] => dffpipe_qe9:dffpipe10.d[8]
d[9] => dffpipe_qe9:dffpipe10.d[9]
q[0] <= dffpipe_qe9:dffpipe10.q[0]
q[1] <= dffpipe_qe9:dffpipe10.q[1]
q[2] <= dffpipe_qe9:dffpipe10.q[2]
q[3] <= dffpipe_qe9:dffpipe10.q[3]
q[4] <= dffpipe_qe9:dffpipe10.q[4]
q[5] <= dffpipe_qe9:dffpipe10.q[5]
q[6] <= dffpipe_qe9:dffpipe10.q[6]
q[7] <= dffpipe_qe9:dffpipe10.q[7]
q[8] <= dffpipe_qe9:dffpipe10.q[8]
q[9] <= dffpipe_qe9:dffpipe10.q[9]


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1
aclr => aclr~0.IN1
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
rdclk => rdclk~0.IN1
rdreq => rdreq~0.IN1
wrclk => wrclk~0.IN1
wrreq => wrreq~0.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
data[0] => dcfifo_hlk1:auto_generated.data[0]
data[1] => dcfifo_hlk1:auto_generated.data[1]
data[2] => dcfifo_hlk1:auto_generated.data[2]
data[3] => dcfifo_hlk1:auto_generated.data[3]
data[4] => dcfifo_hlk1:auto_generated.data[4]
data[5] => dcfifo_hlk1:auto_generated.data[5]
data[6] => dcfifo_hlk1:auto_generated.data[6]
data[7] => dcfifo_hlk1:auto_generated.data[7]
data[8] => dcfifo_hlk1:auto_generated.data[8]
data[9] => dcfifo_hlk1:auto_generated.data[9]
data[10] => dcfifo_hlk1:auto_generated.data[10]
data[11] => dcfifo_hlk1:auto_generated.data[11]
data[12] => dcfifo_hlk1:auto_generated.data[12]
data[13] => dcfifo_hlk1:auto_generated.data[13]
data[14] => dcfifo_hlk1:auto_generated.data[14]
data[15] => dcfifo_hlk1:auto_generated.data[15]
q[0] <= dcfifo_hlk1:auto_generated.q[0]
q[1] <= dcfifo_hlk1:auto_generated.q[1]
q[2] <= dcfifo_hlk1:auto_generated.q[2]
q[3] <= dcfifo_hlk1:auto_generated.q[3]
q[4] <= dcfifo_hlk1:auto_generated.q[4]
q[5] <= dcfifo_hlk1:auto_generated.q[5]
q[6] <= dcfifo_hlk1:auto_generated.q[6]
q[7] <= dcfifo_hlk1:auto_generated.q[7]
q[8] <= dcfifo_hlk1:auto_generated.q[8]
q[9] <= dcfifo_hlk1:auto_generated.q[9]
q[10] <= dcfifo_hlk1:auto_generated.q[10]
q[11] <= dcfifo_hlk1:auto_generated.q[11]
q[12] <= dcfifo_hlk1:auto_generated.q[12]
q[13] <= dcfifo_hlk1:auto_generated.q[13]
q[14] <= dcfifo_hlk1:auto_generated.q[14]
q[15] <= dcfifo_hlk1:auto_generated.q[15]
rdclk => dcfifo_hlk1:auto_generated.rdclk
rdreq => dcfifo_hlk1:auto_generated.rdreq
wrclk => dcfifo_hlk1:auto_generated.wrclk
wrreq => dcfifo_hlk1:auto_generated.wrreq
aclr => dcfifo_hlk1:auto_generated.aclr
rdempty <= dcfifo_hlk1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_hlk1:auto_generated.wrfull
rdusedw[0] <= dcfifo_hlk1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_hlk1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_hlk1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_hlk1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_hlk1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_hlk1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_hlk1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_hlk1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_hlk1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_hlk1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_hlk1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_hlk1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_hlk1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_hlk1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_hlk1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_hlk1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_hlk1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_hlk1:auto_generated.wrusedw[8]


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated
aclr => a_graycounter_fgc:wrptr_g1p.aclr
aclr => a_graycounter_egc:wrptr_gp.aclr
aclr => altsyncram_q631:fifo_ram.aclr1
data[0] => altsyncram_q631:fifo_ram.data_a[0]
data[1] => altsyncram_q631:fifo_ram.data_a[1]
data[2] => altsyncram_q631:fifo_ram.data_a[2]
data[3] => altsyncram_q631:fifo_ram.data_a[3]
data[4] => altsyncram_q631:fifo_ram.data_a[4]
data[5] => altsyncram_q631:fifo_ram.data_a[5]
data[6] => altsyncram_q631:fifo_ram.data_a[6]
data[7] => altsyncram_q631:fifo_ram.data_a[7]
data[8] => altsyncram_q631:fifo_ram.data_a[8]
data[9] => altsyncram_q631:fifo_ram.data_a[9]
data[10] => altsyncram_q631:fifo_ram.data_a[10]
data[11] => altsyncram_q631:fifo_ram.data_a[11]
data[12] => altsyncram_q631:fifo_ram.data_a[12]
data[13] => altsyncram_q631:fifo_ram.data_a[13]
data[14] => altsyncram_q631:fifo_ram.data_a[14]
data[15] => altsyncram_q631:fifo_ram.data_a[15]
q[0] <= altsyncram_q631:fifo_ram.q_b[0]
q[1] <= altsyncram_q631:fifo_ram.q_b[1]
q[2] <= altsyncram_q631:fifo_ram.q_b[2]
q[3] <= altsyncram_q631:fifo_ram.q_b[3]
q[4] <= altsyncram_q631:fifo_ram.q_b[4]
q[5] <= altsyncram_q631:fifo_ram.q_b[5]
q[6] <= altsyncram_q631:fifo_ram.q_b[6]
q[7] <= altsyncram_q631:fifo_ram.q_b[7]
q[8] <= altsyncram_q631:fifo_ram.q_b[8]
q[9] <= altsyncram_q631:fifo_ram.q_b[9]
q[10] <= altsyncram_q631:fifo_ram.q_b[10]
q[11] <= altsyncram_q631:fifo_ram.q_b[11]
q[12] <= altsyncram_q631:fifo_ram.q_b[12]
q[13] <= altsyncram_q631:fifo_ram.q_b[13]
q[14] <= altsyncram_q631:fifo_ram.q_b[14]
q[15] <= altsyncram_q631:fifo_ram.q_b[15]
rdclk => a_graycounter_o96:rdptr_g1p.clock
rdclk => altsyncram_q631:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_vd8:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= rdempty_eq_comp_aeb_int.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_fgc:wrptr_g1p.clock
wrclk => a_graycounter_egc:wrptr_gp.clock
wrclk => altsyncram_q631:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_0e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= wrfull_eq_comp_aeb_int.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_o96:rdptr_g1p
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p
clock => counter_ffa0.CLK
clock => counter_ffa1.CLK
clock => counter_ffa2.CLK
clock => counter_ffa3.CLK
clock => counter_ffa4.CLK
clock => counter_ffa5.CLK
clock => counter_ffa6.CLK
clock => counter_ffa7.CLK
clock => counter_ffa8.CLK
clock => counter_ffa9.CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa9.DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram
aclr1 => altsyncram_k1g1:altsyncram3.aclr1
address_a[0] => altsyncram_k1g1:altsyncram3.address_b[0]
address_a[1] => altsyncram_k1g1:altsyncram3.address_b[1]
address_a[2] => altsyncram_k1g1:altsyncram3.address_b[2]
address_a[3] => altsyncram_k1g1:altsyncram3.address_b[3]
address_a[4] => altsyncram_k1g1:altsyncram3.address_b[4]
address_a[5] => altsyncram_k1g1:altsyncram3.address_b[5]
address_a[6] => altsyncram_k1g1:altsyncram3.address_b[6]
address_a[7] => altsyncram_k1g1:altsyncram3.address_b[7]
address_a[8] => altsyncram_k1g1:altsyncram3.address_b[8]
address_b[0] => altsyncram_k1g1:altsyncram3.address_a[0]
address_b[1] => altsyncram_k1g1:altsyncram3.address_a[1]
address_b[2] => altsyncram_k1g1:altsyncram3.address_a[2]
address_b[3] => altsyncram_k1g1:altsyncram3.address_a[3]
address_b[4] => altsyncram_k1g1:altsyncram3.address_a[4]
address_b[5] => altsyncram_k1g1:altsyncram3.address_a[5]
address_b[6] => altsyncram_k1g1:altsyncram3.address_a[6]
address_b[7] => altsyncram_k1g1:altsyncram3.address_a[7]
address_b[8] => altsyncram_k1g1:altsyncram3.address_a[8]
addressstall_b => altsyncram_k1g1:altsyncram3.addressstall_a
clock0 => altsyncram_k1g1:altsyncram3.clock1
clock1 => altsyncram_k1g1:altsyncram3.clock0
clocken1 => altsyncram_k1g1:altsyncram3.clocken0
data_a[0] => altsyncram_k1g1:altsyncram3.data_b[0]
data_a[1] => altsyncram_k1g1:altsyncram3.data_b[1]
data_a[2] => altsyncram_k1g1:altsyncram3.data_b[2]
data_a[3] => altsyncram_k1g1:altsyncram3.data_b[3]
data_a[4] => altsyncram_k1g1:altsyncram3.data_b[4]
data_a[5] => altsyncram_k1g1:altsyncram3.data_b[5]
data_a[6] => altsyncram_k1g1:altsyncram3.data_b[6]
data_a[7] => altsyncram_k1g1:altsyncram3.data_b[7]
data_a[8] => altsyncram_k1g1:altsyncram3.data_b[8]
data_a[9] => altsyncram_k1g1:altsyncram3.data_b[9]
data_a[10] => altsyncram_k1g1:altsyncram3.data_b[10]
data_a[11] => altsyncram_k1g1:altsyncram3.data_b[11]
data_a[12] => altsyncram_k1g1:altsyncram3.data_b[12]
data_a[13] => altsyncram_k1g1:altsyncram3.data_b[13]
data_a[14] => altsyncram_k1g1:altsyncram3.data_b[14]
data_a[15] => altsyncram_k1g1:altsyncram3.data_b[15]
q_b[0] <= altsyncram_k1g1:altsyncram3.q_a[0]
q_b[1] <= altsyncram_k1g1:altsyncram3.q_a[1]
q_b[2] <= altsyncram_k1g1:altsyncram3.q_a[2]
q_b[3] <= altsyncram_k1g1:altsyncram3.q_a[3]
q_b[4] <= altsyncram_k1g1:altsyncram3.q_a[4]
q_b[5] <= altsyncram_k1g1:altsyncram3.q_a[5]
q_b[6] <= altsyncram_k1g1:altsyncram3.q_a[6]
q_b[7] <= altsyncram_k1g1:altsyncram3.q_a[7]
q_b[8] <= altsyncram_k1g1:altsyncram3.q_a[8]
q_b[9] <= altsyncram_k1g1:altsyncram3.q_a[9]
q_b[10] <= altsyncram_k1g1:altsyncram3.q_a[10]
q_b[11] <= altsyncram_k1g1:altsyncram3.q_a[11]
q_b[12] <= altsyncram_k1g1:altsyncram3.q_a[12]
q_b[13] <= altsyncram_k1g1:altsyncram3.q_a[13]
q_b[14] <= altsyncram_k1g1:altsyncram3.q_a[14]
q_b[15] <= altsyncram_k1g1:altsyncram3.q_a[15]
wren_a => altsyncram_k1g1:altsyncram3.wren_b


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram|altsyncram_k1g1:altsyncram3
aclr1 => ram_block4a0.CLR1
aclr1 => ram_block4a1.CLR1
aclr1 => ram_block4a2.CLR1
aclr1 => ram_block4a3.CLR1
aclr1 => ram_block4a4.CLR1
aclr1 => ram_block4a5.CLR1
aclr1 => ram_block4a6.CLR1
aclr1 => ram_block4a7.CLR1
aclr1 => ram_block4a8.CLR1
aclr1 => ram_block4a9.CLR1
aclr1 => ram_block4a10.CLR1
aclr1 => ram_block4a11.CLR1
aclr1 => ram_block4a12.CLR1
aclr1 => ram_block4a13.CLR1
aclr1 => ram_block4a14.CLR1
aclr1 => ram_block4a15.CLR1
address_a[0] => ram_block4a0.PORTAADDR
address_a[0] => ram_block4a1.PORTAADDR
address_a[0] => ram_block4a2.PORTAADDR
address_a[0] => ram_block4a3.PORTAADDR
address_a[0] => ram_block4a4.PORTAADDR
address_a[0] => ram_block4a5.PORTAADDR
address_a[0] => ram_block4a6.PORTAADDR
address_a[0] => ram_block4a7.PORTAADDR
address_a[0] => ram_block4a8.PORTAADDR
address_a[0] => ram_block4a9.PORTAADDR
address_a[0] => ram_block4a10.PORTAADDR
address_a[0] => ram_block4a11.PORTAADDR
address_a[0] => ram_block4a12.PORTAADDR
address_a[0] => ram_block4a13.PORTAADDR
address_a[0] => ram_block4a14.PORTAADDR
address_a[0] => ram_block4a15.PORTAADDR
address_a[1] => ram_block4a0.PORTAADDR1
address_a[1] => ram_block4a1.PORTAADDR1
address_a[1] => ram_block4a2.PORTAADDR1
address_a[1] => ram_block4a3.PORTAADDR1
address_a[1] => ram_block4a4.PORTAADDR1
address_a[1] => ram_block4a5.PORTAADDR1
address_a[1] => ram_block4a6.PORTAADDR1
address_a[1] => ram_block4a7.PORTAADDR1
address_a[1] => ram_block4a8.PORTAADDR1
address_a[1] => ram_block4a9.PORTAADDR1
address_a[1] => ram_block4a10.PORTAADDR1
address_a[1] => ram_block4a11.PORTAADDR1
address_a[1] => ram_block4a12.PORTAADDR1
address_a[1] => ram_block4a13.PORTAADDR1
address_a[1] => ram_block4a14.PORTAADDR1
address_a[1] => ram_block4a15.PORTAADDR1
address_a[2] => ram_block4a0.PORTAADDR2
address_a[2] => ram_block4a1.PORTAADDR2
address_a[2] => ram_block4a2.PORTAADDR2
address_a[2] => ram_block4a3.PORTAADDR2
address_a[2] => ram_block4a4.PORTAADDR2
address_a[2] => ram_block4a5.PORTAADDR2
address_a[2] => ram_block4a6.PORTAADDR2
address_a[2] => ram_block4a7.PORTAADDR2
address_a[2] => ram_block4a8.PORTAADDR2
address_a[2] => ram_block4a9.PORTAADDR2
address_a[2] => ram_block4a10.PORTAADDR2
address_a[2] => ram_block4a11.PORTAADDR2
address_a[2] => ram_block4a12.PORTAADDR2
address_a[2] => ram_block4a13.PORTAADDR2
address_a[2] => ram_block4a14.PORTAADDR2
address_a[2] => ram_block4a15.PORTAADDR2
address_a[3] => ram_block4a0.PORTAADDR3
address_a[3] => ram_block4a1.PORTAADDR3
address_a[3] => ram_block4a2.PORTAADDR3
address_a[3] => ram_block4a3.PORTAADDR3
address_a[3] => ram_block4a4.PORTAADDR3
address_a[3] => ram_block4a5.PORTAADDR3
address_a[3] => ram_block4a6.PORTAADDR3
address_a[3] => ram_block4a7.PORTAADDR3
address_a[3] => ram_block4a8.PORTAADDR3
address_a[3] => ram_block4a9.PORTAADDR3
address_a[3] => ram_block4a10.PORTAADDR3
address_a[3] => ram_block4a11.PORTAADDR3
address_a[3] => ram_block4a12.PORTAADDR3
address_a[3] => ram_block4a13.PORTAADDR3
address_a[3] => ram_block4a14.PORTAADDR3
address_a[3] => ram_block4a15.PORTAADDR3
address_a[4] => ram_block4a0.PORTAADDR4
address_a[4] => ram_block4a1.PORTAADDR4
address_a[4] => ram_block4a2.PORTAADDR4
address_a[4] => ram_block4a3.PORTAADDR4
address_a[4] => ram_block4a4.PORTAADDR4
address_a[4] => ram_block4a5.PORTAADDR4
address_a[4] => ram_block4a6.PORTAADDR4
address_a[4] => ram_block4a7.PORTAADDR4
address_a[4] => ram_block4a8.PORTAADDR4
address_a[4] => ram_block4a9.PORTAADDR4
address_a[4] => ram_block4a10.PORTAADDR4
address_a[4] => ram_block4a11.PORTAADDR4
address_a[4] => ram_block4a12.PORTAADDR4
address_a[4] => ram_block4a13.PORTAADDR4
address_a[4] => ram_block4a14.PORTAADDR4
address_a[4] => ram_block4a15.PORTAADDR4
address_a[5] => ram_block4a0.PORTAADDR5
address_a[5] => ram_block4a1.PORTAADDR5
address_a[5] => ram_block4a2.PORTAADDR5
address_a[5] => ram_block4a3.PORTAADDR5
address_a[5] => ram_block4a4.PORTAADDR5
address_a[5] => ram_block4a5.PORTAADDR5
address_a[5] => ram_block4a6.PORTAADDR5
address_a[5] => ram_block4a7.PORTAADDR5
address_a[5] => ram_block4a8.PORTAADDR5
address_a[5] => ram_block4a9.PORTAADDR5
address_a[5] => ram_block4a10.PORTAADDR5
address_a[5] => ram_block4a11.PORTAADDR5
address_a[5] => ram_block4a12.PORTAADDR5
address_a[5] => ram_block4a13.PORTAADDR5
address_a[5] => ram_block4a14.PORTAADDR5
address_a[5] => ram_block4a15.PORTAADDR5
address_a[6] => ram_block4a0.PORTAADDR6
address_a[6] => ram_block4a1.PORTAADDR6
address_a[6] => ram_block4a2.PORTAADDR6
address_a[6] => ram_block4a3.PORTAADDR6
address_a[6] => ram_block4a4.PORTAADDR6
address_a[6] => ram_block4a5.PORTAADDR6
address_a[6] => ram_block4a6.PORTAADDR6
address_a[6] => ram_block4a7.PORTAADDR6
address_a[6] => ram_block4a8.PORTAADDR6
address_a[6] => ram_block4a9.PORTAADDR6
address_a[6] => ram_block4a10.PORTAADDR6
address_a[6] => ram_block4a11.PORTAADDR6
address_a[6] => ram_block4a12.PORTAADDR6
address_a[6] => ram_block4a13.PORTAADDR6
address_a[6] => ram_block4a14.PORTAADDR6
address_a[6] => ram_block4a15.PORTAADDR6
address_a[7] => ram_block4a0.PORTAADDR7
address_a[7] => ram_block4a1.PORTAADDR7
address_a[7] => ram_block4a2.PORTAADDR7
address_a[7] => ram_block4a3.PORTAADDR7
address_a[7] => ram_block4a4.PORTAADDR7
address_a[7] => ram_block4a5.PORTAADDR7
address_a[7] => ram_block4a6.PORTAADDR7
address_a[7] => ram_block4a7.PORTAADDR7
address_a[7] => ram_block4a8.PORTAADDR7
address_a[7] => ram_block4a9.PORTAADDR7
address_a[7] => ram_block4a10.PORTAADDR7
address_a[7] => ram_block4a11.PORTAADDR7
address_a[7] => ram_block4a12.PORTAADDR7
address_a[7] => ram_block4a13.PORTAADDR7
address_a[7] => ram_block4a14.PORTAADDR7
address_a[7] => ram_block4a15.PORTAADDR7
address_a[8] => ram_block4a0.PORTAADDR8
address_a[8] => ram_block4a1.PORTAADDR8
address_a[8] => ram_block4a2.PORTAADDR8
address_a[8] => ram_block4a3.PORTAADDR8
address_a[8] => ram_block4a4.PORTAADDR8
address_a[8] => ram_block4a5.PORTAADDR8
address_a[8] => ram_block4a6.PORTAADDR8
address_a[8] => ram_block4a7.PORTAADDR8
address_a[8] => ram_block4a8.PORTAADDR8
address_a[8] => ram_block4a9.PORTAADDR8
address_a[8] => ram_block4a10.PORTAADDR8
address_a[8] => ram_block4a11.PORTAADDR8
address_a[8] => ram_block4a12.PORTAADDR8
address_a[8] => ram_block4a13.PORTAADDR8
address_a[8] => ram_block4a14.PORTAADDR8
address_a[8] => ram_block4a15.PORTAADDR8
address_b[0] => ram_block4a0.PORTBADDR
address_b[0] => ram_block4a1.PORTBADDR
address_b[0] => ram_block4a2.PORTBADDR
address_b[0] => ram_block4a3.PORTBADDR
address_b[0] => ram_block4a4.PORTBADDR
address_b[0] => ram_block4a5.PORTBADDR
address_b[0] => ram_block4a6.PORTBADDR
address_b[0] => ram_block4a7.PORTBADDR
address_b[0] => ram_block4a8.PORTBADDR
address_b[0] => ram_block4a9.PORTBADDR
address_b[0] => ram_block4a10.PORTBADDR
address_b[0] => ram_block4a11.PORTBADDR
address_b[0] => ram_block4a12.PORTBADDR
address_b[0] => ram_block4a13.PORTBADDR
address_b[0] => ram_block4a14.PORTBADDR
address_b[0] => ram_block4a15.PORTBADDR
address_b[1] => ram_block4a0.PORTBADDR1
address_b[1] => ram_block4a1.PORTBADDR1
address_b[1] => ram_block4a2.PORTBADDR1
address_b[1] => ram_block4a3.PORTBADDR1
address_b[1] => ram_block4a4.PORTBADDR1
address_b[1] => ram_block4a5.PORTBADDR1
address_b[1] => ram_block4a6.PORTBADDR1
address_b[1] => ram_block4a7.PORTBADDR1
address_b[1] => ram_block4a8.PORTBADDR1
address_b[1] => ram_block4a9.PORTBADDR1
address_b[1] => ram_block4a10.PORTBADDR1
address_b[1] => ram_block4a11.PORTBADDR1
address_b[1] => ram_block4a12.PORTBADDR1
address_b[1] => ram_block4a13.PORTBADDR1
address_b[1] => ram_block4a14.PORTBADDR1
address_b[1] => ram_block4a15.PORTBADDR1
address_b[2] => ram_block4a0.PORTBADDR2
address_b[2] => ram_block4a1.PORTBADDR2
address_b[2] => ram_block4a2.PORTBADDR2
address_b[2] => ram_block4a3.PORTBADDR2
address_b[2] => ram_block4a4.PORTBADDR2
address_b[2] => ram_block4a5.PORTBADDR2
address_b[2] => ram_block4a6.PORTBADDR2
address_b[2] => ram_block4a7.PORTBADDR2
address_b[2] => ram_block4a8.PORTBADDR2
address_b[2] => ram_block4a9.PORTBADDR2
address_b[2] => ram_block4a10.PORTBADDR2
address_b[2] => ram_block4a11.PORTBADDR2
address_b[2] => ram_block4a12.PORTBADDR2
address_b[2] => ram_block4a13.PORTBADDR2
address_b[2] => ram_block4a14.PORTBADDR2
address_b[2] => ram_block4a15.PORTBADDR2
address_b[3] => ram_block4a0.PORTBADDR3
address_b[3] => ram_block4a1.PORTBADDR3
address_b[3] => ram_block4a2.PORTBADDR3
address_b[3] => ram_block4a3.PORTBADDR3
address_b[3] => ram_block4a4.PORTBADDR3
address_b[3] => ram_block4a5.PORTBADDR3
address_b[3] => ram_block4a6.PORTBADDR3
address_b[3] => ram_block4a7.PORTBADDR3
address_b[3] => ram_block4a8.PORTBADDR3
address_b[3] => ram_block4a9.PORTBADDR3
address_b[3] => ram_block4a10.PORTBADDR3
address_b[3] => ram_block4a11.PORTBADDR3
address_b[3] => ram_block4a12.PORTBADDR3
address_b[3] => ram_block4a13.PORTBADDR3
address_b[3] => ram_block4a14.PORTBADDR3
address_b[3] => ram_block4a15.PORTBADDR3
address_b[4] => ram_block4a0.PORTBADDR4
address_b[4] => ram_block4a1.PORTBADDR4
address_b[4] => ram_block4a2.PORTBADDR4
address_b[4] => ram_block4a3.PORTBADDR4
address_b[4] => ram_block4a4.PORTBADDR4
address_b[4] => ram_block4a5.PORTBADDR4
address_b[4] => ram_block4a6.PORTBADDR4
address_b[4] => ram_block4a7.PORTBADDR4
address_b[4] => ram_block4a8.PORTBADDR4
address_b[4] => ram_block4a9.PORTBADDR4
address_b[4] => ram_block4a10.PORTBADDR4
address_b[4] => ram_block4a11.PORTBADDR4
address_b[4] => ram_block4a12.PORTBADDR4
address_b[4] => ram_block4a13.PORTBADDR4
address_b[4] => ram_block4a14.PORTBADDR4
address_b[4] => ram_block4a15.PORTBADDR4
address_b[5] => ram_block4a0.PORTBADDR5
address_b[5] => ram_block4a1.PORTBADDR5
address_b[5] => ram_block4a2.PORTBADDR5
address_b[5] => ram_block4a3.PORTBADDR5
address_b[5] => ram_block4a4.PORTBADDR5
address_b[5] => ram_block4a5.PORTBADDR5
address_b[5] => ram_block4a6.PORTBADDR5
address_b[5] => ram_block4a7.PORTBADDR5
address_b[5] => ram_block4a8.PORTBADDR5
address_b[5] => ram_block4a9.PORTBADDR5
address_b[5] => ram_block4a10.PORTBADDR5
address_b[5] => ram_block4a11.PORTBADDR5
address_b[5] => ram_block4a12.PORTBADDR5
address_b[5] => ram_block4a13.PORTBADDR5
address_b[5] => ram_block4a14.PORTBADDR5
address_b[5] => ram_block4a15.PORTBADDR5
address_b[6] => ram_block4a0.PORTBADDR6
address_b[6] => ram_block4a1.PORTBADDR6
address_b[6] => ram_block4a2.PORTBADDR6
address_b[6] => ram_block4a3.PORTBADDR6
address_b[6] => ram_block4a4.PORTBADDR6
address_b[6] => ram_block4a5.PORTBADDR6
address_b[6] => ram_block4a6.PORTBADDR6
address_b[6] => ram_block4a7.PORTBADDR6
address_b[6] => ram_block4a8.PORTBADDR6
address_b[6] => ram_block4a9.PORTBADDR6
address_b[6] => ram_block4a10.PORTBADDR6
address_b[6] => ram_block4a11.PORTBADDR6
address_b[6] => ram_block4a12.PORTBADDR6
address_b[6] => ram_block4a13.PORTBADDR6
address_b[6] => ram_block4a14.PORTBADDR6
address_b[6] => ram_block4a15.PORTBADDR6
address_b[7] => ram_block4a0.PORTBADDR7
address_b[7] => ram_block4a1.PORTBADDR7
address_b[7] => ram_block4a2.PORTBADDR7
address_b[7] => ram_block4a3.PORTBADDR7
address_b[7] => ram_block4a4.PORTBADDR7
address_b[7] => ram_block4a5.PORTBADDR7
address_b[7] => ram_block4a6.PORTBADDR7
address_b[7] => ram_block4a7.PORTBADDR7
address_b[7] => ram_block4a8.PORTBADDR7
address_b[7] => ram_block4a9.PORTBADDR7
address_b[7] => ram_block4a10.PORTBADDR7
address_b[7] => ram_block4a11.PORTBADDR7
address_b[7] => ram_block4a12.PORTBADDR7
address_b[7] => ram_block4a13.PORTBADDR7
address_b[7] => ram_block4a14.PORTBADDR7
address_b[7] => ram_block4a15.PORTBADDR7
address_b[8] => ram_block4a0.PORTBADDR8
address_b[8] => ram_block4a1.PORTBADDR8
address_b[8] => ram_block4a2.PORTBADDR8
address_b[8] => ram_block4a3.PORTBADDR8
address_b[8] => ram_block4a4.PORTBADDR8
address_b[8] => ram_block4a5.PORTBADDR8
address_b[8] => ram_block4a6.PORTBADDR8
address_b[8] => ram_block4a7.PORTBADDR8
address_b[8] => ram_block4a8.PORTBADDR8
address_b[8] => ram_block4a9.PORTBADDR8
address_b[8] => ram_block4a10.PORTBADDR8
address_b[8] => ram_block4a11.PORTBADDR8
address_b[8] => ram_block4a12.PORTBADDR8
address_b[8] => ram_block4a13.PORTBADDR8
address_b[8] => ram_block4a14.PORTBADDR8
address_b[8] => ram_block4a15.PORTBADDR8
addressstall_a => ram_block4a0.PORTAADDRSTALL
addressstall_a => ram_block4a1.PORTAADDRSTALL
addressstall_a => ram_block4a2.PORTAADDRSTALL
addressstall_a => ram_block4a3.PORTAADDRSTALL
addressstall_a => ram_block4a4.PORTAADDRSTALL
addressstall_a => ram_block4a5.PORTAADDRSTALL
addressstall_a => ram_block4a6.PORTAADDRSTALL
addressstall_a => ram_block4a7.PORTAADDRSTALL
addressstall_a => ram_block4a8.PORTAADDRSTALL
addressstall_a => ram_block4a9.PORTAADDRSTALL
addressstall_a => ram_block4a10.PORTAADDRSTALL
addressstall_a => ram_block4a11.PORTAADDRSTALL
addressstall_a => ram_block4a12.PORTAADDRSTALL
addressstall_a => ram_block4a13.PORTAADDRSTALL
addressstall_a => ram_block4a14.PORTAADDRSTALL
addressstall_a => ram_block4a15.PORTAADDRSTALL
clock0 => ram_block4a0.CLK0
clock0 => ram_block4a1.CLK0
clock0 => ram_block4a2.CLK0
clock0 => ram_block4a3.CLK0
clock0 => ram_block4a4.CLK0
clock0 => ram_block4a5.CLK0
clock0 => ram_block4a6.CLK0
clock0 => ram_block4a7.CLK0
clock0 => ram_block4a8.CLK0
clock0 => ram_block4a9.CLK0
clock0 => ram_block4a10.CLK0
clock0 => ram_block4a11.CLK0
clock0 => ram_block4a12.CLK0
clock0 => ram_block4a13.CLK0
clock0 => ram_block4a14.CLK0
clock0 => ram_block4a15.CLK0
clock1 => ram_block4a0.CLK1
clock1 => ram_block4a1.CLK1
clock1 => ram_block4a2.CLK1
clock1 => ram_block4a3.CLK1
clock1 => ram_block4a4.CLK1
clock1 => ram_block4a5.CLK1
clock1 => ram_block4a6.CLK1
clock1 => ram_block4a7.CLK1
clock1 => ram_block4a8.CLK1
clock1 => ram_block4a9.CLK1
clock1 => ram_block4a10.CLK1
clock1 => ram_block4a11.CLK1
clock1 => ram_block4a12.CLK1
clock1 => ram_block4a13.CLK1
clock1 => ram_block4a14.CLK1
clock1 => ram_block4a15.CLK1
clocken0 => ram_block4a0.ENA0
clocken0 => ram_block4a1.ENA0
clocken0 => ram_block4a2.ENA0
clocken0 => ram_block4a3.ENA0
clocken0 => ram_block4a4.ENA0
clocken0 => ram_block4a5.ENA0
clocken0 => ram_block4a6.ENA0
clocken0 => ram_block4a7.ENA0
clocken0 => ram_block4a8.ENA0
clocken0 => ram_block4a9.ENA0
clocken0 => ram_block4a10.ENA0
clocken0 => ram_block4a11.ENA0
clocken0 => ram_block4a12.ENA0
clocken0 => ram_block4a13.ENA0
clocken0 => ram_block4a14.ENA0
clocken0 => ram_block4a15.ENA0
data_a[0] => ram_block4a0.PORTADATAIN
data_a[1] => ram_block4a1.PORTADATAIN
data_a[2] => ram_block4a2.PORTADATAIN
data_a[3] => ram_block4a3.PORTADATAIN
data_a[4] => ram_block4a4.PORTADATAIN
data_a[5] => ram_block4a5.PORTADATAIN
data_a[6] => ram_block4a6.PORTADATAIN
data_a[7] => ram_block4a7.PORTADATAIN
data_a[8] => ram_block4a8.PORTADATAIN
data_a[9] => ram_block4a9.PORTADATAIN
data_a[10] => ram_block4a10.PORTADATAIN
data_a[11] => ram_block4a11.PORTADATAIN
data_a[12] => ram_block4a12.PORTADATAIN
data_a[13] => ram_block4a13.PORTADATAIN
data_a[14] => ram_block4a14.PORTADATAIN
data_a[15] => ram_block4a15.PORTADATAIN
data_b[0] => ram_block4a0.PORTBDATAIN
data_b[1] => ram_block4a1.PORTBDATAIN
data_b[2] => ram_block4a2.PORTBDATAIN
data_b[3] => ram_block4a3.PORTBDATAIN
data_b[4] => ram_block4a4.PORTBDATAIN
data_b[5] => ram_block4a5.PORTBDATAIN
data_b[6] => ram_block4a6.PORTBDATAIN
data_b[7] => ram_block4a7.PORTBDATAIN
data_b[8] => ram_block4a8.PORTBDATAIN
data_b[9] => ram_block4a9.PORTBDATAIN
data_b[10] => ram_block4a10.PORTBDATAIN
data_b[11] => ram_block4a11.PORTBDATAIN
data_b[12] => ram_block4a12.PORTBDATAIN
data_b[13] => ram_block4a13.PORTBDATAIN
data_b[14] => ram_block4a14.PORTBDATAIN
data_b[15] => ram_block4a15.PORTBDATAIN
q_a[0] <= ram_block4a0.PORTADATAOUT
q_a[1] <= ram_block4a1.PORTADATAOUT
q_a[2] <= ram_block4a2.PORTADATAOUT
q_a[3] <= ram_block4a3.PORTADATAOUT
q_a[4] <= ram_block4a4.PORTADATAOUT
q_a[5] <= ram_block4a5.PORTADATAOUT
q_a[6] <= ram_block4a6.PORTADATAOUT
q_a[7] <= ram_block4a7.PORTADATAOUT
q_a[8] <= ram_block4a8.PORTADATAOUT
q_a[9] <= ram_block4a9.PORTADATAOUT
q_a[10] <= ram_block4a10.PORTADATAOUT
q_a[11] <= ram_block4a11.PORTADATAOUT
q_a[12] <= ram_block4a12.PORTADATAOUT
q_a[13] <= ram_block4a13.PORTADATAOUT
q_a[14] <= ram_block4a14.PORTADATAOUT
q_a[15] <= ram_block4a15.PORTADATAOUT
q_b[0] <= ram_block4a0.PORTBDATAOUT
q_b[1] <= ram_block4a1.PORTBDATAOUT
q_b[2] <= ram_block4a2.PORTBDATAOUT
q_b[3] <= ram_block4a3.PORTBDATAOUT
q_b[4] <= ram_block4a4.PORTBDATAOUT
q_b[5] <= ram_block4a5.PORTBDATAOUT
q_b[6] <= ram_block4a6.PORTBDATAOUT
q_b[7] <= ram_block4a7.PORTBDATAOUT
q_b[8] <= ram_block4a8.PORTBDATAOUT
q_b[9] <= ram_block4a9.PORTBDATAOUT
q_b[10] <= ram_block4a10.PORTBDATAOUT
q_b[11] <= ram_block4a11.PORTBDATAOUT
q_b[12] <= ram_block4a12.PORTBDATAOUT
q_b[13] <= ram_block4a13.PORTBDATAOUT
q_b[14] <= ram_block4a14.PORTBDATAOUT
q_b[15] <= ram_block4a15.PORTBDATAOUT
wren_a => ram_block4a0.PORTAWE
wren_a => ram_block4a1.PORTAWE
wren_a => ram_block4a2.PORTAWE
wren_a => ram_block4a3.PORTAWE
wren_a => ram_block4a4.PORTAWE
wren_a => ram_block4a5.PORTAWE
wren_a => ram_block4a6.PORTAWE
wren_a => ram_block4a7.PORTAWE
wren_a => ram_block4a8.PORTAWE
wren_a => ram_block4a9.PORTAWE
wren_a => ram_block4a10.PORTAWE
wren_a => ram_block4a11.PORTAWE
wren_a => ram_block4a12.PORTAWE
wren_a => ram_block4a13.PORTAWE
wren_a => ram_block4a14.PORTAWE
wren_a => ram_block4a15.PORTAWE
wren_b => ram_block4a0.PORTBRE
wren_b => ram_block4a1.PORTBRE
wren_b => ram_block4a2.PORTBRE
wren_b => ram_block4a3.PORTBRE
wren_b => ram_block4a4.PORTBRE
wren_b => ram_block4a5.PORTBRE
wren_b => ram_block4a6.PORTBRE
wren_b => ram_block4a7.PORTBRE
wren_b => ram_block4a8.PORTBRE
wren_b => ram_block4a9.PORTBRE
wren_b => ram_block4a10.PORTBRE
wren_b => ram_block4a11.PORTBRE
wren_b => ram_block4a12.PORTBRE
wren_b => ram_block4a13.PORTBRE
wren_b => ram_block4a14.PORTBRE
wren_b => ram_block4a15.PORTBRE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_mcc:rdaclr
clock => dffe5a[0].CLK
clrn => dffe5a[0].ACLR
q[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe6a[9].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe6a[9].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
clock => dffpipe_pe9:dffpipe7.clock
clrn => dffpipe_pe9:dffpipe7.clrn
d[0] => dffpipe_pe9:dffpipe7.d[0]
d[1] => dffpipe_pe9:dffpipe7.d[1]
d[2] => dffpipe_pe9:dffpipe7.d[2]
d[3] => dffpipe_pe9:dffpipe7.d[3]
d[4] => dffpipe_pe9:dffpipe7.d[4]
d[5] => dffpipe_pe9:dffpipe7.d[5]
d[6] => dffpipe_pe9:dffpipe7.d[6]
d[7] => dffpipe_pe9:dffpipe7.d[7]
d[8] => dffpipe_pe9:dffpipe7.d[8]
d[9] => dffpipe_pe9:dffpipe7.d[9]
q[0] <= dffpipe_pe9:dffpipe7.q[0]
q[1] <= dffpipe_pe9:dffpipe7.q[1]
q[2] <= dffpipe_pe9:dffpipe7.q[2]
q[3] <= dffpipe_pe9:dffpipe7.q[3]
q[4] <= dffpipe_pe9:dffpipe7.q[4]
q[5] <= dffpipe_pe9:dffpipe7.q[5]
q[6] <= dffpipe_pe9:dffpipe7.q[6]
q[7] <= dffpipe_pe9:dffpipe7.q[7]
q[8] <= dffpipe_pe9:dffpipe7.q[8]
q[9] <= dffpipe_pe9:dffpipe7.q[9]


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
clrn => dffe9a[9].ACLR
clrn => dffe9a[8].ACLR
clrn => dffe9a[7].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
q[0] <= dffe9a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe9a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe9a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe9a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe9a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe9a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe9a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe9a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe9a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe9a[9].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe6a[9].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe6a[9].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
clock => dffpipe_qe9:dffpipe10.clock
clrn => dffpipe_qe9:dffpipe10.clrn
d[0] => dffpipe_qe9:dffpipe10.d[0]
d[1] => dffpipe_qe9:dffpipe10.d[1]
d[2] => dffpipe_qe9:dffpipe10.d[2]
d[3] => dffpipe_qe9:dffpipe10.d[3]
d[4] => dffpipe_qe9:dffpipe10.d[4]
d[5] => dffpipe_qe9:dffpipe10.d[5]
d[6] => dffpipe_qe9:dffpipe10.d[6]
d[7] => dffpipe_qe9:dffpipe10.d[7]
d[8] => dffpipe_qe9:dffpipe10.d[8]
d[9] => dffpipe_qe9:dffpipe10.d[9]
q[0] <= dffpipe_qe9:dffpipe10.q[0]
q[1] <= dffpipe_qe9:dffpipe10.q[1]
q[2] <= dffpipe_qe9:dffpipe10.q[2]
q[3] <= dffpipe_qe9:dffpipe10.q[3]
q[4] <= dffpipe_qe9:dffpipe10.q[4]
q[5] <= dffpipe_qe9:dffpipe10.q[5]
q[6] <= dffpipe_qe9:dffpipe10.q[6]
q[7] <= dffpipe_qe9:dffpipe10.q[7]
q[8] <= dffpipe_qe9:dffpipe10.q[8]
q[9] <= dffpipe_qe9:dffpipe10.q[9]


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2
aclr => aclr~0.IN1
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
rdclk => rdclk~0.IN1
rdreq => rdreq~0.IN1
wrclk => wrclk~0.IN1
wrreq => wrreq~0.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
data[0] => dcfifo_hlk1:auto_generated.data[0]
data[1] => dcfifo_hlk1:auto_generated.data[1]
data[2] => dcfifo_hlk1:auto_generated.data[2]
data[3] => dcfifo_hlk1:auto_generated.data[3]
data[4] => dcfifo_hlk1:auto_generated.data[4]
data[5] => dcfifo_hlk1:auto_generated.data[5]
data[6] => dcfifo_hlk1:auto_generated.data[6]
data[7] => dcfifo_hlk1:auto_generated.data[7]
data[8] => dcfifo_hlk1:auto_generated.data[8]
data[9] => dcfifo_hlk1:auto_generated.data[9]
data[10] => dcfifo_hlk1:auto_generated.data[10]
data[11] => dcfifo_hlk1:auto_generated.data[11]
data[12] => dcfifo_hlk1:auto_generated.data[12]
data[13] => dcfifo_hlk1:auto_generated.data[13]
data[14] => dcfifo_hlk1:auto_generated.data[14]
data[15] => dcfifo_hlk1:auto_generated.data[15]
q[0] <= dcfifo_hlk1:auto_generated.q[0]
q[1] <= dcfifo_hlk1:auto_generated.q[1]
q[2] <= dcfifo_hlk1:auto_generated.q[2]
q[3] <= dcfifo_hlk1:auto_generated.q[3]
q[4] <= dcfifo_hlk1:auto_generated.q[4]
q[5] <= dcfifo_hlk1:auto_generated.q[5]
q[6] <= dcfifo_hlk1:auto_generated.q[6]
q[7] <= dcfifo_hlk1:auto_generated.q[7]
q[8] <= dcfifo_hlk1:auto_generated.q[8]
q[9] <= dcfifo_hlk1:auto_generated.q[9]
q[10] <= dcfifo_hlk1:auto_generated.q[10]
q[11] <= dcfifo_hlk1:auto_generated.q[11]
q[12] <= dcfifo_hlk1:auto_generated.q[12]
q[13] <= dcfifo_hlk1:auto_generated.q[13]
q[14] <= dcfifo_hlk1:auto_generated.q[14]
q[15] <= dcfifo_hlk1:auto_generated.q[15]
rdclk => dcfifo_hlk1:auto_generated.rdclk
rdreq => dcfifo_hlk1:auto_generated.rdreq
wrclk => dcfifo_hlk1:auto_generated.wrclk
wrreq => dcfifo_hlk1:auto_generated.wrreq
aclr => dcfifo_hlk1:auto_generated.aclr
rdempty <= dcfifo_hlk1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_hlk1:auto_generated.wrfull
rdusedw[0] <= dcfifo_hlk1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_hlk1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_hlk1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_hlk1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_hlk1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_hlk1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_hlk1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_hlk1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_hlk1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_hlk1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_hlk1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_hlk1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_hlk1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_hlk1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_hlk1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_hlk1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_hlk1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_hlk1:auto_generated.wrusedw[8]


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated
aclr => a_graycounter_fgc:wrptr_g1p.aclr
aclr => a_graycounter_egc:wrptr_gp.aclr
aclr => altsyncram_q631:fifo_ram.aclr1
data[0] => altsyncram_q631:fifo_ram.data_a[0]
data[1] => altsyncram_q631:fifo_ram.data_a[1]
data[2] => altsyncram_q631:fifo_ram.data_a[2]
data[3] => altsyncram_q631:fifo_ram.data_a[3]
data[4] => altsyncram_q631:fifo_ram.data_a[4]
data[5] => altsyncram_q631:fifo_ram.data_a[5]
data[6] => altsyncram_q631:fifo_ram.data_a[6]
data[7] => altsyncram_q631:fifo_ram.data_a[7]
data[8] => altsyncram_q631:fifo_ram.data_a[8]
data[9] => altsyncram_q631:fifo_ram.data_a[9]
data[10] => altsyncram_q631:fifo_ram.data_a[10]
data[11] => altsyncram_q631:fifo_ram.data_a[11]
data[12] => altsyncram_q631:fifo_ram.data_a[12]
data[13] => altsyncram_q631:fifo_ram.data_a[13]
data[14] => altsyncram_q631:fifo_ram.data_a[14]
data[15] => altsyncram_q631:fifo_ram.data_a[15]
q[0] <= altsyncram_q631:fifo_ram.q_b[0]
q[1] <= altsyncram_q631:fifo_ram.q_b[1]
q[2] <= altsyncram_q631:fifo_ram.q_b[2]
q[3] <= altsyncram_q631:fifo_ram.q_b[3]
q[4] <= altsyncram_q631:fifo_ram.q_b[4]
q[5] <= altsyncram_q631:fifo_ram.q_b[5]
q[6] <= altsyncram_q631:fifo_ram.q_b[6]
q[7] <= altsyncram_q631:fifo_ram.q_b[7]
q[8] <= altsyncram_q631:fifo_ram.q_b[8]
q[9] <= altsyncram_q631:fifo_ram.q_b[9]
q[10] <= altsyncram_q631:fifo_ram.q_b[10]
q[11] <= altsyncram_q631:fifo_ram.q_b[11]
q[12] <= altsyncram_q631:fifo_ram.q_b[12]
q[13] <= altsyncram_q631:fifo_ram.q_b[13]
q[14] <= altsyncram_q631:fifo_ram.q_b[14]
q[15] <= altsyncram_q631:fifo_ram.q_b[15]
rdclk => a_graycounter_o96:rdptr_g1p.clock
rdclk => altsyncram_q631:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_vd8:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= rdempty_eq_comp_aeb_int.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_fgc:wrptr_g1p.clock
wrclk => a_graycounter_egc:wrptr_gp.clock
wrclk => altsyncram_q631:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_0e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= wrfull_eq_comp_aeb_int.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_o96:rdptr_g1p
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_fgc:wrptr_g1p
clock => counter_ffa0.CLK
clock => counter_ffa1.CLK
clock => counter_ffa2.CLK
clock => counter_ffa3.CLK
clock => counter_ffa4.CLK
clock => counter_ffa5.CLK
clock => counter_ffa6.CLK
clock => counter_ffa7.CLK
clock => counter_ffa8.CLK
clock => counter_ffa9.CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa9.DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|a_graycounter_egc:wrptr_gp
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram
aclr1 => altsyncram_k1g1:altsyncram3.aclr1
address_a[0] => altsyncram_k1g1:altsyncram3.address_b[0]
address_a[1] => altsyncram_k1g1:altsyncram3.address_b[1]
address_a[2] => altsyncram_k1g1:altsyncram3.address_b[2]
address_a[3] => altsyncram_k1g1:altsyncram3.address_b[3]
address_a[4] => altsyncram_k1g1:altsyncram3.address_b[4]
address_a[5] => altsyncram_k1g1:altsyncram3.address_b[5]
address_a[6] => altsyncram_k1g1:altsyncram3.address_b[6]
address_a[7] => altsyncram_k1g1:altsyncram3.address_b[7]
address_a[8] => altsyncram_k1g1:altsyncram3.address_b[8]
address_b[0] => altsyncram_k1g1:altsyncram3.address_a[0]
address_b[1] => altsyncram_k1g1:altsyncram3.address_a[1]
address_b[2] => altsyncram_k1g1:altsyncram3.address_a[2]
address_b[3] => altsyncram_k1g1:altsyncram3.address_a[3]
address_b[4] => altsyncram_k1g1:altsyncram3.address_a[4]
address_b[5] => altsyncram_k1g1:altsyncram3.address_a[5]
address_b[6] => altsyncram_k1g1:altsyncram3.address_a[6]
address_b[7] => altsyncram_k1g1:altsyncram3.address_a[7]
address_b[8] => altsyncram_k1g1:altsyncram3.address_a[8]
addressstall_b => altsyncram_k1g1:altsyncram3.addressstall_a
clock0 => altsyncram_k1g1:altsyncram3.clock1
clock1 => altsyncram_k1g1:altsyncram3.clock0
clocken1 => altsyncram_k1g1:altsyncram3.clocken0
data_a[0] => altsyncram_k1g1:altsyncram3.data_b[0]
data_a[1] => altsyncram_k1g1:altsyncram3.data_b[1]
data_a[2] => altsyncram_k1g1:altsyncram3.data_b[2]
data_a[3] => altsyncram_k1g1:altsyncram3.data_b[3]
data_a[4] => altsyncram_k1g1:altsyncram3.data_b[4]
data_a[5] => altsyncram_k1g1:altsyncram3.data_b[5]
data_a[6] => altsyncram_k1g1:altsyncram3.data_b[6]
data_a[7] => altsyncram_k1g1:altsyncram3.data_b[7]
data_a[8] => altsyncram_k1g1:altsyncram3.data_b[8]
data_a[9] => altsyncram_k1g1:altsyncram3.data_b[9]
data_a[10] => altsyncram_k1g1:altsyncram3.data_b[10]
data_a[11] => altsyncram_k1g1:altsyncram3.data_b[11]
data_a[12] => altsyncram_k1g1:altsyncram3.data_b[12]
data_a[13] => altsyncram_k1g1:altsyncram3.data_b[13]
data_a[14] => altsyncram_k1g1:altsyncram3.data_b[14]
data_a[15] => altsyncram_k1g1:altsyncram3.data_b[15]
q_b[0] <= altsyncram_k1g1:altsyncram3.q_a[0]
q_b[1] <= altsyncram_k1g1:altsyncram3.q_a[1]
q_b[2] <= altsyncram_k1g1:altsyncram3.q_a[2]
q_b[3] <= altsyncram_k1g1:altsyncram3.q_a[3]
q_b[4] <= altsyncram_k1g1:altsyncram3.q_a[4]
q_b[5] <= altsyncram_k1g1:altsyncram3.q_a[5]
q_b[6] <= altsyncram_k1g1:altsyncram3.q_a[6]
q_b[7] <= altsyncram_k1g1:altsyncram3.q_a[7]
q_b[8] <= altsyncram_k1g1:altsyncram3.q_a[8]
q_b[9] <= altsyncram_k1g1:altsyncram3.q_a[9]
q_b[10] <= altsyncram_k1g1:altsyncram3.q_a[10]
q_b[11] <= altsyncram_k1g1:altsyncram3.q_a[11]
q_b[12] <= altsyncram_k1g1:altsyncram3.q_a[12]
q_b[13] <= altsyncram_k1g1:altsyncram3.q_a[13]
q_b[14] <= altsyncram_k1g1:altsyncram3.q_a[14]
q_b[15] <= altsyncram_k1g1:altsyncram3.q_a[15]
wren_a => altsyncram_k1g1:altsyncram3.wren_b


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|altsyncram_q631:fifo_ram|altsyncram_k1g1:altsyncram3
aclr1 => ram_block4a0.CLR1
aclr1 => ram_block4a1.CLR1
aclr1 => ram_block4a2.CLR1
aclr1 => ram_block4a3.CLR1
aclr1 => ram_block4a4.CLR1
aclr1 => ram_block4a5.CLR1
aclr1 => ram_block4a6.CLR1
aclr1 => ram_block4a7.CLR1
aclr1 => ram_block4a8.CLR1
aclr1 => ram_block4a9.CLR1
aclr1 => ram_block4a10.CLR1
aclr1 => ram_block4a11.CLR1
aclr1 => ram_block4a12.CLR1
aclr1 => ram_block4a13.CLR1
aclr1 => ram_block4a14.CLR1
aclr1 => ram_block4a15.CLR1
address_a[0] => ram_block4a0.PORTAADDR
address_a[0] => ram_block4a1.PORTAADDR
address_a[0] => ram_block4a2.PORTAADDR
address_a[0] => ram_block4a3.PORTAADDR
address_a[0] => ram_block4a4.PORTAADDR
address_a[0] => ram_block4a5.PORTAADDR
address_a[0] => ram_block4a6.PORTAADDR
address_a[0] => ram_block4a7.PORTAADDR
address_a[0] => ram_block4a8.PORTAADDR
address_a[0] => ram_block4a9.PORTAADDR
address_a[0] => ram_block4a10.PORTAADDR
address_a[0] => ram_block4a11.PORTAADDR
address_a[0] => ram_block4a12.PORTAADDR
address_a[0] => ram_block4a13.PORTAADDR
address_a[0] => ram_block4a14.PORTAADDR
address_a[0] => ram_block4a15.PORTAADDR
address_a[1] => ram_block4a0.PORTAADDR1
address_a[1] => ram_block4a1.PORTAADDR1
address_a[1] => ram_block4a2.PORTAADDR1
address_a[1] => ram_block4a3.PORTAADDR1
address_a[1] => ram_block4a4.PORTAADDR1
address_a[1] => ram_block4a5.PORTAADDR1
address_a[1] => ram_block4a6.PORTAADDR1
address_a[1] => ram_block4a7.PORTAADDR1
address_a[1] => ram_block4a8.PORTAADDR1
address_a[1] => ram_block4a9.PORTAADDR1
address_a[1] => ram_block4a10.PORTAADDR1
address_a[1] => ram_block4a11.PORTAADDR1
address_a[1] => ram_block4a12.PORTAADDR1
address_a[1] => ram_block4a13.PORTAADDR1
address_a[1] => ram_block4a14.PORTAADDR1
address_a[1] => ram_block4a15.PORTAADDR1
address_a[2] => ram_block4a0.PORTAADDR2
address_a[2] => ram_block4a1.PORTAADDR2
address_a[2] => ram_block4a2.PORTAADDR2
address_a[2] => ram_block4a3.PORTAADDR2
address_a[2] => ram_block4a4.PORTAADDR2
address_a[2] => ram_block4a5.PORTAADDR2
address_a[2] => ram_block4a6.PORTAADDR2
address_a[2] => ram_block4a7.PORTAADDR2
address_a[2] => ram_block4a8.PORTAADDR2
address_a[2] => ram_block4a9.PORTAADDR2
address_a[2] => ram_block4a10.PORTAADDR2
address_a[2] => ram_block4a11.PORTAADDR2
address_a[2] => ram_block4a12.PORTAADDR2
address_a[2] => ram_block4a13.PORTAADDR2
address_a[2] => ram_block4a14.PORTAADDR2
address_a[2] => ram_block4a15.PORTAADDR2
address_a[3] => ram_block4a0.PORTAADDR3
address_a[3] => ram_block4a1.PORTAADDR3
address_a[3] => ram_block4a2.PORTAADDR3
address_a[3] => ram_block4a3.PORTAADDR3
address_a[3] => ram_block4a4.PORTAADDR3
address_a[3] => ram_block4a5.PORTAADDR3
address_a[3] => ram_block4a6.PORTAADDR3
address_a[3] => ram_block4a7.PORTAADDR3
address_a[3] => ram_block4a8.PORTAADDR3
address_a[3] => ram_block4a9.PORTAADDR3
address_a[3] => ram_block4a10.PORTAADDR3
address_a[3] => ram_block4a11.PORTAADDR3
address_a[3] => ram_block4a12.PORTAADDR3
address_a[3] => ram_block4a13.PORTAADDR3
address_a[3] => ram_block4a14.PORTAADDR3
address_a[3] => ram_block4a15.PORTAADDR3
address_a[4] => ram_block4a0.PORTAADDR4
address_a[4] => ram_block4a1.PORTAADDR4
address_a[4] => ram_block4a2.PORTAADDR4
address_a[4] => ram_block4a3.PORTAADDR4
address_a[4] => ram_block4a4.PORTAADDR4
address_a[4] => ram_block4a5.PORTAADDR4
address_a[4] => ram_block4a6.PORTAADDR4
address_a[4] => ram_block4a7.PORTAADDR4
address_a[4] => ram_block4a8.PORTAADDR4
address_a[4] => ram_block4a9.PORTAADDR4
address_a[4] => ram_block4a10.PORTAADDR4
address_a[4] => ram_block4a11.PORTAADDR4
address_a[4] => ram_block4a12.PORTAADDR4
address_a[4] => ram_block4a13.PORTAADDR4
address_a[4] => ram_block4a14.PORTAADDR4
address_a[4] => ram_block4a15.PORTAADDR4
address_a[5] => ram_block4a0.PORTAADDR5
address_a[5] => ram_block4a1.PORTAADDR5
address_a[5] => ram_block4a2.PORTAADDR5
address_a[5] => ram_block4a3.PORTAADDR5
address_a[5] => ram_block4a4.PORTAADDR5
address_a[5] => ram_block4a5.PORTAADDR5
address_a[5] => ram_block4a6.PORTAADDR5
address_a[5] => ram_block4a7.PORTAADDR5
address_a[5] => ram_block4a8.PORTAADDR5
address_a[5] => ram_block4a9.PORTAADDR5
address_a[5] => ram_block4a10.PORTAADDR5
address_a[5] => ram_block4a11.PORTAADDR5
address_a[5] => ram_block4a12.PORTAADDR5
address_a[5] => ram_block4a13.PORTAADDR5
address_a[5] => ram_block4a14.PORTAADDR5
address_a[5] => ram_block4a15.PORTAADDR5
address_a[6] => ram_block4a0.PORTAADDR6
address_a[6] => ram_block4a1.PORTAADDR6
address_a[6] => ram_block4a2.PORTAADDR6
address_a[6] => ram_block4a3.PORTAADDR6
address_a[6] => ram_block4a4.PORTAADDR6
address_a[6] => ram_block4a5.PORTAADDR6
address_a[6] => ram_block4a6.PORTAADDR6
address_a[6] => ram_block4a7.PORTAADDR6
address_a[6] => ram_block4a8.PORTAADDR6
address_a[6] => ram_block4a9.PORTAADDR6
address_a[6] => ram_block4a10.PORTAADDR6
address_a[6] => ram_block4a11.PORTAADDR6
address_a[6] => ram_block4a12.PORTAADDR6
address_a[6] => ram_block4a13.PORTAADDR6
address_a[6] => ram_block4a14.PORTAADDR6
address_a[6] => ram_block4a15.PORTAADDR6
address_a[7] => ram_block4a0.PORTAADDR7
address_a[7] => ram_block4a1.PORTAADDR7
address_a[7] => ram_block4a2.PORTAADDR7
address_a[7] => ram_block4a3.PORTAADDR7
address_a[7] => ram_block4a4.PORTAADDR7
address_a[7] => ram_block4a5.PORTAADDR7
address_a[7] => ram_block4a6.PORTAADDR7
address_a[7] => ram_block4a7.PORTAADDR7
address_a[7] => ram_block4a8.PORTAADDR7
address_a[7] => ram_block4a9.PORTAADDR7
address_a[7] => ram_block4a10.PORTAADDR7
address_a[7] => ram_block4a11.PORTAADDR7
address_a[7] => ram_block4a12.PORTAADDR7
address_a[7] => ram_block4a13.PORTAADDR7
address_a[7] => ram_block4a14.PORTAADDR7
address_a[7] => ram_block4a15.PORTAADDR7
address_a[8] => ram_block4a0.PORTAADDR8
address_a[8] => ram_block4a1.PORTAADDR8
address_a[8] => ram_block4a2.PORTAADDR8
address_a[8] => ram_block4a3.PORTAADDR8
address_a[8] => ram_block4a4.PORTAADDR8
address_a[8] => ram_block4a5.PORTAADDR8
address_a[8] => ram_block4a6.PORTAADDR8
address_a[8] => ram_block4a7.PORTAADDR8
address_a[8] => ram_block4a8.PORTAADDR8
address_a[8] => ram_block4a9.PORTAADDR8
address_a[8] => ram_block4a10.PORTAADDR8
address_a[8] => ram_block4a11.PORTAADDR8
address_a[8] => ram_block4a12.PORTAADDR8
address_a[8] => ram_block4a13.PORTAADDR8
address_a[8] => ram_block4a14.PORTAADDR8
address_a[8] => ram_block4a15.PORTAADDR8
address_b[0] => ram_block4a0.PORTBADDR
address_b[0] => ram_block4a1.PORTBADDR
address_b[0] => ram_block4a2.PORTBADDR
address_b[0] => ram_block4a3.PORTBADDR
address_b[0] => ram_block4a4.PORTBADDR
address_b[0] => ram_block4a5.PORTBADDR
address_b[0] => ram_block4a6.PORTBADDR
address_b[0] => ram_block4a7.PORTBADDR
address_b[0] => ram_block4a8.PORTBADDR
address_b[0] => ram_block4a9.PORTBADDR
address_b[0] => ram_block4a10.PORTBADDR
address_b[0] => ram_block4a11.PORTBADDR
address_b[0] => ram_block4a12.PORTBADDR
address_b[0] => ram_block4a13.PORTBADDR
address_b[0] => ram_block4a14.PORTBADDR
address_b[0] => ram_block4a15.PORTBADDR
address_b[1] => ram_block4a0.PORTBADDR1
address_b[1] => ram_block4a1.PORTBADDR1
address_b[1] => ram_block4a2.PORTBADDR1
address_b[1] => ram_block4a3.PORTBADDR1
address_b[1] => ram_block4a4.PORTBADDR1
address_b[1] => ram_block4a5.PORTBADDR1
address_b[1] => ram_block4a6.PORTBADDR1
address_b[1] => ram_block4a7.PORTBADDR1
address_b[1] => ram_block4a8.PORTBADDR1
address_b[1] => ram_block4a9.PORTBADDR1
address_b[1] => ram_block4a10.PORTBADDR1
address_b[1] => ram_block4a11.PORTBADDR1
address_b[1] => ram_block4a12.PORTBADDR1
address_b[1] => ram_block4a13.PORTBADDR1
address_b[1] => ram_block4a14.PORTBADDR1
address_b[1] => ram_block4a15.PORTBADDR1
address_b[2] => ram_block4a0.PORTBADDR2
address_b[2] => ram_block4a1.PORTBADDR2
address_b[2] => ram_block4a2.PORTBADDR2
address_b[2] => ram_block4a3.PORTBADDR2
address_b[2] => ram_block4a4.PORTBADDR2
address_b[2] => ram_block4a5.PORTBADDR2
address_b[2] => ram_block4a6.PORTBADDR2
address_b[2] => ram_block4a7.PORTBADDR2
address_b[2] => ram_block4a8.PORTBADDR2
address_b[2] => ram_block4a9.PORTBADDR2
address_b[2] => ram_block4a10.PORTBADDR2
address_b[2] => ram_block4a11.PORTBADDR2
address_b[2] => ram_block4a12.PORTBADDR2
address_b[2] => ram_block4a13.PORTBADDR2
address_b[2] => ram_block4a14.PORTBADDR2
address_b[2] => ram_block4a15.PORTBADDR2
address_b[3] => ram_block4a0.PORTBADDR3
address_b[3] => ram_block4a1.PORTBADDR3
address_b[3] => ram_block4a2.PORTBADDR3
address_b[3] => ram_block4a3.PORTBADDR3
address_b[3] => ram_block4a4.PORTBADDR3
address_b[3] => ram_block4a5.PORTBADDR3
address_b[3] => ram_block4a6.PORTBADDR3
address_b[3] => ram_block4a7.PORTBADDR3
address_b[3] => ram_block4a8.PORTBADDR3
address_b[3] => ram_block4a9.PORTBADDR3
address_b[3] => ram_block4a10.PORTBADDR3
address_b[3] => ram_block4a11.PORTBADDR3
address_b[3] => ram_block4a12.PORTBADDR3
address_b[3] => ram_block4a13.PORTBADDR3
address_b[3] => ram_block4a14.PORTBADDR3
address_b[3] => ram_block4a15.PORTBADDR3
address_b[4] => ram_block4a0.PORTBADDR4
address_b[4] => ram_block4a1.PORTBADDR4
address_b[4] => ram_block4a2.PORTBADDR4
address_b[4] => ram_block4a3.PORTBADDR4
address_b[4] => ram_block4a4.PORTBADDR4
address_b[4] => ram_block4a5.PORTBADDR4
address_b[4] => ram_block4a6.PORTBADDR4
address_b[4] => ram_block4a7.PORTBADDR4
address_b[4] => ram_block4a8.PORTBADDR4
address_b[4] => ram_block4a9.PORTBADDR4
address_b[4] => ram_block4a10.PORTBADDR4
address_b[4] => ram_block4a11.PORTBADDR4
address_b[4] => ram_block4a12.PORTBADDR4
address_b[4] => ram_block4a13.PORTBADDR4
address_b[4] => ram_block4a14.PORTBADDR4
address_b[4] => ram_block4a15.PORTBADDR4
address_b[5] => ram_block4a0.PORTBADDR5
address_b[5] => ram_block4a1.PORTBADDR5
address_b[5] => ram_block4a2.PORTBADDR5
address_b[5] => ram_block4a3.PORTBADDR5
address_b[5] => ram_block4a4.PORTBADDR5
address_b[5] => ram_block4a5.PORTBADDR5
address_b[5] => ram_block4a6.PORTBADDR5
address_b[5] => ram_block4a7.PORTBADDR5
address_b[5] => ram_block4a8.PORTBADDR5
address_b[5] => ram_block4a9.PORTBADDR5
address_b[5] => ram_block4a10.PORTBADDR5
address_b[5] => ram_block4a11.PORTBADDR5
address_b[5] => ram_block4a12.PORTBADDR5
address_b[5] => ram_block4a13.PORTBADDR5
address_b[5] => ram_block4a14.PORTBADDR5
address_b[5] => ram_block4a15.PORTBADDR5
address_b[6] => ram_block4a0.PORTBADDR6
address_b[6] => ram_block4a1.PORTBADDR6
address_b[6] => ram_block4a2.PORTBADDR6
address_b[6] => ram_block4a3.PORTBADDR6
address_b[6] => ram_block4a4.PORTBADDR6
address_b[6] => ram_block4a5.PORTBADDR6
address_b[6] => ram_block4a6.PORTBADDR6
address_b[6] => ram_block4a7.PORTBADDR6
address_b[6] => ram_block4a8.PORTBADDR6
address_b[6] => ram_block4a9.PORTBADDR6
address_b[6] => ram_block4a10.PORTBADDR6
address_b[6] => ram_block4a11.PORTBADDR6
address_b[6] => ram_block4a12.PORTBADDR6
address_b[6] => ram_block4a13.PORTBADDR6
address_b[6] => ram_block4a14.PORTBADDR6
address_b[6] => ram_block4a15.PORTBADDR6
address_b[7] => ram_block4a0.PORTBADDR7
address_b[7] => ram_block4a1.PORTBADDR7
address_b[7] => ram_block4a2.PORTBADDR7
address_b[7] => ram_block4a3.PORTBADDR7
address_b[7] => ram_block4a4.PORTBADDR7
address_b[7] => ram_block4a5.PORTBADDR7
address_b[7] => ram_block4a6.PORTBADDR7
address_b[7] => ram_block4a7.PORTBADDR7
address_b[7] => ram_block4a8.PORTBADDR7
address_b[7] => ram_block4a9.PORTBADDR7
address_b[7] => ram_block4a10.PORTBADDR7
address_b[7] => ram_block4a11.PORTBADDR7
address_b[7] => ram_block4a12.PORTBADDR7
address_b[7] => ram_block4a13.PORTBADDR7
address_b[7] => ram_block4a14.PORTBADDR7
address_b[7] => ram_block4a15.PORTBADDR7
address_b[8] => ram_block4a0.PORTBADDR8
address_b[8] => ram_block4a1.PORTBADDR8
address_b[8] => ram_block4a2.PORTBADDR8
address_b[8] => ram_block4a3.PORTBADDR8
address_b[8] => ram_block4a4.PORTBADDR8
address_b[8] => ram_block4a5.PORTBADDR8
address_b[8] => ram_block4a6.PORTBADDR8
address_b[8] => ram_block4a7.PORTBADDR8
address_b[8] => ram_block4a8.PORTBADDR8
address_b[8] => ram_block4a9.PORTBADDR8
address_b[8] => ram_block4a10.PORTBADDR8
address_b[8] => ram_block4a11.PORTBADDR8
address_b[8] => ram_block4a12.PORTBADDR8
address_b[8] => ram_block4a13.PORTBADDR8
address_b[8] => ram_block4a14.PORTBADDR8
address_b[8] => ram_block4a15.PORTBADDR8
addressstall_a => ram_block4a0.PORTAADDRSTALL
addressstall_a => ram_block4a1.PORTAADDRSTALL
addressstall_a => ram_block4a2.PORTAADDRSTALL
addressstall_a => ram_block4a3.PORTAADDRSTALL
addressstall_a => ram_block4a4.PORTAADDRSTALL
addressstall_a => ram_block4a5.PORTAADDRSTALL
addressstall_a => ram_block4a6.PORTAADDRSTALL
addressstall_a => ram_block4a7.PORTAADDRSTALL
addressstall_a => ram_block4a8.PORTAADDRSTALL
addressstall_a => ram_block4a9.PORTAADDRSTALL
addressstall_a => ram_block4a10.PORTAADDRSTALL
addressstall_a => ram_block4a11.PORTAADDRSTALL
addressstall_a => ram_block4a12.PORTAADDRSTALL
addressstall_a => ram_block4a13.PORTAADDRSTALL
addressstall_a => ram_block4a14.PORTAADDRSTALL
addressstall_a => ram_block4a15.PORTAADDRSTALL
clock0 => ram_block4a0.CLK0
clock0 => ram_block4a1.CLK0
clock0 => ram_block4a2.CLK0
clock0 => ram_block4a3.CLK0
clock0 => ram_block4a4.CLK0
clock0 => ram_block4a5.CLK0
clock0 => ram_block4a6.CLK0
clock0 => ram_block4a7.CLK0
clock0 => ram_block4a8.CLK0
clock0 => ram_block4a9.CLK0
clock0 => ram_block4a10.CLK0
clock0 => ram_block4a11.CLK0
clock0 => ram_block4a12.CLK0
clock0 => ram_block4a13.CLK0
clock0 => ram_block4a14.CLK0
clock0 => ram_block4a15.CLK0
clock1 => ram_block4a0.CLK1
clock1 => ram_block4a1.CLK1
clock1 => ram_block4a2.CLK1
clock1 => ram_block4a3.CLK1
clock1 => ram_block4a4.CLK1
clock1 => ram_block4a5.CLK1
clock1 => ram_block4a6.CLK1
clock1 => ram_block4a7.CLK1
clock1 => ram_block4a8.CLK1
clock1 => ram_block4a9.CLK1
clock1 => ram_block4a10.CLK1
clock1 => ram_block4a11.CLK1
clock1 => ram_block4a12.CLK1
clock1 => ram_block4a13.CLK1
clock1 => ram_block4a14.CLK1
clock1 => ram_block4a15.CLK1
clocken0 => ram_block4a0.ENA0
clocken0 => ram_block4a1.ENA0
clocken0 => ram_block4a2.ENA0
clocken0 => ram_block4a3.ENA0
clocken0 => ram_block4a4.ENA0
clocken0 => ram_block4a5.ENA0
clocken0 => ram_block4a6.ENA0
clocken0 => ram_block4a7.ENA0
clocken0 => ram_block4a8.ENA0
clocken0 => ram_block4a9.ENA0
clocken0 => ram_block4a10.ENA0
clocken0 => ram_block4a11.ENA0
clocken0 => ram_block4a12.ENA0
clocken0 => ram_block4a13.ENA0
clocken0 => ram_block4a14.ENA0
clocken0 => ram_block4a15.ENA0
data_a[0] => ram_block4a0.PORTADATAIN
data_a[1] => ram_block4a1.PORTADATAIN
data_a[2] => ram_block4a2.PORTADATAIN
data_a[3] => ram_block4a3.PORTADATAIN
data_a[4] => ram_block4a4.PORTADATAIN
data_a[5] => ram_block4a5.PORTADATAIN
data_a[6] => ram_block4a6.PORTADATAIN
data_a[7] => ram_block4a7.PORTADATAIN
data_a[8] => ram_block4a8.PORTADATAIN
data_a[9] => ram_block4a9.PORTADATAIN
data_a[10] => ram_block4a10.PORTADATAIN
data_a[11] => ram_block4a11.PORTADATAIN
data_a[12] => ram_block4a12.PORTADATAIN
data_a[13] => ram_block4a13.PORTADATAIN
data_a[14] => ram_block4a14.PORTADATAIN
data_a[15] => ram_block4a15.PORTADATAIN
data_b[0] => ram_block4a0.PORTBDATAIN
data_b[1] => ram_block4a1.PORTBDATAIN
data_b[2] => ram_block4a2.PORTBDATAIN
data_b[3] => ram_block4a3.PORTBDATAIN
data_b[4] => ram_block4a4.PORTBDATAIN
data_b[5] => ram_block4a5.PORTBDATAIN
data_b[6] => ram_block4a6.PORTBDATAIN
data_b[7] => ram_block4a7.PORTBDATAIN
data_b[8] => ram_block4a8.PORTBDATAIN
data_b[9] => ram_block4a9.PORTBDATAIN
data_b[10] => ram_block4a10.PORTBDATAIN
data_b[11] => ram_block4a11.PORTBDATAIN
data_b[12] => ram_block4a12.PORTBDATAIN
data_b[13] => ram_block4a13.PORTBDATAIN
data_b[14] => ram_block4a14.PORTBDATAIN
data_b[15] => ram_block4a15.PORTBDATAIN
q_a[0] <= ram_block4a0.PORTADATAOUT
q_a[1] <= ram_block4a1.PORTADATAOUT
q_a[2] <= ram_block4a2.PORTADATAOUT
q_a[3] <= ram_block4a3.PORTADATAOUT
q_a[4] <= ram_block4a4.PORTADATAOUT
q_a[5] <= ram_block4a5.PORTADATAOUT
q_a[6] <= ram_block4a6.PORTADATAOUT
q_a[7] <= ram_block4a7.PORTADATAOUT
q_a[8] <= ram_block4a8.PORTADATAOUT
q_a[9] <= ram_block4a9.PORTADATAOUT
q_a[10] <= ram_block4a10.PORTADATAOUT
q_a[11] <= ram_block4a11.PORTADATAOUT
q_a[12] <= ram_block4a12.PORTADATAOUT
q_a[13] <= ram_block4a13.PORTADATAOUT
q_a[14] <= ram_block4a14.PORTADATAOUT
q_a[15] <= ram_block4a15.PORTADATAOUT
q_b[0] <= ram_block4a0.PORTBDATAOUT
q_b[1] <= ram_block4a1.PORTBDATAOUT
q_b[2] <= ram_block4a2.PORTBDATAOUT
q_b[3] <= ram_block4a3.PORTBDATAOUT
q_b[4] <= ram_block4a4.PORTBDATAOUT
q_b[5] <= ram_block4a5.PORTBDATAOUT
q_b[6] <= ram_block4a6.PORTBDATAOUT
q_b[7] <= ram_block4a7.PORTBDATAOUT
q_b[8] <= ram_block4a8.PORTBDATAOUT
q_b[9] <= ram_block4a9.PORTBDATAOUT
q_b[10] <= ram_block4a10.PORTBDATAOUT
q_b[11] <= ram_block4a11.PORTBDATAOUT
q_b[12] <= ram_block4a12.PORTBDATAOUT
q_b[13] <= ram_block4a13.PORTBDATAOUT
q_b[14] <= ram_block4a14.PORTBDATAOUT
q_b[15] <= ram_block4a15.PORTBDATAOUT
wren_a => ram_block4a0.PORTAWE
wren_a => ram_block4a1.PORTAWE
wren_a => ram_block4a2.PORTAWE
wren_a => ram_block4a3.PORTAWE
wren_a => ram_block4a4.PORTAWE
wren_a => ram_block4a5.PORTAWE
wren_a => ram_block4a6.PORTAWE
wren_a => ram_block4a7.PORTAWE
wren_a => ram_block4a8.PORTAWE
wren_a => ram_block4a9.PORTAWE
wren_a => ram_block4a10.PORTAWE
wren_a => ram_block4a11.PORTAWE
wren_a => ram_block4a12.PORTAWE
wren_a => ram_block4a13.PORTAWE
wren_a => ram_block4a14.PORTAWE
wren_a => ram_block4a15.PORTAWE
wren_b => ram_block4a0.PORTBRE
wren_b => ram_block4a1.PORTBRE
wren_b => ram_block4a2.PORTBRE
wren_b => ram_block4a3.PORTBRE
wren_b => ram_block4a4.PORTBRE
wren_b => ram_block4a5.PORTBRE
wren_b => ram_block4a6.PORTBRE
wren_b => ram_block4a7.PORTBRE
wren_b => ram_block4a8.PORTBRE
wren_b => ram_block4a9.PORTBRE
wren_b => ram_block4a10.PORTBRE
wren_b => ram_block4a11.PORTBRE
wren_b => ram_block4a12.PORTBRE
wren_b => ram_block4a13.PORTBRE
wren_b => ram_block4a14.PORTBRE
wren_b => ram_block4a15.PORTBRE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_mcc:rdaclr
clock => dffe5a[0].CLK
clrn => dffe5a[0].ACLR
q[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe6a[9].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe6a[9].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
clock => dffpipe_pe9:dffpipe7.clock
clrn => dffpipe_pe9:dffpipe7.clrn
d[0] => dffpipe_pe9:dffpipe7.d[0]
d[1] => dffpipe_pe9:dffpipe7.d[1]
d[2] => dffpipe_pe9:dffpipe7.d[2]
d[3] => dffpipe_pe9:dffpipe7.d[3]
d[4] => dffpipe_pe9:dffpipe7.d[4]
d[5] => dffpipe_pe9:dffpipe7.d[5]
d[6] => dffpipe_pe9:dffpipe7.d[6]
d[7] => dffpipe_pe9:dffpipe7.d[7]
d[8] => dffpipe_pe9:dffpipe7.d[8]
d[9] => dffpipe_pe9:dffpipe7.d[9]
q[0] <= dffpipe_pe9:dffpipe7.q[0]
q[1] <= dffpipe_pe9:dffpipe7.q[1]
q[2] <= dffpipe_pe9:dffpipe7.q[2]
q[3] <= dffpipe_pe9:dffpipe7.q[3]
q[4] <= dffpipe_pe9:dffpipe7.q[4]
q[5] <= dffpipe_pe9:dffpipe7.q[5]
q[6] <= dffpipe_pe9:dffpipe7.q[6]
q[7] <= dffpipe_pe9:dffpipe7.q[7]
q[8] <= dffpipe_pe9:dffpipe7.q[8]
q[9] <= dffpipe_pe9:dffpipe7.q[9]


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe7
clock => dffe8a[9].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe8a[9].ACLR
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
clrn => dffe9a[9].ACLR
clrn => dffe9a[8].ACLR
clrn => dffe9a[7].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
q[0] <= dffe9a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe9a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe9a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe9a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe9a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe9a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe9a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe9a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe9a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe9a[9].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe6a[9].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe6a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe6a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe6a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe6a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe6a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe6a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe6a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe6a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe6a[9].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
clock => dffpipe_qe9:dffpipe10.clock
clrn => dffpipe_qe9:dffpipe10.clrn
d[0] => dffpipe_qe9:dffpipe10.d[0]
d[1] => dffpipe_qe9:dffpipe10.d[1]
d[2] => dffpipe_qe9:dffpipe10.d[2]
d[3] => dffpipe_qe9:dffpipe10.d[3]
d[4] => dffpipe_qe9:dffpipe10.d[4]
d[5] => dffpipe_qe9:dffpipe10.d[5]
d[6] => dffpipe_qe9:dffpipe10.d[6]
d[7] => dffpipe_qe9:dffpipe10.d[7]
d[8] => dffpipe_qe9:dffpipe10.d[8]
d[9] => dffpipe_qe9:dffpipe10.d[9]
q[0] <= dffpipe_qe9:dffpipe10.q[0]
q[1] <= dffpipe_qe9:dffpipe10.q[1]
q[2] <= dffpipe_qe9:dffpipe10.q[2]
q[3] <= dffpipe_qe9:dffpipe10.q[3]
q[4] <= dffpipe_qe9:dffpipe10.q[4]
q[5] <= dffpipe_qe9:dffpipe10.q[5]
q[6] <= dffpipe_qe9:dffpipe10.q[6]
q[7] <= dffpipe_qe9:dffpipe10.q[7]
q[8] <= dffpipe_qe9:dffpipe10.q[8]
q[9] <= dffpipe_qe9:dffpipe10.q[9]


|DreamTangle_HDL|Video:Video0|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_hlk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe10
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe11a[9].ACLR
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|YUV422_to_444:u7
iYCbCr[0] => mCr[0].DATAIN
iYCbCr[0] => mCb[0].DATAIN
iYCbCr[1] => mCb[1].DATAIN
iYCbCr[1] => mCr[1].DATAIN
iYCbCr[2] => mCb[2].DATAIN
iYCbCr[2] => mCr[2].DATAIN
iYCbCr[3] => mCb[3].DATAIN
iYCbCr[3] => mCr[3].DATAIN
iYCbCr[4] => mCb[4].DATAIN
iYCbCr[4] => mCr[4].DATAIN
iYCbCr[5] => mCb[5].DATAIN
iYCbCr[5] => mCr[5].DATAIN
iYCbCr[6] => mCb[6].DATAIN
iYCbCr[6] => mCr[6].DATAIN
iYCbCr[7] => mCb[7].DATAIN
iYCbCr[7] => mCr[7].DATAIN
iYCbCr[8] => mY[0].DATAIN
iYCbCr[9] => mY[1].DATAIN
iYCbCr[10] => mY[2].DATAIN
iYCbCr[11] => mY[3].DATAIN
iYCbCr[12] => mY[4].DATAIN
iYCbCr[13] => mY[5].DATAIN
iYCbCr[14] => mY[6].DATAIN
iYCbCr[15] => mY[7].DATAIN
oY[0] <= mY[0].DB_MAX_OUTPUT_PORT_TYPE
oY[1] <= mY[1].DB_MAX_OUTPUT_PORT_TYPE
oY[2] <= mY[2].DB_MAX_OUTPUT_PORT_TYPE
oY[3] <= mY[3].DB_MAX_OUTPUT_PORT_TYPE
oY[4] <= mY[4].DB_MAX_OUTPUT_PORT_TYPE
oY[5] <= mY[5].DB_MAX_OUTPUT_PORT_TYPE
oY[6] <= mY[6].DB_MAX_OUTPUT_PORT_TYPE
oY[7] <= mY[7].DB_MAX_OUTPUT_PORT_TYPE
oCb[0] <= mCb[0].DB_MAX_OUTPUT_PORT_TYPE
oCb[1] <= mCb[1].DB_MAX_OUTPUT_PORT_TYPE
oCb[2] <= mCb[2].DB_MAX_OUTPUT_PORT_TYPE
oCb[3] <= mCb[3].DB_MAX_OUTPUT_PORT_TYPE
oCb[4] <= mCb[4].DB_MAX_OUTPUT_PORT_TYPE
oCb[5] <= mCb[5].DB_MAX_OUTPUT_PORT_TYPE
oCb[6] <= mCb[6].DB_MAX_OUTPUT_PORT_TYPE
oCb[7] <= mCb[7].DB_MAX_OUTPUT_PORT_TYPE
oCr[0] <= mCr[0].DB_MAX_OUTPUT_PORT_TYPE
oCr[1] <= mCr[1].DB_MAX_OUTPUT_PORT_TYPE
oCr[2] <= mCr[2].DB_MAX_OUTPUT_PORT_TYPE
oCr[3] <= mCr[3].DB_MAX_OUTPUT_PORT_TYPE
oCr[4] <= mCr[4].DB_MAX_OUTPUT_PORT_TYPE
oCr[5] <= mCr[5].DB_MAX_OUTPUT_PORT_TYPE
oCr[6] <= mCr[6].DB_MAX_OUTPUT_PORT_TYPE
oCr[7] <= mCr[7].DB_MAX_OUTPUT_PORT_TYPE
iX[0] => mCr[0].ENA
iX[0] => mCb[7].ENA
iX[0] => mCb[6].ENA
iX[0] => mCb[5].ENA
iX[0] => mCb[4].ENA
iX[0] => mCb[3].ENA
iX[0] => mCb[2].ENA
iX[0] => mCb[1].ENA
iX[0] => mCb[0].ENA
iX[0] => mCr[7].ENA
iX[0] => mCr[6].ENA
iX[0] => mCr[5].ENA
iX[0] => mCr[4].ENA
iX[0] => mCr[3].ENA
iX[0] => mCr[2].ENA
iX[0] => mCr[1].ENA
iX[1] => ~NO_FANOUT~
iX[2] => ~NO_FANOUT~
iX[3] => ~NO_FANOUT~
iX[4] => ~NO_FANOUT~
iX[5] => ~NO_FANOUT~
iX[6] => ~NO_FANOUT~
iX[7] => ~NO_FANOUT~
iX[8] => ~NO_FANOUT~
iX[9] => ~NO_FANOUT~
iCLK => mY[7].CLK
iCLK => mY[6].CLK
iCLK => mY[5].CLK
iCLK => mY[4].CLK
iCLK => mY[3].CLK
iCLK => mY[2].CLK
iCLK => mY[1].CLK
iCLK => mY[0].CLK
iCLK => mCb[7].CLK
iCLK => mCb[6].CLK
iCLK => mCb[5].CLK
iCLK => mCb[4].CLK
iCLK => mCb[3].CLK
iCLK => mCb[2].CLK
iCLK => mCb[1].CLK
iCLK => mCb[0].CLK
iCLK => mCr[7].CLK
iCLK => mCr[6].CLK
iCLK => mCr[5].CLK
iCLK => mCr[4].CLK
iCLK => mCr[3].CLK
iCLK => mCr[2].CLK
iCLK => mCr[1].CLK
iCLK => mCr[0].CLK
iRST_N => mY[7].ACLR
iRST_N => mY[6].ACLR
iRST_N => mY[5].ACLR
iRST_N => mY[4].ACLR
iRST_N => mY[3].ACLR
iRST_N => mY[2].ACLR
iRST_N => mY[1].ACLR
iRST_N => mY[0].ACLR
iRST_N => mCb[7].ACLR
iRST_N => mCb[6].ACLR
iRST_N => mCb[5].ACLR
iRST_N => mCb[4].ACLR
iRST_N => mCb[3].ACLR
iRST_N => mCb[2].ACLR
iRST_N => mCb[1].ACLR
iRST_N => mCb[0].ACLR
iRST_N => mCr[7].ACLR
iRST_N => mCr[6].ACLR
iRST_N => mCr[5].ACLR
iRST_N => mCr[4].ACLR
iRST_N => mCr[3].ACLR
iRST_N => mCr[2].ACLR
iRST_N => mCr[1].ACLR
iRST_N => mCr[0].ACLR


|DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8
Red[0] <= oRed[0].DB_MAX_OUTPUT_PORT_TYPE
Red[1] <= oRed[1].DB_MAX_OUTPUT_PORT_TYPE
Red[2] <= oRed[2].DB_MAX_OUTPUT_PORT_TYPE
Red[3] <= oRed[3].DB_MAX_OUTPUT_PORT_TYPE
Red[4] <= oRed[4].DB_MAX_OUTPUT_PORT_TYPE
Red[5] <= oRed[5].DB_MAX_OUTPUT_PORT_TYPE
Red[6] <= oRed[6].DB_MAX_OUTPUT_PORT_TYPE
Red[7] <= oRed[7].DB_MAX_OUTPUT_PORT_TYPE
Red[8] <= oRed[8].DB_MAX_OUTPUT_PORT_TYPE
Red[9] <= oRed[9].DB_MAX_OUTPUT_PORT_TYPE
Green[0] <= oGreen[0].DB_MAX_OUTPUT_PORT_TYPE
Green[1] <= oGreen[1].DB_MAX_OUTPUT_PORT_TYPE
Green[2] <= oGreen[2].DB_MAX_OUTPUT_PORT_TYPE
Green[3] <= oGreen[3].DB_MAX_OUTPUT_PORT_TYPE
Green[4] <= oGreen[4].DB_MAX_OUTPUT_PORT_TYPE
Green[5] <= oGreen[5].DB_MAX_OUTPUT_PORT_TYPE
Green[6] <= oGreen[6].DB_MAX_OUTPUT_PORT_TYPE
Green[7] <= oGreen[7].DB_MAX_OUTPUT_PORT_TYPE
Green[8] <= oGreen[8].DB_MAX_OUTPUT_PORT_TYPE
Green[9] <= oGreen[9].DB_MAX_OUTPUT_PORT_TYPE
Blue[0] <= oBlue[0].DB_MAX_OUTPUT_PORT_TYPE
Blue[1] <= oBlue[1].DB_MAX_OUTPUT_PORT_TYPE
Blue[2] <= oBlue[2].DB_MAX_OUTPUT_PORT_TYPE
Blue[3] <= oBlue[3].DB_MAX_OUTPUT_PORT_TYPE
Blue[4] <= oBlue[4].DB_MAX_OUTPUT_PORT_TYPE
Blue[5] <= oBlue[5].DB_MAX_OUTPUT_PORT_TYPE
Blue[6] <= oBlue[6].DB_MAX_OUTPUT_PORT_TYPE
Blue[7] <= oBlue[7].DB_MAX_OUTPUT_PORT_TYPE
Blue[8] <= oBlue[8].DB_MAX_OUTPUT_PORT_TYPE
Blue[9] <= oBlue[9].DB_MAX_OUTPUT_PORT_TYPE
oDVAL <= oDVAL~reg0.DB_MAX_OUTPUT_PORT_TYPE
iY[0] => iY[0]~7.IN3
iY[1] => iY[1]~6.IN3
iY[2] => iY[2]~5.IN3
iY[3] => iY[3]~4.IN3
iY[4] => iY[4]~3.IN3
iY[5] => iY[5]~2.IN3
iY[6] => iY[6]~1.IN3
iY[7] => iY[7]~0.IN3
iCb[0] => iCb[0]~7.IN3
iCb[1] => iCb[1]~6.IN3
iCb[2] => iCb[2]~5.IN3
iCb[3] => iCb[3]~4.IN3
iCb[4] => iCb[4]~3.IN3
iCb[5] => iCb[5]~2.IN3
iCb[6] => iCb[6]~1.IN3
iCb[7] => iCb[7]~0.IN3
iCr[0] => iCr[0]~7.IN3
iCr[1] => iCr[1]~6.IN3
iCr[2] => iCr[2]~5.IN3
iCr[3] => iCr[3]~4.IN3
iCr[4] => iCr[4]~3.IN3
iCr[5] => iCr[5]~2.IN3
iCr[6] => iCr[6]~1.IN3
iCr[7] => iCr[7]~0.IN3
iDVAL => oDVAL_d~3.DATAA
iRESET => iRESET~0.IN3
iCLK => iCLK~0.IN3


|DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u0
aclr0 => aclr0~0.IN1
clock0 => clock0~0.IN1
dataa_0[0] => sub_wire2[0].IN1
dataa_0[1] => sub_wire2[1].IN1
dataa_0[2] => sub_wire2[2].IN1
dataa_0[3] => sub_wire2[3].IN1
dataa_0[4] => sub_wire2[4].IN1
dataa_0[5] => sub_wire2[5].IN1
dataa_0[6] => sub_wire2[6].IN1
dataa_0[7] => sub_wire2[7].IN1
dataa_1[0] => sub_wire2[8].IN1
dataa_1[1] => sub_wire2[9].IN1
dataa_1[2] => sub_wire2[10].IN1
dataa_1[3] => sub_wire2[11].IN1
dataa_1[4] => sub_wire2[12].IN1
dataa_1[5] => sub_wire2[13].IN1
dataa_1[6] => sub_wire2[14].IN1
dataa_1[7] => sub_wire2[15].IN1
dataa_2[0] => sub_wire2[16].IN1
dataa_2[1] => sub_wire2[17].IN1
dataa_2[2] => sub_wire2[18].IN1
dataa_2[3] => sub_wire2[19].IN1
dataa_2[4] => sub_wire2[20].IN1
dataa_2[5] => sub_wire2[21].IN1
dataa_2[6] => sub_wire2[22].IN1
dataa_2[7] => sub_wire2[23].IN1
datab_0[0] => sub_wire6[0].IN1
datab_0[1] => sub_wire6[1].IN1
datab_0[2] => sub_wire6[2].IN1
datab_0[3] => sub_wire6[3].IN1
datab_0[4] => sub_wire6[4].IN1
datab_0[5] => sub_wire6[5].IN1
datab_0[6] => sub_wire6[6].IN1
datab_0[7] => sub_wire6[7].IN1
datab_0[8] => sub_wire6[8].IN1
datab_0[9] => sub_wire6[9].IN1
datab_0[10] => sub_wire6[10].IN1
datab_0[11] => sub_wire6[11].IN1
datab_0[12] => sub_wire6[12].IN1
datab_0[13] => sub_wire6[13].IN1
datab_0[14] => sub_wire6[14].IN1
datab_0[15] => sub_wire6[15].IN1
datab_0[16] => sub_wire6[16].IN1
datab_1[0] => sub_wire6[17].IN1
datab_1[1] => sub_wire6[18].IN1
datab_1[2] => sub_wire6[19].IN1
datab_1[3] => sub_wire6[20].IN1
datab_1[4] => sub_wire6[21].IN1
datab_1[5] => sub_wire6[22].IN1
datab_1[6] => sub_wire6[23].IN1
datab_1[7] => sub_wire6[24].IN1
datab_1[8] => sub_wire6[25].IN1
datab_1[9] => sub_wire6[26].IN1
datab_1[10] => sub_wire6[27].IN1
datab_1[11] => sub_wire6[28].IN1
datab_1[12] => sub_wire6[29].IN1
datab_1[13] => sub_wire6[30].IN1
datab_1[14] => sub_wire6[31].IN1
datab_1[15] => sub_wire6[32].IN1
datab_1[16] => sub_wire6[33].IN1
datab_2[0] => sub_wire6[34].IN1
datab_2[1] => sub_wire6[35].IN1
datab_2[2] => sub_wire6[36].IN1
datab_2[3] => sub_wire6[37].IN1
datab_2[4] => sub_wire6[38].IN1
datab_2[5] => sub_wire6[39].IN1
datab_2[6] => sub_wire6[40].IN1
datab_2[7] => sub_wire6[41].IN1
datab_2[8] => sub_wire6[42].IN1
datab_2[9] => sub_wire6[43].IN1
datab_2[10] => sub_wire6[44].IN1
datab_2[11] => sub_wire6[45].IN1
datab_2[12] => sub_wire6[46].IN1
datab_2[13] => sub_wire6[47].IN1
datab_2[14] => sub_wire6[48].IN1
datab_2[15] => sub_wire6[49].IN1
datab_2[16] => sub_wire6[50].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result
result[18] <= altmult_add:ALTMULT_ADD_component.result
result[19] <= altmult_add:ALTMULT_ADD_component.result
result[20] <= altmult_add:ALTMULT_ADD_component.result
result[21] <= altmult_add:ALTMULT_ADD_component.result
result[22] <= altmult_add:ALTMULT_ADD_component.result
result[23] <= altmult_add:ALTMULT_ADD_component.result
result[24] <= altmult_add:ALTMULT_ADD_component.result
result[25] <= altmult_add:ALTMULT_ADD_component.result
result[26] <= altmult_add:ALTMULT_ADD_component.result


|DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_4f74:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow~0.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_4f74:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_4f74:auto_generated.dataa[0]
dataa[1] => mult_add_4f74:auto_generated.dataa[1]
dataa[2] => mult_add_4f74:auto_generated.dataa[2]
dataa[3] => mult_add_4f74:auto_generated.dataa[3]
dataa[4] => mult_add_4f74:auto_generated.dataa[4]
dataa[5] => mult_add_4f74:auto_generated.dataa[5]
dataa[6] => mult_add_4f74:auto_generated.dataa[6]
dataa[7] => mult_add_4f74:auto_generated.dataa[7]
dataa[8] => mult_add_4f74:auto_generated.dataa[8]
dataa[9] => mult_add_4f74:auto_generated.dataa[9]
dataa[10] => mult_add_4f74:auto_generated.dataa[10]
dataa[11] => mult_add_4f74:auto_generated.dataa[11]
dataa[12] => mult_add_4f74:auto_generated.dataa[12]
dataa[13] => mult_add_4f74:auto_generated.dataa[13]
dataa[14] => mult_add_4f74:auto_generated.dataa[14]
dataa[15] => mult_add_4f74:auto_generated.dataa[15]
dataa[16] => mult_add_4f74:auto_generated.dataa[16]
dataa[17] => mult_add_4f74:auto_generated.dataa[17]
dataa[18] => mult_add_4f74:auto_generated.dataa[18]
dataa[19] => mult_add_4f74:auto_generated.dataa[19]
dataa[20] => mult_add_4f74:auto_generated.dataa[20]
dataa[21] => mult_add_4f74:auto_generated.dataa[21]
dataa[22] => mult_add_4f74:auto_generated.dataa[22]
dataa[23] => mult_add_4f74:auto_generated.dataa[23]
datab[0] => mult_add_4f74:auto_generated.datab[0]
datab[1] => mult_add_4f74:auto_generated.datab[1]
datab[2] => mult_add_4f74:auto_generated.datab[2]
datab[3] => mult_add_4f74:auto_generated.datab[3]
datab[4] => mult_add_4f74:auto_generated.datab[4]
datab[5] => mult_add_4f74:auto_generated.datab[5]
datab[6] => mult_add_4f74:auto_generated.datab[6]
datab[7] => mult_add_4f74:auto_generated.datab[7]
datab[8] => mult_add_4f74:auto_generated.datab[8]
datab[9] => mult_add_4f74:auto_generated.datab[9]
datab[10] => mult_add_4f74:auto_generated.datab[10]
datab[11] => mult_add_4f74:auto_generated.datab[11]
datab[12] => mult_add_4f74:auto_generated.datab[12]
datab[13] => mult_add_4f74:auto_generated.datab[13]
datab[14] => mult_add_4f74:auto_generated.datab[14]
datab[15] => mult_add_4f74:auto_generated.datab[15]
datab[16] => mult_add_4f74:auto_generated.datab[16]
datab[17] => mult_add_4f74:auto_generated.datab[17]
datab[18] => mult_add_4f74:auto_generated.datab[18]
datab[19] => mult_add_4f74:auto_generated.datab[19]
datab[20] => mult_add_4f74:auto_generated.datab[20]
datab[21] => mult_add_4f74:auto_generated.datab[21]
datab[22] => mult_add_4f74:auto_generated.datab[22]
datab[23] => mult_add_4f74:auto_generated.datab[23]
datab[24] => mult_add_4f74:auto_generated.datab[24]
datab[25] => mult_add_4f74:auto_generated.datab[25]
datab[26] => mult_add_4f74:auto_generated.datab[26]
datab[27] => mult_add_4f74:auto_generated.datab[27]
datab[28] => mult_add_4f74:auto_generated.datab[28]
datab[29] => mult_add_4f74:auto_generated.datab[29]
datab[30] => mult_add_4f74:auto_generated.datab[30]
datab[31] => mult_add_4f74:auto_generated.datab[31]
datab[32] => mult_add_4f74:auto_generated.datab[32]
datab[33] => mult_add_4f74:auto_generated.datab[33]
datab[34] => mult_add_4f74:auto_generated.datab[34]
datab[35] => mult_add_4f74:auto_generated.datab[35]
datab[36] => mult_add_4f74:auto_generated.datab[36]
datab[37] => mult_add_4f74:auto_generated.datab[37]
datab[38] => mult_add_4f74:auto_generated.datab[38]
datab[39] => mult_add_4f74:auto_generated.datab[39]
datab[40] => mult_add_4f74:auto_generated.datab[40]
datab[41] => mult_add_4f74:auto_generated.datab[41]
datab[42] => mult_add_4f74:auto_generated.datab[42]
datab[43] => mult_add_4f74:auto_generated.datab[43]
datab[44] => mult_add_4f74:auto_generated.datab[44]
datab[45] => mult_add_4f74:auto_generated.datab[45]
datab[46] => mult_add_4f74:auto_generated.datab[46]
datab[47] => mult_add_4f74:auto_generated.datab[47]
datab[48] => mult_add_4f74:auto_generated.datab[48]
datab[49] => mult_add_4f74:auto_generated.datab[49]
datab[50] => mult_add_4f74:auto_generated.datab[50]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow~0.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_4f74:auto_generated.result[0]
result[1] <= mult_add_4f74:auto_generated.result[1]
result[2] <= mult_add_4f74:auto_generated.result[2]
result[3] <= mult_add_4f74:auto_generated.result[3]
result[4] <= mult_add_4f74:auto_generated.result[4]
result[5] <= mult_add_4f74:auto_generated.result[5]
result[6] <= mult_add_4f74:auto_generated.result[6]
result[7] <= mult_add_4f74:auto_generated.result[7]
result[8] <= mult_add_4f74:auto_generated.result[8]
result[9] <= mult_add_4f74:auto_generated.result[9]
result[10] <= mult_add_4f74:auto_generated.result[10]
result[11] <= mult_add_4f74:auto_generated.result[11]
result[12] <= mult_add_4f74:auto_generated.result[12]
result[13] <= mult_add_4f74:auto_generated.result[13]
result[14] <= mult_add_4f74:auto_generated.result[14]
result[15] <= mult_add_4f74:auto_generated.result[15]
result[16] <= mult_add_4f74:auto_generated.result[16]
result[17] <= mult_add_4f74:auto_generated.result[17]
result[18] <= mult_add_4f74:auto_generated.result[18]
result[19] <= mult_add_4f74:auto_generated.result[19]
result[20] <= mult_add_4f74:auto_generated.result[20]
result[21] <= mult_add_4f74:auto_generated.result[21]
result[22] <= mult_add_4f74:auto_generated.result[22]
result[23] <= mult_add_4f74:auto_generated.result[23]
result[24] <= mult_add_4f74:auto_generated.result[24]
result[25] <= mult_add_4f74:auto_generated.result[25]
result[26] <= mult_add_4f74:auto_generated.result[26]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scaninb[16] => ~NO_FANOUT~
scanouta[0] <= scanouta[0]~7.DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1]~6.DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2]~5.DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3]~4.DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4]~3.DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5]~2.DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6]~1.DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7]~0.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0]~16.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1]~15.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2]~14.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3]~13.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4]~12.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5]~11.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6]~10.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7]~9.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8]~8.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9]~7.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10]~6.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11]~5.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12]~4.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13]~3.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14]~2.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15]~1.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[16] <= scanoutb[16]~0.DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~


|DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated
aclr0 => ded_mult_ob91:ded_mult1.aclr[0]
aclr0 => ded_mult_ob91:ded_mult2.aclr[0]
aclr0 => ded_mult_ob91:ded_mult3.aclr[0]
clock0 => ded_mult_ob91:ded_mult1.clock[0]
clock0 => ded_mult_ob91:ded_mult2.clock[0]
clock0 => ded_mult_ob91:ded_mult3.clock[0]
clock0 => dffe10.CLK
clock0 => dffe11.CLK
clock0 => dffe12.CLK
clock0 => dffe13.CLK
clock0 => dffe14.CLK
clock0 => dffe15.CLK
clock0 => dffe16.CLK
clock0 => dffe17.CLK
clock0 => dffe18.CLK
clock0 => dffe19.CLK
clock0 => dffe20.CLK
clock0 => dffe21.CLK
clock0 => dffe22.CLK
clock0 => dffe23.CLK
clock0 => dffe24.CLK
clock0 => dffe25.CLK
clock0 => dffe26.CLK
clock0 => dffe27.CLK
clock0 => dffe28.CLK
clock0 => dffe29.CLK
clock0 => dffe30.CLK
clock0 => dffe31.CLK
clock0 => dffe32.CLK
clock0 => dffe33.CLK
clock0 => dffe34.CLK
clock0 => dffe35.CLK
clock0 => dffe36.CLK
clock0 => dffe37.CLK
clock0 => dffe38.CLK
clock0 => dffe39.CLK
clock0 => dffe4.CLK
clock0 => dffe40.CLK
clock0 => dffe41.CLK
clock0 => dffe42.CLK
clock0 => dffe43.CLK
clock0 => dffe44.CLK
clock0 => dffe45.CLK
clock0 => dffe46.CLK
clock0 => dffe47.CLK
clock0 => dffe48.CLK
clock0 => dffe49.CLK
clock0 => dffe5.CLK
clock0 => dffe50.CLK
clock0 => dffe51.CLK
clock0 => dffe52.CLK
clock0 => dffe53.CLK
clock0 => dffe54.CLK
clock0 => dffe55.CLK
clock0 => dffe56.CLK
clock0 => dffe57.CLK
clock0 => dffe6.CLK
clock0 => dffe7.CLK
clock0 => dffe8.CLK
clock0 => dffe9.CLK
dataa[0] => ded_mult_ob91:ded_mult1.dataa[0]
dataa[1] => ded_mult_ob91:ded_mult1.dataa[1]
dataa[2] => ded_mult_ob91:ded_mult1.dataa[2]
dataa[3] => ded_mult_ob91:ded_mult1.dataa[3]
dataa[4] => ded_mult_ob91:ded_mult1.dataa[4]
dataa[5] => ded_mult_ob91:ded_mult1.dataa[5]
dataa[6] => ded_mult_ob91:ded_mult1.dataa[6]
dataa[7] => ded_mult_ob91:ded_mult1.dataa[7]
dataa[8] => ded_mult_ob91:ded_mult2.dataa[0]
dataa[9] => ded_mult_ob91:ded_mult2.dataa[1]
dataa[10] => ded_mult_ob91:ded_mult2.dataa[2]
dataa[11] => ded_mult_ob91:ded_mult2.dataa[3]
dataa[12] => ded_mult_ob91:ded_mult2.dataa[4]
dataa[13] => ded_mult_ob91:ded_mult2.dataa[5]
dataa[14] => ded_mult_ob91:ded_mult2.dataa[6]
dataa[15] => ded_mult_ob91:ded_mult2.dataa[7]
dataa[16] => ded_mult_ob91:ded_mult3.dataa[0]
dataa[17] => ded_mult_ob91:ded_mult3.dataa[1]
dataa[18] => ded_mult_ob91:ded_mult3.dataa[2]
dataa[19] => ded_mult_ob91:ded_mult3.dataa[3]
dataa[20] => ded_mult_ob91:ded_mult3.dataa[4]
dataa[21] => ded_mult_ob91:ded_mult3.dataa[5]
dataa[22] => ded_mult_ob91:ded_mult3.dataa[6]
dataa[23] => ded_mult_ob91:ded_mult3.dataa[7]
datab[0] => ded_mult_ob91:ded_mult1.datab[0]
datab[1] => ded_mult_ob91:ded_mult1.datab[1]
datab[2] => ded_mult_ob91:ded_mult1.datab[2]
datab[3] => ded_mult_ob91:ded_mult1.datab[3]
datab[4] => ded_mult_ob91:ded_mult1.datab[4]
datab[5] => ded_mult_ob91:ded_mult1.datab[5]
datab[6] => ded_mult_ob91:ded_mult1.datab[6]
datab[7] => ded_mult_ob91:ded_mult1.datab[7]
datab[8] => ded_mult_ob91:ded_mult1.datab[8]
datab[9] => ded_mult_ob91:ded_mult1.datab[9]
datab[10] => ded_mult_ob91:ded_mult1.datab[10]
datab[11] => ded_mult_ob91:ded_mult1.datab[11]
datab[12] => ded_mult_ob91:ded_mult1.datab[12]
datab[13] => ded_mult_ob91:ded_mult1.datab[13]
datab[14] => ded_mult_ob91:ded_mult1.datab[14]
datab[15] => ded_mult_ob91:ded_mult1.datab[15]
datab[16] => ded_mult_ob91:ded_mult1.datab[16]
datab[17] => ded_mult_ob91:ded_mult2.datab[0]
datab[18] => ded_mult_ob91:ded_mult2.datab[1]
datab[19] => ded_mult_ob91:ded_mult2.datab[2]
datab[20] => ded_mult_ob91:ded_mult2.datab[3]
datab[21] => ded_mult_ob91:ded_mult2.datab[4]
datab[22] => ded_mult_ob91:ded_mult2.datab[5]
datab[23] => ded_mult_ob91:ded_mult2.datab[6]
datab[24] => ded_mult_ob91:ded_mult2.datab[7]
datab[25] => ded_mult_ob91:ded_mult2.datab[8]
datab[26] => ded_mult_ob91:ded_mult2.datab[9]
datab[27] => ded_mult_ob91:ded_mult2.datab[10]
datab[28] => ded_mult_ob91:ded_mult2.datab[11]
datab[29] => ded_mult_ob91:ded_mult2.datab[12]
datab[30] => ded_mult_ob91:ded_mult2.datab[13]
datab[31] => ded_mult_ob91:ded_mult2.datab[14]
datab[32] => ded_mult_ob91:ded_mult2.datab[15]
datab[33] => ded_mult_ob91:ded_mult2.datab[16]
datab[34] => ded_mult_ob91:ded_mult3.datab[0]
datab[35] => ded_mult_ob91:ded_mult3.datab[1]
datab[36] => ded_mult_ob91:ded_mult3.datab[2]
datab[37] => ded_mult_ob91:ded_mult3.datab[3]
datab[38] => ded_mult_ob91:ded_mult3.datab[4]
datab[39] => ded_mult_ob91:ded_mult3.datab[5]
datab[40] => ded_mult_ob91:ded_mult3.datab[6]
datab[41] => ded_mult_ob91:ded_mult3.datab[7]
datab[42] => ded_mult_ob91:ded_mult3.datab[8]
datab[43] => ded_mult_ob91:ded_mult3.datab[9]
datab[44] => ded_mult_ob91:ded_mult3.datab[10]
datab[45] => ded_mult_ob91:ded_mult3.datab[11]
datab[46] => ded_mult_ob91:ded_mult3.datab[12]
datab[47] => ded_mult_ob91:ded_mult3.datab[13]
datab[48] => ded_mult_ob91:ded_mult3.datab[14]
datab[49] => ded_mult_ob91:ded_mult3.datab[15]
datab[50] => ded_mult_ob91:ded_mult3.datab[16]
result[0] <= sft65a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sft65a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sft65a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft65a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft65a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft65a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft65a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft65a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft65a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft65a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft65a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft65a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft65a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft65a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft65a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft65a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sft65a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sft65a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft65a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft65a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft65a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft65a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft65a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft65a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft65a[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft65a[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft65a[26].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1
aclr[0] => mac_mult70.ACLR
aclr[0] => mac_out71.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult70.CLK
clock[0] => mac_out71.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult70.DATAA
dataa[1] => mac_mult70.DATAA1
dataa[2] => mac_mult70.DATAA2
dataa[3] => mac_mult70.DATAA3
dataa[4] => mac_mult70.DATAA4
dataa[5] => mac_mult70.DATAA5
dataa[6] => mac_mult70.DATAA6
dataa[7] => mac_mult70.DATAA7
datab[0] => mac_mult70.DATAB
datab[1] => mac_mult70.DATAB1
datab[2] => mac_mult70.DATAB2
datab[3] => mac_mult70.DATAB3
datab[4] => mac_mult70.DATAB4
datab[5] => mac_mult70.DATAB5
datab[6] => mac_mult70.DATAB6
datab[7] => mac_mult70.DATAB7
datab[8] => mac_mult70.DATAB8
datab[9] => mac_mult70.DATAB9
datab[10] => mac_mult70.DATAB10
datab[11] => mac_mult70.DATAB11
datab[12] => mac_mult70.DATAB12
datab[13] => mac_mult70.DATAB13
datab[14] => mac_mult70.DATAB14
datab[15] => mac_mult70.DATAB15
datab[16] => mac_mult70.DATAB16
ena[0] => mac_mult70.ENA
ena[0] => mac_out71.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
result[16] <= dffpipe_b3c:pre_result.q[16]
result[17] <= dffpipe_b3c:pre_result.q[17]
result[18] <= dffpipe_b3c:pre_result.q[18]
result[19] <= dffpipe_b3c:pre_result.q[19]
result[20] <= dffpipe_b3c:pre_result.q[20]
result[21] <= dffpipe_b3c:pre_result.q[21]
result[22] <= dffpipe_b3c:pre_result.q[22]
result[23] <= dffpipe_b3c:pre_result.q[23]
result[24] <= dffpipe_b3c:pre_result.q[24]


|DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2
aclr[0] => mac_mult70.ACLR
aclr[0] => mac_out71.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult70.CLK
clock[0] => mac_out71.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult70.DATAA
dataa[1] => mac_mult70.DATAA1
dataa[2] => mac_mult70.DATAA2
dataa[3] => mac_mult70.DATAA3
dataa[4] => mac_mult70.DATAA4
dataa[5] => mac_mult70.DATAA5
dataa[6] => mac_mult70.DATAA6
dataa[7] => mac_mult70.DATAA7
datab[0] => mac_mult70.DATAB
datab[1] => mac_mult70.DATAB1
datab[2] => mac_mult70.DATAB2
datab[3] => mac_mult70.DATAB3
datab[4] => mac_mult70.DATAB4
datab[5] => mac_mult70.DATAB5
datab[6] => mac_mult70.DATAB6
datab[7] => mac_mult70.DATAB7
datab[8] => mac_mult70.DATAB8
datab[9] => mac_mult70.DATAB9
datab[10] => mac_mult70.DATAB10
datab[11] => mac_mult70.DATAB11
datab[12] => mac_mult70.DATAB12
datab[13] => mac_mult70.DATAB13
datab[14] => mac_mult70.DATAB14
datab[15] => mac_mult70.DATAB15
datab[16] => mac_mult70.DATAB16
ena[0] => mac_mult70.ENA
ena[0] => mac_out71.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
result[16] <= dffpipe_b3c:pre_result.q[16]
result[17] <= dffpipe_b3c:pre_result.q[17]
result[18] <= dffpipe_b3c:pre_result.q[18]
result[19] <= dffpipe_b3c:pre_result.q[19]
result[20] <= dffpipe_b3c:pre_result.q[20]
result[21] <= dffpipe_b3c:pre_result.q[21]
result[22] <= dffpipe_b3c:pre_result.q[22]
result[23] <= dffpipe_b3c:pre_result.q[23]
result[24] <= dffpipe_b3c:pre_result.q[24]


|DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3
aclr[0] => mac_mult70.ACLR
aclr[0] => mac_out71.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult70.CLK
clock[0] => mac_out71.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult70.DATAA
dataa[1] => mac_mult70.DATAA1
dataa[2] => mac_mult70.DATAA2
dataa[3] => mac_mult70.DATAA3
dataa[4] => mac_mult70.DATAA4
dataa[5] => mac_mult70.DATAA5
dataa[6] => mac_mult70.DATAA6
dataa[7] => mac_mult70.DATAA7
datab[0] => mac_mult70.DATAB
datab[1] => mac_mult70.DATAB1
datab[2] => mac_mult70.DATAB2
datab[3] => mac_mult70.DATAB3
datab[4] => mac_mult70.DATAB4
datab[5] => mac_mult70.DATAB5
datab[6] => mac_mult70.DATAB6
datab[7] => mac_mult70.DATAB7
datab[8] => mac_mult70.DATAB8
datab[9] => mac_mult70.DATAB9
datab[10] => mac_mult70.DATAB10
datab[11] => mac_mult70.DATAB11
datab[12] => mac_mult70.DATAB12
datab[13] => mac_mult70.DATAB13
datab[14] => mac_mult70.DATAB14
datab[15] => mac_mult70.DATAB15
datab[16] => mac_mult70.DATAB16
ena[0] => mac_mult70.ENA
ena[0] => mac_out71.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
result[16] <= dffpipe_b3c:pre_result.q[16]
result[17] <= dffpipe_b3c:pre_result.q[17]
result[18] <= dffpipe_b3c:pre_result.q[18]
result[19] <= dffpipe_b3c:pre_result.q[19]
result[20] <= dffpipe_b3c:pre_result.q[20]
result[21] <= dffpipe_b3c:pre_result.q[21]
result[22] <= dffpipe_b3c:pre_result.q[22]
result[23] <= dffpipe_b3c:pre_result.q[23]
result[24] <= dffpipe_b3c:pre_result.q[24]


|DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u1
aclr0 => aclr0~0.IN1
clock0 => clock0~0.IN1
dataa_0[0] => sub_wire2[0].IN1
dataa_0[1] => sub_wire2[1].IN1
dataa_0[2] => sub_wire2[2].IN1
dataa_0[3] => sub_wire2[3].IN1
dataa_0[4] => sub_wire2[4].IN1
dataa_0[5] => sub_wire2[5].IN1
dataa_0[6] => sub_wire2[6].IN1
dataa_0[7] => sub_wire2[7].IN1
dataa_1[0] => sub_wire2[8].IN1
dataa_1[1] => sub_wire2[9].IN1
dataa_1[2] => sub_wire2[10].IN1
dataa_1[3] => sub_wire2[11].IN1
dataa_1[4] => sub_wire2[12].IN1
dataa_1[5] => sub_wire2[13].IN1
dataa_1[6] => sub_wire2[14].IN1
dataa_1[7] => sub_wire2[15].IN1
dataa_2[0] => sub_wire2[16].IN1
dataa_2[1] => sub_wire2[17].IN1
dataa_2[2] => sub_wire2[18].IN1
dataa_2[3] => sub_wire2[19].IN1
dataa_2[4] => sub_wire2[20].IN1
dataa_2[5] => sub_wire2[21].IN1
dataa_2[6] => sub_wire2[22].IN1
dataa_2[7] => sub_wire2[23].IN1
datab_0[0] => sub_wire6[0].IN1
datab_0[1] => sub_wire6[1].IN1
datab_0[2] => sub_wire6[2].IN1
datab_0[3] => sub_wire6[3].IN1
datab_0[4] => sub_wire6[4].IN1
datab_0[5] => sub_wire6[5].IN1
datab_0[6] => sub_wire6[6].IN1
datab_0[7] => sub_wire6[7].IN1
datab_0[8] => sub_wire6[8].IN1
datab_0[9] => sub_wire6[9].IN1
datab_0[10] => sub_wire6[10].IN1
datab_0[11] => sub_wire6[11].IN1
datab_0[12] => sub_wire6[12].IN1
datab_0[13] => sub_wire6[13].IN1
datab_0[14] => sub_wire6[14].IN1
datab_0[15] => sub_wire6[15].IN1
datab_0[16] => sub_wire6[16].IN1
datab_1[0] => sub_wire6[17].IN1
datab_1[1] => sub_wire6[18].IN1
datab_1[2] => sub_wire6[19].IN1
datab_1[3] => sub_wire6[20].IN1
datab_1[4] => sub_wire6[21].IN1
datab_1[5] => sub_wire6[22].IN1
datab_1[6] => sub_wire6[23].IN1
datab_1[7] => sub_wire6[24].IN1
datab_1[8] => sub_wire6[25].IN1
datab_1[9] => sub_wire6[26].IN1
datab_1[10] => sub_wire6[27].IN1
datab_1[11] => sub_wire6[28].IN1
datab_1[12] => sub_wire6[29].IN1
datab_1[13] => sub_wire6[30].IN1
datab_1[14] => sub_wire6[31].IN1
datab_1[15] => sub_wire6[32].IN1
datab_1[16] => sub_wire6[33].IN1
datab_2[0] => sub_wire6[34].IN1
datab_2[1] => sub_wire6[35].IN1
datab_2[2] => sub_wire6[36].IN1
datab_2[3] => sub_wire6[37].IN1
datab_2[4] => sub_wire6[38].IN1
datab_2[5] => sub_wire6[39].IN1
datab_2[6] => sub_wire6[40].IN1
datab_2[7] => sub_wire6[41].IN1
datab_2[8] => sub_wire6[42].IN1
datab_2[9] => sub_wire6[43].IN1
datab_2[10] => sub_wire6[44].IN1
datab_2[11] => sub_wire6[45].IN1
datab_2[12] => sub_wire6[46].IN1
datab_2[13] => sub_wire6[47].IN1
datab_2[14] => sub_wire6[48].IN1
datab_2[15] => sub_wire6[49].IN1
datab_2[16] => sub_wire6[50].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result
result[18] <= altmult_add:ALTMULT_ADD_component.result
result[19] <= altmult_add:ALTMULT_ADD_component.result
result[20] <= altmult_add:ALTMULT_ADD_component.result
result[21] <= altmult_add:ALTMULT_ADD_component.result
result[22] <= altmult_add:ALTMULT_ADD_component.result
result[23] <= altmult_add:ALTMULT_ADD_component.result
result[24] <= altmult_add:ALTMULT_ADD_component.result
result[25] <= altmult_add:ALTMULT_ADD_component.result
result[26] <= altmult_add:ALTMULT_ADD_component.result


|DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_4f74:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow~0.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_4f74:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_4f74:auto_generated.dataa[0]
dataa[1] => mult_add_4f74:auto_generated.dataa[1]
dataa[2] => mult_add_4f74:auto_generated.dataa[2]
dataa[3] => mult_add_4f74:auto_generated.dataa[3]
dataa[4] => mult_add_4f74:auto_generated.dataa[4]
dataa[5] => mult_add_4f74:auto_generated.dataa[5]
dataa[6] => mult_add_4f74:auto_generated.dataa[6]
dataa[7] => mult_add_4f74:auto_generated.dataa[7]
dataa[8] => mult_add_4f74:auto_generated.dataa[8]
dataa[9] => mult_add_4f74:auto_generated.dataa[9]
dataa[10] => mult_add_4f74:auto_generated.dataa[10]
dataa[11] => mult_add_4f74:auto_generated.dataa[11]
dataa[12] => mult_add_4f74:auto_generated.dataa[12]
dataa[13] => mult_add_4f74:auto_generated.dataa[13]
dataa[14] => mult_add_4f74:auto_generated.dataa[14]
dataa[15] => mult_add_4f74:auto_generated.dataa[15]
dataa[16] => mult_add_4f74:auto_generated.dataa[16]
dataa[17] => mult_add_4f74:auto_generated.dataa[17]
dataa[18] => mult_add_4f74:auto_generated.dataa[18]
dataa[19] => mult_add_4f74:auto_generated.dataa[19]
dataa[20] => mult_add_4f74:auto_generated.dataa[20]
dataa[21] => mult_add_4f74:auto_generated.dataa[21]
dataa[22] => mult_add_4f74:auto_generated.dataa[22]
dataa[23] => mult_add_4f74:auto_generated.dataa[23]
datab[0] => mult_add_4f74:auto_generated.datab[0]
datab[1] => mult_add_4f74:auto_generated.datab[1]
datab[2] => mult_add_4f74:auto_generated.datab[2]
datab[3] => mult_add_4f74:auto_generated.datab[3]
datab[4] => mult_add_4f74:auto_generated.datab[4]
datab[5] => mult_add_4f74:auto_generated.datab[5]
datab[6] => mult_add_4f74:auto_generated.datab[6]
datab[7] => mult_add_4f74:auto_generated.datab[7]
datab[8] => mult_add_4f74:auto_generated.datab[8]
datab[9] => mult_add_4f74:auto_generated.datab[9]
datab[10] => mult_add_4f74:auto_generated.datab[10]
datab[11] => mult_add_4f74:auto_generated.datab[11]
datab[12] => mult_add_4f74:auto_generated.datab[12]
datab[13] => mult_add_4f74:auto_generated.datab[13]
datab[14] => mult_add_4f74:auto_generated.datab[14]
datab[15] => mult_add_4f74:auto_generated.datab[15]
datab[16] => mult_add_4f74:auto_generated.datab[16]
datab[17] => mult_add_4f74:auto_generated.datab[17]
datab[18] => mult_add_4f74:auto_generated.datab[18]
datab[19] => mult_add_4f74:auto_generated.datab[19]
datab[20] => mult_add_4f74:auto_generated.datab[20]
datab[21] => mult_add_4f74:auto_generated.datab[21]
datab[22] => mult_add_4f74:auto_generated.datab[22]
datab[23] => mult_add_4f74:auto_generated.datab[23]
datab[24] => mult_add_4f74:auto_generated.datab[24]
datab[25] => mult_add_4f74:auto_generated.datab[25]
datab[26] => mult_add_4f74:auto_generated.datab[26]
datab[27] => mult_add_4f74:auto_generated.datab[27]
datab[28] => mult_add_4f74:auto_generated.datab[28]
datab[29] => mult_add_4f74:auto_generated.datab[29]
datab[30] => mult_add_4f74:auto_generated.datab[30]
datab[31] => mult_add_4f74:auto_generated.datab[31]
datab[32] => mult_add_4f74:auto_generated.datab[32]
datab[33] => mult_add_4f74:auto_generated.datab[33]
datab[34] => mult_add_4f74:auto_generated.datab[34]
datab[35] => mult_add_4f74:auto_generated.datab[35]
datab[36] => mult_add_4f74:auto_generated.datab[36]
datab[37] => mult_add_4f74:auto_generated.datab[37]
datab[38] => mult_add_4f74:auto_generated.datab[38]
datab[39] => mult_add_4f74:auto_generated.datab[39]
datab[40] => mult_add_4f74:auto_generated.datab[40]
datab[41] => mult_add_4f74:auto_generated.datab[41]
datab[42] => mult_add_4f74:auto_generated.datab[42]
datab[43] => mult_add_4f74:auto_generated.datab[43]
datab[44] => mult_add_4f74:auto_generated.datab[44]
datab[45] => mult_add_4f74:auto_generated.datab[45]
datab[46] => mult_add_4f74:auto_generated.datab[46]
datab[47] => mult_add_4f74:auto_generated.datab[47]
datab[48] => mult_add_4f74:auto_generated.datab[48]
datab[49] => mult_add_4f74:auto_generated.datab[49]
datab[50] => mult_add_4f74:auto_generated.datab[50]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow~0.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_4f74:auto_generated.result[0]
result[1] <= mult_add_4f74:auto_generated.result[1]
result[2] <= mult_add_4f74:auto_generated.result[2]
result[3] <= mult_add_4f74:auto_generated.result[3]
result[4] <= mult_add_4f74:auto_generated.result[4]
result[5] <= mult_add_4f74:auto_generated.result[5]
result[6] <= mult_add_4f74:auto_generated.result[6]
result[7] <= mult_add_4f74:auto_generated.result[7]
result[8] <= mult_add_4f74:auto_generated.result[8]
result[9] <= mult_add_4f74:auto_generated.result[9]
result[10] <= mult_add_4f74:auto_generated.result[10]
result[11] <= mult_add_4f74:auto_generated.result[11]
result[12] <= mult_add_4f74:auto_generated.result[12]
result[13] <= mult_add_4f74:auto_generated.result[13]
result[14] <= mult_add_4f74:auto_generated.result[14]
result[15] <= mult_add_4f74:auto_generated.result[15]
result[16] <= mult_add_4f74:auto_generated.result[16]
result[17] <= mult_add_4f74:auto_generated.result[17]
result[18] <= mult_add_4f74:auto_generated.result[18]
result[19] <= mult_add_4f74:auto_generated.result[19]
result[20] <= mult_add_4f74:auto_generated.result[20]
result[21] <= mult_add_4f74:auto_generated.result[21]
result[22] <= mult_add_4f74:auto_generated.result[22]
result[23] <= mult_add_4f74:auto_generated.result[23]
result[24] <= mult_add_4f74:auto_generated.result[24]
result[25] <= mult_add_4f74:auto_generated.result[25]
result[26] <= mult_add_4f74:auto_generated.result[26]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scaninb[16] => ~NO_FANOUT~
scanouta[0] <= scanouta[0]~7.DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1]~6.DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2]~5.DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3]~4.DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4]~3.DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5]~2.DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6]~1.DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7]~0.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0]~16.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1]~15.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2]~14.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3]~13.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4]~12.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5]~11.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6]~10.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7]~9.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8]~8.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9]~7.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10]~6.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11]~5.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12]~4.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13]~3.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14]~2.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15]~1.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[16] <= scanoutb[16]~0.DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~


|DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated
aclr0 => ded_mult_ob91:ded_mult1.aclr[0]
aclr0 => ded_mult_ob91:ded_mult2.aclr[0]
aclr0 => ded_mult_ob91:ded_mult3.aclr[0]
clock0 => ded_mult_ob91:ded_mult1.clock[0]
clock0 => ded_mult_ob91:ded_mult2.clock[0]
clock0 => ded_mult_ob91:ded_mult3.clock[0]
clock0 => dffe10.CLK
clock0 => dffe11.CLK
clock0 => dffe12.CLK
clock0 => dffe13.CLK
clock0 => dffe14.CLK
clock0 => dffe15.CLK
clock0 => dffe16.CLK
clock0 => dffe17.CLK
clock0 => dffe18.CLK
clock0 => dffe19.CLK
clock0 => dffe20.CLK
clock0 => dffe21.CLK
clock0 => dffe22.CLK
clock0 => dffe23.CLK
clock0 => dffe24.CLK
clock0 => dffe25.CLK
clock0 => dffe26.CLK
clock0 => dffe27.CLK
clock0 => dffe28.CLK
clock0 => dffe29.CLK
clock0 => dffe30.CLK
clock0 => dffe31.CLK
clock0 => dffe32.CLK
clock0 => dffe33.CLK
clock0 => dffe34.CLK
clock0 => dffe35.CLK
clock0 => dffe36.CLK
clock0 => dffe37.CLK
clock0 => dffe38.CLK
clock0 => dffe39.CLK
clock0 => dffe4.CLK
clock0 => dffe40.CLK
clock0 => dffe41.CLK
clock0 => dffe42.CLK
clock0 => dffe43.CLK
clock0 => dffe44.CLK
clock0 => dffe45.CLK
clock0 => dffe46.CLK
clock0 => dffe47.CLK
clock0 => dffe48.CLK
clock0 => dffe49.CLK
clock0 => dffe5.CLK
clock0 => dffe50.CLK
clock0 => dffe51.CLK
clock0 => dffe52.CLK
clock0 => dffe53.CLK
clock0 => dffe54.CLK
clock0 => dffe55.CLK
clock0 => dffe56.CLK
clock0 => dffe57.CLK
clock0 => dffe6.CLK
clock0 => dffe7.CLK
clock0 => dffe8.CLK
clock0 => dffe9.CLK
dataa[0] => ded_mult_ob91:ded_mult1.dataa[0]
dataa[1] => ded_mult_ob91:ded_mult1.dataa[1]
dataa[2] => ded_mult_ob91:ded_mult1.dataa[2]
dataa[3] => ded_mult_ob91:ded_mult1.dataa[3]
dataa[4] => ded_mult_ob91:ded_mult1.dataa[4]
dataa[5] => ded_mult_ob91:ded_mult1.dataa[5]
dataa[6] => ded_mult_ob91:ded_mult1.dataa[6]
dataa[7] => ded_mult_ob91:ded_mult1.dataa[7]
dataa[8] => ded_mult_ob91:ded_mult2.dataa[0]
dataa[9] => ded_mult_ob91:ded_mult2.dataa[1]
dataa[10] => ded_mult_ob91:ded_mult2.dataa[2]
dataa[11] => ded_mult_ob91:ded_mult2.dataa[3]
dataa[12] => ded_mult_ob91:ded_mult2.dataa[4]
dataa[13] => ded_mult_ob91:ded_mult2.dataa[5]
dataa[14] => ded_mult_ob91:ded_mult2.dataa[6]
dataa[15] => ded_mult_ob91:ded_mult2.dataa[7]
dataa[16] => ded_mult_ob91:ded_mult3.dataa[0]
dataa[17] => ded_mult_ob91:ded_mult3.dataa[1]
dataa[18] => ded_mult_ob91:ded_mult3.dataa[2]
dataa[19] => ded_mult_ob91:ded_mult3.dataa[3]
dataa[20] => ded_mult_ob91:ded_mult3.dataa[4]
dataa[21] => ded_mult_ob91:ded_mult3.dataa[5]
dataa[22] => ded_mult_ob91:ded_mult3.dataa[6]
dataa[23] => ded_mult_ob91:ded_mult3.dataa[7]
datab[0] => ded_mult_ob91:ded_mult1.datab[0]
datab[1] => ded_mult_ob91:ded_mult1.datab[1]
datab[2] => ded_mult_ob91:ded_mult1.datab[2]
datab[3] => ded_mult_ob91:ded_mult1.datab[3]
datab[4] => ded_mult_ob91:ded_mult1.datab[4]
datab[5] => ded_mult_ob91:ded_mult1.datab[5]
datab[6] => ded_mult_ob91:ded_mult1.datab[6]
datab[7] => ded_mult_ob91:ded_mult1.datab[7]
datab[8] => ded_mult_ob91:ded_mult1.datab[8]
datab[9] => ded_mult_ob91:ded_mult1.datab[9]
datab[10] => ded_mult_ob91:ded_mult1.datab[10]
datab[11] => ded_mult_ob91:ded_mult1.datab[11]
datab[12] => ded_mult_ob91:ded_mult1.datab[12]
datab[13] => ded_mult_ob91:ded_mult1.datab[13]
datab[14] => ded_mult_ob91:ded_mult1.datab[14]
datab[15] => ded_mult_ob91:ded_mult1.datab[15]
datab[16] => ded_mult_ob91:ded_mult1.datab[16]
datab[17] => ded_mult_ob91:ded_mult2.datab[0]
datab[18] => ded_mult_ob91:ded_mult2.datab[1]
datab[19] => ded_mult_ob91:ded_mult2.datab[2]
datab[20] => ded_mult_ob91:ded_mult2.datab[3]
datab[21] => ded_mult_ob91:ded_mult2.datab[4]
datab[22] => ded_mult_ob91:ded_mult2.datab[5]
datab[23] => ded_mult_ob91:ded_mult2.datab[6]
datab[24] => ded_mult_ob91:ded_mult2.datab[7]
datab[25] => ded_mult_ob91:ded_mult2.datab[8]
datab[26] => ded_mult_ob91:ded_mult2.datab[9]
datab[27] => ded_mult_ob91:ded_mult2.datab[10]
datab[28] => ded_mult_ob91:ded_mult2.datab[11]
datab[29] => ded_mult_ob91:ded_mult2.datab[12]
datab[30] => ded_mult_ob91:ded_mult2.datab[13]
datab[31] => ded_mult_ob91:ded_mult2.datab[14]
datab[32] => ded_mult_ob91:ded_mult2.datab[15]
datab[33] => ded_mult_ob91:ded_mult2.datab[16]
datab[34] => ded_mult_ob91:ded_mult3.datab[0]
datab[35] => ded_mult_ob91:ded_mult3.datab[1]
datab[36] => ded_mult_ob91:ded_mult3.datab[2]
datab[37] => ded_mult_ob91:ded_mult3.datab[3]
datab[38] => ded_mult_ob91:ded_mult3.datab[4]
datab[39] => ded_mult_ob91:ded_mult3.datab[5]
datab[40] => ded_mult_ob91:ded_mult3.datab[6]
datab[41] => ded_mult_ob91:ded_mult3.datab[7]
datab[42] => ded_mult_ob91:ded_mult3.datab[8]
datab[43] => ded_mult_ob91:ded_mult3.datab[9]
datab[44] => ded_mult_ob91:ded_mult3.datab[10]
datab[45] => ded_mult_ob91:ded_mult3.datab[11]
datab[46] => ded_mult_ob91:ded_mult3.datab[12]
datab[47] => ded_mult_ob91:ded_mult3.datab[13]
datab[48] => ded_mult_ob91:ded_mult3.datab[14]
datab[49] => ded_mult_ob91:ded_mult3.datab[15]
datab[50] => ded_mult_ob91:ded_mult3.datab[16]
result[0] <= sft65a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sft65a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sft65a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft65a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft65a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft65a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft65a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft65a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft65a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft65a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft65a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft65a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft65a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft65a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft65a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft65a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sft65a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sft65a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft65a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft65a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft65a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft65a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft65a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft65a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft65a[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft65a[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft65a[26].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1
aclr[0] => mac_mult70.ACLR
aclr[0] => mac_out71.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult70.CLK
clock[0] => mac_out71.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult70.DATAA
dataa[1] => mac_mult70.DATAA1
dataa[2] => mac_mult70.DATAA2
dataa[3] => mac_mult70.DATAA3
dataa[4] => mac_mult70.DATAA4
dataa[5] => mac_mult70.DATAA5
dataa[6] => mac_mult70.DATAA6
dataa[7] => mac_mult70.DATAA7
datab[0] => mac_mult70.DATAB
datab[1] => mac_mult70.DATAB1
datab[2] => mac_mult70.DATAB2
datab[3] => mac_mult70.DATAB3
datab[4] => mac_mult70.DATAB4
datab[5] => mac_mult70.DATAB5
datab[6] => mac_mult70.DATAB6
datab[7] => mac_mult70.DATAB7
datab[8] => mac_mult70.DATAB8
datab[9] => mac_mult70.DATAB9
datab[10] => mac_mult70.DATAB10
datab[11] => mac_mult70.DATAB11
datab[12] => mac_mult70.DATAB12
datab[13] => mac_mult70.DATAB13
datab[14] => mac_mult70.DATAB14
datab[15] => mac_mult70.DATAB15
datab[16] => mac_mult70.DATAB16
ena[0] => mac_mult70.ENA
ena[0] => mac_out71.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
result[16] <= dffpipe_b3c:pre_result.q[16]
result[17] <= dffpipe_b3c:pre_result.q[17]
result[18] <= dffpipe_b3c:pre_result.q[18]
result[19] <= dffpipe_b3c:pre_result.q[19]
result[20] <= dffpipe_b3c:pre_result.q[20]
result[21] <= dffpipe_b3c:pre_result.q[21]
result[22] <= dffpipe_b3c:pre_result.q[22]
result[23] <= dffpipe_b3c:pre_result.q[23]
result[24] <= dffpipe_b3c:pre_result.q[24]


|DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2
aclr[0] => mac_mult70.ACLR
aclr[0] => mac_out71.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult70.CLK
clock[0] => mac_out71.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult70.DATAA
dataa[1] => mac_mult70.DATAA1
dataa[2] => mac_mult70.DATAA2
dataa[3] => mac_mult70.DATAA3
dataa[4] => mac_mult70.DATAA4
dataa[5] => mac_mult70.DATAA5
dataa[6] => mac_mult70.DATAA6
dataa[7] => mac_mult70.DATAA7
datab[0] => mac_mult70.DATAB
datab[1] => mac_mult70.DATAB1
datab[2] => mac_mult70.DATAB2
datab[3] => mac_mult70.DATAB3
datab[4] => mac_mult70.DATAB4
datab[5] => mac_mult70.DATAB5
datab[6] => mac_mult70.DATAB6
datab[7] => mac_mult70.DATAB7
datab[8] => mac_mult70.DATAB8
datab[9] => mac_mult70.DATAB9
datab[10] => mac_mult70.DATAB10
datab[11] => mac_mult70.DATAB11
datab[12] => mac_mult70.DATAB12
datab[13] => mac_mult70.DATAB13
datab[14] => mac_mult70.DATAB14
datab[15] => mac_mult70.DATAB15
datab[16] => mac_mult70.DATAB16
ena[0] => mac_mult70.ENA
ena[0] => mac_out71.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
result[16] <= dffpipe_b3c:pre_result.q[16]
result[17] <= dffpipe_b3c:pre_result.q[17]
result[18] <= dffpipe_b3c:pre_result.q[18]
result[19] <= dffpipe_b3c:pre_result.q[19]
result[20] <= dffpipe_b3c:pre_result.q[20]
result[21] <= dffpipe_b3c:pre_result.q[21]
result[22] <= dffpipe_b3c:pre_result.q[22]
result[23] <= dffpipe_b3c:pre_result.q[23]
result[24] <= dffpipe_b3c:pre_result.q[24]


|DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3
aclr[0] => mac_mult70.ACLR
aclr[0] => mac_out71.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult70.CLK
clock[0] => mac_out71.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult70.DATAA
dataa[1] => mac_mult70.DATAA1
dataa[2] => mac_mult70.DATAA2
dataa[3] => mac_mult70.DATAA3
dataa[4] => mac_mult70.DATAA4
dataa[5] => mac_mult70.DATAA5
dataa[6] => mac_mult70.DATAA6
dataa[7] => mac_mult70.DATAA7
datab[0] => mac_mult70.DATAB
datab[1] => mac_mult70.DATAB1
datab[2] => mac_mult70.DATAB2
datab[3] => mac_mult70.DATAB3
datab[4] => mac_mult70.DATAB4
datab[5] => mac_mult70.DATAB5
datab[6] => mac_mult70.DATAB6
datab[7] => mac_mult70.DATAB7
datab[8] => mac_mult70.DATAB8
datab[9] => mac_mult70.DATAB9
datab[10] => mac_mult70.DATAB10
datab[11] => mac_mult70.DATAB11
datab[12] => mac_mult70.DATAB12
datab[13] => mac_mult70.DATAB13
datab[14] => mac_mult70.DATAB14
datab[15] => mac_mult70.DATAB15
datab[16] => mac_mult70.DATAB16
ena[0] => mac_mult70.ENA
ena[0] => mac_out71.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
result[16] <= dffpipe_b3c:pre_result.q[16]
result[17] <= dffpipe_b3c:pre_result.q[17]
result[18] <= dffpipe_b3c:pre_result.q[18]
result[19] <= dffpipe_b3c:pre_result.q[19]
result[20] <= dffpipe_b3c:pre_result.q[20]
result[21] <= dffpipe_b3c:pre_result.q[21]
result[22] <= dffpipe_b3c:pre_result.q[22]
result[23] <= dffpipe_b3c:pre_result.q[23]
result[24] <= dffpipe_b3c:pre_result.q[24]


|DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u2
aclr0 => aclr0~0.IN1
clock0 => clock0~0.IN1
dataa_0[0] => sub_wire2[0].IN1
dataa_0[1] => sub_wire2[1].IN1
dataa_0[2] => sub_wire2[2].IN1
dataa_0[3] => sub_wire2[3].IN1
dataa_0[4] => sub_wire2[4].IN1
dataa_0[5] => sub_wire2[5].IN1
dataa_0[6] => sub_wire2[6].IN1
dataa_0[7] => sub_wire2[7].IN1
dataa_1[0] => sub_wire2[8].IN1
dataa_1[1] => sub_wire2[9].IN1
dataa_1[2] => sub_wire2[10].IN1
dataa_1[3] => sub_wire2[11].IN1
dataa_1[4] => sub_wire2[12].IN1
dataa_1[5] => sub_wire2[13].IN1
dataa_1[6] => sub_wire2[14].IN1
dataa_1[7] => sub_wire2[15].IN1
dataa_2[0] => sub_wire2[16].IN1
dataa_2[1] => sub_wire2[17].IN1
dataa_2[2] => sub_wire2[18].IN1
dataa_2[3] => sub_wire2[19].IN1
dataa_2[4] => sub_wire2[20].IN1
dataa_2[5] => sub_wire2[21].IN1
dataa_2[6] => sub_wire2[22].IN1
dataa_2[7] => sub_wire2[23].IN1
datab_0[0] => sub_wire6[0].IN1
datab_0[1] => sub_wire6[1].IN1
datab_0[2] => sub_wire6[2].IN1
datab_0[3] => sub_wire6[3].IN1
datab_0[4] => sub_wire6[4].IN1
datab_0[5] => sub_wire6[5].IN1
datab_0[6] => sub_wire6[6].IN1
datab_0[7] => sub_wire6[7].IN1
datab_0[8] => sub_wire6[8].IN1
datab_0[9] => sub_wire6[9].IN1
datab_0[10] => sub_wire6[10].IN1
datab_0[11] => sub_wire6[11].IN1
datab_0[12] => sub_wire6[12].IN1
datab_0[13] => sub_wire6[13].IN1
datab_0[14] => sub_wire6[14].IN1
datab_0[15] => sub_wire6[15].IN1
datab_0[16] => sub_wire6[16].IN1
datab_1[0] => sub_wire6[17].IN1
datab_1[1] => sub_wire6[18].IN1
datab_1[2] => sub_wire6[19].IN1
datab_1[3] => sub_wire6[20].IN1
datab_1[4] => sub_wire6[21].IN1
datab_1[5] => sub_wire6[22].IN1
datab_1[6] => sub_wire6[23].IN1
datab_1[7] => sub_wire6[24].IN1
datab_1[8] => sub_wire6[25].IN1
datab_1[9] => sub_wire6[26].IN1
datab_1[10] => sub_wire6[27].IN1
datab_1[11] => sub_wire6[28].IN1
datab_1[12] => sub_wire6[29].IN1
datab_1[13] => sub_wire6[30].IN1
datab_1[14] => sub_wire6[31].IN1
datab_1[15] => sub_wire6[32].IN1
datab_1[16] => sub_wire6[33].IN1
datab_2[0] => sub_wire6[34].IN1
datab_2[1] => sub_wire6[35].IN1
datab_2[2] => sub_wire6[36].IN1
datab_2[3] => sub_wire6[37].IN1
datab_2[4] => sub_wire6[38].IN1
datab_2[5] => sub_wire6[39].IN1
datab_2[6] => sub_wire6[40].IN1
datab_2[7] => sub_wire6[41].IN1
datab_2[8] => sub_wire6[42].IN1
datab_2[9] => sub_wire6[43].IN1
datab_2[10] => sub_wire6[44].IN1
datab_2[11] => sub_wire6[45].IN1
datab_2[12] => sub_wire6[46].IN1
datab_2[13] => sub_wire6[47].IN1
datab_2[14] => sub_wire6[48].IN1
datab_2[15] => sub_wire6[49].IN1
datab_2[16] => sub_wire6[50].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result
result[18] <= altmult_add:ALTMULT_ADD_component.result
result[19] <= altmult_add:ALTMULT_ADD_component.result
result[20] <= altmult_add:ALTMULT_ADD_component.result
result[21] <= altmult_add:ALTMULT_ADD_component.result
result[22] <= altmult_add:ALTMULT_ADD_component.result
result[23] <= altmult_add:ALTMULT_ADD_component.result
result[24] <= altmult_add:ALTMULT_ADD_component.result
result[25] <= altmult_add:ALTMULT_ADD_component.result
result[26] <= altmult_add:ALTMULT_ADD_component.result


|DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_4f74:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow~0.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_4f74:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_4f74:auto_generated.dataa[0]
dataa[1] => mult_add_4f74:auto_generated.dataa[1]
dataa[2] => mult_add_4f74:auto_generated.dataa[2]
dataa[3] => mult_add_4f74:auto_generated.dataa[3]
dataa[4] => mult_add_4f74:auto_generated.dataa[4]
dataa[5] => mult_add_4f74:auto_generated.dataa[5]
dataa[6] => mult_add_4f74:auto_generated.dataa[6]
dataa[7] => mult_add_4f74:auto_generated.dataa[7]
dataa[8] => mult_add_4f74:auto_generated.dataa[8]
dataa[9] => mult_add_4f74:auto_generated.dataa[9]
dataa[10] => mult_add_4f74:auto_generated.dataa[10]
dataa[11] => mult_add_4f74:auto_generated.dataa[11]
dataa[12] => mult_add_4f74:auto_generated.dataa[12]
dataa[13] => mult_add_4f74:auto_generated.dataa[13]
dataa[14] => mult_add_4f74:auto_generated.dataa[14]
dataa[15] => mult_add_4f74:auto_generated.dataa[15]
dataa[16] => mult_add_4f74:auto_generated.dataa[16]
dataa[17] => mult_add_4f74:auto_generated.dataa[17]
dataa[18] => mult_add_4f74:auto_generated.dataa[18]
dataa[19] => mult_add_4f74:auto_generated.dataa[19]
dataa[20] => mult_add_4f74:auto_generated.dataa[20]
dataa[21] => mult_add_4f74:auto_generated.dataa[21]
dataa[22] => mult_add_4f74:auto_generated.dataa[22]
dataa[23] => mult_add_4f74:auto_generated.dataa[23]
datab[0] => mult_add_4f74:auto_generated.datab[0]
datab[1] => mult_add_4f74:auto_generated.datab[1]
datab[2] => mult_add_4f74:auto_generated.datab[2]
datab[3] => mult_add_4f74:auto_generated.datab[3]
datab[4] => mult_add_4f74:auto_generated.datab[4]
datab[5] => mult_add_4f74:auto_generated.datab[5]
datab[6] => mult_add_4f74:auto_generated.datab[6]
datab[7] => mult_add_4f74:auto_generated.datab[7]
datab[8] => mult_add_4f74:auto_generated.datab[8]
datab[9] => mult_add_4f74:auto_generated.datab[9]
datab[10] => mult_add_4f74:auto_generated.datab[10]
datab[11] => mult_add_4f74:auto_generated.datab[11]
datab[12] => mult_add_4f74:auto_generated.datab[12]
datab[13] => mult_add_4f74:auto_generated.datab[13]
datab[14] => mult_add_4f74:auto_generated.datab[14]
datab[15] => mult_add_4f74:auto_generated.datab[15]
datab[16] => mult_add_4f74:auto_generated.datab[16]
datab[17] => mult_add_4f74:auto_generated.datab[17]
datab[18] => mult_add_4f74:auto_generated.datab[18]
datab[19] => mult_add_4f74:auto_generated.datab[19]
datab[20] => mult_add_4f74:auto_generated.datab[20]
datab[21] => mult_add_4f74:auto_generated.datab[21]
datab[22] => mult_add_4f74:auto_generated.datab[22]
datab[23] => mult_add_4f74:auto_generated.datab[23]
datab[24] => mult_add_4f74:auto_generated.datab[24]
datab[25] => mult_add_4f74:auto_generated.datab[25]
datab[26] => mult_add_4f74:auto_generated.datab[26]
datab[27] => mult_add_4f74:auto_generated.datab[27]
datab[28] => mult_add_4f74:auto_generated.datab[28]
datab[29] => mult_add_4f74:auto_generated.datab[29]
datab[30] => mult_add_4f74:auto_generated.datab[30]
datab[31] => mult_add_4f74:auto_generated.datab[31]
datab[32] => mult_add_4f74:auto_generated.datab[32]
datab[33] => mult_add_4f74:auto_generated.datab[33]
datab[34] => mult_add_4f74:auto_generated.datab[34]
datab[35] => mult_add_4f74:auto_generated.datab[35]
datab[36] => mult_add_4f74:auto_generated.datab[36]
datab[37] => mult_add_4f74:auto_generated.datab[37]
datab[38] => mult_add_4f74:auto_generated.datab[38]
datab[39] => mult_add_4f74:auto_generated.datab[39]
datab[40] => mult_add_4f74:auto_generated.datab[40]
datab[41] => mult_add_4f74:auto_generated.datab[41]
datab[42] => mult_add_4f74:auto_generated.datab[42]
datab[43] => mult_add_4f74:auto_generated.datab[43]
datab[44] => mult_add_4f74:auto_generated.datab[44]
datab[45] => mult_add_4f74:auto_generated.datab[45]
datab[46] => mult_add_4f74:auto_generated.datab[46]
datab[47] => mult_add_4f74:auto_generated.datab[47]
datab[48] => mult_add_4f74:auto_generated.datab[48]
datab[49] => mult_add_4f74:auto_generated.datab[49]
datab[50] => mult_add_4f74:auto_generated.datab[50]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated~0.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow~0.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_4f74:auto_generated.result[0]
result[1] <= mult_add_4f74:auto_generated.result[1]
result[2] <= mult_add_4f74:auto_generated.result[2]
result[3] <= mult_add_4f74:auto_generated.result[3]
result[4] <= mult_add_4f74:auto_generated.result[4]
result[5] <= mult_add_4f74:auto_generated.result[5]
result[6] <= mult_add_4f74:auto_generated.result[6]
result[7] <= mult_add_4f74:auto_generated.result[7]
result[8] <= mult_add_4f74:auto_generated.result[8]
result[9] <= mult_add_4f74:auto_generated.result[9]
result[10] <= mult_add_4f74:auto_generated.result[10]
result[11] <= mult_add_4f74:auto_generated.result[11]
result[12] <= mult_add_4f74:auto_generated.result[12]
result[13] <= mult_add_4f74:auto_generated.result[13]
result[14] <= mult_add_4f74:auto_generated.result[14]
result[15] <= mult_add_4f74:auto_generated.result[15]
result[16] <= mult_add_4f74:auto_generated.result[16]
result[17] <= mult_add_4f74:auto_generated.result[17]
result[18] <= mult_add_4f74:auto_generated.result[18]
result[19] <= mult_add_4f74:auto_generated.result[19]
result[20] <= mult_add_4f74:auto_generated.result[20]
result[21] <= mult_add_4f74:auto_generated.result[21]
result[22] <= mult_add_4f74:auto_generated.result[22]
result[23] <= mult_add_4f74:auto_generated.result[23]
result[24] <= mult_add_4f74:auto_generated.result[24]
result[25] <= mult_add_4f74:auto_generated.result[25]
result[26] <= mult_add_4f74:auto_generated.result[26]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scaninb[16] => ~NO_FANOUT~
scanouta[0] <= scanouta[0]~7.DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1]~6.DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2]~5.DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3]~4.DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4]~3.DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5]~2.DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6]~1.DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7]~0.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0]~16.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1]~15.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2]~14.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3]~13.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4]~12.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5]~11.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6]~10.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7]~9.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8]~8.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9]~7.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10]~6.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11]~5.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12]~4.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13]~3.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14]~2.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15]~1.DB_MAX_OUTPUT_PORT_TYPE
scanoutb[16] <= scanoutb[16]~0.DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~


|DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated
aclr0 => ded_mult_ob91:ded_mult1.aclr[0]
aclr0 => ded_mult_ob91:ded_mult2.aclr[0]
aclr0 => ded_mult_ob91:ded_mult3.aclr[0]
clock0 => ded_mult_ob91:ded_mult1.clock[0]
clock0 => ded_mult_ob91:ded_mult2.clock[0]
clock0 => ded_mult_ob91:ded_mult3.clock[0]
clock0 => dffe10.CLK
clock0 => dffe11.CLK
clock0 => dffe12.CLK
clock0 => dffe13.CLK
clock0 => dffe14.CLK
clock0 => dffe15.CLK
clock0 => dffe16.CLK
clock0 => dffe17.CLK
clock0 => dffe18.CLK
clock0 => dffe19.CLK
clock0 => dffe20.CLK
clock0 => dffe21.CLK
clock0 => dffe22.CLK
clock0 => dffe23.CLK
clock0 => dffe24.CLK
clock0 => dffe25.CLK
clock0 => dffe26.CLK
clock0 => dffe27.CLK
clock0 => dffe28.CLK
clock0 => dffe29.CLK
clock0 => dffe30.CLK
clock0 => dffe31.CLK
clock0 => dffe32.CLK
clock0 => dffe33.CLK
clock0 => dffe34.CLK
clock0 => dffe35.CLK
clock0 => dffe36.CLK
clock0 => dffe37.CLK
clock0 => dffe38.CLK
clock0 => dffe39.CLK
clock0 => dffe4.CLK
clock0 => dffe40.CLK
clock0 => dffe41.CLK
clock0 => dffe42.CLK
clock0 => dffe43.CLK
clock0 => dffe44.CLK
clock0 => dffe45.CLK
clock0 => dffe46.CLK
clock0 => dffe47.CLK
clock0 => dffe48.CLK
clock0 => dffe49.CLK
clock0 => dffe5.CLK
clock0 => dffe50.CLK
clock0 => dffe51.CLK
clock0 => dffe52.CLK
clock0 => dffe53.CLK
clock0 => dffe54.CLK
clock0 => dffe55.CLK
clock0 => dffe56.CLK
clock0 => dffe57.CLK
clock0 => dffe6.CLK
clock0 => dffe7.CLK
clock0 => dffe8.CLK
clock0 => dffe9.CLK
dataa[0] => ded_mult_ob91:ded_mult1.dataa[0]
dataa[1] => ded_mult_ob91:ded_mult1.dataa[1]
dataa[2] => ded_mult_ob91:ded_mult1.dataa[2]
dataa[3] => ded_mult_ob91:ded_mult1.dataa[3]
dataa[4] => ded_mult_ob91:ded_mult1.dataa[4]
dataa[5] => ded_mult_ob91:ded_mult1.dataa[5]
dataa[6] => ded_mult_ob91:ded_mult1.dataa[6]
dataa[7] => ded_mult_ob91:ded_mult1.dataa[7]
dataa[8] => ded_mult_ob91:ded_mult2.dataa[0]
dataa[9] => ded_mult_ob91:ded_mult2.dataa[1]
dataa[10] => ded_mult_ob91:ded_mult2.dataa[2]
dataa[11] => ded_mult_ob91:ded_mult2.dataa[3]
dataa[12] => ded_mult_ob91:ded_mult2.dataa[4]
dataa[13] => ded_mult_ob91:ded_mult2.dataa[5]
dataa[14] => ded_mult_ob91:ded_mult2.dataa[6]
dataa[15] => ded_mult_ob91:ded_mult2.dataa[7]
dataa[16] => ded_mult_ob91:ded_mult3.dataa[0]
dataa[17] => ded_mult_ob91:ded_mult3.dataa[1]
dataa[18] => ded_mult_ob91:ded_mult3.dataa[2]
dataa[19] => ded_mult_ob91:ded_mult3.dataa[3]
dataa[20] => ded_mult_ob91:ded_mult3.dataa[4]
dataa[21] => ded_mult_ob91:ded_mult3.dataa[5]
dataa[22] => ded_mult_ob91:ded_mult3.dataa[6]
dataa[23] => ded_mult_ob91:ded_mult3.dataa[7]
datab[0] => ded_mult_ob91:ded_mult1.datab[0]
datab[1] => ded_mult_ob91:ded_mult1.datab[1]
datab[2] => ded_mult_ob91:ded_mult1.datab[2]
datab[3] => ded_mult_ob91:ded_mult1.datab[3]
datab[4] => ded_mult_ob91:ded_mult1.datab[4]
datab[5] => ded_mult_ob91:ded_mult1.datab[5]
datab[6] => ded_mult_ob91:ded_mult1.datab[6]
datab[7] => ded_mult_ob91:ded_mult1.datab[7]
datab[8] => ded_mult_ob91:ded_mult1.datab[8]
datab[9] => ded_mult_ob91:ded_mult1.datab[9]
datab[10] => ded_mult_ob91:ded_mult1.datab[10]
datab[11] => ded_mult_ob91:ded_mult1.datab[11]
datab[12] => ded_mult_ob91:ded_mult1.datab[12]
datab[13] => ded_mult_ob91:ded_mult1.datab[13]
datab[14] => ded_mult_ob91:ded_mult1.datab[14]
datab[15] => ded_mult_ob91:ded_mult1.datab[15]
datab[16] => ded_mult_ob91:ded_mult1.datab[16]
datab[17] => ded_mult_ob91:ded_mult2.datab[0]
datab[18] => ded_mult_ob91:ded_mult2.datab[1]
datab[19] => ded_mult_ob91:ded_mult2.datab[2]
datab[20] => ded_mult_ob91:ded_mult2.datab[3]
datab[21] => ded_mult_ob91:ded_mult2.datab[4]
datab[22] => ded_mult_ob91:ded_mult2.datab[5]
datab[23] => ded_mult_ob91:ded_mult2.datab[6]
datab[24] => ded_mult_ob91:ded_mult2.datab[7]
datab[25] => ded_mult_ob91:ded_mult2.datab[8]
datab[26] => ded_mult_ob91:ded_mult2.datab[9]
datab[27] => ded_mult_ob91:ded_mult2.datab[10]
datab[28] => ded_mult_ob91:ded_mult2.datab[11]
datab[29] => ded_mult_ob91:ded_mult2.datab[12]
datab[30] => ded_mult_ob91:ded_mult2.datab[13]
datab[31] => ded_mult_ob91:ded_mult2.datab[14]
datab[32] => ded_mult_ob91:ded_mult2.datab[15]
datab[33] => ded_mult_ob91:ded_mult2.datab[16]
datab[34] => ded_mult_ob91:ded_mult3.datab[0]
datab[35] => ded_mult_ob91:ded_mult3.datab[1]
datab[36] => ded_mult_ob91:ded_mult3.datab[2]
datab[37] => ded_mult_ob91:ded_mult3.datab[3]
datab[38] => ded_mult_ob91:ded_mult3.datab[4]
datab[39] => ded_mult_ob91:ded_mult3.datab[5]
datab[40] => ded_mult_ob91:ded_mult3.datab[6]
datab[41] => ded_mult_ob91:ded_mult3.datab[7]
datab[42] => ded_mult_ob91:ded_mult3.datab[8]
datab[43] => ded_mult_ob91:ded_mult3.datab[9]
datab[44] => ded_mult_ob91:ded_mult3.datab[10]
datab[45] => ded_mult_ob91:ded_mult3.datab[11]
datab[46] => ded_mult_ob91:ded_mult3.datab[12]
datab[47] => ded_mult_ob91:ded_mult3.datab[13]
datab[48] => ded_mult_ob91:ded_mult3.datab[14]
datab[49] => ded_mult_ob91:ded_mult3.datab[15]
datab[50] => ded_mult_ob91:ded_mult3.datab[16]
result[0] <= sft65a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sft65a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sft65a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft65a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft65a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft65a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft65a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft65a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft65a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft65a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft65a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft65a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft65a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft65a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft65a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft65a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sft65a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sft65a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft65a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft65a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft65a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft65a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft65a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft65a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft65a[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft65a[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft65a[26].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1
aclr[0] => mac_mult70.ACLR
aclr[0] => mac_out71.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult70.CLK
clock[0] => mac_out71.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult70.DATAA
dataa[1] => mac_mult70.DATAA1
dataa[2] => mac_mult70.DATAA2
dataa[3] => mac_mult70.DATAA3
dataa[4] => mac_mult70.DATAA4
dataa[5] => mac_mult70.DATAA5
dataa[6] => mac_mult70.DATAA6
dataa[7] => mac_mult70.DATAA7
datab[0] => mac_mult70.DATAB
datab[1] => mac_mult70.DATAB1
datab[2] => mac_mult70.DATAB2
datab[3] => mac_mult70.DATAB3
datab[4] => mac_mult70.DATAB4
datab[5] => mac_mult70.DATAB5
datab[6] => mac_mult70.DATAB6
datab[7] => mac_mult70.DATAB7
datab[8] => mac_mult70.DATAB8
datab[9] => mac_mult70.DATAB9
datab[10] => mac_mult70.DATAB10
datab[11] => mac_mult70.DATAB11
datab[12] => mac_mult70.DATAB12
datab[13] => mac_mult70.DATAB13
datab[14] => mac_mult70.DATAB14
datab[15] => mac_mult70.DATAB15
datab[16] => mac_mult70.DATAB16
ena[0] => mac_mult70.ENA
ena[0] => mac_out71.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
result[16] <= dffpipe_b3c:pre_result.q[16]
result[17] <= dffpipe_b3c:pre_result.q[17]
result[18] <= dffpipe_b3c:pre_result.q[18]
result[19] <= dffpipe_b3c:pre_result.q[19]
result[20] <= dffpipe_b3c:pre_result.q[20]
result[21] <= dffpipe_b3c:pre_result.q[21]
result[22] <= dffpipe_b3c:pre_result.q[22]
result[23] <= dffpipe_b3c:pre_result.q[23]
result[24] <= dffpipe_b3c:pre_result.q[24]


|DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2
aclr[0] => mac_mult70.ACLR
aclr[0] => mac_out71.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult70.CLK
clock[0] => mac_out71.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult70.DATAA
dataa[1] => mac_mult70.DATAA1
dataa[2] => mac_mult70.DATAA2
dataa[3] => mac_mult70.DATAA3
dataa[4] => mac_mult70.DATAA4
dataa[5] => mac_mult70.DATAA5
dataa[6] => mac_mult70.DATAA6
dataa[7] => mac_mult70.DATAA7
datab[0] => mac_mult70.DATAB
datab[1] => mac_mult70.DATAB1
datab[2] => mac_mult70.DATAB2
datab[3] => mac_mult70.DATAB3
datab[4] => mac_mult70.DATAB4
datab[5] => mac_mult70.DATAB5
datab[6] => mac_mult70.DATAB6
datab[7] => mac_mult70.DATAB7
datab[8] => mac_mult70.DATAB8
datab[9] => mac_mult70.DATAB9
datab[10] => mac_mult70.DATAB10
datab[11] => mac_mult70.DATAB11
datab[12] => mac_mult70.DATAB12
datab[13] => mac_mult70.DATAB13
datab[14] => mac_mult70.DATAB14
datab[15] => mac_mult70.DATAB15
datab[16] => mac_mult70.DATAB16
ena[0] => mac_mult70.ENA
ena[0] => mac_out71.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
result[16] <= dffpipe_b3c:pre_result.q[16]
result[17] <= dffpipe_b3c:pre_result.q[17]
result[18] <= dffpipe_b3c:pre_result.q[18]
result[19] <= dffpipe_b3c:pre_result.q[19]
result[20] <= dffpipe_b3c:pre_result.q[20]
result[21] <= dffpipe_b3c:pre_result.q[21]
result[22] <= dffpipe_b3c:pre_result.q[22]
result[23] <= dffpipe_b3c:pre_result.q[23]
result[24] <= dffpipe_b3c:pre_result.q[24]


|DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3
aclr[0] => mac_mult70.ACLR
aclr[0] => mac_out71.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult70.CLK
clock[0] => mac_out71.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult70.DATAA
dataa[1] => mac_mult70.DATAA1
dataa[2] => mac_mult70.DATAA2
dataa[3] => mac_mult70.DATAA3
dataa[4] => mac_mult70.DATAA4
dataa[5] => mac_mult70.DATAA5
dataa[6] => mac_mult70.DATAA6
dataa[7] => mac_mult70.DATAA7
datab[0] => mac_mult70.DATAB
datab[1] => mac_mult70.DATAB1
datab[2] => mac_mult70.DATAB2
datab[3] => mac_mult70.DATAB3
datab[4] => mac_mult70.DATAB4
datab[5] => mac_mult70.DATAB5
datab[6] => mac_mult70.DATAB6
datab[7] => mac_mult70.DATAB7
datab[8] => mac_mult70.DATAB8
datab[9] => mac_mult70.DATAB9
datab[10] => mac_mult70.DATAB10
datab[11] => mac_mult70.DATAB11
datab[12] => mac_mult70.DATAB12
datab[13] => mac_mult70.DATAB13
datab[14] => mac_mult70.DATAB14
datab[15] => mac_mult70.DATAB15
datab[16] => mac_mult70.DATAB16
ena[0] => mac_mult70.ENA
ena[0] => mac_out71.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
result[16] <= dffpipe_b3c:pre_result.q[16]
result[17] <= dffpipe_b3c:pre_result.q[17]
result[18] <= dffpipe_b3c:pre_result.q[18]
result[19] <= dffpipe_b3c:pre_result.q[19]
result[20] <= dffpipe_b3c:pre_result.q[20]
result[21] <= dffpipe_b3c:pre_result.q[21]
result[22] <= dffpipe_b3c:pre_result.q[22]
result[23] <= dffpipe_b3c:pre_result.q[23]
result[24] <= dffpipe_b3c:pre_result.q[24]


|DreamTangle_HDL|Video:Video0|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_4f74:auto_generated|ded_mult_ob91:ded_mult3|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|Video:Video0|VGA_Ctrl:u9
iRed[0] => oVGA_R[0].DATAIN
iRed[1] => oVGA_R[1].DATAIN
iRed[2] => oVGA_R[2].DATAIN
iRed[3] => oVGA_R[3].DATAIN
iRed[4] => oVGA_R[4].DATAIN
iRed[5] => oVGA_R[5].DATAIN
iRed[6] => oVGA_R[6].DATAIN
iRed[7] => oVGA_R[7].DATAIN
iRed[8] => oVGA_R[8].DATAIN
iRed[9] => oVGA_R[9].DATAIN
iGreen[0] => oVGA_G[0].DATAIN
iGreen[1] => oVGA_G[1].DATAIN
iGreen[2] => oVGA_G[2].DATAIN
iGreen[3] => oVGA_G[3].DATAIN
iGreen[4] => oVGA_G[4].DATAIN
iGreen[5] => oVGA_G[5].DATAIN
iGreen[6] => oVGA_G[6].DATAIN
iGreen[7] => oVGA_G[7].DATAIN
iGreen[8] => oVGA_G[8].DATAIN
iGreen[9] => oVGA_G[9].DATAIN
iBlue[0] => oVGA_B[0].DATAIN
iBlue[1] => oVGA_B[1].DATAIN
iBlue[2] => oVGA_B[2].DATAIN
iBlue[3] => oVGA_B[3].DATAIN
iBlue[4] => oVGA_B[4].DATAIN
iBlue[5] => oVGA_B[5].DATAIN
iBlue[6] => oVGA_B[6].DATAIN
iBlue[7] => oVGA_B[7].DATAIN
iBlue[8] => oVGA_B[8].DATAIN
iBlue[9] => oVGA_B[9].DATAIN
oCurrent_X[0] <= oCurrent_X~10.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[1] <= oCurrent_X~9.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[2] <= oCurrent_X~8.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[3] <= oCurrent_X~7.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[4] <= oCurrent_X~6.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[5] <= oCurrent_X~5.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[6] <= oCurrent_X~4.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[7] <= oCurrent_X~3.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[8] <= oCurrent_X~2.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[9] <= oCurrent_X~1.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_X[10] <= oCurrent_X~0.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[0] <= oCurrent_Y~10.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[1] <= oCurrent_Y~9.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[2] <= oCurrent_Y~8.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[3] <= oCurrent_Y~7.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[4] <= oCurrent_Y~6.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[5] <= oCurrent_Y~5.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[6] <= oCurrent_Y~4.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[7] <= oCurrent_Y~3.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[8] <= oCurrent_Y~2.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[9] <= oCurrent_Y~1.DB_MAX_OUTPUT_PORT_TYPE
oCurrent_Y[10] <= oCurrent_Y~0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[0] <= oCurrent_X~10.DB_MAX_OUTPUT_PORT_TYPE
oAddress[1] <= oCurrent_X~9.DB_MAX_OUTPUT_PORT_TYPE
oAddress[2] <= oCurrent_X~8.DB_MAX_OUTPUT_PORT_TYPE
oAddress[3] <= oCurrent_X~7.DB_MAX_OUTPUT_PORT_TYPE
oAddress[4] <= oCurrent_X~6.DB_MAX_OUTPUT_PORT_TYPE
oAddress[5] <= oCurrent_X~5.DB_MAX_OUTPUT_PORT_TYPE
oAddress[6] <= oCurrent_X~4.DB_MAX_OUTPUT_PORT_TYPE
oAddress[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oAddress[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oRequest <= oRequest~2.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[0] <= iRed[0].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[1] <= iRed[1].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[2] <= iRed[2].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[3] <= iRed[3].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[4] <= iRed[4].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[5] <= iRed[5].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[6] <= iRed[6].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[7] <= iRed[7].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[8] <= iRed[8].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[9] <= iRed[9].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[0] <= iGreen[0].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[1] <= iGreen[1].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[2] <= iGreen[2].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[3] <= iGreen[3].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[4] <= iGreen[4].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[5] <= iGreen[5].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[6] <= iGreen[6].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[7] <= iGreen[7].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[8] <= iGreen[8].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[9] <= iGreen[9].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[0] <= iBlue[0].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[1] <= iBlue[1].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[2] <= iBlue[2].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[3] <= iBlue[3].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[4] <= iBlue[4].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[5] <= iBlue[5].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[6] <= iBlue[6].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[7] <= iBlue[7].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[8] <= iBlue[8].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[9] <= iBlue[9].DB_MAX_OUTPUT_PORT_TYPE
oVGA_HS <= oVGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_VS <= oVGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_SYNC <= <VCC>
oVGA_BLANK <= oVGA_BLANK~0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_CLOCK <= iCLK.DB_MAX_OUTPUT_PORT_TYPE
iCLK => H_Cont[10].CLK
iCLK => H_Cont[9].CLK
iCLK => H_Cont[8].CLK
iCLK => H_Cont[7].CLK
iCLK => H_Cont[6].CLK
iCLK => H_Cont[5].CLK
iCLK => H_Cont[4].CLK
iCLK => H_Cont[3].CLK
iCLK => H_Cont[2].CLK
iCLK => H_Cont[1].CLK
iCLK => H_Cont[0].CLK
iCLK => oVGA_HS~reg0.CLK
iCLK => oVGA_CLOCK.DATAIN
iRST_N => oVGA_VS~reg0.PRESET
iRST_N => V_Cont[0].ACLR
iRST_N => V_Cont[1].ACLR
iRST_N => V_Cont[2].ACLR
iRST_N => V_Cont[3].ACLR
iRST_N => V_Cont[4].ACLR
iRST_N => V_Cont[5].ACLR
iRST_N => V_Cont[6].ACLR
iRST_N => V_Cont[7].ACLR
iRST_N => V_Cont[8].ACLR
iRST_N => V_Cont[9].ACLR
iRST_N => V_Cont[10].ACLR
iRST_N => H_Cont[10].ACLR
iRST_N => H_Cont[9].ACLR
iRST_N => H_Cont[8].ACLR
iRST_N => H_Cont[7].ACLR
iRST_N => H_Cont[6].ACLR
iRST_N => H_Cont[5].ACLR
iRST_N => H_Cont[4].ACLR
iRST_N => H_Cont[3].ACLR
iRST_N => H_Cont[2].ACLR
iRST_N => H_Cont[1].ACLR
iRST_N => H_Cont[0].ACLR
iRST_N => oVGA_HS~reg0.PRESET


|DreamTangle_HDL|USB_FIFO:USB_FIFO0
clock => clock~0.IN1
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
rdreq => rdreq~0.IN1
wrreq => wrreq~0.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw
usedw[8] <= scfifo:scfifo_component.usedw
usedw[9] <= scfifo:scfifo_component.usedw
usedw[10] <= scfifo:scfifo_component.usedw
usedw[11] <= scfifo:scfifo_component.usedw


|DreamTangle_HDL|USB_FIFO:USB_FIFO0|scfifo:scfifo_component
data[0] => scfifo_kh31:auto_generated.data[0]
data[1] => scfifo_kh31:auto_generated.data[1]
data[2] => scfifo_kh31:auto_generated.data[2]
data[3] => scfifo_kh31:auto_generated.data[3]
data[4] => scfifo_kh31:auto_generated.data[4]
data[5] => scfifo_kh31:auto_generated.data[5]
data[6] => scfifo_kh31:auto_generated.data[6]
data[7] => scfifo_kh31:auto_generated.data[7]
data[8] => scfifo_kh31:auto_generated.data[8]
data[9] => scfifo_kh31:auto_generated.data[9]
data[10] => scfifo_kh31:auto_generated.data[10]
data[11] => scfifo_kh31:auto_generated.data[11]
data[12] => scfifo_kh31:auto_generated.data[12]
data[13] => scfifo_kh31:auto_generated.data[13]
data[14] => scfifo_kh31:auto_generated.data[14]
data[15] => scfifo_kh31:auto_generated.data[15]
q[0] <= scfifo_kh31:auto_generated.q[0]
q[1] <= scfifo_kh31:auto_generated.q[1]
q[2] <= scfifo_kh31:auto_generated.q[2]
q[3] <= scfifo_kh31:auto_generated.q[3]
q[4] <= scfifo_kh31:auto_generated.q[4]
q[5] <= scfifo_kh31:auto_generated.q[5]
q[6] <= scfifo_kh31:auto_generated.q[6]
q[7] <= scfifo_kh31:auto_generated.q[7]
q[8] <= scfifo_kh31:auto_generated.q[8]
q[9] <= scfifo_kh31:auto_generated.q[9]
q[10] <= scfifo_kh31:auto_generated.q[10]
q[11] <= scfifo_kh31:auto_generated.q[11]
q[12] <= scfifo_kh31:auto_generated.q[12]
q[13] <= scfifo_kh31:auto_generated.q[13]
q[14] <= scfifo_kh31:auto_generated.q[14]
q[15] <= scfifo_kh31:auto_generated.q[15]
wrreq => scfifo_kh31:auto_generated.wrreq
rdreq => scfifo_kh31:auto_generated.rdreq
clock => scfifo_kh31:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
empty <= scfifo_kh31:auto_generated.empty
full <= scfifo_kh31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_kh31:auto_generated.usedw[0]
usedw[1] <= scfifo_kh31:auto_generated.usedw[1]
usedw[2] <= scfifo_kh31:auto_generated.usedw[2]
usedw[3] <= scfifo_kh31:auto_generated.usedw[3]
usedw[4] <= scfifo_kh31:auto_generated.usedw[4]
usedw[5] <= scfifo_kh31:auto_generated.usedw[5]
usedw[6] <= scfifo_kh31:auto_generated.usedw[6]
usedw[7] <= scfifo_kh31:auto_generated.usedw[7]
usedw[8] <= scfifo_kh31:auto_generated.usedw[8]
usedw[9] <= scfifo_kh31:auto_generated.usedw[9]
usedw[10] <= scfifo_kh31:auto_generated.usedw[10]
usedw[11] <= scfifo_kh31:auto_generated.usedw[11]


|DreamTangle_HDL|USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated
clock => a_dpfifo_nn31:dpfifo.clock
data[0] => a_dpfifo_nn31:dpfifo.data[0]
data[1] => a_dpfifo_nn31:dpfifo.data[1]
data[2] => a_dpfifo_nn31:dpfifo.data[2]
data[3] => a_dpfifo_nn31:dpfifo.data[3]
data[4] => a_dpfifo_nn31:dpfifo.data[4]
data[5] => a_dpfifo_nn31:dpfifo.data[5]
data[6] => a_dpfifo_nn31:dpfifo.data[6]
data[7] => a_dpfifo_nn31:dpfifo.data[7]
data[8] => a_dpfifo_nn31:dpfifo.data[8]
data[9] => a_dpfifo_nn31:dpfifo.data[9]
data[10] => a_dpfifo_nn31:dpfifo.data[10]
data[11] => a_dpfifo_nn31:dpfifo.data[11]
data[12] => a_dpfifo_nn31:dpfifo.data[12]
data[13] => a_dpfifo_nn31:dpfifo.data[13]
data[14] => a_dpfifo_nn31:dpfifo.data[14]
data[15] => a_dpfifo_nn31:dpfifo.data[15]
empty <= a_dpfifo_nn31:dpfifo.empty
full <= a_dpfifo_nn31:dpfifo.full
q[0] <= a_dpfifo_nn31:dpfifo.q[0]
q[1] <= a_dpfifo_nn31:dpfifo.q[1]
q[2] <= a_dpfifo_nn31:dpfifo.q[2]
q[3] <= a_dpfifo_nn31:dpfifo.q[3]
q[4] <= a_dpfifo_nn31:dpfifo.q[4]
q[5] <= a_dpfifo_nn31:dpfifo.q[5]
q[6] <= a_dpfifo_nn31:dpfifo.q[6]
q[7] <= a_dpfifo_nn31:dpfifo.q[7]
q[8] <= a_dpfifo_nn31:dpfifo.q[8]
q[9] <= a_dpfifo_nn31:dpfifo.q[9]
q[10] <= a_dpfifo_nn31:dpfifo.q[10]
q[11] <= a_dpfifo_nn31:dpfifo.q[11]
q[12] <= a_dpfifo_nn31:dpfifo.q[12]
q[13] <= a_dpfifo_nn31:dpfifo.q[13]
q[14] <= a_dpfifo_nn31:dpfifo.q[14]
q[15] <= a_dpfifo_nn31:dpfifo.q[15]
rdreq => a_dpfifo_nn31:dpfifo.rreq
usedw[0] <= a_dpfifo_nn31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_nn31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_nn31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_nn31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_nn31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_nn31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_nn31:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_nn31:dpfifo.usedw[7]
usedw[8] <= a_dpfifo_nn31:dpfifo.usedw[8]
usedw[9] <= a_dpfifo_nn31:dpfifo.usedw[9]
usedw[10] <= a_dpfifo_nn31:dpfifo.usedw[10]
usedw[11] <= a_dpfifo_nn31:dpfifo.usedw[11]
wrreq => a_dpfifo_nn31:dpfifo.wreq


|DreamTangle_HDL|USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo
clock => altsyncram_i3e1:FIFOram.clock0
clock => altsyncram_i3e1:FIFOram.clock1
clock => cntr_p6b:rd_ptr_msb.clock
clock => cntr_677:usedw_counter.clock
clock => cntr_q6b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[11].CLK
clock => low_addressa[10].CLK
clock => low_addressa[9].CLK
clock => low_addressa[8].CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_i3e1:FIFOram.data_a[0]
data[1] => altsyncram_i3e1:FIFOram.data_a[1]
data[2] => altsyncram_i3e1:FIFOram.data_a[2]
data[3] => altsyncram_i3e1:FIFOram.data_a[3]
data[4] => altsyncram_i3e1:FIFOram.data_a[4]
data[5] => altsyncram_i3e1:FIFOram.data_a[5]
data[6] => altsyncram_i3e1:FIFOram.data_a[6]
data[7] => altsyncram_i3e1:FIFOram.data_a[7]
data[8] => altsyncram_i3e1:FIFOram.data_a[8]
data[9] => altsyncram_i3e1:FIFOram.data_a[9]
data[10] => altsyncram_i3e1:FIFOram.data_a[10]
data[11] => altsyncram_i3e1:FIFOram.data_a[11]
data[12] => altsyncram_i3e1:FIFOram.data_a[12]
data[13] => altsyncram_i3e1:FIFOram.data_a[13]
data[14] => altsyncram_i3e1:FIFOram.data_a[14]
data[15] => altsyncram_i3e1:FIFOram.data_a[15]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_i3e1:FIFOram.q_b[0]
q[1] <= altsyncram_i3e1:FIFOram.q_b[1]
q[2] <= altsyncram_i3e1:FIFOram.q_b[2]
q[3] <= altsyncram_i3e1:FIFOram.q_b[3]
q[4] <= altsyncram_i3e1:FIFOram.q_b[4]
q[5] <= altsyncram_i3e1:FIFOram.q_b[5]
q[6] <= altsyncram_i3e1:FIFOram.q_b[6]
q[7] <= altsyncram_i3e1:FIFOram.q_b[7]
q[8] <= altsyncram_i3e1:FIFOram.q_b[8]
q[9] <= altsyncram_i3e1:FIFOram.q_b[9]
q[10] <= altsyncram_i3e1:FIFOram.q_b[10]
q[11] <= altsyncram_i3e1:FIFOram.q_b[11]
q[12] <= altsyncram_i3e1:FIFOram.q_b[12]
q[13] <= altsyncram_i3e1:FIFOram.q_b[13]
q[14] <= altsyncram_i3e1:FIFOram.q_b[14]
q[15] <= altsyncram_i3e1:FIFOram.q_b[15]
sclr => cntr_p6b:rd_ptr_msb.sclr
sclr => cntr_677:usedw_counter.sclr
sclr => cntr_q6b:wr_ptr.sclr
usedw[0] <= cntr_677:usedw_counter.q[0]
usedw[1] <= cntr_677:usedw_counter.q[1]
usedw[2] <= cntr_677:usedw_counter.q[2]
usedw[3] <= cntr_677:usedw_counter.q[3]
usedw[4] <= cntr_677:usedw_counter.q[4]
usedw[5] <= cntr_677:usedw_counter.q[5]
usedw[6] <= cntr_677:usedw_counter.q[6]
usedw[7] <= cntr_677:usedw_counter.q[7]
usedw[8] <= cntr_677:usedw_counter.q[8]
usedw[9] <= cntr_677:usedw_counter.q[9]
usedw[10] <= cntr_677:usedw_counter.q[10]
usedw[11] <= cntr_677:usedw_counter.q[11]
wreq => altsyncram_i3e1:FIFOram.wren_a
wreq => cntr_677:usedw_counter.updown
wreq => cntr_q6b:wr_ptr.cnt_en


|DreamTangle_HDL|USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|altsyncram_i3e1:FIFOram
address_a[0] => altsyncram_tqi1:altsyncram1.address_b[0]
address_a[1] => altsyncram_tqi1:altsyncram1.address_b[1]
address_a[2] => altsyncram_tqi1:altsyncram1.address_b[2]
address_a[3] => altsyncram_tqi1:altsyncram1.address_b[3]
address_a[4] => altsyncram_tqi1:altsyncram1.address_b[4]
address_a[5] => altsyncram_tqi1:altsyncram1.address_b[5]
address_a[6] => altsyncram_tqi1:altsyncram1.address_b[6]
address_a[7] => altsyncram_tqi1:altsyncram1.address_b[7]
address_a[8] => altsyncram_tqi1:altsyncram1.address_b[8]
address_a[9] => altsyncram_tqi1:altsyncram1.address_b[9]
address_a[10] => altsyncram_tqi1:altsyncram1.address_b[10]
address_a[11] => altsyncram_tqi1:altsyncram1.address_b[11]
address_b[0] => altsyncram_tqi1:altsyncram1.address_a[0]
address_b[1] => altsyncram_tqi1:altsyncram1.address_a[1]
address_b[2] => altsyncram_tqi1:altsyncram1.address_a[2]
address_b[3] => altsyncram_tqi1:altsyncram1.address_a[3]
address_b[4] => altsyncram_tqi1:altsyncram1.address_a[4]
address_b[5] => altsyncram_tqi1:altsyncram1.address_a[5]
address_b[6] => altsyncram_tqi1:altsyncram1.address_a[6]
address_b[7] => altsyncram_tqi1:altsyncram1.address_a[7]
address_b[8] => altsyncram_tqi1:altsyncram1.address_a[8]
address_b[9] => altsyncram_tqi1:altsyncram1.address_a[9]
address_b[10] => altsyncram_tqi1:altsyncram1.address_a[10]
address_b[11] => altsyncram_tqi1:altsyncram1.address_a[11]
clock0 => altsyncram_tqi1:altsyncram1.clock1
clock1 => altsyncram_tqi1:altsyncram1.clock0
clocken1 => altsyncram_tqi1:altsyncram1.clocken0
data_a[0] => altsyncram_tqi1:altsyncram1.data_b[0]
data_a[1] => altsyncram_tqi1:altsyncram1.data_b[1]
data_a[2] => altsyncram_tqi1:altsyncram1.data_b[2]
data_a[3] => altsyncram_tqi1:altsyncram1.data_b[3]
data_a[4] => altsyncram_tqi1:altsyncram1.data_b[4]
data_a[5] => altsyncram_tqi1:altsyncram1.data_b[5]
data_a[6] => altsyncram_tqi1:altsyncram1.data_b[6]
data_a[7] => altsyncram_tqi1:altsyncram1.data_b[7]
data_a[8] => altsyncram_tqi1:altsyncram1.data_b[8]
data_a[9] => altsyncram_tqi1:altsyncram1.data_b[9]
data_a[10] => altsyncram_tqi1:altsyncram1.data_b[10]
data_a[11] => altsyncram_tqi1:altsyncram1.data_b[11]
data_a[12] => altsyncram_tqi1:altsyncram1.data_b[12]
data_a[13] => altsyncram_tqi1:altsyncram1.data_b[13]
data_a[14] => altsyncram_tqi1:altsyncram1.data_b[14]
data_a[15] => altsyncram_tqi1:altsyncram1.data_b[15]
q_b[0] <= altsyncram_tqi1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_tqi1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_tqi1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_tqi1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_tqi1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_tqi1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_tqi1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_tqi1:altsyncram1.q_a[7]
q_b[8] <= altsyncram_tqi1:altsyncram1.q_a[8]
q_b[9] <= altsyncram_tqi1:altsyncram1.q_a[9]
q_b[10] <= altsyncram_tqi1:altsyncram1.q_a[10]
q_b[11] <= altsyncram_tqi1:altsyncram1.q_a[11]
q_b[12] <= altsyncram_tqi1:altsyncram1.q_a[12]
q_b[13] <= altsyncram_tqi1:altsyncram1.q_a[13]
q_b[14] <= altsyncram_tqi1:altsyncram1.q_a[14]
q_b[15] <= altsyncram_tqi1:altsyncram1.q_a[15]
wren_a => altsyncram_tqi1:altsyncram1.wren_b


|DreamTangle_HDL|USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|altsyncram_i3e1:FIFOram|altsyncram_tqi1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[6] => ram_block2a15.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_a[7] => ram_block2a13.PORTAADDR7
address_a[7] => ram_block2a14.PORTAADDR7
address_a[7] => ram_block2a15.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[8] => ram_block2a8.PORTAADDR8
address_a[8] => ram_block2a9.PORTAADDR8
address_a[8] => ram_block2a10.PORTAADDR8
address_a[8] => ram_block2a11.PORTAADDR8
address_a[8] => ram_block2a12.PORTAADDR8
address_a[8] => ram_block2a13.PORTAADDR8
address_a[8] => ram_block2a14.PORTAADDR8
address_a[8] => ram_block2a15.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[9] => ram_block2a1.PORTAADDR9
address_a[9] => ram_block2a2.PORTAADDR9
address_a[9] => ram_block2a3.PORTAADDR9
address_a[9] => ram_block2a4.PORTAADDR9
address_a[9] => ram_block2a5.PORTAADDR9
address_a[9] => ram_block2a6.PORTAADDR9
address_a[9] => ram_block2a7.PORTAADDR9
address_a[9] => ram_block2a8.PORTAADDR9
address_a[9] => ram_block2a9.PORTAADDR9
address_a[9] => ram_block2a10.PORTAADDR9
address_a[9] => ram_block2a11.PORTAADDR9
address_a[9] => ram_block2a12.PORTAADDR9
address_a[9] => ram_block2a13.PORTAADDR9
address_a[9] => ram_block2a14.PORTAADDR9
address_a[9] => ram_block2a15.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[10] => ram_block2a1.PORTAADDR10
address_a[10] => ram_block2a2.PORTAADDR10
address_a[10] => ram_block2a3.PORTAADDR10
address_a[10] => ram_block2a4.PORTAADDR10
address_a[10] => ram_block2a5.PORTAADDR10
address_a[10] => ram_block2a6.PORTAADDR10
address_a[10] => ram_block2a7.PORTAADDR10
address_a[10] => ram_block2a8.PORTAADDR10
address_a[10] => ram_block2a9.PORTAADDR10
address_a[10] => ram_block2a10.PORTAADDR10
address_a[10] => ram_block2a11.PORTAADDR10
address_a[10] => ram_block2a12.PORTAADDR10
address_a[10] => ram_block2a13.PORTAADDR10
address_a[10] => ram_block2a14.PORTAADDR10
address_a[10] => ram_block2a15.PORTAADDR10
address_a[11] => ram_block2a0.PORTAADDR11
address_a[11] => ram_block2a1.PORTAADDR11
address_a[11] => ram_block2a2.PORTAADDR11
address_a[11] => ram_block2a3.PORTAADDR11
address_a[11] => ram_block2a4.PORTAADDR11
address_a[11] => ram_block2a5.PORTAADDR11
address_a[11] => ram_block2a6.PORTAADDR11
address_a[11] => ram_block2a7.PORTAADDR11
address_a[11] => ram_block2a8.PORTAADDR11
address_a[11] => ram_block2a9.PORTAADDR11
address_a[11] => ram_block2a10.PORTAADDR11
address_a[11] => ram_block2a11.PORTAADDR11
address_a[11] => ram_block2a12.PORTAADDR11
address_a[11] => ram_block2a13.PORTAADDR11
address_a[11] => ram_block2a14.PORTAADDR11
address_a[11] => ram_block2a15.PORTAADDR11
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[6] => ram_block2a13.PORTBADDR6
address_b[6] => ram_block2a14.PORTBADDR6
address_b[6] => ram_block2a15.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
address_b[7] => ram_block2a13.PORTBADDR7
address_b[7] => ram_block2a14.PORTBADDR7
address_b[7] => ram_block2a15.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[8] => ram_block2a8.PORTBADDR8
address_b[8] => ram_block2a9.PORTBADDR8
address_b[8] => ram_block2a10.PORTBADDR8
address_b[8] => ram_block2a11.PORTBADDR8
address_b[8] => ram_block2a12.PORTBADDR8
address_b[8] => ram_block2a13.PORTBADDR8
address_b[8] => ram_block2a14.PORTBADDR8
address_b[8] => ram_block2a15.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[9] => ram_block2a1.PORTBADDR9
address_b[9] => ram_block2a2.PORTBADDR9
address_b[9] => ram_block2a3.PORTBADDR9
address_b[9] => ram_block2a4.PORTBADDR9
address_b[9] => ram_block2a5.PORTBADDR9
address_b[9] => ram_block2a6.PORTBADDR9
address_b[9] => ram_block2a7.PORTBADDR9
address_b[9] => ram_block2a8.PORTBADDR9
address_b[9] => ram_block2a9.PORTBADDR9
address_b[9] => ram_block2a10.PORTBADDR9
address_b[9] => ram_block2a11.PORTBADDR9
address_b[9] => ram_block2a12.PORTBADDR9
address_b[9] => ram_block2a13.PORTBADDR9
address_b[9] => ram_block2a14.PORTBADDR9
address_b[9] => ram_block2a15.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[10] => ram_block2a1.PORTBADDR10
address_b[10] => ram_block2a2.PORTBADDR10
address_b[10] => ram_block2a3.PORTBADDR10
address_b[10] => ram_block2a4.PORTBADDR10
address_b[10] => ram_block2a5.PORTBADDR10
address_b[10] => ram_block2a6.PORTBADDR10
address_b[10] => ram_block2a7.PORTBADDR10
address_b[10] => ram_block2a8.PORTBADDR10
address_b[10] => ram_block2a9.PORTBADDR10
address_b[10] => ram_block2a10.PORTBADDR10
address_b[10] => ram_block2a11.PORTBADDR10
address_b[10] => ram_block2a12.PORTBADDR10
address_b[10] => ram_block2a13.PORTBADDR10
address_b[10] => ram_block2a14.PORTBADDR10
address_b[10] => ram_block2a15.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
address_b[11] => ram_block2a1.PORTBADDR11
address_b[11] => ram_block2a2.PORTBADDR11
address_b[11] => ram_block2a3.PORTBADDR11
address_b[11] => ram_block2a4.PORTBADDR11
address_b[11] => ram_block2a5.PORTBADDR11
address_b[11] => ram_block2a6.PORTBADDR11
address_b[11] => ram_block2a7.PORTBADDR11
address_b[11] => ram_block2a8.PORTBADDR11
address_b[11] => ram_block2a9.PORTBADDR11
address_b[11] => ram_block2a10.PORTBADDR11
address_b[11] => ram_block2a11.PORTBADDR11
address_b[11] => ram_block2a12.PORTBADDR11
address_b[11] => ram_block2a13.PORTBADDR11
address_b[11] => ram_block2a14.PORTBADDR11
address_b[11] => ram_block2a15.PORTBADDR11
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken0 => ram_block2a9.ENA0
clocken0 => ram_block2a10.ENA0
clocken0 => ram_block2a11.ENA0
clocken0 => ram_block2a12.ENA0
clocken0 => ram_block2a13.ENA0
clocken0 => ram_block2a14.ENA0
clocken0 => ram_block2a15.ENA0
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_a[13] => ram_block2a13.PORTADATAIN
data_a[14] => ram_block2a14.PORTADATAIN
data_a[15] => ram_block2a15.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a8.PORTBDATAIN
data_b[9] => ram_block2a9.PORTBDATAIN
data_b[10] => ram_block2a10.PORTBDATAIN
data_b[11] => ram_block2a11.PORTBDATAIN
data_b[12] => ram_block2a12.PORTBDATAIN
data_b[13] => ram_block2a13.PORTBDATAIN
data_b[14] => ram_block2a14.PORTBDATAIN
data_b[15] => ram_block2a15.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_a[9] <= ram_block2a9.PORTADATAOUT
q_a[10] <= ram_block2a10.PORTADATAOUT
q_a[11] <= ram_block2a11.PORTADATAOUT
q_a[12] <= ram_block2a12.PORTADATAOUT
q_a[13] <= ram_block2a13.PORTADATAOUT
q_a[14] <= ram_block2a14.PORTADATAOUT
q_a[15] <= ram_block2a15.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
q_b[13] <= ram_block2a13.PORTBDATAOUT
q_b[14] <= ram_block2a14.PORTBDATAOUT
q_b[15] <= ram_block2a15.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a12.PORTAWE
wren_a => ram_block2a13.PORTAWE
wren_a => ram_block2a14.PORTAWE
wren_a => ram_block2a15.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE
wren_b => ram_block2a8.PORTBRE
wren_b => ram_block2a9.PORTBRE
wren_b => ram_block2a10.PORTBRE
wren_b => ram_block2a11.PORTBRE
wren_b => ram_block2a12.PORTBRE
wren_b => ram_block2a13.PORTBRE
wren_b => ram_block2a14.PORTBRE
wren_b => ram_block2a15.PORTBRE


|DreamTangle_HDL|USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|cntr_p6b:rd_ptr_msb
clock => counter_reg_bit3a[10].CLK
clock => counter_reg_bit3a[9].CLK
clock => counter_reg_bit3a[8].CLK
clock => counter_reg_bit3a[7].CLK
clock => counter_reg_bit3a[6].CLK
clock => counter_reg_bit3a[5].CLK
clock => counter_reg_bit3a[4].CLK
clock => counter_reg_bit3a[3].CLK
clock => counter_reg_bit3a[2].CLK
clock => counter_reg_bit3a[1].CLK
clock => counter_reg_bit3a[0].CLK
q[0] <= counter_reg_bit3a[0].REGOUT
q[1] <= counter_reg_bit3a[1].REGOUT
q[2] <= counter_reg_bit3a[2].REGOUT
q[3] <= counter_reg_bit3a[3].REGOUT
q[4] <= counter_reg_bit3a[4].REGOUT
q[5] <= counter_reg_bit3a[5].REGOUT
q[6] <= counter_reg_bit3a[6].REGOUT
q[7] <= counter_reg_bit3a[7].REGOUT
q[8] <= counter_reg_bit3a[8].REGOUT
q[9] <= counter_reg_bit3a[9].REGOUT
q[10] <= counter_reg_bit3a[10].REGOUT


|DreamTangle_HDL|USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|cntr_677:usedw_counter
clock => counter_reg_bit4a[11].CLK
clock => counter_reg_bit4a[10].CLK
clock => counter_reg_bit4a[9].CLK
clock => counter_reg_bit4a[8].CLK
clock => counter_reg_bit4a[7].CLK
clock => counter_reg_bit4a[6].CLK
clock => counter_reg_bit4a[5].CLK
clock => counter_reg_bit4a[4].CLK
clock => counter_reg_bit4a[3].CLK
clock => counter_reg_bit4a[2].CLK
clock => counter_reg_bit4a[1].CLK
clock => counter_reg_bit4a[0].CLK
q[0] <= counter_reg_bit4a[0].REGOUT
q[1] <= counter_reg_bit4a[1].REGOUT
q[2] <= counter_reg_bit4a[2].REGOUT
q[3] <= counter_reg_bit4a[3].REGOUT
q[4] <= counter_reg_bit4a[4].REGOUT
q[5] <= counter_reg_bit4a[5].REGOUT
q[6] <= counter_reg_bit4a[6].REGOUT
q[7] <= counter_reg_bit4a[7].REGOUT
q[8] <= counter_reg_bit4a[8].REGOUT
q[9] <= counter_reg_bit4a[9].REGOUT
q[10] <= counter_reg_bit4a[10].REGOUT
q[11] <= counter_reg_bit4a[11].REGOUT
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB
updown => counter_comb_bita11.DATAB


|DreamTangle_HDL|USB_FIFO:USB_FIFO0|scfifo:scfifo_component|scfifo_kh31:auto_generated|a_dpfifo_nn31:dpfifo|cntr_q6b:wr_ptr
clock => counter_reg_bit5a[11].CLK
clock => counter_reg_bit5a[10].CLK
clock => counter_reg_bit5a[9].CLK
clock => counter_reg_bit5a[8].CLK
clock => counter_reg_bit5a[7].CLK
clock => counter_reg_bit5a[6].CLK
clock => counter_reg_bit5a[5].CLK
clock => counter_reg_bit5a[4].CLK
clock => counter_reg_bit5a[3].CLK
clock => counter_reg_bit5a[2].CLK
clock => counter_reg_bit5a[1].CLK
clock => counter_reg_bit5a[0].CLK
q[0] <= counter_reg_bit5a[0].REGOUT
q[1] <= counter_reg_bit5a[1].REGOUT
q[2] <= counter_reg_bit5a[2].REGOUT
q[3] <= counter_reg_bit5a[3].REGOUT
q[4] <= counter_reg_bit5a[4].REGOUT
q[5] <= counter_reg_bit5a[5].REGOUT
q[6] <= counter_reg_bit5a[6].REGOUT
q[7] <= counter_reg_bit5a[7].REGOUT
q[8] <= counter_reg_bit5a[8].REGOUT
q[9] <= counter_reg_bit5a[9].REGOUT
q[10] <= counter_reg_bit5a[10].REGOUT
q[11] <= counter_reg_bit5a[11].REGOUT


|DreamTangle_HDL|Debounce:Debounce00
iClk => _Bounce.CLK
iClk => _Q.CLK
iD => _Bounce.DATAIN
iD => _Q~0.IN1
oQ <= _Q.DB_MAX_OUTPUT_PORT_TYPE


|DreamTangle_HDL|USB:USB0
iClk => _ISP_Go.CLK
iClk => _Pop.CLK
iClk => _Done.CLK
iClk => _Go.CLK
iClk => _UserCnt[7].CLK
iClk => _UserCnt[6].CLK
iClk => _UserCnt[5].CLK
iClk => _UserCnt[4].CLK
iClk => _UserCnt[3].CLK
iClk => _UserCnt[2].CLK
iClk => _UserCnt[1].CLK
iClk => _UserCnt[0].CLK
iClk => _Cnt[6].CLK
iClk => _Cnt[5].CLK
iClk => _Cnt[4].CLK
iClk => _Cnt[3].CLK
iClk => _Cnt[2].CLK
iClk => _Cnt[1].CLK
iClk => _Cnt[0].CLK
iClk => _Stall.CLK
iClk => _ISP_D[15].CLK
iClk => _ISP_D[14].CLK
iClk => _ISP_D[13].CLK
iClk => _ISP_D[12].CLK
iClk => _ISP_D[11].CLK
iClk => _ISP_D[10].CLK
iClk => _ISP_D[9].CLK
iClk => _ISP_D[8].CLK
iClk => _ISP_D[7].CLK
iClk => _ISP_D[6].CLK
iClk => _ISP_D[5].CLK
iClk => _ISP_D[4].CLK
iClk => _ISP_D[3].CLK
iClk => _ISP_D[2].CLK
iClk => _ISP_D[1].CLK
iClk => _ISP_D[0].CLK
iClk => _ISP_Rd.CLK
iClk => _ISP_Cmd.CLK
iClk => _ISR[10].CLK
iClk => _ISR[9].CLK
iClk => _ISR[8].CLK
iClk => _ISR[0].CLK
iClk => _Init.CLK
iClk => _EP0OS[6].CLK
iClk => _EP0OS[5].CLK
iClk => _EP0OS[3].CLK
iClk => _EP0OS[2].CLK
iClk => _GetDevice.CLK
iClk => _SetAdr.CLK
iClk => _GetCfg.CLK
iClk => _GetReport.CLK
iClk => _String0.CLK
iClk => _String1.CLK
iClk => _String2.CLK
iClk => _SetCfg.CLK
iClk => _ISP_Q_Buf[15].CLK
iClk => _ISP_Q_Buf[14].CLK
iClk => _ISP_Q_Buf[13].CLK
iClk => _ISP_Q_Buf[12].CLK
iClk => _ISP_Q_Buf[11].CLK
iClk => _ISP_Q_Buf[10].CLK
iClk => _ISP_Q_Buf[9].CLK
iClk => _ISP_Q_Buf[8].CLK
iClk => _ISP_Q_Buf[7].CLK
iClk => _ISP_Q_Buf[6].CLK
iClk => _ISP_Q_Buf[5].CLK
iClk => _ISP_Q_Buf[4].CLK
iClk => _ISP_Q_Buf[3].CLK
iClk => _ISP_Q_Buf[2].CLK
iClk => _ISP_Q_Buf[1].CLK
iClk => _ISP_Q_Buf[0].CLK
iClk => _INT2.CLK
iClk => _User.CLK
iDly_ => always0~2.IN1
iGo => _UserCnt~7.OUTPUTSELECT
iGo => _UserCnt~6.OUTPUTSELECT
iGo => _UserCnt~5.OUTPUTSELECT
iGo => _UserCnt~4.OUTPUTSELECT
iGo => _UserCnt~3.OUTPUTSELECT
iGo => _UserCnt~2.OUTPUTSELECT
iGo => _UserCnt~1.OUTPUTSELECT
iGo => _UserCnt~0.OUTPUTSELECT
iGo => _Go~0.OUTPUTSELECT
iGo => always0~0.IN1
iD[0] => _ISP_D~205.DATAB
iD[1] => _ISP_D~204.DATAB
iD[2] => _ISP_D~203.DATAB
iD[3] => _ISP_D~202.DATAB
iD[4] => _ISP_D~201.DATAB
iD[5] => _ISP_D~200.DATAB
iD[6] => _ISP_D~199.DATAB
iD[7] => _ISP_D~198.DATAB
iD[8] => _ISP_D~197.DATAB
iD[9] => _ISP_D~196.DATAB
iD[10] => _ISP_D~195.DATAB
iD[11] => _ISP_D~194.DATAB
iD[12] => _ISP_D~193.DATAB
iD[13] => _ISP_D~192.DATAB
iD[14] => _ISP_D~191.DATAB
iD[15] => _ISP_D~190.DATAB
iCnt[0] => _UserCnt~7.DATAB
iCnt[1] => _UserCnt~6.DATAB
iCnt[2] => _UserCnt~5.DATAB
iCnt[3] => _UserCnt~4.DATAB
iCnt[4] => _UserCnt~3.DATAB
iCnt[5] => _UserCnt~2.DATAB
iCnt[6] => _UserCnt~1.DATAB
oPop <= _Pop.DB_MAX_OUTPUT_PORT_TYPE
oDone <= _Done.DB_MAX_OUTPUT_PORT_TYPE
iClk200 => iClk200~0.IN1
iINT2 => always0~45.IN1
iINT2 => always0~44.IN1
ioD[0] <= ISP1362Ctrl:ISP1362Ctrl0.ioD
ioD[1] <= ISP1362Ctrl:ISP1362Ctrl0.ioD
ioD[2] <= ISP1362Ctrl:ISP1362Ctrl0.ioD
ioD[3] <= ISP1362Ctrl:ISP1362Ctrl0.ioD
ioD[4] <= ISP1362Ctrl:ISP1362Ctrl0.ioD
ioD[5] <= ISP1362Ctrl:ISP1362Ctrl0.ioD
ioD[6] <= ISP1362Ctrl:ISP1362Ctrl0.ioD
ioD[7] <= ISP1362Ctrl:ISP1362Ctrl0.ioD
ioD[8] <= ISP1362Ctrl:ISP1362Ctrl0.ioD
ioD[9] <= ISP1362Ctrl:ISP1362Ctrl0.ioD
ioD[10] <= ISP1362Ctrl:ISP1362Ctrl0.ioD
ioD[11] <= ISP1362Ctrl:ISP1362Ctrl0.ioD
ioD[12] <= ISP1362Ctrl:ISP1362Ctrl0.ioD
ioD[13] <= ISP1362Ctrl:ISP1362Ctrl0.ioD
ioD[14] <= ISP1362Ctrl:ISP1362Ctrl0.ioD
ioD[15] <= ISP1362Ctrl:ISP1362Ctrl0.ioD
oRESET_ <= ISP1362Ctrl:ISP1362Ctrl0.oRESET_
oA[0] <= ISP1362Ctrl:ISP1362Ctrl0.oA
oA[1] <= ISP1362Ctrl:ISP1362Ctrl0.oA
oRD_ <= ISP1362Ctrl:ISP1362Ctrl0.oRD_
oWR_ <= ISP1362Ctrl:ISP1362Ctrl0.oWR_
oCS_ <= ISP1362Ctrl:ISP1362Ctrl0.oCS_
oOTG_DP1 <= ISP1362Ctrl:ISP1362Ctrl0.oOTG_DP1
oOTG_DM1 <= ISP1362Ctrl:ISP1362Ctrl0.oOTG_DM1
oDbg[0] <= <GND>
oDbg[1] <= <GND>
oDbg[2] <= <VCC>
oDbg[3] <= <GND>
oDbg[4] <= <VCC>
oDbg[5] <= <VCC>
oDbg[6] <= <GND>
oDbg[7] <= <GND>
oDbg[8] <= <GND>
oDbg[9] <= <VCC>
oDbg[10] <= <GND>
oDbg[11] <= <GND>
oDbg[12] <= <VCC>
oDbg[13] <= <GND>
oDbg[14] <= <GND>
oDbg[15] <= <GND>


|DreamTangle_HDL|USB:USB0|ISP1362Ctrl:ISP1362Ctrl0
iClk200 => _S[77].CLK
iClk200 => _S[76].CLK
iClk200 => _S[75].CLK
iClk200 => _S[74].CLK
iClk200 => _S[73].CLK
iClk200 => _S[72].CLK
iClk200 => _S[71].CLK
iClk200 => _S[70].CLK
iClk200 => _S[69].CLK
iClk200 => _S[68].CLK
iClk200 => _S[67].CLK
iClk200 => _S[66].CLK
iClk200 => _S[65].CLK
iClk200 => _S[64].CLK
iClk200 => _S[63].CLK
iClk200 => _S[62].CLK
iClk200 => _S[61].CLK
iClk200 => _S[60].CLK
iClk200 => _S[59].CLK
iClk200 => _S[58].CLK
iClk200 => _S[57].CLK
iClk200 => _S[56].CLK
iClk200 => _S[55].CLK
iClk200 => _S[54].CLK
iClk200 => _S[53].CLK
iClk200 => _S[52].CLK
iClk200 => _S[51].CLK
iClk200 => _S[50].CLK
iClk200 => _S[49].CLK
iClk200 => _S[48].CLK
iClk200 => _S[47].CLK
iClk200 => _S[46].CLK
iClk200 => _S[45].CLK
iClk200 => _S[44].CLK
iClk200 => _S[43].CLK
iClk200 => _S[42].CLK
iClk200 => _S[41].CLK
iClk200 => _S[40].CLK
iClk200 => _S[39].CLK
iClk200 => _S[38].CLK
iClk200 => _S[37].CLK
iClk200 => _S[36].CLK
iClk200 => _S[35].CLK
iClk200 => _S[34].CLK
iClk200 => _S[33].CLK
iClk200 => _S[32].CLK
iClk200 => _S[31].CLK
iClk200 => _S[30].CLK
iClk200 => _S[29].CLK
iClk200 => _S[28].CLK
iClk200 => _S[27].CLK
iClk200 => _S[26].CLK
iClk200 => _S[25].CLK
iClk200 => _S[24].CLK
iClk200 => _S[23].CLK
iClk200 => _S[22].CLK
iClk200 => _S[21].CLK
iClk200 => _S[20].CLK
iClk200 => _S[19].CLK
iClk200 => _S[18].CLK
iClk200 => _S[17].CLK
iClk200 => _S[16].CLK
iClk200 => _S[15].CLK
iClk200 => _S[14].CLK
iClk200 => _S[13].CLK
iClk200 => _S[12].CLK
iClk200 => _S[11].CLK
iClk200 => _S[10].CLK
iClk200 => _S[9].CLK
iClk200 => _S[8].CLK
iClk200 => _S[7].CLK
iClk200 => _S[6].CLK
iClk200 => _S[5].CLK
iClk200 => _S[4].CLK
iClk200 => _S[3].CLK
iClk200 => _S[2].CLK
iClk200 => _S[1].CLK
iClk200 => _S[0].CLK
iClk200 => _CS_.CLK
iClk200 => _A0.CLK
iClk200 => _WR_.CLK
iClk200 => _RD_.CLK
iClk200 => _WrEn.CLK
iClk200 => _Q[15].CLK
iClk200 => _Q[14].CLK
iClk200 => _Q[13].CLK
iClk200 => _Q[12].CLK
iClk200 => _Q[11].CLK
iClk200 => _Q[10].CLK
iClk200 => _Q[9].CLK
iClk200 => _Q[8].CLK
iClk200 => _Q[7].CLK
iClk200 => _Q[6].CLK
iClk200 => _Q[5].CLK
iClk200 => _Q[4].CLK
iClk200 => _Q[3].CLK
iClk200 => _Q[2].CLK
iClk200 => _Q[1].CLK
iClk200 => _Q[0].CLK
iClk200 => _Done.CLK
iRead => _Q~15.OUTPUTSELECT
iRead => _Q~14.OUTPUTSELECT
iRead => _Q~13.OUTPUTSELECT
iRead => _Q~12.OUTPUTSELECT
iRead => _Q~11.OUTPUTSELECT
iRead => _Q~10.OUTPUTSELECT
iRead => _Q~9.OUTPUTSELECT
iRead => _Q~8.OUTPUTSELECT
iRead => _Q~7.OUTPUTSELECT
iRead => _Q~6.OUTPUTSELECT
iRead => _Q~5.OUTPUTSELECT
iRead => _Q~4.OUTPUTSELECT
iRead => _Q~3.OUTPUTSELECT
iRead => _Q~2.OUTPUTSELECT
iRead => _Q~1.OUTPUTSELECT
iRead => _Q~0.OUTPUTSELECT
iRead => Write.IN0
iRead => Selector2.IN2
iCmd => Write.IN1
iCmd => _Done~0.OUTPUTSELECT
iCmd => _S~76.OUTPUTSELECT
iCmd => _S~75.OUTPUTSELECT
iCmd => _S~74.OUTPUTSELECT
iCmd => _S~73.OUTPUTSELECT
iCmd => _S~72.OUTPUTSELECT
iCmd => _S~71.OUTPUTSELECT
iCmd => _S~70.OUTPUTSELECT
iCmd => _S~69.OUTPUTSELECT
iCmd => _S~68.OUTPUTSELECT
iCmd => _S~67.OUTPUTSELECT
iCmd => _S~66.OUTPUTSELECT
iCmd => _S~65.OUTPUTSELECT
iCmd => _S~64.OUTPUTSELECT
iCmd => _S~63.OUTPUTSELECT
iCmd => _S~62.OUTPUTSELECT
iCmd => _S~61.OUTPUTSELECT
iCmd => _S~60.OUTPUTSELECT
iCmd => _S~59.OUTPUTSELECT
iCmd => _S~58.OUTPUTSELECT
iCmd => _S~57.OUTPUTSELECT
iCmd => _S~56.OUTPUTSELECT
iCmd => _S~55.OUTPUTSELECT
iCmd => _S~54.OUTPUTSELECT
iCmd => _S~53.OUTPUTSELECT
iCmd => _S~52.OUTPUTSELECT
iCmd => _S~51.OUTPUTSELECT
iCmd => _S~50.OUTPUTSELECT
iCmd => _S~49.OUTPUTSELECT
iCmd => _S~48.OUTPUTSELECT
iCmd => _S~47.OUTPUTSELECT
iCmd => _S~46.OUTPUTSELECT
iCmd => _S~45.OUTPUTSELECT
iCmd => _S~44.OUTPUTSELECT
iCmd => _S~43.OUTPUTSELECT
iCmd => _S~42.OUTPUTSELECT
iCmd => _S~41.OUTPUTSELECT
iCmd => _S~40.OUTPUTSELECT
iCmd => _S~39.OUTPUTSELECT
iCmd => _S~38.OUTPUTSELECT
iCmd => _S~37.OUTPUTSELECT
iCmd => _S~36.OUTPUTSELECT
iCmd => _S~35.OUTPUTSELECT
iCmd => _S~34.OUTPUTSELECT
iCmd => _S~33.OUTPUTSELECT
iCmd => _S~32.OUTPUTSELECT
iCmd => _S~31.OUTPUTSELECT
iCmd => _S~30.OUTPUTSELECT
iCmd => _S~29.OUTPUTSELECT
iCmd => _S~28.OUTPUTSELECT
iCmd => _S~27.OUTPUTSELECT
iCmd => _S~26.OUTPUTSELECT
iCmd => _S~25.OUTPUTSELECT
iCmd => _S~24.OUTPUTSELECT
iCmd => _S~23.OUTPUTSELECT
iCmd => _S~22.OUTPUTSELECT
iCmd => _S~21.OUTPUTSELECT
iCmd => _S~20.OUTPUTSELECT
iCmd => _S~19.OUTPUTSELECT
iCmd => _S~18.OUTPUTSELECT
iCmd => _S~17.OUTPUTSELECT
iCmd => _S~16.OUTPUTSELECT
iCmd => _S~15.OUTPUTSELECT
iCmd => _S~14.OUTPUTSELECT
iCmd => _S~13.OUTPUTSELECT
iCmd => _S~12.OUTPUTSELECT
iCmd => _S~11.OUTPUTSELECT
iCmd => _S~10.OUTPUTSELECT
iCmd => _S~9.OUTPUTSELECT
iCmd => _S~8.OUTPUTSELECT
iCmd => _S~7.OUTPUTSELECT
iCmd => _S~6.OUTPUTSELECT
iCmd => _S~5.OUTPUTSELECT
iCmd => _S~4.OUTPUTSELECT
iCmd => _S~3.OUTPUTSELECT
iCmd => _S~2.OUTPUTSELECT
iCmd => _S~1.OUTPUTSELECT
iCmd => _S~0.OUTPUTSELECT
iCmd => _A0.DATAIN
iD[0] => ioD[0]~0.DATAIN
iD[1] => ioD[1]~1.DATAIN
iD[2] => ioD[2]~2.DATAIN
iD[3] => ioD[3]~3.DATAIN
iD[4] => ioD[4]~4.DATAIN
iD[5] => ioD[5]~5.DATAIN
iD[6] => ioD[6]~6.DATAIN
iD[7] => ioD[7]~7.DATAIN
iD[8] => ioD[8]~8.DATAIN
iD[9] => ioD[9]~9.DATAIN
iD[10] => ioD[10]~10.DATAIN
iD[11] => ioD[11]~11.DATAIN
iD[12] => ioD[12]~12.DATAIN
iD[13] => ioD[13]~13.DATAIN
iD[14] => ioD[14]~14.DATAIN
iD[15] => ioD[15]~15.DATAIN
iGo => _S~77.OUTPUTSELECT
iGo => Selector5.IN1
iGo => _S~154.DATAB
oDone <= _Done.DB_MAX_OUTPUT_PORT_TYPE
oQ[0] <= _Q[0].DB_MAX_OUTPUT_PORT_TYPE
oQ[1] <= _Q[1].DB_MAX_OUTPUT_PORT_TYPE
oQ[2] <= _Q[2].DB_MAX_OUTPUT_PORT_TYPE
oQ[3] <= _Q[3].DB_MAX_OUTPUT_PORT_TYPE
oQ[4] <= _Q[4].DB_MAX_OUTPUT_PORT_TYPE
oQ[5] <= _Q[5].DB_MAX_OUTPUT_PORT_TYPE
oQ[6] <= _Q[6].DB_MAX_OUTPUT_PORT_TYPE
oQ[7] <= _Q[7].DB_MAX_OUTPUT_PORT_TYPE
oQ[8] <= _Q[8].DB_MAX_OUTPUT_PORT_TYPE
oQ[9] <= _Q[9].DB_MAX_OUTPUT_PORT_TYPE
oQ[10] <= _Q[10].DB_MAX_OUTPUT_PORT_TYPE
oQ[11] <= _Q[11].DB_MAX_OUTPUT_PORT_TYPE
oQ[12] <= _Q[12].DB_MAX_OUTPUT_PORT_TYPE
oQ[13] <= _Q[13].DB_MAX_OUTPUT_PORT_TYPE
oQ[14] <= _Q[14].DB_MAX_OUTPUT_PORT_TYPE
oQ[15] <= _Q[15].DB_MAX_OUTPUT_PORT_TYPE
ioD[0] <= ioD[0]~0
ioD[1] <= ioD[1]~1
ioD[2] <= ioD[2]~2
ioD[3] <= ioD[3]~3
ioD[4] <= ioD[4]~4
ioD[5] <= ioD[5]~5
ioD[6] <= ioD[6]~6
ioD[7] <= ioD[7]~7
ioD[8] <= ioD[8]~8
ioD[9] <= ioD[9]~9
ioD[10] <= ioD[10]~10
ioD[11] <= ioD[11]~11
ioD[12] <= ioD[12]~12
ioD[13] <= ioD[13]~13
ioD[14] <= ioD[14]~14
ioD[15] <= ioD[15]~15
oRESET_ <= <VCC>
oA[0] <= _A0.DB_MAX_OUTPUT_PORT_TYPE
oA[1] <= <VCC>
oRD_ <= _RD_.DB_MAX_OUTPUT_PORT_TYPE
oWR_ <= _WR_.DB_MAX_OUTPUT_PORT_TYPE
oCS_ <= _CS_.DB_MAX_OUTPUT_PORT_TYPE
oOTG_DP1 <= <VCC>
oOTG_DM1 <= <GND>


