{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1577472843977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1577472843983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 27 13:54:03 2019 " "Processing started: Fri Dec 27 13:54:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1577472843983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577472843983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off q_8_34c -c q_8_34c " "Command: quartus_map --read_settings_files=on --write_settings_files=off q_8_34c -c q_8_34c" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577472843983 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1577472844738 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1577472844738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/czhe/downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file /users/czhe/downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 q_8_34a_pkg (SystemVerilog) " "Found design unit 1: q_8_34a_pkg (SystemVerilog)" {  } { { "../q_8_34a_datapath_rtl/q_8_34a_pkg.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a_pkg.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577472858031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577472858031 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "q_8_34a.sv(13) " "Verilog HDL information at q_8_34a.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "../q_8_34a_datapath_rtl/q_8_34a.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1577472858035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/czhe/downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/czhe/downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_8_34a " "Found entity 1: q_8_34a" {  } { { "../q_8_34a_datapath_rtl/q_8_34a.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_34a_datapath_rtl/q_8_34a.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577472858037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577472858037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/czhe/downloads/digital_design/q_8_34b_cntlr_rtl/q_8_34b_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file /users/czhe/downloads/digital_design/q_8_34b_cntlr_rtl/q_8_34b_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 q_8_34b_pkg (SystemVerilog) " "Found design unit 1: q_8_34b_pkg (SystemVerilog)" {  } { { "../q_8_34b_cntlr_rtl/q_8_34b_pkg.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl/q_8_34b_pkg.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577472858042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577472858042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/czhe/downloads/digital_design/q_8_34b_cntlr_rtl/q_8_34b.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/czhe/downloads/digital_design/q_8_34b_cntlr_rtl/q_8_34b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_8_34b " "Found entity 1: q_8_34b" {  } { { "../q_8_34b_cntlr_rtl/q_8_34b.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_34b_cntlr_rtl/q_8_34b.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577472858048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577472858048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q_8_34c.sv 1 1 " "Found 1 design units, including 1 entities, in source file q_8_34c.sv" { { "Info" "ISGN_ENTITY_NAME" "1 q_8_34c " "Found entity 1: q_8_34c" {  } { { "q_8_34c.sv" "" { Text "C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577472858053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577472858053 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "q_8_34c " "Elaborating entity \"q_8_34c\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1577472858112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_8_34a q_8_34a:datapath " "Elaborating entity \"q_8_34a\" for hierarchy \"q_8_34a:datapath\"" {  } { { "q_8_34c.sv" "datapath" { Text "C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577472858148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_8_34b q_8_34b:controller " "Elaborating entity \"q_8_34b\" for hierarchy \"q_8_34b:controller\"" {  } { { "q_8_34c.sv" "controller" { Text "C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/q_8_34c.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577472858155 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1577472858881 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1577472859086 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/output_files/q_8_34c.map.smsg " "Generated suppressed messages file C:/Users/czhe/Downloads/digital_design/q_8_34c_combined/output_files/q_8_34c.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577472859137 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1577472859303 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577472859303 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1577472859384 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1577472859384 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1577472859384 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1577472859384 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577472859439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 27 13:54:19 2019 " "Processing ended: Fri Dec 27 13:54:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577472859439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577472859439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577472859439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1577472859439 ""}
